
---------- Begin Simulation Statistics ----------
final_tick                               580155173000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85814                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701304                       # Number of bytes of host memory used
host_op_rate                                    86099                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7138.42                       # Real time elapsed on the host
host_tick_rate                               81272239                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612576510                       # Number of instructions simulated
sim_ops                                     614614110                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.580155                       # Number of seconds simulated
sim_ticks                                580155173000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.709107                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78019338                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            92102657                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7256445                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123456228                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          12677635                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       12828483                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          150848                       # Number of indirect misses.
system.cpu0.branchPred.lookups              159468058                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062257                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018204                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5046976                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143213770                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19928465                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058521                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       62765612                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580312119                       # Number of instructions committed
system.cpu0.commit.committedOps             581331618                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1031088457                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.563804                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.392732                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    761972583     73.90%     73.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    160296989     15.55%     89.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     37829723      3.67%     93.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33172588      3.22%     96.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11007119      1.07%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1921412      0.19%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1922883      0.19%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3036695      0.29%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19928465      1.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1031088457                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887990                       # Number of function calls committed.
system.cpu0.commit.int_insts                561306204                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179956231                       # Number of loads committed
system.cpu0.commit.membars                    2037594                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037603      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322246448     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135846      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180974423     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70919456     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581331618                       # Class of committed instruction
system.cpu0.commit.refs                     251893914                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580312119                       # Number of Instructions Simulated
system.cpu0.committedOps                    581331618                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.983702                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.983702                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            177900238                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2219663                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77228461                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             657447683                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               395997876                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                459208280                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5054319                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7202855                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3861796                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  159468058                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114739975                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    642408373                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2664326                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          100                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     669163242                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 103                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          126                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14527614                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138527                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         392350000                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90696973                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.581292                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1042022509                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.643157                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.883749                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               561686224     53.90%     53.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               358410804     34.40%     88.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73056379      7.01%     95.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37081000      3.56%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6743847      0.65%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3852829      0.37%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  165894      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021885      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3647      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1042022509                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      34                       # number of floating regfile writes
system.cpu0.idleCycles                      109143600                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5116350                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               150728413                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.554104                       # Inst execution rate
system.cpu0.iew.exec_refs                   286332954                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  80160126                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              150347143                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            205621026                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021654                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2720683                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            81135404                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          644081596                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            206172828                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3931713                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            637865714                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                981318                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2727356                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5054319                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4832233                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        67855                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11321445                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        27606                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7735                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4115027                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25664795                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9197721                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7735                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       850354                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4265996                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                269450190                       # num instructions consuming a value
system.cpu0.iew.wb_count                    630371354                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.852897                       # average fanout of values written-back
system.cpu0.iew.wb_producers                229813241                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.547594                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     630455951                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               776426728                       # number of integer regfile reads
system.cpu0.int_regfile_writes              404154529                       # number of integer regfile writes
system.cpu0.ipc                              0.504108                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.504108                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038478      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            346902729     54.05%     54.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139254      0.64%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018078      0.16%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           208277594     32.45%     87.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           79421227     12.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             641797428                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     71                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                139                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           68                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                71                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1253066                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001952                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 214942     17.15%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                908568     72.51%     89.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               129553     10.34%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             641011945                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2326934630                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    630371286                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        706838301                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 641022155                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                641797428                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059441                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       62749974                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            64339                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           920                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13391648                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1042022509                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.615915                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.818217                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          576977153     55.37%     55.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          323994632     31.09%     86.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          114454354     10.98%     97.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20386869      1.96%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4113606      0.39%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1537983      0.15%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             374719      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             124716      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              58477      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1042022509                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.557519                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9565734                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1929127                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           205621026                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           81135404                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    898                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1151166109                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9145070                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              162411798                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370583249                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6791301                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               401934171                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4306100                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10639                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            794558247                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             651759111                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          419822510                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                456583339                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4528491                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5054319                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15864528                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                49239256                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       794558191                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        174354                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2845                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14043288                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2843                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1655246211                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1299140116                       # The number of ROB writes
system.cpu0.timesIdled                       12220141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  854                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.700297                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4476870                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6074426                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           826946                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7672124                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            239799                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         403252                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          163453                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8647004                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3142                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017926                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           488389                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095690                       # Number of branches committed
system.cpu1.commit.bw_lim_events               782156                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054446                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4181446                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264391                       # Number of instructions committed
system.cpu1.commit.committedOps              33282492                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    184438294                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.180453                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.836942                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    170508190     92.45%     92.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7028158      3.81%     96.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2349901      1.27%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2061432      1.12%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       519577      0.28%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       165091      0.09%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       957298      0.52%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        66491      0.04%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       782156      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    184438294                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320850                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049219                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248765                       # Number of loads committed
system.cpu1.commit.membars                    2035977                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035977      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083481     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266691     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896205      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282492                       # Class of committed instruction
system.cpu1.commit.refs                      12162908                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264391                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282492                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.749285                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.749285                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            164260843                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               341800                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4326269                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39483527                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5384706                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12846671                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                488591                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               608643                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2288847                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8647004                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4934479                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    178998991                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                55611                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40192940                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1654296                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.046615                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5443518                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4716669                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.216677                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         185269658                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.222441                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.664470                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               160401069     86.58%     86.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14647418      7.91%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5957715      3.22%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2880272      1.55%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  986871      0.53%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  317763      0.17%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   78347      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      54      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     149      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           185269658                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         227528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              519609                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7683256                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.194986                       # Inst execution rate
system.cpu1.iew.exec_refs                    12914859                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2940926                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              143985580                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10049386                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018616                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           603726                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2969642                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37457158                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9973933                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           594874                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36169429                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                747666                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1185735                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                488591                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3110301                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        13592                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          121652                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3796                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          266                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       800621                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        55499                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           152                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        89938                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        429671                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20956874                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35916493                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.873798                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18312066                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.193623                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35924228                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44469952                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24475379                       # number of integer regfile writes
system.cpu1.ipc                              0.173935                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.173935                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036085      5.54%      5.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21743902     59.14%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11054075     30.07%     94.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1930100      5.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36764303                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1092672                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029721                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 196645     18.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                812328     74.34%     92.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                83696      7.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35820875                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         259953353                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35916481                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41631915                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34402482                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36764303                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054676                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4174665                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            62444                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           230                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1336177                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    185269658                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.198437                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.661235                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          162966639     87.96%     87.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14349547      7.75%     95.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4499191      2.43%     98.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1493703      0.81%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1354075      0.73%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             259323      0.14%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             235013      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              85064      0.05%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27103      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      185269658                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.198193                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6164811                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          531168                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10049386                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2969642                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                       185497186                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   974805399                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              154389603                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413733                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6491402                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6478771                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                988147                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5663                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47568802                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38589392                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26592361                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13363481                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2639969                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                488591                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10522660                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4178628                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47568790                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26552                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               630                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13806234                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           630                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   221119764                       # The number of ROB reads
system.cpu1.rob.rob_writes                   75760894                       # The number of ROB writes
system.cpu1.timesIdled                           3635                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1460171                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 6071                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1605719                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5376517                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3228075                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6416995                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        88642                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        36818                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36254557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2601565                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72484401                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2638383                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1852032                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1655296                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1533538                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              366                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            273                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1375317                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1375312                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1852032                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           173                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9644339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9644339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    312488960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               312488960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              542                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3228161                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3228161    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3228161                       # Request fanout histogram
system.membus.respLayer1.occupancy        17004168144                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13929495550                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   580155173000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   580155173000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       571567375                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   983369433.997604                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2781979500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   575582634000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4572539000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     98845866                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        98845866                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     98845866                       # number of overall hits
system.cpu0.icache.overall_hits::total       98845866                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15894107                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15894107                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15894107                       # number of overall misses
system.cpu0.icache.overall_misses::total     15894107                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 221850236997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 221850236997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 221850236997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 221850236997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114739973                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114739973                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114739973                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114739973                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138523                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138523                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138523                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138523                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13958.018340                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13958.018340                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13958.018340                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13958.018340                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2578                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.612245                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14866224                       # number of writebacks
system.cpu0.icache.writebacks::total         14866224                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1027849                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1027849                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1027849                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1027849                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14866258                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14866258                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14866258                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14866258                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 197356692998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 197356692998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 197356692998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 197356692998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129565                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129565                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129565                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129565                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13275.478806                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13275.478806                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13275.478806                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13275.478806                       # average overall mshr miss latency
system.cpu0.icache.replacements              14866224                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     98845866                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       98845866                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15894107                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15894107                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 221850236997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 221850236997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114739973                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114739973                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138523                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138523                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13958.018340                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13958.018340                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1027849                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1027849                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14866258                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14866258                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 197356692998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 197356692998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129565                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129565                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13275.478806                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13275.478806                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999895                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          113711855                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14866224                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.649007                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999895                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        244346202                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       244346202                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    232825316                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       232825316                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    232825316                       # number of overall hits
system.cpu0.dcache.overall_hits::total      232825316                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28534530                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28534530                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28534530                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28534530                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 637798135692                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 637798135692                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 637798135692                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 637798135692                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    261359846                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    261359846                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    261359846                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    261359846                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.109177                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.109177                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.109177                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.109177                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22351.800983                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22351.800983                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22351.800983                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22351.800983                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3142517                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       128915                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            80273                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1677                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.147870                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.872391                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20287591                       # number of writebacks
system.cpu0.dcache.writebacks::total         20287591                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8640832                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8640832                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8640832                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8640832                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19893698                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19893698                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19893698                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19893698                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 345853716921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 345853716921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 345853716921                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 345853716921                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076116                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076116                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076116                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076116                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17385.089334                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17385.089334                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17385.089334                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17385.089334                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20287591                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    168148519                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      168148519                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22293708                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22293708                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 432850164000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 432850164000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190442227                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190442227                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.117063                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.117063                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19415.799471                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19415.799471                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5072334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5072334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17221374                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17221374                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 261775800500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 261775800500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090428                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090428                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15200.633846                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15200.633846                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64676797                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64676797                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6240822                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6240822                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 204947971692                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 204947971692                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70917619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70917619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.088001                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.088001                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32839.900207                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32839.900207                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3568498                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3568498                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2672324                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2672324                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  84077916421                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  84077916421                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037682                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037682                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31462.471026                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31462.471026                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1138                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1138                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          775                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          775                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     54675500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     54675500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.405123                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.405123                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 70549.032258                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 70549.032258                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          761                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          761                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1083000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1083000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007318                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007318                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 77357.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77357.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1720                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1720                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       557000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       557000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1860                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1860                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.075269                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075269                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  3978.571429                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3978.571429                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       418000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       418000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074731                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074731                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3007.194245                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3007.194245                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611528                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611528                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406676                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406676                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  33687012000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  33687012000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018204                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018204                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399405                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399405                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 82835.013623                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 82835.013623                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406676                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406676                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33280336000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33280336000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399405                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399405                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 81835.013623                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 81835.013623                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.971577                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          253737179                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20300077                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.499321                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.971577                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999112                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999112                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        545063755                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       545063755                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            14695824                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            19083322                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2551                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              282173                       # number of demand (read+write) hits
system.l2.demand_hits::total                 34063870                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           14695824                       # number of overall hits
system.l2.overall_hits::.cpu0.data           19083322                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2551                       # number of overall hits
system.l2.overall_hits::.cpu1.data             282173                       # number of overall hits
system.l2.overall_hits::total                34063870                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            170433                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1203234                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2064                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            788415                       # number of demand (read+write) misses
system.l2.demand_misses::total                2164146                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           170433                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1203234                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2064                       # number of overall misses
system.l2.overall_misses::.cpu1.data           788415                       # number of overall misses
system.l2.overall_misses::total               2164146                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  13870511500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 111349817495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    184667500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  77843896998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     203248893493                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  13870511500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 111349817495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    184667500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  77843896998                       # number of overall miss cycles
system.l2.overall_miss_latency::total    203248893493                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14866257                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20286556                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4615                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1070588                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36228016                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14866257                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20286556                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4615                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1070588                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36228016                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.011464                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.059312                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.447237                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.736432                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059737                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.011464                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.059312                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.447237                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.736432                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059737                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81383.954399                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92542.113583                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89470.687984                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98734.672727                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93916.442557                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81383.954399                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92542.113583                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89470.687984                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98734.672727                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93916.442557                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2146                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        35                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      61.314286                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    583569                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1655296                       # number of writebacks
system.l2.writebacks::total                   1655296                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          30220                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          13379                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               43648                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         30220                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         13379                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              43648                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       170394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1173014                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2054                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       775036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2120498                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       170394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1173014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2054                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       775036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1115562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3236060                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  12165185002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  97490067495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    163357500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  69038966000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 178857575997                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  12165185002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  97490067495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    163357500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  69038966000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  89777228123                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 268634804120                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.011462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.057822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.445070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.723935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058532                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.011462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.057822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.445070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.723935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.089325                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71394.444652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83110.745051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79531.402142                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89078.398939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84346.967551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71394.444652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83110.745051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79531.402142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89078.398939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80477.130023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83012.924396                       # average overall mshr miss latency
system.l2.replacements                        5807898                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4992978                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4992978                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4992978                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4992978                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     31150079                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         31150079                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     31150079                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     31150079                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1115562                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1115562                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  89777228123                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  89777228123                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80477.130023                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80477.130023                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   20                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 81                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1268500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1268500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           99                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.801980                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15660.493827                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15660.493827                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1630500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1630500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.801980                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20129.629630                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20129.629630                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       366500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       366500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20361.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20361.111111                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2295392                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           112003                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2407395                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         770178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         633856                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1404034                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  72132658997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  62042089999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  134174748996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3065570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       745859                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3811429                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.251235                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.849834                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.368375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93657.127310                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97880.417633                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95563.746317                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        19882                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9359                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            29241                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       750296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       624497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1374793                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  63057519497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  54950542999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 118008062496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.244749                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.837286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.360703                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 84043.523485                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87991.684506                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85836.967817                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      14695824                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2551                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14698375                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       170433                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2064                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           172497                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  13870511500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    184667500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14055179000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14866257                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4615                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14870872                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.011464                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.447237                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011600                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81383.954399                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89470.687984                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81480.715607                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       170394                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2054                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       172448                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  12165185002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    163357500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12328542502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.011462                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.445070                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71394.444652                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79531.402142                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71491.362625                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16787930                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       170170                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16958100                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       433056                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       154559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          587615                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  39217158498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  15801806999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  55018965497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17220986                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       324729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17545715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025147                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.475963                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.033491                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90559.092815                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102238.025602                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93630.975208                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        10338                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4020                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        14358                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       422718                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       150539                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       573257                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34432547998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14088423001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  48520970999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024547                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.463583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.032672                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81455.126108                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93586.532400                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84640.869626                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          181                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           11                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               192                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          219                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             234                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3741500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       215500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3957000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          400                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           426                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.547500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.576923                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.549296                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17084.474886                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14366.666667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16910.256410                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           55                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           61                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          164                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          173                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3152500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       182000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3334500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.410000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.346154                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.406103                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19222.560976                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20222.222222                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19274.566474                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999803                       # Cycle average of tags in use
system.l2.tags.total_refs                    73434351                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5808151                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.643327                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.154238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.340852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.491982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.013232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.226493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.773007                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.424285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.067826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.210812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.034789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.262078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 584781175                       # Number of tag accesses
system.l2.tags.data_accesses                584781175                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      10905152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      75095936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        131456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      49613632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     70803840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          206550016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     10905152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       131456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11036608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    105938944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       105938944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         170393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1173374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         775213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1106310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3227344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1655296                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1655296                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         18796957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        129441121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           226588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85517865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    122042935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             356025466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     18796957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       226588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19023545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182604498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182604498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182604498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        18796957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       129441121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          226588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85517865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    122042935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            538629964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1609796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    170393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1113753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    761385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1101652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003448387750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97974                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97974                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7118745                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1516112                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3227344                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1655296                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3227344                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1655296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  78107                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 45500                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            123917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            140474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            308651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            330661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            327947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            299475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            231242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            229730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            179328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           164772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           141399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           141157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           131733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           148306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           125835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            140198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            149276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            196704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            149979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            129923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67929                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  87235751160                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15746185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            146283944910                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27700.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46450.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2054420                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1025394                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3227344                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1655296                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1360598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  725299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  337845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  246889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  188416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   89983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   55957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   29962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   22725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  16814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  13509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   9330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   4938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  75542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  93095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  99212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 113193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 105240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 103491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 101389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 100771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 101275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1679182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    181.383059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.371195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.562656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       987477     58.81%     58.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       328928     19.59%     78.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       142746      8.50%     86.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        73773      4.39%     91.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34444      2.05%     93.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20762      1.24%     94.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14153      0.84%     95.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10247      0.61%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66652      3.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1679182                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97974                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.142477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    209.838261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97969     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97974                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.430584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.402337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.010056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80129     81.79%     81.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2425      2.48%     84.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9512      9.71%     93.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3945      4.03%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1308      1.34%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              415      0.42%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              143      0.15%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               61      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               21      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97974                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              201551168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4998848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               103025280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               206550016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            105938944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       347.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       177.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    356.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  580155083500                       # Total gap between requests
system.mem_ctrls.avgGap                     118819.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     10905152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     71280192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       131456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     48728640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     70505728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    103025280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 18796957.275428794324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 122864011.763280451298                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 226587.654679069819                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 83992425.247236400843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 121529086.150197967887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 177582282.800743043423                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       170393                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1173374                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       775213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1106310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1655296                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5142905699                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  49315054574                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     77446009                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  36905751530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  54842787098                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13803093594039                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30182.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42028.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37704.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47607.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49572.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8338746.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5595575160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2974103550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9012536400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3704827140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45796826400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     113009960730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     127613304000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       307707133380                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.387641                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 330585064958                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19372600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 230197508042                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6393862860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3398392140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13473015780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4698172260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45796826400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     183467355210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      68280761280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       325508385930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        561.071246                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 175673309236                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19372600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 385109263764                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5797788940.476191                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27893605225.468384                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     96.43%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        57000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 222289730000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    93140902000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 487014271000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4928447                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4928447                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4928447                       # number of overall hits
system.cpu1.icache.overall_hits::total        4928447                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6032                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6032                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6032                       # number of overall misses
system.cpu1.icache.overall_misses::total         6032                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    289390000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    289390000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    289390000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    289390000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4934479                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4934479                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4934479                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4934479                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001222                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001222                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001222                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001222                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 47975.795756                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47975.795756                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 47975.795756                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47975.795756                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          212                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    70.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4583                       # number of writebacks
system.cpu1.icache.writebacks::total             4583                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1417                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1417                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1417                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1417                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4615                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4615                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4615                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4615                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    220147000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    220147000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    220147000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    220147000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000935                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000935                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000935                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000935                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 47702.491874                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47702.491874                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 47702.491874                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47702.491874                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4583                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4928447                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4928447                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6032                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6032                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    289390000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    289390000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4934479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4934479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001222                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001222                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 47975.795756                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47975.795756                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1417                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1417                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4615                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4615                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    220147000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    220147000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000935                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000935                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 47702.491874                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47702.491874                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.198623                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4682502                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4583                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1021.711106                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        392366000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.198623                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974957                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974957                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9873573                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9873573                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9357924                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9357924                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9357924                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9357924                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2338496                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2338496                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2338496                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2338496                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 153488952154                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 153488952154                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 153488952154                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 153488952154                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11696420                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11696420                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11696420                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11696420                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.199933                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.199933                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.199933                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.199933                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 65635.755697                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65635.755697                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 65635.755697                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65635.755697                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       726913                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       102177                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            14610                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1334                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.754483                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.594453                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1070549                       # number of writebacks
system.cpu1.dcache.writebacks::total          1070549                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1680245                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1680245                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1680245                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1680245                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       658251                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       658251                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       658251                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       658251                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  47475487790                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  47475487790                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  47475487790                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  47475487790                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056278                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056278                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056278                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056278                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 72123.685023                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72123.685023                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 72123.685023                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72123.685023                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1070549                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8428190                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8428190                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1372448                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1372448                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  83792393500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  83792393500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9800638                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9800638                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.140037                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.140037                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 61053.237354                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61053.237354                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1046781                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1046781                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       325667                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       325667                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18390699500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18390699500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033229                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033229                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 56470.872087                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 56470.872087                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       929734                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        929734                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       966048                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       966048                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  69696558654                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  69696558654                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.509578                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.509578                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72146.061742                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72146.061742                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       633464                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       633464                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       332584                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       332584                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  29084788290                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  29084788290                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.175434                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.175434                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87450.954616                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87450.954616                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4773000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4773000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31196.078431                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31196.078431                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          151                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          151                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004357                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004357                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          297                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          297                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          136                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1088500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1088500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.314088                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.314088                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8003.676471                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8003.676471                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          136                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          136                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       952500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       952500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.314088                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.314088                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7003.676471                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7003.676471                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592267                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592267                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425659                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425659                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36057666000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36057666000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418163                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418163                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84710.216394                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84710.216394                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425659                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425659                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35632007000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35632007000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418163                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418163                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83710.216394                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83710.216394                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.778005                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11033819                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1083780                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.180866                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        392377500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.778005                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.930563                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.930563                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26514284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26514284                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 580155173000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          32417923                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6648274                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31235948                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4152602                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1885648                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             383                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           275                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            658                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3836439                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3836439                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14870872                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17547052                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          426                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          426                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     44598737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     60875165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3225224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108712939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1902878720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2596744896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       588672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    137032192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4637244480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7720434                       # Total snoops (count)
system.tol2bus.snoopTraffic                 107625408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         43949012                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.063469                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.247217                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               41196433     93.74%     93.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2715760      6.18%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  36819      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           43949012                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72471141970                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30451706528                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22311468282                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1626514082                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6939466                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2487552197500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72544                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703156                       # Number of bytes of host memory used
host_op_rate                                    72616                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34026.55                       # Real time elapsed on the host
host_tick_rate                               56056139                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2468424774                       # Number of instructions simulated
sim_ops                                    2470857431                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.907397                       # Number of seconds simulated
sim_ticks                                1907397024500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.603656                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              163409651                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164059893                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13007883                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185167758                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            304468                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         320614                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16146                       # Number of indirect misses.
system.cpu0.branchPred.lookups              195405958                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10513                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        199822                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12990945                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 124314291                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33344079                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         605685                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      246143764                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           929483474                       # Number of instructions committed
system.cpu0.commit.committedOps             929682933                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3759627865                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.247281                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.195183                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3533531730     93.99%     93.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     79378997      2.11%     96.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     19370500      0.52%     96.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9145013      0.24%     96.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8931236      0.24%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5872438      0.16%     97.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     38088973      1.01%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     31964899      0.85%     99.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33344079      0.89%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3759627865                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 318362103                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              678511                       # Number of function calls committed.
system.cpu0.commit.int_insts                762113087                       # Number of committed integer instructions.
system.cpu0.commit.loads                    246723640                       # Number of loads committed
system.cpu0.commit.membars                     395792                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       396803      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       468831411     50.43%     50.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13671      0.00%     50.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     118053053     12.70%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      36781335      3.96%     67.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      8435798      0.91%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12142129      1.31%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12318675      1.33%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      141362513     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        714438      0.08%     85.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    105560949     11.35%     97.30% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25069170      2.70%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        929682933                       # Class of committed instruction
system.cpu0.commit.refs                     272707070                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  929483474                       # Number of Instructions Simulated
system.cpu0.committedOps                    929682933                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.103505                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.103505                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3334528428                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                17036                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143031291                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1277255842                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               100868345                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                280387308                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13796477                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                26021                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             69004106                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  195405958                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 78569746                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3698689078                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1668383                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          124                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1456400796                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               27626830                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.051232                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          86082035                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         163714119                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.381843                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3798584664                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.383483                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.985758                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2960739708     77.94%     77.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               600752646     15.82%     93.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                43703392      1.15%     94.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               130745826      3.44%     98.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5909302      0.16%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  592109      0.02%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                43308990      1.14%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12818342      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   14349      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3798584664                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                359049109                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               315406848                       # number of floating regfile writes
system.cpu0.idleCycles                       15555217                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            15053817                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               145989998                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.407198                       # Inst execution rate
system.cpu0.iew.exec_refs                   814651929                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  27885328                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1386847947                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            309252189                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            256597                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         17758246                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            32728861                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1174153385                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            786766601                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12906829                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1553109399                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              11912357                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1054624092                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13796477                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1079084223                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     52228787                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          391315                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          145                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       988590                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62528549                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6745431                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        988590                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      7069145                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7984672                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                821644611                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1030431935                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840443                       # average fanout of values written-back
system.cpu0.iew.wb_producers                690545848                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.270161                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1034506611                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1605505716                       # number of integer regfile reads
system.cpu0.int_regfile_writes              545601567                       # number of integer regfile writes
system.cpu0.ipc                              0.243694                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.243694                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           399671      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            540148288     34.49%     34.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14203      0.00%     34.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1996      0.00%     34.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          124883717      7.97%     42.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1013      0.00%     42.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           47762262      3.05%     45.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           8831470      0.56%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12142129      0.78%     46.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          13638199      0.87%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           481939156     30.77%     78.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             726826      0.05%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      308491726     19.70%     98.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      27035571      1.73%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1566016227                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              638024390                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1181344025                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    342166388                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         513909577                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  194840261                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.124418                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                6603234      3.39%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.00%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                64877      0.03%      3.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                48407      0.02%      3.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               51620      0.03%      3.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             61223867     31.42%     34.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              212430      0.11%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              92988790     47.73%     82.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9931      0.01%     82.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         33631816     17.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            5286      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1122432427                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5948024333                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    688265547                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        905701527                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1173409479                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1566016227                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             743906                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      244470455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3910978                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        138221                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    200302545                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3798584664                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.412263                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.163314                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3197038128     84.16%     84.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          227457185      5.99%     90.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          113123979      2.98%     93.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           69680438      1.83%     94.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          107513861      2.83%     97.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           54046460      1.42%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           13811037      0.36%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            7192804      0.19%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            8720772      0.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3798584664                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.410582                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17520954                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10756893                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           309252189                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           32728861                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              364220310                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             187731984                       # number of misc regfile writes
system.cpu0.numCycles                      3814139881                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      654433                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2638894017                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            779632557                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             159145823                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               133246268                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             610415524                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              8354947                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1741982806                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1231626891                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1033525765                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                302314239                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2777682                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13796477                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            709852214                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               253893213                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        491392021                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1250590785                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        481449                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11390                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                413447459                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11348                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4902059523                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2390657139                       # The number of ROB writes
system.cpu0.timesIdled                         161028                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2868                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.694711                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              162463035                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           162960535                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12593688                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        183136486                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            268322                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         276779                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8457                       # Number of indirect misses.
system.cpu1.branchPred.lookups              193029100                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4146                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        192980                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12584948                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 123809365                       # Number of branches committed
system.cpu1.commit.bw_lim_events             32653449                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         589451                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      238998025                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           926364790                       # Number of instructions committed
system.cpu1.commit.committedOps             926560388                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3757360945                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.246599                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.194690                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3533246124     94.04%     94.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     78123831      2.08%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     18867366      0.50%     96.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9011885      0.24%     96.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8807923      0.23%     97.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      5743813      0.15%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     37858057      1.01%     98.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     33048497      0.88%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     32653449      0.87%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3757360945                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 316556672                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              602389                       # Number of function calls committed.
system.cpu1.commit.int_insts                760496538                       # Number of committed integer instructions.
system.cpu1.commit.loads                    246319856                       # Number of loads committed
system.cpu1.commit.membars                     386689                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       386689      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       468490713     50.56%     50.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            936      0.00%     50.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     117627923     12.70%     63.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36074784      3.89%     67.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      8190442      0.88%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12142080      1.31%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     11965872      1.29%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      140673281     15.18%     85.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        451425      0.05%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    105839555     11.42%     97.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     24716016      2.67%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        926560388                       # Class of committed instruction
system.cpu1.commit.refs                     271680277                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  926364790                       # Number of Instructions Simulated
system.cpu1.committedOps                    926560388                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.099667                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.099667                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3340546589                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8764                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           142384656                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1264060043                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                95829314                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                276648447                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13366974                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                17821                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             68785443                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  193029100                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 75936804                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3701390455                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1599137                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1438787372                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               26751428                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050827                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          80410598                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         162731357                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.378849                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3795176767                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.379186                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.975853                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2962875799     78.07%     78.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               598012908     15.76%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43214425      1.14%     94.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               130686918      3.44%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5731220      0.15%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  551466      0.01%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                41840453      1.10%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12258728      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4850      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3795176767                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                355703534                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               313281036                       # number of floating regfile writes
system.cpu1.idleCycles                        2610298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            14578006                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               144873828                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.406011                       # Inst execution rate
system.cpu1.iew.exec_refs                   807995482                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  27201314                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1404717254                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            307039580                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            247574                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         17079313                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            31891929                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1163904965                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            780794168                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         12515803                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1541941873                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              12072003                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1047252712                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13366974                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1071862985                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     51848363                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          373636                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          193                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       958046                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     60719724                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6531508                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        958046                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6798421                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       7779585                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                817890205                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1024273697                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842039                       # average fanout of values written-back
system.cpu1.iew.wb_producers                688695336                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.269703                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1028227568                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1595761372                       # number of integer regfile reads
system.cpu1.int_regfile_writes              543203632                       # number of integer regfile writes
system.cpu1.ipc                              0.243922                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.243922                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           388973      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            537704558     34.59%     34.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 939      0.00%     34.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          124263311      7.99%     42.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           46700918      3.00%     45.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           8566057      0.55%     46.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     46.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12142080      0.78%     46.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          13246073      0.85%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     47.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           477200026     30.70%     78.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             456798      0.03%     78.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      307164004     19.76%     98.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      26623267      1.71%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1554457676                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              633690253                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1172913780                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    339628105                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         506293568                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  193756304                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.124646                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                6672047      3.44%      3.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                62955      0.03%      3.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                47399      0.02%      3.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               49613      0.03%      3.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             61217027     31.59%     35.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              208075      0.11%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              92099021     47.53%     82.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  693      0.00%     82.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         33394944     17.24%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            4530      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1114134754                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        5928763282                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    684645592                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        895912765                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1163184362                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1554457676                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             720603                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      237344577                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3828639                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        131152                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    194596026                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3795176767                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.409588                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.160746                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3198464107     84.28%     84.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          225501654      5.94%     90.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          112220092      2.96%     93.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           69290998      1.83%     95.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          106416421      2.80%     97.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           53512687      1.41%     99.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           13762353      0.36%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            7228033      0.19%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            8780422      0.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3795176767                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.409306                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16999234                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10438753                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           307039580                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           31891929                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              361023719                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             186001101                       # number of misc regfile writes
system.cpu1.numCycles                      3797787065                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    16876352                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2646973096                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            777600224                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             157676979                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               127924534                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             608712044                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              8118476                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1725017675                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1219566767                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1023994328                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                298719167                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2796047                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13366974                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            707715429                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               246394104                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        483878899                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1241138776                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        477567                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11983                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                412094245                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         12067                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  4890233227                       # The number of ROB reads
system.cpu1.rob.rob_writes                 2368980381                       # The number of ROB writes
system.cpu1.timesIdled                          34461                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        130223415                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2199543                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           139003554                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             311620562                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    210285153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     416001292                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8535772                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4274774                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    139551328                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    117543698                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    279001214                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      121818472                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          208495984                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4356514                       # Transaction distribution
system.membus.trans_dist::CleanEvict        201360143                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           258918                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4721                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1525011                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1523306                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     208495985                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    626020582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              626020582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  13720051456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             13720051456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           242883                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         210284635                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               210284635    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           210284635                       # Request fanout histogram
system.membus.respLayer1.occupancy       1079292055857                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             56.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        486919858423                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1907397024500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1907397024500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                988                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          494                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    662881.578947                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   404951.520456                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          494    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      2867000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            494                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1907069561000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    327463500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     78405287                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        78405287                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     78405287                       # number of overall hits
system.cpu0.icache.overall_hits::total       78405287                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       164459                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        164459                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       164459                       # number of overall misses
system.cpu0.icache.overall_misses::total       164459                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11693722996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11693722996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11693722996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11693722996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     78569746                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     78569746                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     78569746                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     78569746                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002093                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002093                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002093                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002093                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71104.183997                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71104.183997                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71104.183997                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71104.183997                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3345                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               96                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.843750                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       150409                       # number of writebacks
system.cpu0.icache.writebacks::total           150409                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        14050                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        14050                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        14050                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        14050                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       150409                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       150409                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       150409                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       150409                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  10703841496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10703841496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  10703841496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10703841496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001914                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001914                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001914                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001914                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71164.900345                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71164.900345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71164.900345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71164.900345                       # average overall mshr miss latency
system.cpu0.icache.replacements                150409                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     78405287                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       78405287                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       164459                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       164459                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11693722996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11693722996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     78569746                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     78569746                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002093                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002093                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71104.183997                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71104.183997                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        14050                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        14050                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       150409                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       150409                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  10703841496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10703841496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001914                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001914                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71164.900345                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71164.900345                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           78555963                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           150441                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           522.171237                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        157289901                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       157289901                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    155252968                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       155252968                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    155252968                       # number of overall hits
system.cpu0.dcache.overall_hits::total      155252968                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    149869508                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     149869508                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    149869508                       # number of overall misses
system.cpu0.dcache.overall_misses::total    149869508                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 11176068675869                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 11176068675869                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 11176068675869                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 11176068675869                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    305122476                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    305122476                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    305122476                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    305122476                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.491178                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.491178                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.491178                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.491178                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74571.998167                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74571.998167                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74571.998167                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74571.998167                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2554159094                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       555411                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         53268231                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           9156                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.949013                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.660878                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     69529434                       # number of writebacks
system.cpu0.dcache.writebacks::total         69529434                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     80132791                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     80132791                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     80132791                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     80132791                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     69736717                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     69736717                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     69736717                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     69736717                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6338443479874                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6338443479874                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6338443479874                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6338443479874                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.228553                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.228553                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.228553                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.228553                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90891.050691                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90891.050691                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90891.050691                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90891.050691                       # average overall mshr miss latency
system.cpu0.dcache.replacements              69529358                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    136516025                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      136516025                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    142829035                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    142829035                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 10834918729000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 10834918729000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    279345060                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    279345060                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.511300                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.511300                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 75859.356811                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 75859.356811                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     74454605                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     74454605                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     68374430                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     68374430                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6265912728500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6265912728500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.244767                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.244767                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91641.169491                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91641.169491                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     18736943                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18736943                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7040473                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7040473                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 341149946869                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 341149946869                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     25777416                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25777416                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.273126                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.273126                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48455.543664                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48455.543664                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5678186                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5678186                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1362287                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1362287                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  72530751374                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  72530751374                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.052848                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052848                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 53241.902311                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53241.902311                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5467                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5467                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1707                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1707                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     71541500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     71541500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.237943                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.237943                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41910.661980                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41910.661980                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1415                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1415                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          292                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          292                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1783000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1783000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.040703                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.040703                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6106.164384                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6106.164384                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4183                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4183                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1952                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1952                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9764000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9764000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6135                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6135                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.318174                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.318174                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5002.049180                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5002.049180                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1943                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1943                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7823000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7823000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.316707                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.316707                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4026.248070                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4026.248070                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        12000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        12000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         6474                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           6474                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       193348                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       193348                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   6022887996                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   6022887996                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       199822                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       199822                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.967601                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.967601                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 31150.505803                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 31150.505803                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       193348                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       193348                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   5829539996                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   5829539996                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.967601                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.967601                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 30150.505803                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 30150.505803                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.947542                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          225334528                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         69798484                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.228358                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.947542                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998361                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998361                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        680469666                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       680469666                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22800                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            11922259                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               15167                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            12008234                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23968460                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22800                       # number of overall hits
system.l2.overall_hits::.cpu0.data           11922259                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              15167                       # number of overall hits
system.l2.overall_hits::.cpu1.data           12008234                       # number of overall hits
system.l2.overall_hits::total                23968460                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            127610                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          57615203                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             22411                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          57284720                       # number of demand (read+write) misses
system.l2.demand_misses::total              115049944                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           127610                       # number of overall misses
system.l2.overall_misses::.cpu0.data         57615203                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            22411                       # number of overall misses
system.l2.overall_misses::.cpu1.data         57284720                       # number of overall misses
system.l2.overall_misses::total             115049944                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10208748997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 6071818722546                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1893437496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 6036117963588                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     12120038872627                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10208748997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 6071818722546                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1893437496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 6036117963588                       # number of overall miss cycles
system.l2.overall_miss_latency::total    12120038872627                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          150410                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        69537462                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           37578                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        69292954                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139018404                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         150410                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       69537462                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          37578                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       69292954                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139018404                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.848414                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.828549                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.596386                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.826703                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.827588                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.848414                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.828549                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.596386                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.826703                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.827588                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79999.600321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105385.703884                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84486.970506                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105370.471630                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105345.891108                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79999.600321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105385.703884                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84486.970506                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105370.471630                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105345.891108                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           10682876                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    411455                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.963656                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  88699665                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4356514                       # number of writebacks
system.l2.writebacks::total                   4356514                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            829                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        3678343                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            468                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        3704748                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             7384388                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           829                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       3678343                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           468                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       3704748                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            7384388                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       126781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     53936860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        21943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     53579972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         107665556                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       126781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     53936860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        21943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     53579972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    106542820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        214208376                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8889461999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5317713264686                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1650470998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5284241205319                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 10612494403002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8889461999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5317713264686                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1650470998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5284241205319                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 9135457926001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 19747952329003                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.842903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.775652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.583932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.773238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.774470                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.842903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.775652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.583932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.773238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.540863                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70116.673626                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98591.450535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75216.287563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98623.440963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98569.076288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70116.673626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98591.450535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75216.287563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98623.440963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85744.472748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92190.383484                       # average overall mshr miss latency
system.l2.replacements                      323268122                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5312842                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5312842                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5312842                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5312842                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    125587566                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        125587566                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    125587566                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    125587566                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    106542820                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      106542820                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 9135457926001                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 9135457926001                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85744.472748                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85744.472748                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           39206                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           39039                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                78245                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         10672                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         11086                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              21758                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    120799500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    134104000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    254903500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        49878                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        50125                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           100003                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.213962                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.221167                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.217573                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11319.293478                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 12096.698539                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11715.392040                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           95                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           89                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             184                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        10577                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        10997                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         21574                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    213174898                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    220934409                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    434109307                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.212057                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.219392                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.215734                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20154.571050                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20090.425480                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20121.873876                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           122                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           240                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                362                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          142                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              168                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          148                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          382                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            530                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.175676                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.371728                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.316981                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          142                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          168                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       523500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2836000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3359500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.175676                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.371728                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.316981                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20134.615385                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19971.830986                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19997.023810                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           517523                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           490823                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1008346                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         798337                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         775865                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1574202                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  67916606972                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66025380996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  133941987968                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1315860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1266688                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2582548                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.606704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.612515                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.609554                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85072.603389                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85099.058465                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85085.642102                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        25318                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        25100                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            50418                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       773019                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       750765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1523784                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  58873597975                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  57210469499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 116084067474                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.587463                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.592699                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.590031                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76160.609215                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76202.899042                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76181.445319                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22800                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         15167                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              37967                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       127610                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        22411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           150021                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10208748997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1893437496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12102186493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       150410                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        37578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         187988                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.848414                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.596386                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.798035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79999.600321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84486.970506                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80669.949494                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          829                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          468                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1297                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       126781                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        21943                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       148724                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8889461999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1650470998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10539932997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.842903                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.583932                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.791136                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70116.673626                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75216.287563                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70869.079617                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11404736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     11517411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22922147                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     56816866                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     56508855                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       113325721                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 6003902115574                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 5970092582592                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 11973994698166                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     68221602                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     68026266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136247868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.832828                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.830692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.831761                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105671.124408                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105648.797566                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105659.991329                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      3653025                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      3679648                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      7332673                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     53163841                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     52829207                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    105993048                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5258839666711                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5227030735820                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 10485870402531                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.779282                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.776600                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.777943                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98917.602035                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98942.063163                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98929.793985                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   364976082                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 323268186                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.129019                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.214215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.135272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.423758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.015391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       10.320514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.890850                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.347097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.162871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.161258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.326420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2483483346                       # Number of tag accesses
system.l2.tags.data_accesses               2483483346                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8113984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3453894912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1404352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3431091648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   6546729664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        13441234560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8113984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1404352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9518336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    278816896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       278816896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         126781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       53967108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          21943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       53610807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    102292651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           210019290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4356514                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4356514                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4253957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1810789714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           736266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1798834539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3432284721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7046899197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4253957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       736266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4990223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      146176644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            146176644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      146176644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4253957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1810789714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          736266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1798834539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3432284721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7193075841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3325862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    126782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  53400416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     21943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  53046842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 100899989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003644393750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       206289                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       206289                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           303163940                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3136963                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   210019291                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4356514                       # Number of write requests accepted
system.mem_ctrls.readBursts                 210019291                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4356514                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2523319                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1030652                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           5949841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5182252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4694596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4392043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4318466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5073395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          45558760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          34429565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          27310547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          18730287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         12848436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         10536279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          8201492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          7169699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          6079298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          7021016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            168416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            239069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            245591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            254796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            209025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            209553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            282157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            252767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           283293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           172433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           167993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167957                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 8123664741161                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1037479860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            12014214216161                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39150.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57900.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                177134133                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3034179                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             210019291                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4356514                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6763619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                11840982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                16138326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                18787919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                19887955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                20071749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                19256074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                17764789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                15789651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                13867650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               13248197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               14026031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                8071976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                4715159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                3324700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                2197544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1274250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 435799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  28814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 118678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 175070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 200801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 211949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 217174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 219700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 219928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 220634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 221145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 225182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 215949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 213705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 212522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 210940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 209609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 209257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     30653540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    440.164453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   257.139868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   391.662888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      9276535     30.26%     30.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4775535     15.58%     45.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3220501     10.51%     56.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1983253      6.47%     62.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1323424      4.32%     67.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1023711      3.34%     70.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       826218      2.70%     73.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       675166      2.20%     75.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      7549197     24.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     30653540                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       206289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1005.851374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    199.769160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3375.575529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       189258     91.74%     91.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095         6186      3.00%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         2697      1.31%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         1203      0.58%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         1493      0.72%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         1090      0.53%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335          569      0.28%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383          690      0.33%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          486      0.24%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          493      0.24%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          555      0.27%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          521      0.25%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          353      0.17%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          189      0.09%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          160      0.08%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          136      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815           74      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           27      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911           70      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           30      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        206289                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       206289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.122396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.112802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.594068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           195379     94.71%     94.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3017      1.46%     96.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4143      2.01%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2159      1.05%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              937      0.45%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              374      0.18%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              181      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               54      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               30      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        206289                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            13279742208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               161492416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               212855872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             13441234624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            278816896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6962.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7046.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    146.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        55.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    54.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1907397090500                       # Total gap between requests
system.mem_ctrls.avgGap                       8897.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8114048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3417626624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1404352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3394997888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   6457599296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    212855872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4253990.069071747363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1791775167.991513252258                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 736266.221432390623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1779911494.246959686279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3385555924.148921012878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111594948.123502224684                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       126782                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     53967108                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        21943                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     53610807                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    102292651                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4356514                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3651395876                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3069327280242                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    740728818                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3050614382895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 5889880428330                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 47486396454527                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28800.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56874.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33756.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56902.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57578.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10900090.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         116864449800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          62114935740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        698984965560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8680108320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     150568360800.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     861959279340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6580011360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1905752110920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        999.137613                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9580460423                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  63692200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1834124364077                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         102001775820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          54215248560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        782536267380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8680948740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     150568360800.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     862320492330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6275832000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1966598925630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1031.038059                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8721117619                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  63692200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1834983706881                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2678                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1340                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6346389.179104                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8939622.975047                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1340    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69197500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1340                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1898892863000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8504161500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     75897116                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        75897116                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     75897116                       # number of overall hits
system.cpu1.icache.overall_hits::total       75897116                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        39688                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39688                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        39688                       # number of overall misses
system.cpu1.icache.overall_misses::total        39688                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2266372500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2266372500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2266372500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2266372500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     75936804                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     75936804                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     75936804                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     75936804                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000523                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000523                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000523                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000523                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57104.729389                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57104.729389                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57104.729389                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57104.729389                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        37578                       # number of writebacks
system.cpu1.icache.writebacks::total            37578                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2110                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2110                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2110                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2110                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        37578                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        37578                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        37578                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        37578                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2122916500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2122916500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2122916500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2122916500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000495                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000495                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000495                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000495                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 56493.599979                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56493.599979                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 56493.599979                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56493.599979                       # average overall mshr miss latency
system.cpu1.icache.replacements                 37578                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     75897116                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       75897116                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        39688                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39688                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2266372500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2266372500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     75936804                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     75936804                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000523                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000523                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57104.729389                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57104.729389                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2110                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2110                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        37578                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        37578                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2122916500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2122916500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000495                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000495                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 56493.599979                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56493.599979                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           76185254                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            37610                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2025.664823                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        151911186                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       151911186                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    152361076                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       152361076                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    152361076                       # number of overall hits
system.cpu1.dcache.overall_hits::total      152361076                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    150700327                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     150700327                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    150700327                       # number of overall misses
system.cpu1.dcache.overall_misses::total    150700327                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 11204081084401                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 11204081084401                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 11204081084401                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 11204081084401                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    303061403                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    303061403                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    303061403                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    303061403                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.497260                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.497260                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.497260                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.497260                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74346.760272                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74346.760272                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74346.760272                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74346.760272                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2533711246                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       587036                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         52886455                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9448                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    47.908510                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.133362                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     69282389                       # number of writebacks
system.cpu1.dcache.writebacks::total         69282389                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     81193143                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     81193143                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     81193143                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     81193143                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     69507184                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     69507184                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     69507184                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     69507184                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6302494075813                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6302494075813                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6302494075813                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6302494075813                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.229350                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.229350                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.229350                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.229350                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90673.995307                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90673.995307                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90673.995307                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90673.995307                       # average overall mshr miss latency
system.cpu1.dcache.replacements              69282346                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    134107396                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      134107396                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    143794064                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    143794064                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 10869991048500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 10869991048500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    277901460                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    277901460                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.517428                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.517428                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75594.156992                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75594.156992                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     75603127                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     75603127                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     68190937                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     68190937                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6232661556000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6232661556000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.245378                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.245378                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91400.145389                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91400.145389                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     18253680                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18253680                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6906263                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6906263                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 334090035901                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 334090035901                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25159943                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25159943                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.274494                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.274494                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 48374.936764                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 48374.936764                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5590016                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5590016                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1316247                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1316247                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  69832519813                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  69832519813                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052315                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052315                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 53054.267028                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 53054.267028                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6704                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6704                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1751                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1751                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     69552500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     69552500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.207096                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.207096                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39721.587664                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39721.587664                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1329                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1329                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          422                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          422                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1659500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1659500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.049911                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.049911                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  3932.464455                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3932.464455                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4123                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4123                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3144                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3144                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     19120500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     19120500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7267                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7267                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.432641                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.432641                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6081.583969                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6081.583969                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3143                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3143                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     15978500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     15978500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.432503                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.432503                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5083.837098                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5083.837098                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3983                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3983                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       188997                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       188997                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   6350448496                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   6350448496                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       192980                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       192980                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979361                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979361                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 33600.789938                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 33600.789938                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data           17                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total           17                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       188980                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       188980                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   6161451496                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   6161451496                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979272                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979272                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 32603.722595                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 32603.722595                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.927469                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          222222164                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         69554672                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.194928                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.927469                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997733                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997733                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        676094854                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       676094854                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1907397024500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         136751033                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9669356                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    133686522                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       318911608                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        176908566                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             271                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          336628                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5083                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         341711                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2790166                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2790166                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        187988                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    136563046                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       451228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    209080427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       112734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    208357096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             418001485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19252352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8900273472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4809984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8868818624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17793154432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       500940936                       # Total snoops (count)
system.tol2bus.snoopTraffic                 312293376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        640089590                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.211033                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.424093                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              509284205     79.56%     79.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1              126530611     19.77%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4274774      0.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          640089590                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       278573294126                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      105017340094                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         226105514                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      104659554784                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          56647936                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           406733                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
