# FIR Filter on Zybo FPGA

An FPGA implementation of a parameterisable FIR filter targeting the Digilent **Zybo Zynq-7000** development board. Implemented as a project for the Digital VLSI Systems Course in ECE NTUA.  
The design is packaged as a reusable Vivado IP core and integrated in a simple **Zynq Processing System + AXI-Lite** design.  
This repository contains **only the source files** needed to recreate the project; all tool-generated output is excluded via `.gitignore`.

---

## Table of Contents
1. [Features](#features)  
2. [Repository Layout](#repository-layout)  
3. [Prerequisites](#prerequisites)  
4. [Quick Start](#quick-start)  
5. [Regenerating the Vivado Project](#regenerating-the-vivado-project)  
6. [Programming the Zybo Board](#programming-the-zybo-board)  
7. [License](#license)  
---

## Features
* 8-tap FIR filter with configurable coefficients stored in ROM.  
* AXI-Lite slave interface for filter control and data I/O.  
* Self-contained IP core that can be reused in other designs.  
* Complete TCL-based build flow for reproducible builds.  
* Test-bench and behavioural simulation scripts.

## Repository Layout
```
FIR_FILTER/
â”œâ”€â”€ ip_src/                                 # VHDL source files for the FIR IP
â”‚   â”œâ”€â”€ myip.vhd                            # Top-level IP wrapper
â”‚   â”œâ”€â”€ myip_slave_lite_v1_0_S00_AXI.vhd    # AXI4-Lite interface (myip (FIR) should output in reg1)
â”‚   â”œâ”€â”€ fir_final.vhd                       # Main FIR filter entity - top level module
â”‚   â”œâ”€â”€ control_unit.vhd                    # FIR control state machine
â”‚   â”œâ”€â”€ mac.vhd                             # Multiply-accumulate unit
â”‚   â”œâ”€â”€ mlab_ram.vhd                        # Shift register memory
â”‚   â”œâ”€â”€ mlab_rom.vhd                        # Coefficient storage
â”‚   â”œâ”€â”€ dff.vhd                             # Single bit D-flip-flop
â”‚   â””â”€â”€ dff8.vhd                            # 8-bit D-flip-flop
â”œâ”€â”€ constraints/                            # Timing and pin constraints
â”‚   â””â”€â”€ zybo_pins.xdc                       # Clock constraints for Zybo
â”œâ”€â”€ scripts/                                # TCL automation scripts
â”‚   â”œâ”€â”€ package_myip.tcl                    # Packages IP from VHDL sources
â”‚   â””â”€â”€ recreate_project.tcl                # Master build script
â”œâ”€â”€ tests/                                  # VHDL test benches
â”œâ”€â”€ README.md                               # ðŸ“„ You are here
â”œâ”€â”€ .gitignore                              # Ignore tool-generated files
â””â”€â”€ LICENSE                                 # License
```

> **NOTE:** Generated directories such as `build/`, `ip_repo/`, etc. are **not** tracked. Re-running the TCL scripts will regenerate them.

## Prerequisites
* **Vivado 2024.2** (earlier/later versions will likely work but are untested).  
* A Digilent **Zybo** board.  

## Quick Start
```bash
# 1. Clone the repository
$ git clone https://github.com/geokoko/FIR_Filter.git
$ cd FIR_Filter

# 2. Run the complete automated build (packages IP, creates project with full block design, creates HDL wrapper)
$ vivado -mode batch -notrace -source scripts/recreate_project.tcl 

# 3. Open the generated project in Vivado GUI
$ vivado build/FIR_Zybo/FIR_Zybo.xpr &
```

- The script creates a complete Vivado project ready for synthesis/implementation/bitstream generation.
- The generated project will be in `build/FIR_Zybo/`

## Regenerating the Vivado Project
The repository uses a fully-scripted TCL flow that runs completely in batch mode:

```bash
# Create complete project (IP + block design + HDL wrapper)
$ vivado -mode batch -source scripts/recreate_project.tcl

# Package IP only
$ vivado -mode batch -source scripts/package_myip.tcl
```

This will automatically:
1. âœ… Package the VHDL sources into a reusable IP core (`myip`)
2. âœ… Create the `FIR_Zybo` project targeting the Zybo board
3. âœ… Create the `design_1` block diagram with Zynq PS + custom FIR IP
4. âœ… Add timing constraints and generate the HDL wrapper
5. âœ… Generate a complete Vivado project ready for synthesis/implementation/bitstream generation

**No GUI interaction required!** The entire process runs in batch mode.

## Programming the Zybo Board
After opening the project in Vivado:
1. Run synthesis: `launch_runs synth_1`
2. Run implementation: `launch_runs impl_1` 
3. Generate bitstream: `launch_runs impl_1 -to_step write_bitstream`
4. Program the board via Vivado Hardware Manager or export to Vitis

## License
This project is released under the **MIT License** â€” see the [LICENSE](LICENSE) file for details.