# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/defs.vh" --include "../../../../thinpad_top.srcs/sources_1/new" --include "../../../../thinpad_top.srcs/sim_1/new/include" --include "../../../../thinpad_top.srcs/sources_1/ip/pll_example" \
"../../../../thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v" \
"../../../../thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v" \
"../../../../thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_renamebuffer_0_0/sim/cpu_design_renamebuffer_0_0.v" \
"../../../../thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_registers_0_0/sim/cpu_design_registers_0_0.v" \
"../../../../thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_reservestation_0_0/sim/cpu_design_reservestation_0_0.v" \
"../../../../thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../thinpad_top.srcs/sources_1/new/rob.v" \
"../../../../thinpad_top.srcs/sources_1/new/renamebuffer.sv" \
"../../../../thinpad_top.srcs/sources_1/new/alu.v" \
"../../../../thinpad_top.srcs/sources_1/new/cdb_selector.sv" \
"../../../../thinpad_top.srcs/sources_1/new/reservation_station.v" \
"../../../../thinpad_top.srcs/sources_1/new/dispatcher.v" \
"../../../../thinpad_top.srcs/sources_1/new/registers.v" \
"../../../../thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_rob_0_0/sim/cpu_design_rob_0_0.v" \
"../../../../thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_dispatcher_0_0/sim/cpu_design_dispatcher_0_0.v" \
"../../../../thinpad_top.ip_user_files/bd/cpu_design/sim/cpu_design.v" \
"../../../../thinpad_top.srcs/sources_1/new/SEG7_LUT.v" \
"../../../../thinpad_top.srcs/sources_1/new/async.v" \
"../../../../thinpad_top.srcs/sources_1/bd/cpu_design/hdl/cpu_design_wrapper.v" \
"../../../../thinpad_top.srcs/sources_1/new/vga.v" \
"../../../../thinpad_top.srcs/sources_1/new/thinpad_top.v" \
"../../../../thinpad_top.srcs/sources_1/new/decoder.v" \
"../../../../thinpad_top.srcs/sources_1/new/ringedbuffer.v" \
"../../../../thinpad_top.srcs/sources_1/new/reservestation.sv" \
"../../../../thinpad_top.srcs/sources_1/new/sv_stubs.v" \
"../../../../thinpad_top.srcs/sources_1/new/l2_cached_sram.v" \
"../../../../thinpad_top.srcs/sim_2/imports/new/sram_model.v" \

sv xil_defaultlib "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/defs.vh" --include "../../../../thinpad_top.srcs/sources_1/new" --include "../../../../thinpad_top.srcs/sim_1/new/include" --include "../../../../thinpad_top.srcs/sources_1/ip/pll_example" \
"../../../../thinpad_top.srcs/sim_2/new/burst_sram_test.sv" \
"../../../../thinpad_top.srcs/sim_2/new/uut_arbit.sv" \
"../../../../thinpad_top.srcs/sim_2/imports/new/uut_ringedbuffer.sv" \
"../../../../thinpad_top.srcs/sim_2/new/uut.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
