#include <string.h>
#include <stdlib.h> 
#include <stdio.h>
#include "cpu.h"

#define DATA_LEN 6


unsigned char cpu_ram_read(struct cpu *cpu, unsigned char MAR) {
  return cpu->ram[MAR];
}

void cpu_ram_write(struct cpu *cpu, unsigned char MAR, unsigned char MDR) {
  cpu->ram[MAR] = MDR;
}

/**
 * Load the binary bytes from a .ls8 source file into a RAM array
 */
void cpu_load(struct cpu *cpu, char *filename)
{
  // open the file
  FILE *fp = fopen(filename, "r");
  
  if (fp == NULL) {
    fprintf(stderr, "ls8: error opening file %s\n", filename);
    exit(2);
  }
  
  char line[8192];   // will break if whitespace or comments > 8192
  int address = 0;

  while(fgets(line, sizeof line, fp) != NULL) {
    char *endptr;     // ignores comments (prefaced with #) and whitespace.
    unsigned char val = strtoul(line, &endptr, 2);

    if (endptr == line) {
      continue;
    }

    cpu_ram_write(cpu, address++, val);
  }
}

void cpu_push(struct cpu *cpu, unsigned char val) {
  cpu->reg[7]--;
  cpu_ram_write(cpu, cpu->reg[7], val);
}

unsigned char cpu_pop(struct cpu *cpu) {
  unsigned char val = cpu_ram_read(cpu, cpu->reg[7]);
  cpu->reg[7]++;
  return val;
}

/**
 * ALU
 */
void alu(struct cpu *cpu, enum alu_op op, unsigned char regA, unsigned char regB)
{

  unsigned char valA = cpu->reg[regA];
  unsigned char valB = cpu->reg[regB];

  switch (op) {
    case ALU_MUL:
      cpu->reg[regA] = valA * valB;
      break;

    case ALU_ADD:
      cpu->reg[regA] = valA + valB;
      break;

    case ALU_SUB:
      cpu->reg[regA] = valA - valB;
      break;

    case ALU_DIV:
      if (valB == 0) {
        printf("Dividing by zero is undefined.");
        exit(1);
      }
      cpu->reg[regA] = valA / valB;
      break;

    case ALU_MOD:
      cpu->reg[regA] = valA % valB;
      break;

    case ALU_SHR:
      cpu->reg[regA] = valA >> valB;
      break;

    case ALU_SHL:
      cpu->reg[regA] = valA << valB;
      break;

    case ALU_AND:
      cpu->reg[regA] = valA & valB;
      break;

    case ALU_NOT:
      cpu->reg[regA] = ~valA;
      break;

    case ALU_OR:
      cpu->reg[regA] = valA | valB;
      break;

    case ALU_XOR:
      cpu->reg[regA] = valA ^ valB;
      break;

    case ALU_INC:
      cpu->reg[regA] = valA + 1;
      break;

    case ALU_DEC:
      cpu->reg[regA] = valA - 1;
      break;

    case ALU_CMP:
      if (valA == valB) {
        cpu->FL = 1;
      } else if (valA > valB) {
        cpu->FL = 2;
      } else if (valA < valB) {
        cpu->FL = 4;
      } else {
        printf("Comparison Issue");
        exit(1);
      }    
      break;

    // TODO: implement more ALU ops
  }
}

/**
 * Run the CPU
 * `PC`: Program Counter, address of the currently executing instruction
* `IR`: Instruction Register, contains a copy of the currently executing instruction
* `MAR`: Memory Address Register, holds the memory address we're reading or writing
* `MDR`: Memory Data Register, holds the value to write or the value just read
* `FL`: Flags, see below
 */
void cpu_run(struct cpu *cpu)
{
  int running = 1; // True until we get a HLT instruction

  while (running) {
    // TODO
    // 1. Get the value of the current instruction (in address PC).
    // 2. Figure out how many operands this next instruction requires
    // 3. Get the appropriate value(s) of the operands following this instruction
    // 4. switch() over it to decide on a course of action.
    // 5. Do whatever the instruction should do according to the spec.
    // 6. Move the PC to the next instruction.
    unsigned char IR = cpu_ram_read(cpu, cpu->PC);
    unsigned char operand0 = cpu_ram_read(cpu, cpu->PC + 1);
    unsigned char operand1 = cpu_ram_read(cpu, cpu->PC + 2);

    // printf("TRACE: %02X: %02X   %02X %02X\n", cpu->PC, IR, operand0, operand1);

    switch(IR) {
      case LDI:
        cpu->reg[operand0] = operand1;
        cpu->PC += 1 + (IR >> 6);
        break;
      case LD:
        cpu->reg[operand0] = cpu_ram_read(cpu, cpu->reg[operand1]);
        // cpu->reg[operand0] = cpu->ram[cpu->reg[operand1]];
        cpu->PC += 1 + (IR >> 6);
        break;
      case ST:
        // cpu_ram_write(cpu, operand0, cpu_ram_read(cpu, cpu->reg[operand1]));
        cpu_ram_write(cpu, cpu->reg[operand0], cpu->reg[operand1]);
        cpu->PC += 1 + (IR >> 6);
        break;
      case PRN:
        printf("%d\n", cpu->reg[operand0]);
        cpu->PC += 1 + (IR >> 6);
        break;
      case PRA:
        printf("%c\n", cpu->reg[operand0]);
        cpu->PC += 1 + (IR >> 6);
        break;
      case SHR:
        alu(cpu, ALU_SHR, operand0, operand1);
        cpu->PC += 1 + (IR >> 6);
        break;
      case SHL:
        alu(cpu, ALU_SHL, operand0, operand1);
        cpu->PC += 1 + (IR >> 6);     
        break; 
      case ADD:
        alu(cpu, ALU_ADD, operand0, operand1);
        cpu->PC += 1 + (IR >> 6);
        break;
      case SUB:
        alu(cpu, ALU_SUB, operand0, operand1);
        cpu->PC += 1 + (IR >> 6);
        break;
      case MUL:
        alu(cpu, ALU_MUL, operand0, operand1);
        cpu->PC += 1 + (IR >> 6);
        break;
      case DIV:
        alu(cpu, ALU_DIV, operand0, operand1);
        cpu->PC += 1 + (IR >> 6);
        break;
      case MOD:
        alu(cpu, ALU_MOD, operand0, operand1);
        cpu->PC += 1 + (IR >> 6);
        break;
      case INC:
        alu(cpu, ALU_INC, operand0, 0);
        cpu->PC += 1 + (IR >> 6);
        break;
      case DEC:
        alu(cpu, ALU_DEC, operand0, 0);
        cpu->PC += 1 + (IR >> 6);
        break;
      case AND:
        alu(cpu, ALU_AND, operand0, operand1);
        cpu->PC += 1 + (IR >> 6);
        break;
      case NOT:
        alu(cpu, ALU_NOT, operand0, 0);
        cpu->PC += 1 + (IR >> 6);
        break;
      case OR:
        alu(cpu, ALU_OR, operand0, operand1);
        cpu->PC += 1 + (IR >> 6);
        break;
      case XOR:
        alu(cpu, ALU_XOR, operand0, operand1);
        cpu->PC += 1 + (IR >> 6);
        break;
      case CMP:
        alu(cpu, ALU_CMP, operand0, operand1);
        cpu->PC += 1 + (IR >> 6);
        break;
      case PUSH:
        cpu_push(cpu, cpu->reg[operand0]);
        cpu->PC += 1 + (IR >> 6);
        break;
      case POP:
        cpu->reg[operand0] = cpu_pop(cpu);
        cpu->PC += 1 + (IR >> 6);
        break;
      case CALL:
        cpu_push(cpu, cpu->PC + 2);
        cpu->PC = cpu->reg[operand0];
        break;
      case JEQ:
        if (cpu->FL == 1) {
          cpu->PC = cpu->reg[operand0];
        } else {
          cpu->PC += 1 + (IR >> 6);
        }
        break;
      case JGE:
        if (cpu->FL == 1 || cpu->FL == 2) {
          cpu->PC = cpu->reg[operand0];
        } else {
          cpu->PC += 1 + (IR >> 6);
        }
        break;
      case JGT:
        if (cpu->FL == 2) {
          cpu->PC = cpu->reg[operand0];
        } else {
          cpu->PC += 1 + (IR >> 6);
        }
        break;
      case JLE:
        if (cpu->FL == 1 || cpu->FL == 4) {
          cpu->PC = cpu->reg[operand0];
        } else {
          cpu->PC += 1 + (IR >> 6);
        }
        break;
      case JLT:
        if (cpu->FL == 4) {
          cpu->PC = cpu->reg[operand0];
        } else {
          cpu->PC += 1 + (IR >> 6);
        }
        break;
      case JNE:
        if (cpu->FL != 1) {
          cpu->PC = cpu->reg[operand0];
        } else {
          cpu->PC += 1 + (IR >> 6);
        }
        break;
      case JMP:
        cpu->PC = cpu->reg[operand0];
        break;
      case RET:
        cpu->PC = cpu_pop(cpu);
        break;
      case IRET:
        cpu_ram_read(cpu, cpu->reg[7]);
        cpu->PC = cpu_pop(cpu);
        break;
      case HLT:
        running = 0;
        break;
      default:
        printf("unexpected instruction 0x%02x 0x%02x\n", IR, cpu->PC);
        exit(1);
    }
  }
}

/**
 * Initialize a CPU struct
 */
void cpu_init(struct cpu *cpu)
{
  cpu->PC = 0;
  cpu->FL = 0;

  for (int i = 0; i < 7; i++) {
    cpu->reg[i] = 0;
  }

  cpu->reg[7] = 0xF4;

  memset(cpu->ram, 0, sizeof(cpu->ram));
}
