

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'
================================================================
* Date:           Mon Jul 14 02:16:22 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.805 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     3208|     3208|  32.080 us|  32.080 us|  3201|  3201|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_ap_6_loop_for_fc_6_loop_for_fa_6  |     3206|     3206|         8|          1|          1|  3200|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.80>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:174->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 11 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 13 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten120 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 15 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten140 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Weights_load_131_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Weights_load_131"   --->   Operation 17 'read' 'Weights_load_131_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mul_ln173_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %mul_ln173"   --->   Operation 18 'read' 'mul_ln173_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv_i_i16_i86_i373_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i16_i86_i373"   --->   Operation 19 'read' 'conv_i_i16_i86_i373_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast121_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_cast121"   --->   Operation 20 'read' 'p_cast121_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv_i_i16_i86_i373_cast = sext i16 %conv_i_i16_i86_i373_read"   --->   Operation 21 'sext' 'conv_i_i16_i86_i373_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_8, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten140"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln173 = store i6 0, i6 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 24 'store' 'store_ln173' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten120"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln176 = store i5 0, i5 %k" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 26 'store' 'store_ln176' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln178 = store i3 0, i3 %j" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 27 'store' 'store_ln178' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln174 = store i16 0, i16 %s" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:174->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 28 'store' 'store_ln174' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12.i393"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten120_load = load i8 %indvar_flatten120" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 30 'load' 'indvar_flatten120_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten140_load = load i12 %indvar_flatten140" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 31 'load' 'indvar_flatten140_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.80ns)   --->   "%icmp_ln173 = icmp_eq  i12 %indvar_flatten140_load, i12 3200" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 32 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.80ns)   --->   "%add_ln173 = add i12 %indvar_flatten140_load, i12 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 33 'add' 'add_ln173' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %for.end25.i402, void %for.inc45.i416.exitStub" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 34 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 35 'load' 'j_load' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 36 'load' 'k_load' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.76ns)   --->   "%icmp_ln176 = icmp_eq  i8 %indvar_flatten120_load, i8 80" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 37 'icmp' 'icmp_ln176' <Predicate = (!icmp_ln173)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.41ns)   --->   "%select_ln173 = select i1 %icmp_ln176, i5 0, i5 %k_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 38 'select' 'select_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln173)   --->   "%xor_ln173 = xor i1 %icmp_ln176, i1 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 39 'xor' 'xor_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.67ns)   --->   "%icmp_ln178 = icmp_eq  i3 %j_load, i3 5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 40 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln173)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln173 = and i1 %icmp_ln178, i1 %xor_ln173" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 41 'and' 'and_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln176 = add i5 %select_ln173, i5 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 42 'add' 'add_ln176' <Predicate = (!icmp_ln173)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node j_1_mid2)   --->   "%empty = or i1 %and_ln173, i1 %icmp_ln176" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 43 'or' 'empty' <Predicate = (!icmp_ln173)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.28ns) (out node of the LUT)   --->   "%j_1_mid2 = select i1 %empty, i3 0, i3 %j_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 44 'select' 'j_1_mid2' <Predicate = (!icmp_ln173)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.41ns)   --->   "%select_ln176 = select i1 %and_ln173, i5 %add_ln176, i5 %select_ln173" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 45 'select' 'select_ln176' <Predicate = (!icmp_ln173)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i5 %select_ln176" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 46 'zext' 'zext_ln178' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 47 [3/3] (0.99ns) (grouped into DSP with root node add_ln179_1)   --->   "%mul_ln178 = mul i10 %zext_ln178, i10 44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 47 'mul' 'mul_ln178' <Predicate = (!icmp_ln173)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (0.67ns)   --->   "%add_ln178 = add i3 %j_1_mid2, i3 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 48 'add' 'add_ln178' <Predicate = (!icmp_ln173)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.67ns)   --->   "%icmp_ln178_1 = icmp_eq  i3 %add_ln178, i3 5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 49 'icmp' 'icmp_ln178_1' <Predicate = (!icmp_ln173)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.78ns)   --->   "%icmp_ln176_1 = icmp_eq  i5 %select_ln176, i5 15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 50 'icmp' 'icmp_ln176_1' <Predicate = (!icmp_ln173)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178_1, void %new.latch.for.body12.i393.split, void %last.iter.for.body12.i393.split" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 51 'br' 'br_ln178' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln176_1, void %new.latch.for.inc23.i396, void %last.iter.for.inc23.i396" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 52 'br' 'br_ln178' <Predicate = (!icmp_ln173 & icmp_ln178_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln178 = br void %new.latch.for.body12.i393.split" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 53 'br' 'br_ln178' <Predicate = (!icmp_ln173 & icmp_ln178_1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.76ns)   --->   "%add_ln176_1 = add i8 %indvar_flatten120_load, i8 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 54 'add' 'add_ln176_1' <Predicate = (!icmp_ln173)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.39ns)   --->   "%select_ln176_1 = select i1 %icmp_ln176, i8 1, i8 %add_ln176_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 55 'select' 'select_ln176_1' <Predicate = (!icmp_ln173)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln173 = store i12 %add_ln173, i12 %indvar_flatten140" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 56 'store' 'store_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln176 = store i8 %select_ln176_1, i8 %indvar_flatten120" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 57 'store' 'store_ln176' <Predicate = (!icmp_ln173)> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln176 = store i5 %select_ln176, i5 %k" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 58 'store' 'store_ln176' <Predicate = (!icmp_ln173)> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln178 = store i3 %add_ln178, i3 %j" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 59 'store' 'store_ln178' <Predicate = (!icmp_ln173)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 60 [2/3] (0.99ns) (grouped into DSP with root node add_ln179_1)   --->   "%mul_ln178 = mul i10 %zext_ln178, i10 44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 60 'mul' 'mul_ln178' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 61 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.78ns)   --->   "%add_ln173_1 = add i6 %y_load, i6 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 62 'add' 'add_ln173_1' <Predicate = (icmp_ln176)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.38ns)   --->   "%select_ln173_1 = select i1 %icmp_ln176, i6 %add_ln173_1, i6 %y_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 63 'select' 'select_ln173_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/3] (0.00ns) (grouped into DSP with root node add_ln179_1)   --->   "%mul_ln178 = mul i10 %zext_ln178, i10 44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 64 'mul' 'mul_ln178' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln178_2 = zext i3 %j_1_mid2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 65 'zext' 'zext_ln178_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.78ns)   --->   "%add_ln179 = add i6 %select_ln173_1, i6 %zext_ln178_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 66 'add' 'add_ln179' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i6 %add_ln179" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 67 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln179_1 = add i10 %zext_ln179, i10 %mul_ln178" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 68 'add' 'add_ln179_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln173 = store i6 %select_ln173_1, i6 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 69 'store' 'store_ln173' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 3.62>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i5 %select_ln176" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 70 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln176, i2 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 71 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl = zext i7 %tmp" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 72 'zext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.77ns)   --->   "%empty_199 = add i8 %p_shl, i8 %zext_ln176" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 73 'add' 'empty_199' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_cast122 = zext i8 %empty_199" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 74 'zext' 'p_cast122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i3 %j_1_mid2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 75 'zext' 'zext_ln178_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln179_1 = add i10 %zext_ln179, i10 %mul_ln178" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 76 'add' 'add_ln179_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i10 %add_ln179_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 77 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.80ns)   --->   "%add_ln179_2 = add i12 %p_cast121_read, i12 %p_cast122" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 78 'add' 'add_ln179_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i12 %add_ln179_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 79 'zext' 'zext_ln179_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.80ns)   --->   "%add_ln179_5 = add i12 %zext_ln178_1, i12 2556" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 80 'add' 'add_ln179_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln179_3 = zext i12 %add_ln179_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 81 'zext' 'zext_ln179_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.80ns)   --->   "%add_ln179_3 = add i13 %zext_ln179_3, i13 %zext_ln179_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 82 'add' 'add_ln179_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln179_4 = zext i13 %add_ln179_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 83 'zext' 'zext_ln179_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i16 %Weights, i64 0, i64 %zext_ln179_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 84 'getelementptr' 'Weights_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 85 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%OutPadConv6_addr = getelementptr i16 %OutPadConv6, i64 0, i64 %zext_ln179_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 86 'getelementptr' 'OutPadConv6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (1.23ns)   --->   "%OutPadConv6_load = load i10 %OutPadConv6_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 87 'load' 'OutPadConv6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 704> <RAM>

State 5 <SV = 4> <Delay = 2.23>
ST_5 : Operation 88 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load = load i14 %Weights_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 88 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln179 = sext i16 %Weights_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 89 'sext' 'sext_ln179' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv6_load = load i10 %OutPadConv6_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 90 'load' 'OutPadConv6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 704> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln179_1 = sext i16 %OutPadConv6_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 91 'sext' 'sext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [3/3] (0.99ns) (grouped into DSP with root node add_ln179_4)   --->   "%mul_ln179 = mul i24 %sext_ln179_1, i24 %sext_ln179" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 92 'mul' 'mul_ln179' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 93 [2/3] (0.99ns) (grouped into DSP with root node add_ln179_4)   --->   "%mul_ln179 = mul i24 %sext_ln179_1, i24 %sext_ln179" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 93 'mul' 'mul_ln179' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%s_load = load i16 %s"   --->   Operation 94 'load' 's_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/3] (0.00ns) (grouped into DSP with root node add_ln179_4)   --->   "%mul_ln179 = mul i24 %sext_ln179_1, i24 %sext_ln179" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 95 'mul' 'mul_ln179' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node empty_200)   --->   "%select_ln173_2 = select i1 %icmp_ln176, i16 0, i16 %s_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 96 'select' 'select_ln173_2' <Predicate = (!and_ln173)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.35ns) (out node of the LUT)   --->   "%empty_200 = select i1 %and_ln173, i16 %s_load, i16 %select_ln173_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 97 'select' 'empty_200' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %empty_200, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 98 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln179_4 = add i24 %shl_ln6, i24 %mul_ln179" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 99 'add' 'add_ln179_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 118 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 118 'ret' 'ret_ln0' <Predicate = (icmp_ln173)> <Delay = 0.42>

State 8 <SV = 7> <Delay = 3.09>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_str"   --->   Operation 100 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3200, i64 3200, i64 3200"   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i6 %select_ln173_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 102 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln174 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:174->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 103 'specpipeline' 'specpipeline_ln174' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln179_4 = add i24 %shl_ln6, i24 %mul_ln179" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 104 'add' 'add_ln179_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%s_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln179_4, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 105 'partselect' 's_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i16 %s_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 106 'sext' 'sext_ln181' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.85ns)   --->   "%add_ln181 = add i17 %sext_ln181, i17 %conv_i_i16_i86_i373_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 107 'add' 'add_ln181' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln181, i32 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 108 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.79ns)   --->   "%add_ln181_1 = add i11 %zext_ln173, i11 %mul_ln173_read" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 109 'add' 'add_ln181_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i11 %add_ln181_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 110 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%OutConv6_addr = getelementptr i16 %OutConv6, i64 0, i64 %zext_ln181" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 111 'getelementptr' 'OutConv6_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.85ns)   --->   "%add_ln181_2 = add i16 %Weights_load_131_read, i16 %s_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 112 'add' 'add_ln181_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.35ns)   --->   "%select_ln181 = select i1 %tmp_8, i16 0, i16 %add_ln181_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 113 'select' 'select_ln181' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 114 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln181 = store i16 %select_ln181, i11 %OutConv6_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 114 'store' 'store_ln181' <Predicate = (icmp_ln178_1 & icmp_ln176_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln178 = br void %new.latch.for.inc23.i396" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 115 'br' 'br_ln178' <Predicate = (icmp_ln178_1 & icmp_ln176_1)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln174 = store i16 %s_2, i16 %s" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:174->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 116 'store' 'store_ln174' <Predicate = true> <Delay = 0.42>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln178 = br void %for.body12.i393" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 117 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.805ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten120' [22]  (0.427 ns)
	'load' operation 8 bit ('indvar_flatten120_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) on local variable 'indvar_flatten120' [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln176', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [40]  (0.765 ns)
	'select' operation 5 bit ('select_ln173', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [41]  (0.414 ns)
	'add' operation 5 bit ('add_ln176', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [47]  (0.789 ns)
	'select' operation 5 bit ('select_ln176', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [50]  (0.414 ns)
	'mul' operation 10 bit of DSP[64] ('mul_ln178', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [58]  (0.996 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation 10 bit of DSP[64] ('mul_ln178', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [58]  (0.996 ns)

 <State 3>: 2.591ns
The critical path consists of the following:
	'load' operation 6 bit ('y_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) on local variable 'y', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47 [37]  (0.000 ns)
	'add' operation 6 bit ('add_ln173_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [45]  (0.781 ns)
	'select' operation 6 bit ('select_ln173_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [46]  (0.384 ns)
	'add' operation 6 bit ('add_ln179', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [62]  (0.781 ns)
	'add' operation 10 bit of DSP[64] ('add_ln179_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [64]  (0.645 ns)

 <State 4>: 3.628ns
The critical path consists of the following:
	'add' operation 8 bit ('empty_199', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [56]  (0.773 ns)
	'add' operation 12 bit ('add_ln179_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [66]  (0.809 ns)
	'add' operation 13 bit ('add_ln179_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [70]  (0.809 ns)
	'getelementptr' operation 14 bit ('Weights_addr', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [72]  (0.000 ns)
	'load' operation 16 bit ('Weights_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) on array 'Weights' [73]  (1.237 ns)

 <State 5>: 2.233ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) on array 'Weights' [73]  (1.237 ns)
	'mul' operation 24 bit of DSP[82] ('mul_ln179', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [78]  (0.996 ns)

 <State 6>: 0.996ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[82] ('mul_ln179', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [78]  (0.996 ns)

 <State 7>: 1.002ns
The critical path consists of the following:
	'load' operation 16 bit ('s_load') on local variable 's', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:174->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47 [34]  (0.000 ns)
	'select' operation 16 bit ('empty_200', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [80]  (0.357 ns)
	'add' operation 24 bit of DSP[82] ('add_ln179_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [82]  (0.645 ns)

 <State 8>: 3.092ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[82] ('add_ln179_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [82]  (0.645 ns)
	'add' operation 16 bit ('add_ln181_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [93]  (0.853 ns)
	'select' operation 16 bit ('select_ln181', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [94]  (0.357 ns)
	'store' operation 0 bit ('store_ln181', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) of variable 'select_ln181', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47 on array 'OutConv6' [99]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
