#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000024901062f70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024901063100 .scope module, "v_tile_tb" "v_tile_tb" 3 3;
 .timescale -9 -12;
P_0000024901050770 .param/l "num_inputs" 1 3 6, +C4<00000000000000000000000000000100>;
P_00000249010507a8 .param/l "num_regs" 1 3 7, +C4<00000000000000000000000000010000>;
P_00000249010507e0 .param/l "width" 1 3 5, +C4<00000000000000000000000000010000>;
L_00000249010c4b30 .functor BUFZ 16, L_00000249010c4580, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c44a0 .functor BUFZ 16, L_00000249010c4890, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c5070 .functor BUFZ 16, L_00000249010c4900, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c4660 .functor BUFZ 16, L_00000249010c4c80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000249010c0b00_0 .net "adder_ack", 0 0, v00000249010b9ca0_0;  1 drivers
v00000249010bf160 .array "adder_outputs", 0 3;
v00000249010bf160_0 .net v00000249010bf160 0, 15 0, L_00000249010c4b30; 1 drivers
v00000249010bf160_1 .net v00000249010bf160 1, 15 0, L_00000249010c44a0; 1 drivers
v00000249010bf160_2 .net v00000249010bf160 2, 15 0, L_00000249010c5070; 1 drivers
v00000249010bf160_3 .net v00000249010bf160 3, 15 0, L_00000249010c4660; 1 drivers
v00000249010bf980_0 .var "clk", 0 0;
v00000249010bf3e0_0 .net "dest_info", 3 0, L_00000249010bf200;  1 drivers
v00000249010c0c40_0 .var "on_off", 0 0;
v00000249010bf7a0_0 .var "reset", 0 0;
v00000249010bff20 .array "w_data_in1", 0 3, 15 0;
v00000249010c02e0 .array "w_data_in2", 0 3, 15 0;
v00000249010c0740_0 .var "w_data_in3", 15 0;
v00000249010bf8e0_0 .net "write_ack1", 0 0, L_000002490102ef10;  1 drivers
v00000249010c06a0_0 .net "write_ack2", 0 0, L_000002490102ed50;  1 drivers
v00000249010c07e0_0 .net "write_ack3", 0 0, L_000002490102ea40;  1 drivers
v00000249010c0920_0 .var "write_en1", 0 0;
v00000249010c0d80_0 .var "write_en2", 0 0;
v00000249010c09c0_0 .var "write_en3", 0 0;
v00000249010c0240_0 .net "write_rdy1", 0 0, v00000249010beaf0_0;  1 drivers
v00000249010bfa20_0 .net "write_rdy2", 0 0, v00000249010be4b0_0;  1 drivers
v00000249010bf480_0 .net "write_rdy3", 0 0, v00000249010bd5b0_0;  1 drivers
S_0000024901029ec0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 52, 3 52 0, S_0000024901063100;
 .timescale -9 -12;
v000002490104f7f0 .array "expected", 0 3, 15 0;
v000002490104fb10_0 .var/2s "i", 31 0;
E_0000024901053cd0 .event anyedge, v00000249010b9ca0_0;
E_0000024901053510 .event anyedge, v00000249010beff0_0;
E_0000024901054590 .event anyedge, v00000249010be4b0_0;
E_0000024901054250 .event anyedge, v00000249010bda10_0;
E_00000249010542d0 .event anyedge, v00000249010beaf0_0;
E_0000024901054450 .event anyedge, v00000249010bde70_0;
E_00000249010544d0 .event anyedge, v00000249010bd5b0_0;
S_000002490102a050 .scope module, "dut" "v_tile" 3 31, 4 14 0, S_0000024901063100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "on_off";
    .port_info 3 /INPUT 1 "write_en1";
    .port_info 4 /OUTPUT 1 "write_rdy1";
    .port_info 5 /INPUT 64 "w_data_in1";
    .port_info 6 /OUTPUT 1 "write_ack1";
    .port_info 7 /INPUT 1 "write_en2";
    .port_info 8 /OUTPUT 1 "write_rdy2";
    .port_info 9 /INPUT 64 "w_data_in2";
    .port_info 10 /OUTPUT 1 "write_ack2";
    .port_info 11 /INPUT 1 "write_en3";
    .port_info 12 /OUTPUT 1 "write_rdy3";
    .port_info 13 /INPUT 16 "w_data_in3";
    .port_info 14 /OUTPUT 1 "write_ack3";
    .port_info 15 /OUTPUT 64 "adder_outputs";
    .port_info 16 /OUTPUT 4 "dest_info";
    .port_info 17 /OUTPUT 1 "adder_ack";
P_0000024901063290 .param/l "num_inputs" 0 4 16, +C4<00000000000000000000000000000100>;
P_00000249010632c8 .param/l "num_regs" 0 4 17, +C4<00000000000000000000000000010000>;
P_0000024901063300 .param/l "total_inputs" 0 4 18, +C4<000000000000000000000000000001000>;
P_0000024901063338 .param/l "width" 0 4 15, +C4<00000000000000000000000000010000>;
v00000249010bff20_0 .array/port v00000249010bff20, 0;
L_00000249010c3340 .functor BUFZ 16, v00000249010bff20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000249010bff20_1 .array/port v00000249010bff20, 1;
L_00000249010c33b0 .functor BUFZ 16, v00000249010bff20_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000249010bff20_2 .array/port v00000249010bff20, 2;
L_00000249010c3c70 .functor BUFZ 16, v00000249010bff20_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000249010bff20_3 .array/port v00000249010bff20, 3;
L_00000249010c3ff0 .functor BUFZ 16, v00000249010bff20_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000249010c02e0_0 .array/port v00000249010c02e0, 0;
L_00000249010c36c0 .functor BUFZ 16, v00000249010c02e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000249010c02e0_1 .array/port v00000249010c02e0, 1;
L_00000249010c3d50 .functor BUFZ 16, v00000249010c02e0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000249010c02e0_2 .array/port v00000249010c02e0, 2;
L_00000249010c3e30 .functor BUFZ 16, v00000249010c02e0_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000249010c02e0_3 .array/port v00000249010c02e0, 3;
L_00000249010c3500 .functor BUFZ 16, v00000249010c02e0_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c3dc0 .functor BUFZ 16, L_000002490102f060, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c3ea0 .functor BUFZ 16, L_000002490102e5e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c3260 .functor BUFZ 16, L_000002490102e7a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c3880 .functor BUFZ 16, L_000002490102e570, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c3f10 .functor BUFZ 16, L_000002490102edc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c38f0 .functor BUFZ 16, L_000002490102e180, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c4060 .functor BUFZ 16, L_000002490102e260, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c3f80 .functor BUFZ 16, L_000002490102e730, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c3960 .functor BUFZ 16, L_00000249010c3dc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c3420 .functor BUFZ 16, L_00000249010c3ea0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c39d0 .functor BUFZ 16, L_00000249010c3260, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c3490 .functor BUFZ 16, L_00000249010c3880, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c3650 .functor BUFZ 16, L_00000249010c3f10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c3ab0 .functor BUFZ 16, L_00000249010c38f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c4ba0 .functor BUFZ 16, L_00000249010c4060, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c4350 .functor BUFZ 16, L_00000249010c3f80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c4580 .functor BUFZ 16, v000002490104fbb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c4890 .functor BUFZ 16, v000002490104f430_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c4900 .functor BUFZ 16, v00000249010b9840_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c4c80 .functor BUFZ 16, v00000249010b9c00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000249010be690_0 .net "adder_ack", 0 0, v00000249010b9ca0_0;  alias, 1 drivers
v00000249010be730 .array "adder_inputs", 0 7;
v00000249010be730_0 .net v00000249010be730 0, 15 0, L_00000249010c3dc0; 1 drivers
v00000249010be730_1 .net v00000249010be730 1, 15 0, L_00000249010c3ea0; 1 drivers
v00000249010be730_2 .net v00000249010be730 2, 15 0, L_00000249010c3260; 1 drivers
v00000249010be730_3 .net v00000249010be730 3, 15 0, L_00000249010c3880; 1 drivers
v00000249010be730_4 .net v00000249010be730 4, 15 0, L_00000249010c3f10; 1 drivers
v00000249010be730_5 .net v00000249010be730 5, 15 0, L_00000249010c38f0; 1 drivers
v00000249010be730_6 .net v00000249010be730 6, 15 0, L_00000249010c4060; 1 drivers
v00000249010be730_7 .net v00000249010be730 7, 15 0, L_00000249010c3f80; 1 drivers
v00000249010be910 .array "adder_outputs", 0 3;
v00000249010be910_0 .net v00000249010be910 0, 15 0, L_00000249010c4580; 1 drivers
v00000249010be910_1 .net v00000249010be910 1, 15 0, L_00000249010c4890; 1 drivers
v00000249010be910_2 .net v00000249010be910 2, 15 0, L_00000249010c4900; 1 drivers
v00000249010be910_3 .net v00000249010be910 3, 15 0, L_00000249010c4c80; 1 drivers
v00000249010b9de0_0 .net "clk", 0 0, v00000249010bf980_0;  1 drivers
v00000249010bf5c0_0 .net "config_in", 15 0, L_000002490102ef80;  1 drivers
v00000249010c04c0_0 .net "dest_info", 3 0, L_00000249010bf200;  alias, 1 drivers
v00000249010bffc0_0 .net "on_off", 0 0, v00000249010c0c40_0;  1 drivers
v00000249010c0a60_0 .net "on_off_vector_fu", 0 0, L_000002490102ee30;  1 drivers
v00000249010c0100_0 .net "reset", 0 0, v00000249010bf7a0_0;  1 drivers
v00000249010bf660 .array "w_data_in1", 0 3;
v00000249010bf660_0 .net v00000249010bf660 0, 15 0, v00000249010bff20_0; 1 drivers
v00000249010bf660_1 .net v00000249010bf660 1, 15 0, v00000249010bff20_1; 1 drivers
v00000249010bf660_2 .net v00000249010bf660 2, 15 0, v00000249010bff20_2; 1 drivers
v00000249010bf660_3 .net v00000249010bf660 3, 15 0, v00000249010bff20_3; 1 drivers
v00000249010c0560 .array "w_data_in2", 0 3;
v00000249010c0560_0 .net v00000249010c0560 0, 15 0, v00000249010c02e0_0; 1 drivers
v00000249010c0560_1 .net v00000249010c0560 1, 15 0, v00000249010c02e0_1; 1 drivers
v00000249010c0560_2 .net v00000249010c0560 2, 15 0, v00000249010c02e0_2; 1 drivers
v00000249010c0560_3 .net v00000249010c0560 3, 15 0, v00000249010c02e0_3; 1 drivers
v00000249010c0880_0 .net "w_data_in3", 15 0, v00000249010c0740_0;  1 drivers
v00000249010bfac0_0 .net "write_ack1", 0 0, L_000002490102ef10;  alias, 1 drivers
v00000249010c01a0_0 .net "write_ack2", 0 0, L_000002490102ed50;  alias, 1 drivers
v00000249010bfb60_0 .net "write_ack3", 0 0, L_000002490102ea40;  alias, 1 drivers
v00000249010c0380_0 .net "write_en1", 0 0, v00000249010c0920_0;  1 drivers
v00000249010bfe80_0 .net "write_en2", 0 0, v00000249010c0d80_0;  1 drivers
v00000249010bf340_0 .net "write_en3", 0 0, v00000249010c09c0_0;  1 drivers
v00000249010bf700_0 .net "write_rdy1", 0 0, v00000249010beaf0_0;  alias, 1 drivers
v00000249010bf840_0 .net "write_rdy2", 0 0, v00000249010be4b0_0;  alias, 1 drivers
v00000249010c0600_0 .net "write_rdy3", 0 0, v00000249010bd5b0_0;  alias, 1 drivers
S_0000024901001aa0 .scope module, "adder_fu_inst" "adder_fu" 4 83, 5 10 0, S_000002490102a050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 128 "inputs";
    .port_info 3 /INPUT 1 "on_off";
    .port_info 4 /INPUT 16 "config_in";
    .port_info 5 /OUTPUT 64 "outputs";
    .port_info 6 /OUTPUT 4 "dest_info";
    .port_info 7 /OUTPUT 1 "ack";
P_00000249010504b0 .param/l "num_inputs" 0 5 12, +C4<00000000000000000000000000000100>;
P_00000249010504e8 .param/l "total_inputs" 0 5 13, +C4<000000000000000000000000000001000>;
P_0000024901050520 .param/l "width" 0 5 11, +C4<00000000000000000000000000010000>;
v00000249010b9160_0 .var "a1_on_off", 0 0;
v00000249010b92a0_0 .var "a2_on_off", 0 0;
v00000249010b89e0_0 .var "a3_on_off", 0 0;
v00000249010b81c0_0 .var "a4_on_off", 0 0;
v00000249010b9ca0_0 .var "ack", 0 0;
v00000249010b8580_0 .net "ack1", 0 0, v000002490104fa70_0;  1 drivers
v00000249010b9660_0 .net "ack2", 0 0, v000002490104f1b0_0;  1 drivers
v00000249010b9e80_0 .net "ack3", 0 0, v00000249010b8c60_0;  1 drivers
v00000249010b8a80_0 .net "ack4", 0 0, v00000249010b8f80_0;  1 drivers
v00000249010b9700_0 .net "adder_config", 1 0, L_00000249010c0ba0;  1 drivers
v00000249010b8800_0 .net "carry1", 0 0, v000002490104fed0_0;  1 drivers
v00000249010b84e0_0 .net "carry2", 0 0, v00000249010b88a0_0;  1 drivers
v00000249010b8260_0 .net "carry3", 0 0, v00000249010b93e0_0;  1 drivers
v00000249010b9200_0 .net "carry4", 0 0, v00000249010b9020_0;  1 drivers
v00000249010b8620_0 .net "clk", 0 0, v00000249010bf980_0;  alias, 1 drivers
v00000249010b97a0_0 .net "config_in", 15 0, L_000002490102ef80;  alias, 1 drivers
v00000249010b8300_0 .net "dest_info", 3 0, L_00000249010bf200;  alias, 1 drivers
v00000249010b9980 .array "inputs", 0 7;
v00000249010b9980_0 .net v00000249010b9980 0, 15 0, L_00000249010c3960; 1 drivers
v00000249010b9980_1 .net v00000249010b9980 1, 15 0, L_00000249010c3420; 1 drivers
v00000249010b9980_2 .net v00000249010b9980 2, 15 0, L_00000249010c39d0; 1 drivers
v00000249010b9980_3 .net v00000249010b9980 3, 15 0, L_00000249010c3490; 1 drivers
v00000249010b9980_4 .net v00000249010b9980 4, 15 0, L_00000249010c3650; 1 drivers
v00000249010b9980_5 .net v00000249010b9980 5, 15 0, L_00000249010c3ab0; 1 drivers
v00000249010b9980_6 .net v00000249010b9980 6, 15 0, L_00000249010c4ba0; 1 drivers
v00000249010b9980_7 .net v00000249010b9980 7, 15 0, L_00000249010c4350; 1 drivers
v00000249010b9a20_0 .net "on_off", 0 0, L_000002490102ee30;  alias, 1 drivers
v00000249010b9d40 .array "outputs", 0 3;
v00000249010b9d40_0 .net v00000249010b9d40 0, 15 0, v000002490104fbb0_0; 1 drivers
v00000249010b9d40_1 .net v00000249010b9d40 1, 15 0, v000002490104f430_0; 1 drivers
v00000249010b9d40_2 .net v00000249010b9d40 2, 15 0, v00000249010b9840_0; 1 drivers
v00000249010b9d40_3 .net v00000249010b9d40 3, 15 0, v00000249010b9c00_0; 1 drivers
v00000249010b8760_0 .net "reset", 0 0, v00000249010bf7a0_0;  alias, 1 drivers
L_00000249010c0ba0 .part L_000002490102ef80, 0, 2;
L_00000249010bf200 .part L_000002490102ef80, 2, 4;
L_00000249010c0ce0 .part L_000002490102ef80, 0, 1;
L_00000249010c0e20 .part L_000002490102ef80, 1, 1;
L_00000249010c0ec0 .part L_000002490102ef80, 0, 1;
S_0000024901001c30 .scope module, "adder1" "half_adder" 5 71, 6 1 0, S_0000024901001aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /OUTPUT 16 "c";
    .port_info 5 /OUTPUT 1 "carry_out";
    .port_info 6 /OUTPUT 1 "ack";
    .port_info 7 /INPUT 1 "on_off";
P_0000024901054490 .param/l "width" 0 6 1, +C4<00000000000000000000000000010000>;
v000002490104f6b0_0 .net "a", 15 0, L_00000249010c3960;  alias, 1 drivers
v000002490104fa70_0 .var "ack", 0 0;
v000002490104fd90_0 .net "b", 15 0, L_00000249010c3420;  alias, 1 drivers
v000002490104fbb0_0 .var "c", 15 0;
v000002490104fed0_0 .var "carry_out", 0 0;
v000002490104fe30_0 .net "clk", 0 0, v00000249010bf980_0;  alias, 1 drivers
v000002490104efd0_0 .net "on_off", 0 0, v00000249010b9160_0;  1 drivers
v000002490104f610_0 .net "reset", 0 0, v00000249010bf7a0_0;  alias, 1 drivers
E_0000024901054550 .event posedge, v000002490104fe30_0;
S_0000024901016d50 .scope module, "adder2" "full_adder" 5 82, 7 1 0, S_0000024901001aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 1 "carry_in";
    .port_info 5 /OUTPUT 16 "c";
    .port_info 6 /OUTPUT 1 "carry_out";
    .port_info 7 /OUTPUT 1 "ack";
    .port_info 8 /INPUT 1 "carry_listen";
    .port_info 9 /INPUT 1 "on_off";
P_0000024901054690 .param/l "width" 0 7 1, +C4<00000000000000000000000000010000>;
v000002490104f070_0 .net "a", 15 0, L_00000249010c39d0;  alias, 1 drivers
v000002490104f1b0_0 .var "ack", 0 0;
v000002490104f390_0 .net "b", 15 0, L_00000249010c3490;  alias, 1 drivers
v000002490104f430_0 .var "c", 15 0;
v000002490104f750_0 .net "carry_in", 0 0, v000002490104fed0_0;  alias, 1 drivers
v000002490104f890_0 .net "carry_listen", 0 0, L_00000249010c0ce0;  1 drivers
v00000249010b88a0_0 .var "carry_out", 0 0;
v00000249010b9b60_0 .net "clk", 0 0, v00000249010bf980_0;  alias, 1 drivers
v00000249010b95c0_0 .net "on_off", 0 0, v00000249010b92a0_0;  1 drivers
v00000249010b9ac0_0 .net "reset", 0 0, v00000249010bf7a0_0;  alias, 1 drivers
S_0000024901016ee0 .scope module, "adder3" "full_adder" 5 95, 7 1 0, S_0000024901001aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 1 "carry_in";
    .port_info 5 /OUTPUT 16 "c";
    .port_info 6 /OUTPUT 1 "carry_out";
    .port_info 7 /OUTPUT 1 "ack";
    .port_info 8 /INPUT 1 "carry_listen";
    .port_info 9 /INPUT 1 "on_off";
P_00000249010546d0 .param/l "width" 0 7 1, +C4<00000000000000000000000000010000>;
v00000249010b8d00_0 .net "a", 15 0, L_00000249010c3650;  alias, 1 drivers
v00000249010b8c60_0 .var "ack", 0 0;
v00000249010b8da0_0 .net "b", 15 0, L_00000249010c3ab0;  alias, 1 drivers
v00000249010b9840_0 .var "c", 15 0;
v00000249010b8ee0_0 .net "carry_in", 0 0, v00000249010b88a0_0;  alias, 1 drivers
v00000249010b98e0_0 .net "carry_listen", 0 0, L_00000249010c0e20;  1 drivers
v00000249010b93e0_0 .var "carry_out", 0 0;
v00000249010b8e40_0 .net "clk", 0 0, v00000249010bf980_0;  alias, 1 drivers
v00000249010b9480_0 .net "on_off", 0 0, v00000249010b89e0_0;  1 drivers
v00000249010b9340_0 .net "reset", 0 0, v00000249010bf7a0_0;  alias, 1 drivers
S_0000024901012490 .scope module, "adder4" "full_adder" 5 108, 7 1 0, S_0000024901001aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 1 "carry_in";
    .port_info 5 /OUTPUT 16 "c";
    .port_info 6 /OUTPUT 1 "carry_out";
    .port_info 7 /OUTPUT 1 "ack";
    .port_info 8 /INPUT 1 "carry_listen";
    .port_info 9 /INPUT 1 "on_off";
P_0000024901051d10 .param/l "width" 0 7 1, +C4<00000000000000000000000000010000>;
v00000249010b9520_0 .net "a", 15 0, L_00000249010c4ba0;  alias, 1 drivers
v00000249010b8f80_0 .var "ack", 0 0;
v00000249010b86c0_0 .net "b", 15 0, L_00000249010c4350;  alias, 1 drivers
v00000249010b9c00_0 .var "c", 15 0;
v00000249010b8120_0 .net "carry_in", 0 0, v00000249010b93e0_0;  alias, 1 drivers
v00000249010b8440_0 .net "carry_listen", 0 0, L_00000249010c0ec0;  1 drivers
v00000249010b9020_0 .var "carry_out", 0 0;
v00000249010b90c0_0 .net "clk", 0 0, v00000249010bf980_0;  alias, 1 drivers
v00000249010b8940_0 .net "on_off", 0 0, v00000249010b81c0_0;  1 drivers
v00000249010b83a0_0 .net "reset", 0 0, v00000249010bf7a0_0;  alias, 1 drivers
S_0000024901012620 .scope module, "mem_inst" "mem" 4 58, 8 4 0, S_000002490102a050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "on_off";
    .port_info 3 /INPUT 1 "write_en1";
    .port_info 4 /OUTPUT 1 "write_rdy1";
    .port_info 5 /INPUT 64 "w_data_in1";
    .port_info 6 /OUTPUT 1 "write_ack1";
    .port_info 7 /INPUT 1 "write_en2";
    .port_info 8 /OUTPUT 1 "write_rdy2";
    .port_info 9 /INPUT 64 "w_data_in2";
    .port_info 10 /OUTPUT 1 "write_ack2";
    .port_info 11 /INPUT 1 "write_en3";
    .port_info 12 /OUTPUT 1 "write_rdy3";
    .port_info 13 /INPUT 16 "w_data_in3";
    .port_info 14 /OUTPUT 1 "write_ack3";
    .port_info 15 /OUTPUT 16 "config_in";
    .port_info 16 /OUTPUT 128 "adder_inputs";
    .port_info 17 /OUTPUT 1 "on_off_vector_fu";
    .port_info 18 /OUTPUT 1 "r_data_vld";
P_0000024901044100 .param/l "num_inputs" 0 8 7, +C4<00000000000000000000000000000100>;
P_0000024901044138 .param/l "num_regs" 0 8 6, +C4<00000000000000000000000000010000>;
P_0000024901044170 .param/l "total_inputs" 0 8 8, +C4<000000000000000000000000000001000>;
P_00000249010441a8 .param/l "width" 0 8 5, +C4<00000000000000000000000000010000>;
L_000002490102e420 .functor OR 1, v00000249010c0920_0, v00000249010c0d80_0, C4<0>, C4<0>;
L_000002490102e960 .functor OR 1, L_000002490102e420, v00000249010c09c0_0, C4<0>, C4<0>;
L_000002490102ef10 .functor BUFZ 1, v00000249010bdd30_0, C4<0>, C4<0>, C4<0>;
L_000002490102ed50 .functor BUFZ 1, v00000249010bdab0_0, C4<0>, C4<0>, C4<0>;
L_000002490102ea40 .functor BUFZ 1, v00000249010bd330_0, C4<0>, C4<0>, C4<0>;
L_000002490102ee30 .functor AND 1, v00000249010c0c40_0, L_00000249010bf520, C4<1>, C4<1>;
L_000002490102eea0 .functor BUFZ 1, L_000002490102ee30, C4<0>, C4<0>, C4<0>;
v00000249010be550_8 .array/port v00000249010be550, 8;
L_000002490102ef80 .functor BUFZ 16, v00000249010be550_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c3ce0 .functor BUFZ 16, L_00000249010c3340, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c3810 .functor BUFZ 16, L_00000249010c33b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c37a0 .functor BUFZ 16, L_00000249010c3c70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c3c00 .functor BUFZ 16, L_00000249010c3ff0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c3b20 .functor BUFZ 16, L_00000249010c36c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c3a40 .functor BUFZ 16, L_00000249010c3d50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c3b90 .functor BUFZ 16, L_00000249010c3e30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000249010c3180 .functor BUFZ 16, L_00000249010c3500, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000249010beb90_0 .net *"_ivl_1", 0 0, L_000002490102e420;  1 drivers
v00000249010be230_0 .net *"_ivl_11", 0 0, L_00000249010bf520;  1 drivers
v00000249010bec30 .array "adder_inputs", 0 7;
v00000249010bec30_0 .net v00000249010bec30 0, 15 0, L_000002490102f060; 1 drivers
v00000249010bec30_1 .net v00000249010bec30 1, 15 0, L_000002490102e5e0; 1 drivers
v00000249010bec30_2 .net v00000249010bec30 2, 15 0, L_000002490102e7a0; 1 drivers
v00000249010bec30_3 .net v00000249010bec30 3, 15 0, L_000002490102e570; 1 drivers
v00000249010bec30_4 .net v00000249010bec30 4, 15 0, L_000002490102edc0; 1 drivers
v00000249010bec30_5 .net v00000249010bec30 5, 15 0, L_000002490102e180; 1 drivers
v00000249010bec30_6 .net v00000249010bec30 6, 15 0, L_000002490102e260; 1 drivers
v00000249010bec30_7 .net v00000249010bec30 7, 15 0, L_000002490102e730; 1 drivers
v00000249010bddd0_0 .net "clk", 0 0, v00000249010bf980_0;  alias, 1 drivers
v00000249010bd970_0 .net "config_in", 15 0, L_000002490102ef80;  alias, 1 drivers
v00000249010be190_0 .net "on_off", 0 0, v00000249010c0c40_0;  alias, 1 drivers
v00000249010becd0_0 .net "on_off_vector_fu", 0 0, L_000002490102ee30;  alias, 1 drivers
v00000249010be550_0 .array/port v00000249010be550, 0;
v00000249010be870 .array "r_data_out", 0 8;
v00000249010be870_0 .net v00000249010be870 0, 15 0, v00000249010be550_0; 1 drivers
v00000249010be550_1 .array/port v00000249010be550, 1;
v00000249010be870_1 .net v00000249010be870 1, 15 0, v00000249010be550_1; 1 drivers
v00000249010be550_2 .array/port v00000249010be550, 2;
v00000249010be870_2 .net v00000249010be870 2, 15 0, v00000249010be550_2; 1 drivers
v00000249010be550_3 .array/port v00000249010be550, 3;
v00000249010be870_3 .net v00000249010be870 3, 15 0, v00000249010be550_3; 1 drivers
v00000249010be550_4 .array/port v00000249010be550, 4;
v00000249010be870_4 .net v00000249010be870 4, 15 0, v00000249010be550_4; 1 drivers
v00000249010be550_5 .array/port v00000249010be550, 5;
v00000249010be870_5 .net v00000249010be870 5, 15 0, v00000249010be550_5; 1 drivers
v00000249010be550_6 .array/port v00000249010be550, 6;
v00000249010be870_6 .net v00000249010be870 6, 15 0, v00000249010be550_6; 1 drivers
v00000249010be550_7 .array/port v00000249010be550, 7;
v00000249010be870_7 .net v00000249010be870 7, 15 0, v00000249010be550_7; 1 drivers
v00000249010be870_8 .net v00000249010be870 8, 15 0, v00000249010be550_8; 1 drivers
v00000249010be410_0 .net "r_data_vld", 0 0, v00000249010bef50_0;  1 drivers
v00000249010bed70_0 .net "read_reg_en", 0 0, L_000002490102eea0;  1 drivers
v00000249010be2d0_0 .net "reset", 0 0, v00000249010bf7a0_0;  alias, 1 drivers
v00000249010bd790 .array "w_data_in1", 0 3;
v00000249010bd790_0 .net v00000249010bd790 0, 15 0, L_00000249010c3340; 1 drivers
v00000249010bd790_1 .net v00000249010bd790 1, 15 0, L_00000249010c33b0; 1 drivers
v00000249010bd790_2 .net v00000249010bd790 2, 15 0, L_00000249010c3c70; 1 drivers
v00000249010bd790_3 .net v00000249010bd790 3, 15 0, L_00000249010c3ff0; 1 drivers
v00000249010bd510 .array "w_data_in2", 0 3;
v00000249010bd510_0 .net v00000249010bd510 0, 15 0, L_00000249010c36c0; 1 drivers
v00000249010bd510_1 .net v00000249010bd510 1, 15 0, L_00000249010c3d50; 1 drivers
v00000249010bd510_2 .net v00000249010bd510 2, 15 0, L_00000249010c3e30; 1 drivers
v00000249010bd510_3 .net v00000249010bd510 3, 15 0, L_00000249010c3500; 1 drivers
v00000249010bd470_0 .net "w_data_in3", 15 0, v00000249010c0740_0;  alias, 1 drivers
v00000249010bda10_0 .net "write_ack1", 0 0, L_000002490102ef10;  alias, 1 drivers
v00000249010beff0_0 .net "write_ack2", 0 0, L_000002490102ed50;  alias, 1 drivers
v00000249010bde70_0 .net "write_ack3", 0 0, L_000002490102ea40;  alias, 1 drivers
v00000249010be7d0_0 .net "write_ack_wire1", 0 0, v00000249010bdd30_0;  1 drivers
v00000249010bd650_0 .net "write_ack_wire2", 0 0, v00000249010bdab0_0;  1 drivers
v00000249010bdb50_0 .net "write_ack_wire3", 0 0, v00000249010bd330_0;  1 drivers
v00000249010be370_0 .net "write_en1", 0 0, v00000249010c0920_0;  alias, 1 drivers
v00000249010be9b0_0 .net "write_en2", 0 0, v00000249010c0d80_0;  alias, 1 drivers
v00000249010beeb0_0 .net "write_en3", 0 0, v00000249010c09c0_0;  alias, 1 drivers
v00000249010beaf0_0 .var "write_rdy1", 0 0;
v00000249010be4b0_0 .var "write_rdy2", 0 0;
v00000249010bd5b0_0 .var "write_rdy3", 0 0;
v00000249010bd6f0_0 .var "write_reg_en1", 0 0;
v00000249010bdbf0_0 .var "write_reg_en2", 0 0;
v00000249010bdf10_0 .var "write_reg_en3", 0 0;
v00000249010bdfb0_0 .net "writing", 0 0, L_000002490102e960;  1 drivers
L_00000249010bf520 .reduce/nor L_000002490102e960;
S_000002490101aa00 .scope generate, "genblk1[0]" "genblk1[0]" 8 86, 8 86 0, S_0000024901012620;
 .timescale -9 -12;
P_0000024901051d50 .param/l "i" 0 8 86, +C4<00>;
L_000002490102f060 .functor BUFZ 16, v00000249010be550_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000002490101ab90 .scope generate, "genblk1[1]" "genblk1[1]" 8 86, 8 86 0, S_0000024901012620;
 .timescale -9 -12;
P_0000024901051fd0 .param/l "i" 0 8 86, +C4<01>;
L_000002490102e5e0 .functor BUFZ 16, v00000249010be550_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000024900f966d0 .scope generate, "genblk1[2]" "genblk1[2]" 8 86, 8 86 0, S_0000024901012620;
 .timescale -9 -12;
P_00000249010513d0 .param/l "i" 0 8 86, +C4<010>;
L_000002490102e7a0 .functor BUFZ 16, v00000249010be550_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000024900f96860 .scope generate, "genblk1[3]" "genblk1[3]" 8 86, 8 86 0, S_0000024901012620;
 .timescale -9 -12;
P_00000249010514d0 .param/l "i" 0 8 86, +C4<011>;
L_000002490102e570 .functor BUFZ 16, v00000249010be550_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000024900f969f0 .scope generate, "genblk1[4]" "genblk1[4]" 8 86, 8 86 0, S_0000024901012620;
 .timescale -9 -12;
P_0000024901051950 .param/l "i" 0 8 86, +C4<0100>;
L_000002490102edc0 .functor BUFZ 16, v00000249010be550_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000002490109eac0 .scope generate, "genblk1[5]" "genblk1[5]" 8 86, 8 86 0, S_0000024901012620;
 .timescale -9 -12;
P_00000249010517d0 .param/l "i" 0 8 86, +C4<0101>;
L_000002490102e180 .functor BUFZ 16, v00000249010be550_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000002490109ec50 .scope generate, "genblk1[6]" "genblk1[6]" 8 86, 8 86 0, S_0000024901012620;
 .timescale -9 -12;
P_0000024901051190 .param/l "i" 0 8 86, +C4<0110>;
L_000002490102e260 .functor BUFZ 16, v00000249010be550_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000249010bc2d0 .scope generate, "genblk1[7]" "genblk1[7]" 8 86, 8 86 0, S_0000024901012620;
 .timescale -9 -12;
P_0000024901051c50 .param/l "i" 0 8 86, +C4<0111>;
L_000002490102e730 .functor BUFZ 16, v00000249010be550_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000249010bc780 .scope module, "regfile1" "regfile" 8 96, 9 9 0, S_0000024901012620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /OUTPUT 144 "r_data";
    .port_info 4 /OUTPUT 1 "r_data_vld";
    .port_info 5 /INPUT 1 "wen1";
    .port_info 6 /INPUT 64 "w_data1";
    .port_info 7 /OUTPUT 1 "wr_ack1";
    .port_info 8 /INPUT 1 "wen2";
    .port_info 9 /INPUT 64 "w_data2";
    .port_info 10 /OUTPUT 1 "wr_ack2";
    .port_info 11 /INPUT 1 "wen3";
    .port_info 12 /INPUT 16 "w_data3";
    .port_info 13 /OUTPUT 1 "wr_ack3";
P_000002490105be20 .param/l "num_inputs" 0 9 12, +C4<00000000000000000000000000000100>;
P_000002490105be58 .param/l "num_regs" 0 9 11, +C4<00000000000000000000000000010000>;
P_000002490105be90 .param/l "total_inputs" 0 9 13, +C4<000000000000000000000000000001000>;
P_000002490105bec8 .param/l "width" 0 9 10, +C4<00000000000000000000000000010000>;
v00000249010bdc90_0 .net "clk", 0 0, v00000249010bf980_0;  alias, 1 drivers
v00000249010be550 .array "r_data", 0 8, 15 0;
v00000249010bef50_0 .var "r_data_vld", 0 0;
v00000249010bd150 .array "registers", 15 0, 15 0;
v00000249010be050_0 .net "ren", 0 0, L_000002490102eea0;  alias, 1 drivers
v00000249010bd830_0 .net "reset", 0 0, v00000249010bf7a0_0;  alias, 1 drivers
v00000249010be0f0 .array "w_data1", 0 3;
v00000249010be0f0_0 .net v00000249010be0f0 0, 15 0, L_00000249010c3ce0; 1 drivers
v00000249010be0f0_1 .net v00000249010be0f0 1, 15 0, L_00000249010c3810; 1 drivers
v00000249010be0f0_2 .net v00000249010be0f0 2, 15 0, L_00000249010c37a0; 1 drivers
v00000249010be0f0_3 .net v00000249010be0f0 3, 15 0, L_00000249010c3c00; 1 drivers
v00000249010bea50 .array "w_data2", 0 3;
v00000249010bea50_0 .net v00000249010bea50 0, 15 0, L_00000249010c3b20; 1 drivers
v00000249010bea50_1 .net v00000249010bea50 1, 15 0, L_00000249010c3a40; 1 drivers
v00000249010bea50_2 .net v00000249010bea50 2, 15 0, L_00000249010c3b90; 1 drivers
v00000249010bea50_3 .net v00000249010bea50 3, 15 0, L_00000249010c3180; 1 drivers
v00000249010bee10_0 .net "w_data3", 15 0, v00000249010c0740_0;  alias, 1 drivers
v00000249010bd3d0_0 .net "wen1", 0 0, v00000249010bd6f0_0;  1 drivers
v00000249010bd8d0_0 .net "wen2", 0 0, v00000249010bdbf0_0;  1 drivers
v00000249010bd290_0 .net "wen3", 0 0, v00000249010bdf10_0;  1 drivers
v00000249010bdd30_0 .var "wr_ack1", 0 0;
v00000249010bdab0_0 .var "wr_ack2", 0 0;
v00000249010bd330_0 .var "wr_ack3", 0 0;
v00000249010bd150_0 .array/port v00000249010bd150, 0;
v00000249010bd150_1 .array/port v00000249010bd150, 1;
v00000249010bd150_2 .array/port v00000249010bd150, 2;
E_0000024901051b90/0 .event anyedge, v00000249010be050_0, v00000249010bd150_0, v00000249010bd150_1, v00000249010bd150_2;
v00000249010bd150_3 .array/port v00000249010bd150, 3;
v00000249010bd150_4 .array/port v00000249010bd150, 4;
v00000249010bd150_5 .array/port v00000249010bd150, 5;
v00000249010bd150_6 .array/port v00000249010bd150, 6;
E_0000024901051b90/1 .event anyedge, v00000249010bd150_3, v00000249010bd150_4, v00000249010bd150_5, v00000249010bd150_6;
v00000249010bd150_7 .array/port v00000249010bd150, 7;
v00000249010bd150_8 .array/port v00000249010bd150, 8;
v00000249010bd150_9 .array/port v00000249010bd150, 9;
v00000249010bd150_10 .array/port v00000249010bd150, 10;
E_0000024901051b90/2 .event anyedge, v00000249010bd150_7, v00000249010bd150_8, v00000249010bd150_9, v00000249010bd150_10;
v00000249010bd150_11 .array/port v00000249010bd150, 11;
v00000249010bd150_12 .array/port v00000249010bd150, 12;
v00000249010bd150_13 .array/port v00000249010bd150, 13;
v00000249010bd150_14 .array/port v00000249010bd150, 14;
E_0000024901051b90/3 .event anyedge, v00000249010bd150_11, v00000249010bd150_12, v00000249010bd150_13, v00000249010bd150_14;
v00000249010bd150_15 .array/port v00000249010bd150, 15;
E_0000024901051b90/4 .event anyedge, v00000249010bd150_15;
E_0000024901051b90 .event/or E_0000024901051b90/0, E_0000024901051b90/1, E_0000024901051b90/2, E_0000024901051b90/3, E_0000024901051b90/4;
S_00000249010bcdc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 46, 9 46 0, S_00000249010bc780;
 .timescale -9 -12;
v00000249010b9f20_0 .var/2s "i", 31 0;
S_00000249010bcf50 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 9 52, 9 52 0, S_00000249010bc780;
 .timescale -9 -12;
v00000249010b8b20_0 .var/2s "i", 31 0;
S_00000249010bcaa0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 9 67, 9 67 0, S_00000249010bc780;
 .timescale -9 -12;
v00000249010b9fc0_0 .var/2s "i", 31 0;
S_00000249010bc910 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 9 74, 9 74 0, S_00000249010bc780;
 .timescale -9 -12;
v00000249010b8bc0_0 .var/2s "i", 31 0;
S_00000249010bcc30 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 9 81, 9 81 0, S_00000249010bc780;
 .timescale -9 -12;
v00000249010bd1f0_0 .var/2s "i", 31 0;
    .scope S_00000249010bc780;
T_0 ;
    %wait E_0000024901051b90;
    %load/vec4 v00000249010be050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_00000249010bcdc0;
    %jmp t_0;
    .scope S_00000249010bcdc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000249010b9f20_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000249010b9f20_0;
    %pad/s 33;
    %cmpi/s 8, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %ix/getv/s 4, v00000249010b9f20_0;
    %load/vec4a v00000249010bd150, 4;
    %ix/getv/s 4, v00000249010b9f20_0;
    %store/vec4a v00000249010be550, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000249010b9f20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000249010b9f20_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_00000249010bc780;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249010bef50_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %fork t_3, S_00000249010bcf50;
    %jmp t_2;
    .scope S_00000249010bcf50;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000249010b8b20_0, 0, 32;
T_0.4 ;
    %load/vec4 v00000249010b8b20_0;
    %pad/s 33;
    %cmpi/s 8, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v00000249010b8b20_0;
    %store/vec4a v00000249010be550, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000249010b8b20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000249010b8b20_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %end;
    .scope S_00000249010bc780;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249010bef50_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000249010bc780;
T_1 ;
    %wait E_0000024901054550;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010bdd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010bdab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010bd330_0, 0;
    %load/vec4 v00000249010bd830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_5, S_00000249010bcaa0;
    %jmp t_4;
    .scope S_00000249010bcaa0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000249010b9fc0_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000249010b9fc0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v00000249010b9fc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249010bd150, 0, 4;
    %load/vec4 v00000249010b9fc0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000249010b9fc0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_00000249010bc780;
t_4 %join;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000249010be050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000249010bd3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %fork t_7, S_00000249010bc910;
    %jmp t_6;
    .scope S_00000249010bc910;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000249010b8bc0_0, 0, 32;
T_1.8 ;
    %load/vec4 v00000249010b8bc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.9, 5;
    %ix/getv/s 4, v00000249010b8bc0_0;
    %load/vec4a v00000249010be0f0, 4;
    %ix/getv/s 3, v00000249010b8bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249010bd150, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000249010b8bc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000249010b8bc0_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %end;
    .scope S_00000249010bc780;
t_6 %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249010bdd30_0, 0;
T_1.6 ;
    %load/vec4 v00000249010bd8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %fork t_9, S_00000249010bcc30;
    %jmp t_8;
    .scope S_00000249010bcc30;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000249010bd1f0_0, 0, 32;
T_1.12 ;
    %load/vec4 v00000249010bd1f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.13, 5;
    %ix/getv/s 4, v00000249010bd1f0_0;
    %load/vec4a v00000249010bea50, 4;
    %load/vec4 v00000249010bd1f0_0;
    %addi 4, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249010bd150, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000249010bd1f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000249010bd1f0_0, 0, 32;
    %jmp T_1.12;
T_1.13 ;
    %end;
    .scope S_00000249010bc780;
t_8 %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249010bdab0_0, 0;
T_1.10 ;
    %load/vec4 v00000249010bd290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v00000249010bee10_0;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249010bd150, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249010bd330_0, 0;
T_1.14 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024901012620;
T_2 ;
    %wait E_0000024901054550;
    %load/vec4 v00000249010be2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010bd6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010bdbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010bdf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249010beaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249010be4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249010bd5b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010bd6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010bdbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010bdf10_0, 0;
    %load/vec4 v00000249010be190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000249010be370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %assign/vec4 v00000249010beaf0_0, 0;
    %load/vec4 v00000249010be9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %assign/vec4 v00000249010be4b0_0, 0;
    %load/vec4 v00000249010beeb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v00000249010bd5b0_0, 0;
    %load/vec4 v00000249010be370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.12, 9;
    %load/vec4 v00000249010bda10_0;
    %nor/r;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249010bd6f0_0, 0;
T_2.10 ;
    %load/vec4 v00000249010be9b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.15, 9;
    %load/vec4 v00000249010beff0_0;
    %nor/r;
    %and;
T_2.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249010bdbf0_0, 0;
T_2.13 ;
    %load/vec4 v00000249010beeb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.18, 9;
    %load/vec4 v00000249010bde70_0;
    %nor/r;
    %and;
T_2.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249010bdf10_0, 0;
T_2.16 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010beaf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010be4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010bd5b0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024901001c30;
T_3 ;
    %wait E_0000024901054550;
    %load/vec4 v000002490104f610_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.2, 8;
    %load/vec4 v000002490104efd0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.2;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002490104fbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002490104fed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002490104fa70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002490104f6b0_0;
    %pad/u 17;
    %load/vec4 v000002490104fd90_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v000002490104fbb0_0, 0;
    %assign/vec4 v000002490104fed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002490104fa70_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024901016d50;
T_4 ;
    %wait E_0000024901054550;
    %load/vec4 v00000249010b9ac0_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.2, 8;
    %load/vec4 v00000249010b95c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002490104f430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010b88a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002490104f1b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002490104f890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %load/vec4 v000002490104f070_0;
    %pad/u 17;
    %load/vec4 v000002490104f390_0;
    %pad/u 17;
    %add;
    %load/vec4 v000002490104f750_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v000002490104f430_0, 0;
    %assign/vec4 v00000249010b88a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002490104f1b0_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v000002490104f070_0;
    %pad/u 17;
    %load/vec4 v000002490104f390_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v000002490104f430_0, 0;
    %assign/vec4 v00000249010b88a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002490104f1b0_0, 0;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024901016ee0;
T_5 ;
    %wait E_0000024901054550;
    %load/vec4 v00000249010b9340_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.2, 8;
    %load/vec4 v00000249010b9480_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.2;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000249010b9840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010b93e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010b8c60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000249010b98e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %load/vec4 v00000249010b8d00_0;
    %pad/u 17;
    %load/vec4 v00000249010b8da0_0;
    %pad/u 17;
    %add;
    %load/vec4 v00000249010b8ee0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v00000249010b9840_0, 0;
    %assign/vec4 v00000249010b93e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249010b8c60_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v00000249010b8d00_0;
    %pad/u 17;
    %load/vec4 v00000249010b8da0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v00000249010b9840_0, 0;
    %assign/vec4 v00000249010b93e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249010b8c60_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000024901012490;
T_6 ;
    %wait E_0000024901054550;
    %load/vec4 v00000249010b83a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.2, 8;
    %load/vec4 v00000249010b8940_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.2;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000249010b9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010b9020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010b8f80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000249010b8440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %load/vec4 v00000249010b9520_0;
    %pad/u 17;
    %load/vec4 v00000249010b86c0_0;
    %pad/u 17;
    %add;
    %load/vec4 v00000249010b8120_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v00000249010b9c00_0, 0;
    %assign/vec4 v00000249010b9020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249010b8f80_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v00000249010b9520_0;
    %pad/u 17;
    %load/vec4 v00000249010b86c0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v00000249010b9c00_0, 0;
    %assign/vec4 v00000249010b9020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249010b8f80_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024901001aa0;
T_7 ;
    %wait E_0000024901054550;
    %load/vec4 v00000249010b8760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010b9160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010b92a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010b89e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010b81c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000249010b9700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010b9160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010b92a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010b89e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249010b81c0_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v00000249010b9a20_0;
    %assign/vec4 v00000249010b9160_0, 0;
    %load/vec4 v00000249010b9a20_0;
    %assign/vec4 v00000249010b92a0_0, 0;
    %load/vec4 v00000249010b9a20_0;
    %assign/vec4 v00000249010b89e0_0, 0;
    %load/vec4 v00000249010b9a20_0;
    %assign/vec4 v00000249010b81c0_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v00000249010b9a20_0;
    %assign/vec4 v00000249010b9160_0, 0;
    %load/vec4 v00000249010b9a20_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_7.7, 8;
    %load/vec4 v00000249010b8580_0;
    %and;
T_7.7;
    %assign/vec4 v00000249010b92a0_0, 0;
    %load/vec4 v00000249010b9a20_0;
    %assign/vec4 v00000249010b89e0_0, 0;
    %load/vec4 v00000249010b9a20_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_7.8, 8;
    %load/vec4 v00000249010b9e80_0;
    %and;
T_7.8;
    %assign/vec4 v00000249010b81c0_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v00000249010b9a20_0;
    %assign/vec4 v00000249010b9160_0, 0;
    %load/vec4 v00000249010b9a20_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_7.9, 8;
    %load/vec4 v00000249010b8580_0;
    %and;
T_7.9;
    %assign/vec4 v00000249010b92a0_0, 0;
    %load/vec4 v00000249010b9a20_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_7.10, 8;
    %load/vec4 v00000249010b9660_0;
    %and;
T_7.10;
    %assign/vec4 v00000249010b89e0_0, 0;
    %load/vec4 v00000249010b9a20_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_7.11, 8;
    %load/vec4 v00000249010b9e80_0;
    %and;
T_7.11;
    %assign/vec4 v00000249010b81c0_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %load/vec4 v00000249010b8a80_0;
    %assign/vec4 v00000249010b9ca0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024901063100;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v00000249010bf980_0;
    %inv;
    %store/vec4 v00000249010bf980_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024901063100;
T_9 ;
    %fork t_11, S_0000024901029ec0;
    %jmp t_10;
    .scope S_0000024901029ec0;
t_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249010bf980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249010bf7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249010c0c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249010c0920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249010c0d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249010c09c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249010bf7a0_0, 0, 1;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249010bff20, 4, 0;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249010c02e0, 4, 0;
    %pushi/vec4 3, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249010bff20, 4, 0;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249010c02e0, 4, 0;
    %pushi/vec4 5, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249010bff20, 4, 0;
    %pushi/vec4 6, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249010c02e0, 4, 0;
    %pushi/vec4 7, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249010bff20, 4, 0;
    %pushi/vec4 8, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000249010c02e0, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000249010bff20, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000249010bff20, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002490104f7f0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000249010bff20, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000249010bff20, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002490104f7f0, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000249010c02e0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000249010c02e0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002490104f7f0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000249010c02e0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000249010c02e0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002490104f7f0, 4, 0;
T_9.0 ;
    %load/vec4 v00000249010bf480_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.1, 6;
    %wait E_00000249010544d0;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000249010c0740_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249010c09c0_0, 0, 1;
T_9.2 ;
    %load/vec4 v00000249010c07e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.3, 6;
    %wait E_0000024901054450;
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249010c09c0_0, 0, 1;
    %fork t_13, S_0000024901029ec0;
    %fork t_14, S_0000024901029ec0;
    %join;
    %join;
    %jmp t_12;
t_13 ;
T_9.4 ;
    %load/vec4 v00000249010c0240_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.5, 6;
    %wait E_00000249010542d0;
    %jmp T_9.4;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249010c0920_0, 0, 1;
T_9.6 ;
    %load/vec4 v00000249010bf8e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.7, 6;
    %wait E_0000024901054250;
    %jmp T_9.6;
T_9.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249010c0920_0, 0, 1;
    %end;
t_14 ;
T_9.8 ;
    %load/vec4 v00000249010bfa20_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.9, 6;
    %wait E_0000024901054590;
    %jmp T_9.8;
T_9.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249010c0d80_0, 0, 1;
T_9.10 ;
    %load/vec4 v00000249010c06a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.11, 6;
    %wait E_0000024901053510;
    %jmp T_9.10;
T_9.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249010c0d80_0, 0, 1;
    %end;
    .scope S_0000024901029ec0;
t_12 ;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249010c0c40_0, 0, 1;
T_9.12 ;
    %load/vec4 v00000249010c0b00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.13, 6;
    %wait E_0000024901053cd0;
    %jmp T_9.12;
T_9.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002490104fb10_0, 0, 32;
T_9.14 ;
    %load/vec4 v000002490104fb10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.15, 5;
    %ix/getv/s 4, v000002490104fb10_0;
    %load/vec4a v00000249010bf160, 4;
    %ix/getv/s 4, v000002490104fb10_0;
    %load/vec4a v000002490104f7f0, 4;
    %cmp/ne;
    %jmp/0xz  T_9.16, 6;
    %vpi_call/w 3 112 "$display", "FAIL: out[%0d] = %h expected = %h", v000002490104fb10_0, &A<v00000249010bf160, v000002490104fb10_0 >, &A<v000002490104f7f0, v000002490104fb10_0 > {0 0 0};
    %jmp T_9.17;
T_9.16 ;
    %vpi_call/w 3 114 "$display", "PASS: out[%0d] = %h", v000002490104fb10_0, &A<v00000249010bf160, v000002490104fb10_0 > {0 0 0};
T_9.17 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002490104fb10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002490104fb10_0, 0, 32;
    %jmp T_9.14;
T_9.15 ;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .scope S_0000024901063100;
t_10 %join;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "v_tile_tb.sv";
    "../../src/v_tile/v_tile.sv";
    "./../../src/v_tile/adder_fu/adder_fu.sv";
    "./../../src/v_tile/adder_fu/half_adder.sv";
    "./../../src/v_tile/adder_fu/full_adder.sv";
    "./../../src/v_tile/mem/mem.sv";
    "./../../src/v_tile/mem/regfile.sv";
