
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035484                       # Number of seconds simulated
sim_ticks                                 35483878995                       # Number of ticks simulated
final_tick                               565048258932                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 291850                       # Simulator instruction rate (inst/s)
host_op_rate                                   368616                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3130525                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902612                       # Number of bytes of host memory used
host_seconds                                 11334.80                       # Real time elapsed on the host
sim_insts                                  3308056423                       # Number of instructions simulated
sim_ops                                    4178193620                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1770496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       757376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2022016                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4554624                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1548928                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1548928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13832                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5917                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15797                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35583                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12101                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12101                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     49895785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50502                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21344228                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46895                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     56984074                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               128357556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36073                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50502                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46895                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             133469                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43651597                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43651597                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43651597                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     49895785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50502                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21344228                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46895                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     56984074                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              172009154                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85093236                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30980912                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25412969                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013158                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13139754                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12095856                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162402                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87000                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32010066                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170077745                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30980912                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15258258                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36568774                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10796075                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6568470                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15664118                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808722                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83897676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.491779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47328902     56.41%     56.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3647104      4.35%     60.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198503      3.81%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3437221      4.10%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3025809      3.61%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1575970      1.88%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028010      1.23%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2701689      3.22%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17954468     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83897676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364082                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.998722                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33673131                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6150432                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34786252                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       543956                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8743896                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5074654                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6500                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201763910                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51209                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8743896                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35337380                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2639812                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       820636                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33635117                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2720827                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194939605                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12320                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1698809                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749295                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           96                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270696196                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909038292                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909038292                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102436932                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34034                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18011                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7237588                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19249508                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10024367                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242454                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3080370                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183853437                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34018                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147771433                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281938                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60938095                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186204369                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1974                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83897676                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761329                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910381                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29714612     35.42%     35.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17863137     21.29%     56.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11908751     14.19%     70.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7620235      9.08%     79.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7572859      9.03%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4430882      5.28%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3382376      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       748605      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       656219      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83897676                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082782     69.99%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203179     13.13%     83.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261130     16.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121556601     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013771      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15740488     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8444551      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147771433                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.736583                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1547130                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010470                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381269606                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244826602                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143623012                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149318563                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262989                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7037379                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          398                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1081                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2282694                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          575                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8743896                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1887919                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162878                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183887455                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       313211                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19249508                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10024367                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17996                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        118429                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7606                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1081                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1230853                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127429                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358282                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145189901                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14797393                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2581528                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22998398                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20583076                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8201005                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.706245                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143769119                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143623012                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93697898                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261663715                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.687831                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358085                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61468610                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2038501                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75153780                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628952                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173131                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29848159     39.72%     39.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20451892     27.21%     66.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8376281     11.15%     78.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292350      5.71%     83.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3680507      4.90%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1809517      2.41%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1990545      2.65%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008699      1.34%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3695830      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75153780                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3695830                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255348480                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376533185                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1195560                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.850932                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.850932                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.175182                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.175182                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655552302                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196988098                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189208283                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85093236                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31445083                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25635619                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2098410                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13304034                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12292806                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3390749                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93044                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31454399                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172722486                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31445083                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15683555                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38373152                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11156286                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5253970                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15529853                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1019575                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84113516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.544685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45740364     54.38%     54.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2539720      3.02%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4749304      5.65%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4728532      5.62%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2931977      3.49%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2333964      2.77%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1462972      1.74%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1370545      1.63%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18256138     21.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84113516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369537                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.029803                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32798204                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5195336                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36861629                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       226603                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9031737                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5320046                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          252                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     207230729                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1377                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9031737                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35180713                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1004022                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       929308                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34660418                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3307312                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199820662                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1376499                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1010729                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280600130                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    932207445                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    932207445                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173575980                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107024131                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35521                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17092                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9203069                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18485543                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9434226                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       118441                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3397272                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188407080                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34184                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150077729                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       294909                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63697890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194889240                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84113516                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784228                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896282                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28689755     34.11%     34.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18287607     21.74%     55.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12183815     14.48%     70.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7926592      9.42%     79.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8341387      9.92%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4035384      4.80%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3182762      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       726036      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       740178      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84113516                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         934844     72.58%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        177396     13.77%     86.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175727     13.64%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125536801     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2016445      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17091      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14522993      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7984399      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150077729                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.763686                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1287967                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008582                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385851850                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    252139504                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146650986                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151365696                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       469892                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7170036                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1999                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2265897                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9031737                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         521920                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90698                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188441267                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       376448                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18485543                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9434226                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17092                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71227                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1312938                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1165016                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2477954                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148097815                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13858453                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1979914                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21656356                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20999844                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7797903                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740418                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146696882                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146650986                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93470880                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        268220143                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723415                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348486                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101090306                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124471767                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63969937                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34184                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2123813                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75081779                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.657816                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149524                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28362709     37.78%     37.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21089203     28.09%     65.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8760614     11.67%     77.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4369550      5.82%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4362809      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1766496      2.35%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1773028      2.36%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       948158      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3649212      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75081779                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101090306                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124471767                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18483836                       # Number of memory references committed
system.switch_cpus1.commit.loads             11315507                       # Number of loads committed
system.switch_cpus1.commit.membars              17092                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17966153                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112139511                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2567216                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3649212                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           259874271                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          385920901                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 979720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101090306                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124471767                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101090306                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841755                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841755                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187995                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187995                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       665285339                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203726717                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      190367407                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34184                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85093236                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30747604                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24987764                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2098700                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13022255                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12000190                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3245802                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89068                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30871178                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170553295                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30747604                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15245992                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37511027                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11264328                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6221474                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15120101                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       902935                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83722699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.516784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.306453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46211672     55.20%     55.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3295070      3.94%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2659615      3.18%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6476085      7.74%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1752559      2.09%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2260648      2.70%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1633042      1.95%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          914366      1.09%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18519642     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83722699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361340                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.004311                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32294937                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6034368                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36073047                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       243455                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9076883                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5253390                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42461                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     203918341                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        84032                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9076883                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34660545                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1347257                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1197340                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33895125                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3545541                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196721443                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        29997                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1469427                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1102822                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          985                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275423644                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    918411756                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    918411756                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168888171                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106535440                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40079                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22488                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9723367                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18336310                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9339898                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       147494                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3223752                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186026175                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38568                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147790514                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       285010                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64226368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196257664                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5848                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83722699                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.765238                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.885932                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28935406     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18024645     21.53%     56.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11919159     14.24%     70.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8751881     10.45%     80.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7511708      8.97%     89.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3907200      4.67%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3332428      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       627668      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       712604      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83722699                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         865727     71.14%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             8      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176298     14.49%     85.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       174911     14.37%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123149476     83.33%     83.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2103585      1.42%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16359      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14674936      9.93%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7846158      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147790514                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.736807                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1216944                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008234                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    380805678                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250291766                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144031966                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149007458                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       555310                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7221318                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2885                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          656                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2388548                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9076883                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         552124                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81067                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186064745                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       409442                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18336310                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9339898                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22208                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72449                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          656                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1255816                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1178161                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2433977                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145447040                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13767544                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2343471                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21412080                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20521060                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7644536                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.709267                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144127732                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144031966                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93864887                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        265020312                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.692637                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354180                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98940751                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121508690                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64556833                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32720                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2102811                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74645816                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.627803                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.139882                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28904514     38.72%     38.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20732674     27.77%     66.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8435213     11.30%     77.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4739766      6.35%     84.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3884189      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1581564      2.12%     91.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1880648      2.52%     93.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       940156      1.26%     95.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3547092      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74645816                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98940751                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121508690                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18066339                       # Number of memory references committed
system.switch_cpus2.commit.loads             11114989                       # Number of loads committed
system.switch_cpus2.commit.membars              16360                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17458482                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109483702                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2473708                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3547092                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257164247                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381213819                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1370537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98940751                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121508690                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98940751                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.860042                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.860042                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.162733                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.162733                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       654315343                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199087073                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188147778                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32720                       # number of misc regfile writes
system.l2.replacements                          35585                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1887960                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68353                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.620734                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           764.558763                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      6.988719                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5943.017586                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.509234                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2460.291670                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.351949                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5171.651794                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7966.485024                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4625.365532                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5810.779729                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.023332                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.181367                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000290                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.075082                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000285                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.157826                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.243118                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.141155                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.177331                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        81648                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33437                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        56156                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  171241                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            53063                       # number of Writeback hits
system.l2.Writeback_hits::total                 53063                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        81648                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33437                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        56156                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171241                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        81648                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33437                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        56156                       # number of overall hits
system.l2.overall_hits::total                  171241                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13832                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5917                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        15797                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35583                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13832                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5917                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15797                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35583                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13832                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5917                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15797                       # number of overall misses
system.l2.overall_misses::total                 35583                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       392392                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    751596946                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       596747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    335389697                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       551562                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    821357475                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1909884819                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       392392                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    751596946                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       596747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    335389697                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       551562                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    821357475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1909884819                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       392392                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    751596946                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       596747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    335389697                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       551562                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    821357475                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1909884819                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95480                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39354                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        71953                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              206824                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        53063                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             53063                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95480                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39354                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        71953                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               206824                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95480                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39354                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        71953                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              206824                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.144868                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.150353                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.219546                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.172045                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.144868                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.150353                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.219546                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.172045                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.144868                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.150353                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.219546                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.172045                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 39239.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54337.546703                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42624.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 56682.389218                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42427.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 51994.522694                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53674.080853                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 39239.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54337.546703                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42624.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 56682.389218                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42427.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 51994.522694                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53674.080853                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 39239.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54337.546703                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42624.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 56682.389218                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42427.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 51994.522694                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53674.080853                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12101                       # number of writebacks
system.l2.writebacks::total                     12101                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13832                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5917                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        15797                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            35583                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        15797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35583                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        15797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35583                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       335031                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    672018371                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       516021                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    301212453                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       476899                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    729852987                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1704411762                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       335031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    672018371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       516021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    301212453                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       476899                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    729852987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1704411762                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       335031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    672018371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       516021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    301212453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       476899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    729852987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1704411762                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.144868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.150353                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.219546                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.172045                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.144868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.150353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.219546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.172045                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.144868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.150353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.219546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.172045                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 33503.100000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48584.324104                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36858.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 50906.279027                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 36684.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46201.999557                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47899.608296                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 33503.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48584.324104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36858.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 50906.279027                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 36684.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46201.999557                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47899.608296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 33503.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48584.324104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36858.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 50906.279027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 36684.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46201.999557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47899.608296                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997543                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015671768                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846675.941818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15664107                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15664107                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15664107                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15664107                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15664107                       # number of overall hits
system.cpu0.icache.overall_hits::total       15664107                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       483742                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       483742                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       483742                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       483742                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       483742                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       483742                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15664118                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15664118                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15664118                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15664118                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15664118                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15664118                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 43976.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43976.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 43976.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43976.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 43976.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43976.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       402392                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       402392                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       402392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       402392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       402392                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       402392                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40239.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 40239.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 40239.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 40239.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 40239.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 40239.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95480                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191898464                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95736                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2004.454583                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.492026                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.507974                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915984                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084016                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11634029                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11634029                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709480                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709480                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17111                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19343509                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19343509                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19343509                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19343509                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356019                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356019                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356064                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356064                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356064                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356064                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10091793262                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10091793262                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1562514                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1562514                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10093355776                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10093355776                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10093355776                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10093355776                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11990048                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11990048                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19699573                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19699573                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19699573                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19699573                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029693                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029693                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018075                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018075                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018075                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018075                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28346.221022                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28346.221022                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34722.533333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34722.533333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28347.026872                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28347.026872                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28347.026872                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28347.026872                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22064                       # number of writebacks
system.cpu0.dcache.writebacks::total            22064                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       260539                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       260539                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       260584                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       260584                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       260584                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       260584                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95480                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95480                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95480                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95480                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95480                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95480                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1542277925                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1542277925                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1542277925                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1542277925                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1542277925                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1542277925                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007963                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007963                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004847                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004847                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004847                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004847                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16152.889872                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16152.889872                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16152.889872                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16152.889872                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16152.889872                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16152.889872                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997720                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018489710                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2199761.792657                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997720                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15529836                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15529836                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15529836                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15529836                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15529836                       # number of overall hits
system.cpu1.icache.overall_hits::total       15529836                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       790721                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       790721                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       790721                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       790721                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       790721                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       790721                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15529853                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15529853                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15529853                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15529853                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15529853                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15529853                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        46513                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        46513                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        46513                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        46513                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        46513                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        46513                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       637757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       637757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       637757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       637757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       637757                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       637757                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45554.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45554.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45554.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45554.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45554.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45554.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39354                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169841619                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39610                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4287.846983                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.833226                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.166774                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905599                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094401                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10572966                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10572966                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7134705                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7134705                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17092                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17092                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17092                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17092                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17707671                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17707671                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17707671                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17707671                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103091                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103091                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103091                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103091                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103091                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103091                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3381439502                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3381439502                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3381439502                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3381439502                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3381439502                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3381439502                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10676057                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10676057                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7134705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7134705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17092                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17092                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17810762                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17810762                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17810762                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17810762                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009656                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009656                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005788                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005788                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005788                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005788                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32800.530619                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32800.530619                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32800.530619                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32800.530619                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32800.530619                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32800.530619                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10439                       # number of writebacks
system.cpu1.dcache.writebacks::total            10439                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63737                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63737                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63737                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63737                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63737                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63737                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39354                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39354                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39354                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39354                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39354                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39354                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    600856424                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    600856424                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    600856424                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    600856424                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    600856424                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    600856424                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002210                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002210                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002210                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002210                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15267.988616                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15267.988616                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15267.988616                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15267.988616                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15267.988616                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15267.988616                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997111                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020200840                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056856.532258                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997111                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15120085                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15120085                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15120085                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15120085                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15120085                       # number of overall hits
system.cpu2.icache.overall_hits::total       15120085                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       735262                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       735262                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       735262                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       735262                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       735262                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       735262                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15120101                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15120101                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15120101                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15120101                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15120101                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15120101                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 45953.875000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 45953.875000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 45953.875000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 45953.875000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 45953.875000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 45953.875000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       566457                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       566457                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       566457                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       566457                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       566457                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       566457                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43573.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 43573.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 43573.615385                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 43573.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 43573.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 43573.615385                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71953                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181147376                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72209                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2508.653714                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.718124                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.281876                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901243                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098757                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10456993                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10456993                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6918631                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6918631                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21832                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21832                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16360                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16360                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17375624                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17375624                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17375624                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17375624                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       153824                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       153824                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       153824                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        153824                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       153824                       # number of overall misses
system.cpu2.dcache.overall_misses::total       153824                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4848261949                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4848261949                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4848261949                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4848261949                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4848261949                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4848261949                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10610817                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10610817                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6918631                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6918631                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17529448                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17529448                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17529448                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17529448                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014497                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014497                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008775                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008775                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008775                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008775                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31518.241295                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31518.241295                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31518.241295                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31518.241295                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31518.241295                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31518.241295                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20560                       # number of writebacks
system.cpu2.dcache.writebacks::total            20560                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81871                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81871                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81871                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81871                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81871                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81871                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71953                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71953                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71953                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71953                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71953                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71953                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1338567738                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1338567738                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1338567738                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1338567738                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1338567738                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1338567738                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004105                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004105                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18603.362445                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18603.362445                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18603.362445                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18603.362445                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18603.362445                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18603.362445                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
