cmake_minimum_required(VERSION 3.12)
project(sock CXX)

execute_process(
    COMMAND cp ${CMAKE_BINARY_DIR}/gen/ram_driver.py .
    COMMAND make -f ${CMAKE_BINARY_DIR}/gen/Makefile.config dumpconfig
)

add_definitions(-DELEM_LIB="verilog${CMAKE_PROJECT_NAME}")
add_executable(libverilog${CMAKE_PROJECT_NAME}.so ../../../tests/unit.cpp ${CMAKE_BINARY_DIR}/gen/ram_comp.cpp)
_sst_compile_link(libverilog${CMAKE_PROJECT_NAME}.so)
