

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out'
================================================================
* Date:           Sat Oct 15 11:10:40 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.183 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1505|     1505|  7.525 us|  7.525 us|  1505|  1505|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                               |                                                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s_fu_81  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s  |       66|       66|   0.330 us|   0.330 us|   66|   66|       no|
        |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3_fu_88          |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3          |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
        |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2_fu_96          |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2          |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_968_1_VITIS_LOOP_969_2  |     1504|     1504|        94|          -|          -|    16|        no|
        | + VITIS_LOOP_903_1                  |       24|       24|        12|          -|          -|     2|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       49|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       37|      407|    -|
|Memory               |        4|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      142|    -|
|Register             |        -|     -|       24|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     0|       61|      598|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s_fu_81  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s  |        0|   0|  23|  256|    0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2_fu_96          |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2          |        0|   0|   7|   70|    0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3_fu_88          |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3          |        0|   0|   7|   81|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                          |                                                     |        0|   0|  37|  407|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                     Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_V_U  |C_drain_IO_L1_out_boundary_wrapper12_local_C_V  |        4|  0|   0|    0|     8|  128|     1|         1024|
    +-------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                |        4|  0|   0|    0|     8|  128|     1|         1024|
    +-------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln1069_fu_117_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln870_fu_129_p2              |         +|   0|  0|   9|           2|           1|
    |icmp_ln1049_fu_135_p2            |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln1069_10_fu_123_p2         |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1069_fu_111_p2            |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state6_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  49|          17|          13|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  37|          7|    1|          7|
    |c4_V_reg_70                                 |   9|          2|    2|          4|
    |fifo_C_drain_C_drain_IO_L1_out_0_092_din    |   9|          2|  128|        256|
    |fifo_C_drain_C_drain_IO_L1_out_0_092_write  |  14|          3|    1|          3|
    |fifo_C_drain_C_drain_IO_L1_out_0_193_read   |   9|          2|    1|          2|
    |fifo_C_drain_PE_0_088_read                  |   9|          2|    1|          2|
    |indvar_flatten7_fu_62                       |   9|          2|    5|         10|
    |local_C_V_address0                          |  14|          3|    3|          9|
    |local_C_V_ce0                               |  14|          3|    1|          3|
    |local_C_V_ce1                               |   9|          2|    1|          2|
    |local_C_V_we1                               |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 142|         30|  145|        300|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                    | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |add_ln1069_reg_155                                                          |  5|   0|    5|          0|
    |add_ln870_reg_163                                                           |  2|   0|    2|          0|
    |ap_CS_fsm                                                                   |  6|   0|    6|          0|
    |c4_V_reg_70                                                                 |  2|   0|    2|          0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s_fu_81_ap_start_reg  |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2_fu_96_ap_start_reg          |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3_fu_88_ap_start_reg          |  1|   0|    1|          0|
    |icmp_ln1049_reg_168                                                         |  1|   0|    1|          0|
    |indvar_flatten7_fu_62                                                       |  5|   0|    5|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                       | 24|   0|   24|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out|  return value|
|fifo_C_drain_C_drain_IO_L1_out_0_193_dout     |   in|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_193|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_193_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_193|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_193_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_193|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_092_din      |  out|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_092|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_092_full_n   |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_092|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_092_write    |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_092|       pointer|
|fifo_C_drain_PE_0_088_dout                    |   in|   16|     ap_fifo|                 fifo_C_drain_PE_0_088|       pointer|
|fifo_C_drain_PE_0_088_empty_n                 |   in|    1|     ap_fifo|                 fifo_C_drain_PE_0_088|       pointer|
|fifo_C_drain_PE_0_088_read                    |  out|    1|     ap_fifo|                 fifo_C_drain_PE_0_088|       pointer|
+----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_088, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_092, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_193, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_088, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_092, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_193, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.20ns)   --->   "%local_C_V = alloca i64 1" [src/kernel_kernel.cpp:964]   --->   Operation 14 'alloca' 'local_C_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln964 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [src/kernel_kernel.cpp:964]   --->   Operation 15 'specmemcore' 'specmemcore_ln964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln968 = store i5 0, i5 %indvar_flatten7" [src/kernel_kernel.cpp:968]   --->   Operation 16 'store' 'store_ln968' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln968 = br void" [src/kernel_kernel.cpp:968]   --->   Operation 17 'br' 'br_ln968' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i5 %indvar_flatten7"   --->   Operation 18 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.63ns)   --->   "%icmp_ln1069 = icmp_eq  i5 %indvar_flatten7_load, i5 16"   --->   Operation 19 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln1069 = add i5 %indvar_flatten7_load, i5 1"   --->   Operation 20 'add' 'add_ln1069' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln1069 = br i1 %icmp_ln1069, void %.split33, void"   --->   Operation 21 'br' 'br_ln1069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_165 = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty_165' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_, i128 %local_C_V, i16 %fifo_C_drain_PE_0_088"   --->   Operation 23 'call' 'call_ln0' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln991 = ret" [src/kernel_kernel.cpp:991]   --->   Operation 24 'ret' 'ret_ln991' <Predicate = (icmp_ln1069)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_, i128 %local_C_V, i16 %fifo_C_drain_PE_0_088"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.38>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_968_1_VITIS_LOOP_969_2_str"   --->   Operation 26 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty_164 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 27 'speclooptripcount' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln858 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/kernel_kernel.cpp:858]   --->   Operation 28 'specloopname' 'specloopname_ln858' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_166 = wait i32 @_ssdm_op_Wait"   --->   Operation 29 'wait' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln1069 = br void %_Z29C_drain_IO_L1_out_intra_transiiiiPA1_7ap_uintILi128EERN3hls6streamItLi0EEE.exit"   --->   Operation 30 'br' 'br_ln1069' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%c4_V = phi i2 %add_ln870, void %.loopexit, i2 0, void %.split33"   --->   Operation 31 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.34ns)   --->   "%icmp_ln1069_10 = icmp_eq  i2 %c4_V, i2 2"   --->   Operation 32 'icmp' 'icmp_ln1069_10' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.43ns)   --->   "%add_ln870 = add i2 %c4_V, i2 1"   --->   Operation 34 'add' 'add_ln870' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln903 = br i1 %icmp_ln1069_10, void %.split29, void" [src/kernel_kernel.cpp:903]   --->   Operation 35 'br' 'br_ln903' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln1795 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17"   --->   Operation 36 'specloopname' 'specloopname_ln1795' <Predicate = (!icmp_ln1069_10)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.34ns)   --->   "%icmp_ln1049 = icmp_eq  i2 %c4_V, i2 0"   --->   Operation 37 'icmp' 'icmp_ln1049' <Predicate = (!icmp_ln1069_10)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%empty_163 = wait i32 @_ssdm_op_Wait"   --->   Operation 38 'wait' 'empty_163' <Predicate = (!icmp_ln1069_10)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln905 = br i1 %icmp_ln1049, void %.preheader.preheader, void %.preheader3.preheader" [src/kernel_kernel.cpp:905]   --->   Operation 39 'br' 'br_ln905' <Predicate = (!icmp_ln1069_10)> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3, i128 %fifo_C_drain_C_drain_IO_L1_out_0_193, i128 %fifo_C_drain_C_drain_IO_L1_out_0_092"   --->   Operation 40 'call' 'call_ln0' <Predicate = (!icmp_ln1069_10 & !icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2, i128 %local_C_V, i128 %fifo_C_drain_C_drain_IO_L1_out_0_092"   --->   Operation 41 'call' 'call_ln0' <Predicate = (!icmp_ln1069_10 & icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln1069 = store i5 %add_ln1069, i5 %indvar_flatten7"   --->   Operation 42 'store' 'store_ln1069' <Predicate = (icmp_ln1069_10)> <Delay = 0.38>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (icmp_ln1069_10)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3, i128 %fifo_C_drain_C_drain_IO_L1_out_0_193, i128 %fifo_C_drain_C_drain_IO_L1_out_0_092"   --->   Operation 44 'call' 'call_ln0' <Predicate = (!icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 45 'br' 'br_ln0' <Predicate = (!icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2, i128 %local_C_V, i128 %fifo_C_drain_C_drain_IO_L1_out_0_092"   --->   Operation 46 'call' 'call_ln0' <Predicate = (icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 47 'br' 'br_ln0' <Predicate = (icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z29C_drain_IO_L1_out_intra_transiiiiPA1_7ap_uintILi128EERN3hls6streamItLi0EEE.exit"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_0_193]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_0_092]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_0_088]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten7      (alloca           ) [ 0111111]
specmemcore_ln0      (specmemcore      ) [ 0000000]
specmemcore_ln0      (specmemcore      ) [ 0000000]
specmemcore_ln0      (specmemcore      ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
local_C_V            (alloca           ) [ 0011111]
specmemcore_ln964    (specmemcore      ) [ 0000000]
store_ln968          (store            ) [ 0000000]
br_ln968             (br               ) [ 0000000]
indvar_flatten7_load (load             ) [ 0000000]
icmp_ln1069          (icmp             ) [ 0011111]
add_ln1069           (add              ) [ 0001111]
br_ln1069            (br               ) [ 0000000]
empty_165            (wait             ) [ 0000000]
ret_ln991            (ret              ) [ 0000000]
call_ln0             (call             ) [ 0000000]
specloopname_ln0     (specloopname     ) [ 0000000]
empty_164            (speclooptripcount) [ 0000000]
specloopname_ln858   (specloopname     ) [ 0000000]
empty_166            (wait             ) [ 0000000]
br_ln1069            (br               ) [ 0011111]
c4_V                 (phi              ) [ 0000010]
icmp_ln1069_10       (icmp             ) [ 0011111]
empty                (speclooptripcount) [ 0000000]
add_ln870            (add              ) [ 0011111]
br_ln903             (br               ) [ 0000000]
specloopname_ln1795  (specloopname     ) [ 0000000]
icmp_ln1049          (icmp             ) [ 0011111]
empty_163            (wait             ) [ 0000000]
br_ln905             (br               ) [ 0000000]
store_ln1069         (store            ) [ 0000000]
br_ln0               (br               ) [ 0000000]
call_ln0             (call             ) [ 0000000]
br_ln0               (br               ) [ 0000000]
call_ln0             (call             ) [ 0000000]
br_ln0               (br               ) [ 0000000]
br_ln0               (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_0_193">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_193"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_0_092">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_092"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_PE_0_088">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_0_088"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_968_1_VITIS_LOOP_969_2_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten7_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="local_C_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_V/1 "/>
</bind>
</comp>

<comp id="70" class="1005" name="c4_V_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="2" slack="1"/>
<pin id="72" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="c4_V_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="0"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="1" slack="1"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/5 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="16" slack="0"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="128" slack="0"/>
<pin id="91" dir="0" index="2" bw="128" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="128" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln968_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="5" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln968/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten7_load_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="1"/>
<pin id="110" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln1069_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="0"/>
<pin id="113" dir="0" index="1" bw="5" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln1069_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1069/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln1069_10_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="0"/>
<pin id="125" dir="0" index="1" bw="2" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069_10/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln870_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln1049_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="0"/>
<pin id="137" dir="0" index="1" bw="2" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln1069_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="3"/>
<pin id="143" dir="0" index="1" bw="5" slack="4"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1069/5 "/>
</bind>
</comp>

<comp id="145" class="1005" name="indvar_flatten7_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

<comp id="155" class="1005" name="add_ln1069_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="3"/>
<pin id="157" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="add_ln1069 "/>
</bind>
</comp>

<comp id="163" class="1005" name="add_ln870_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="0"/>
<pin id="165" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln870 "/>
</bind>
</comp>

<comp id="168" class="1005" name="icmp_ln1049_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1049 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="48" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="93"><net_src comp="58" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="60" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="108" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="108" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="74" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="74" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="54" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="74" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="48" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="148"><net_src comp="62" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="151"><net_src comp="145" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="158"><net_src comp="117" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="166"><net_src comp="129" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="171"><net_src comp="135" pin="2"/><net_sink comp="168" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L1_out_0_193 | {}
	Port: fifo_C_drain_C_drain_IO_L1_out_0_092 | {5 6 }
	Port: fifo_C_drain_PE_0_088 | {}
 - Input state : 
	Port: C_drain_IO_L1_out : fifo_C_drain_C_drain_IO_L1_out_0_193 | {5 6 }
	Port: C_drain_IO_L1_out : fifo_C_drain_C_drain_IO_L1_out_0_092 | {}
	Port: C_drain_IO_L1_out : fifo_C_drain_PE_0_088 | {2 3 }
  - Chain level:
	State 1
		specmemcore_ln964 : 1
		store_ln968 : 1
	State 2
		icmp_ln1069 : 1
		add_ln1069 : 1
		br_ln1069 : 2
	State 3
	State 4
	State 5
		icmp_ln1069_10 : 1
		add_ln870 : 1
		br_ln903 : 2
		icmp_ln1049 : 1
		br_ln905 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|
| Operation|                        Functional Unit                        |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          | grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s_fu_81 |  0.387  |   148   |    74   |
|   call   |     grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3_fu_88     |    0    |    4    |    21   |
|          |     grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2_fu_96     |  0.387  |    7    |    30   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                       icmp_ln1069_fu_111                      |    0    |    0    |    9    |
|   icmp   |                     icmp_ln1069_10_fu_123                     |    0    |    0    |    8    |
|          |                       icmp_ln1049_fu_135                      |    0    |    0    |    8    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|    add   |                       add_ln1069_fu_117                       |    0    |    0    |    12   |
|          |                        add_ln870_fu_129                       |    0    |    0    |    9    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                               |  0.774  |   159   |   171   |
|----------|---------------------------------------------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|local_C_V|    4   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    4   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln1069_reg_155  |    5   |
|   add_ln870_reg_163   |    2   |
|      c4_V_reg_70      |    2   |
|  icmp_ln1049_reg_168  |    1   |
|indvar_flatten7_reg_145|    5   |
+-----------------------+--------+
|         Total         |   15   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    0   |   159  |   171  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   15   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    0   |   174  |   171  |
+-----------+--------+--------+--------+--------+
