# UART-with-FIFOs
The implementation of the Universal Asynchronous Receiver Transmitter (UART) with two FIFOs (RX FIFO and TX FIFO) using SystemVerilog and verification is done using SystemVerilog and UVM
