VERILOG microblaze_0_bram_block_elaborate_v1_00_a /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/hdl/elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/verilog/microblaze_0_bram_block_elaborate.v
verilog work ../hdl/microblaze_0_bram_block_wrapper.v
