$date
	Sun Feb  8 19:26:54 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module main $end
$var wire 16 ! memIn [15:0] $end
$var wire 4 " ra [3:0] $end
$var wire 4 # rb [3:0] $end
$var wire 16 $ res [15:0] $end
$var wire 4 % rt [3:0] $end
$var wire 1 & writeReg $end
$var wire 16 ' vb [15:0] $end
$var wire 16 ( va [15:0] $end
$var wire 16 ) memOut [15:0] $end
$var wire 1 * clk $end
$var reg 16 + instruction [15:0] $end
$var reg 16 , opcode [15:0] $end
$var reg 16 - pc [15:0] $end
$var reg 4 . reg1 [3:0] $end
$var reg 4 / reg2 [3:0] $end
$var reg 16 0 reg_memIn [15:0] $end
$var reg 1 1 stateMachineIndex $end
$var reg 16 2 write_data [15:0] $end
$var reg 1 3 write_enabled $end
$var reg 4 4 write_location [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 4
x3
b0 2
01
b0 0
bx /
bx .
b0 -
bx ,
bx +
1*
bx )
bx (
bx '
x&
bx %
b0 $
bx #
bx "
b0 !
$end
#500
0*
#800
b0 )
#1000
b1 -
1*
01
0&
03
b0 %
b0 4
b0 ,
b0 +
#1500
bx )
b1 !
b1 0
0*
#2000
1*
#2300
b100000000010001 )
#2500
b1 %
b1 4
0*
11
b100 ,
b100000000010001 +
#3000
1*
#3500
b100000000010001 $
b100000000010001 2
1&
13
b10 -
01
0*
#4000
bx )
b10 !
b10 0
1*
#4500
0*
#4800
b100010 )
#5000
0&
03
b11 -
1*
01
b10 $
b10 2
b10 %
b10 4
b0 ,
b100010 +
#5500
bx )
b11 !
b11 0
0*
#6000
1*
#6300
b100000000010011 )
#6500
bx )
b1 !
b1 0
b11 %
b11 4
0*
11
b100 ,
b100000000010011 +
#7000
1*
#7300
b100000000010001 )
#7500
b100000000010001 $
b100000000010001 2
1&
13
b100 -
01
0*
#8000
bx )
b100 !
b100 0
1*
#8500
0*
#8800
b1000100 )
#9000
0&
03
b101 -
1*
01
b100 $
b100 2
b100 %
b100 4
b0 ,
b1000100 +
#9500
bx )
b101 !
b101 0
0*
#10000
1*
#10300
b1000100100010 )
#10500
b10 #
b10 /
b1 "
b1 .
b10 %
b10 4
0*
11
b1 ,
b1000100100010 +
#11000
1*
#11100
b10 '
b100000000010001 (
#11500
b110 -
01
b100000000010011 $
b100000000010011 2
1&
13
0*
#12000
bx )
b110 !
b110 0
1*
#12500
0*
#12800
b10000000001000 )
#13000
b1000 -
1*
01
0&
03
b10 ,
b10000000001000 +
#13500
bx )
b1000 !
b1000 0
0*
#14000
1*
#14300
b11000000000000 )
#14500
0*
b11 ,
b11000000000000 +
