# PYNQ_Z2_Video_Series
# ğŸ© PYNQ-Z2 Video Processing Project Guide: Test Pattern Generator to HDMI

## ğŸ”¥ Overview

This project creates a basic video processing pipeline on the PYNQ-Z2 board, outputting a test video pattern via HDMI using Vivado.

## âœ… Prerequisites

* Xilinx Vivado (e.g., 2020.1 or 2020.2)
* PYNQ-Z2 board files installed
* Basic knowledge of Vivado block design

## ğŸ“ Step 1: Set Up Vivado for PYNQ-Z2

### âœ”ï¸ Add Board Files

1. Download board files: [PYNQ-Z2 Board Files (GitHub)](https://github.com/xupsh/pynq-supported-board-file/tree/master)
2. Copy the `pynq-z2` folder to:

   * **Windows**: `C:\Xilinx\Vivado\<version>\data\boards\board_files\`
   * **Linux**: `/opt/Xilinx/Vivado/<version>/data/boards/board_files/`
3. Restart Vivado. You should now see `PYNQ-Z2` listed in the board selection.

> ğŸ’¡ **Tip:** Ensure the folder structure is correct: `board_files/pynq-z2/1.0/board.xml`

## ğŸ› ï¸ Step 2: Create New Vivado Project

1. Open Vivado
2. Select **Create New Project**
3. Set a project name and location
4. Choose **RTL Project** and enable "Do not specify sources at this time"
5. In the "Default Part" window, go to **Boards** and select **PYNQ-Z2**

## ğŸ§± Step 3: Block Design â€” Test Pattern Generator to HDMI

## Preparation: Add Digilent Vivado Libraries for RGB2DVI IP

The `rgb2dvi` IP core used in this project is part of the Digilent Vivado IP library. Before creating your Vivado project, make sure to add these IP cores to your Vivado environment.

### Steps to add Digilent Vivado Libraries:

1. Clone or download the Digilent Vivado library repository:

   ```bash
   git clone https://github.com/Digilent/vivado-library.git

### ğŸ› 3.1 Create Block Design

1. In the Flow Navigator, go to **IP Integrator â†’ Create Block Design**
2. Name your design (e.g., `video_pipeline`)

### ğŸ”Œ 3.2 Add Required IP Blocks

| IP Name                           | Description                                       |
| --------------------------------- | ------------------------------------------------- |
| **ZYNQ7 Processing System**       | Required for clocking and control                 |
| **Video Timing Controller (VTC)** | Manages video sync signals                        |
| **Test Pattern Generator (TPG)**  | Generates test video signal                       |
| **AXI4-Stream to Video Out**      | Converts AXI stream to video signals              |
| **RGB to DVI**                    | HDMI output interface (can be HDL or Digilent IP) |

> ğŸ’¡ **Note:** PYNQ-Z2 uses **ADV7511 HDMI TX** chip; use `rgb2dvi` IP or your own HDL bridge.

### ğŸ”— 3.3 Connect Blocks

#### âœ”ï¸ Configure Zynq Processing System

* Run **"Run Block Automation"** and select **"Presets for PYNQ-Z2"**

#### âœ”ï¸ Add Clocking

* Use `FCLK_CLK0` (typically 100 MHz) from ZYNQ PS for all IPs

#### âœ”ï¸ TPG Connections

| TPG Port       | Connect To                                 |
| -------------- | ------------------------------------------ |
| `m_axis_video` | `s_axis_video` of AXI4-Stream to Video Out |
| `fid`          | Constant 0                                 |
| `ap_ctrl`      | Constant or AXI Lite (if control needed)   |

#### âœ”ï¸ VTC Connections

| VTC Port  | Connect To                           |
| --------- | ------------------------------------ |
| `vtc_out` | `vtg_in` of AXI4-Stream to Video Out |

#### âœ”ï¸ AXI4-Stream to Video Out Connections

| Port                                     | Connect To                 |
| ---------------------------------------- | -------------------------- |
| `vid_io_out`                             | RGB signals to RGB2DVI     |
| `active_video`, `vblank`, `hblank`, etc. | HDMI bridge (RGB2DVI)      |
| `aclken`                                 | Constant 1                 |
| `aresetn`                                | System reset or constant 1 |

#### âœ”ï¸ RGB to HDMI (RGB2DVI)

* Connect RGB outputs from AXI4-Stream to HDMI pins via `rgb2dvi`
* Output goes to **HDMI OUT** on PYNQ-Z2

### ğŸ”„ 3.4 Clock & Reset

* All IPs should use `FCLK_CLK0`
* Connect reset signals to processor reset or a constant logic high for testing

### ğŸ”€ 3.5 Validate and Generate

1. Click **Validate Design**
2. Click **Generate Bitstream**

## ğŸ“„ Step 4: Export for PYNQ

1. Export hardware: `File â†’ Export â†’ Export Hardware (Include Bitstream)`
2. Use `.xsa` to build a PYNQ overlay later

## ğŸ’ª Test Output

* Connect **HDMI OUT** from PYNQ-Z2 to a monitor
* You should see a test pattern (color bars, checkerboard, etc.)

## ğŸ“ Notes

* Package `.bit`, `.hwh`, and Python files to build a PYNQ overlay
* You can configure TPG through AXI Lite for dynamic pattern switching
* Add ILA probes to debug video and AXI interfaces if needed

## âœ… Summary Checklist

| Step                                | Status |
| ----------------------------------- | ------ |
| PYNQ-Z2 Board files added           | â˜‘ï¸     |
| Project created with board selected | â˜‘ï¸     |
| Block design completed              | â˜‘ï¸     |
| Bitstream generated                 | â˜‘ï¸     |
| Exported `.xsa`                     | â˜‘ï¸     |


