#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5649684acb90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5649684ac350 .scope module, "cpu" "cpu" 3 26;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x5649685b2cd0_0 .net "alu_input1", 31 0, L_0x5649685ee280;  1 drivers
v0x5649685b2db0_0 .net "alu_input2", 31 0, L_0x5649685eef90;  1 drivers
o0x7f6a3b094948 .functor BUFZ 1, C4<z>; HiZ drive
v0x5649685b2e70_0 .net "clk", 0 0, o0x7f6a3b094948;  0 drivers
v0x5649685b2f10_0 .net "ex_alu_result", 31 0, L_0x5649685ef980;  1 drivers
v0x5649685b3000_0 .net "ex_branch_target", 31 0, L_0x5649685efb00;  1 drivers
o0x7f6a3b0949a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5649685b3110_0 .net "ex_neg_flag", 0 0, o0x7f6a3b0949a8;  0 drivers
v0x5649685b31b0_0 .net "ex_wb_alu_result", 31 0, v0x56496859adf0_0;  1 drivers
v0x5649685b32e0_0 .net "ex_wb_mem_data", 31 0, v0x56496859aed0_0;  1 drivers
v0x5649685b33a0_0 .net "ex_wb_mem_to_reg", 0 0, v0x56496859afb0_0;  1 drivers
v0x5649685b34d0_0 .net "ex_wb_neg_flag", 0 0, v0x56496859b070_0;  1 drivers
v0x5649685b3600_0 .net "ex_wb_rd", 5 0, v0x56496859b210_0;  1 drivers
v0x5649685b36c0_0 .net "ex_wb_reg_write", 0 0, v0x56496859b2f0_0;  1 drivers
v0x5649685b3760_0 .net "ex_wb_zero_flag", 0 0, v0x56496859b490_0;  1 drivers
v0x5649685b3890_0 .net "ex_write_data", 31 0, L_0x5649685ef850;  1 drivers
v0x5649685b3950_0 .net "ex_zero_flag", 0 0, L_0x5649685ef540;  1 drivers
v0x5649685b39f0_0 .net "id_alu_op", 2 0, v0x5649685a1300_0;  1 drivers
v0x5649685b3ab0_0 .net "id_alu_src", 0 0, v0x5649685a13e0_0;  1 drivers
v0x5649685b3c60_0 .net "id_branch", 0 0, v0x5649685a14b0_0;  1 drivers
v0x5649685b3d00_0 .net "id_ex_alu_op", 2 0, v0x56496859e440_0;  1 drivers
v0x5649685b3dc0_0 .net "id_ex_alu_src", 0 0, v0x56496859e530_0;  1 drivers
v0x5649685b3e60_0 .net "id_ex_branch", 0 0, v0x56496859e620_0;  1 drivers
v0x5649685b3f00_0 .net "id_ex_imm", 31 0, v0x56496859e6c0_0;  1 drivers
v0x5649685b3fc0_0 .net "id_ex_jump", 0 0, v0x56496859e7d0_0;  1 drivers
v0x5649685b4060_0 .net "id_ex_mem_to_reg", 0 0, v0x56496859e890_0;  1 drivers
v0x5649685b4100_0 .net "id_ex_mem_write", 0 0, v0x56496859e930_0;  1 drivers
v0x5649685b4230_0 .net "id_ex_pc", 31 0, v0x56496859ea70_0;  1 drivers
v0x5649685b42f0_0 .net "id_ex_rd", 5 0, v0x56496859eb30_0;  1 drivers
v0x5649685b43b0_0 .net "id_ex_reg_data1", 31 0, v0x56496859ebf0_0;  1 drivers
v0x5649685b4470_0 .net "id_ex_reg_data2", 31 0, v0x56496859ecc0_0;  1 drivers
v0x5649685b4580_0 .net "id_ex_reg_write", 0 0, v0x56496859ed90_0;  1 drivers
v0x5649685b4670_0 .net "id_ex_rs", 5 0, v0x56496859ee60_0;  1 drivers
v0x5649685b4780_0 .net "id_ex_rt", 5 0, v0x56496859ef30_0;  1 drivers
v0x5649685b4890_0 .net "id_imm", 31 0, v0x5649685a1cb0_0;  1 drivers
v0x5649685b4b60_0 .net "id_jump", 0 0, v0x5649685a15b0_0;  1 drivers
v0x5649685b4c00_0 .net "id_mem_to_reg", 0 0, v0x5649685a1680_0;  1 drivers
v0x5649685b4ca0_0 .net "id_mem_write", 0 0, v0x5649685a1770_0;  1 drivers
v0x5649685b4d40_0 .net "id_pc", 31 0, L_0x5649685ec650;  1 drivers
v0x5649685b4e50_0 .net "id_rd", 5 0, L_0x5649685ec7e0;  1 drivers
v0x5649685b4f60_0 .net "id_reg_data1", 31 0, L_0x5649685ecd10;  1 drivers
v0x5649685b5000_0 .net "id_reg_data2", 31 0, L_0x5649685ed2c0;  1 drivers
v0x5649685b50a0_0 .net "id_reg_write", 0 0, v0x5649685a18e0_0;  1 drivers
v0x5649685b5140_0 .net "id_rs", 5 0, L_0x5649685ec6c0;  1 drivers
v0x5649685b5230_0 .net "id_rt", 5 0, L_0x5649685ec750;  1 drivers
v0x5649685b5320_0 .net "if_flush", 0 0, L_0x5649685ec110;  1 drivers
v0x5649685b5410_0 .net "if_id_instr", 31 0, v0x5649685a62c0_0;  1 drivers
v0x5649685b54b0_0 .net "if_id_pc", 31 0, v0x5649685a64b0_0;  1 drivers
v0x5649685b5550_0 .net "if_instr", 31 0, v0x5649685a73c0_0;  1 drivers
v0x5649685b5640_0 .net "if_next_pc", 31 0, L_0x5649685ebf30;  1 drivers
v0x5649685b56e0_0 .net "if_pc", 31 0, v0x5649685ab760_0;  1 drivers
v0x5649685b5780_0 .net "mem_alu_result", 31 0, L_0x5649685efba0;  1 drivers
v0x5649685b5820_0 .net "mem_mem_to_reg", 0 0, L_0x5649685effb0;  1 drivers
v0x5649685b5910_0 .net "mem_neg_flag", 0 0, L_0x5649685efe80;  1 drivers
v0x5649685b59b0_0 .net "mem_rd", 5 0, L_0x5649685efc10;  1 drivers
v0x5649685b5a50_0 .net "mem_read_data", 31 0, v0x5649685b05f0_0;  1 drivers
v0x5649685b5af0_0 .net "mem_reg_write", 0 0, L_0x5649685eff40;  1 drivers
v0x5649685b5b90_0 .net "mem_zero_flag", 0 0, L_0x5649685efdc0;  1 drivers
v0x5649685b5c30_0 .net "neg_flag", 0 0, L_0x5649685ef670;  1 drivers
o0x7f6a3b094a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5649685b5d20_0 .net "rst", 0 0, o0x7f6a3b094a98;  0 drivers
v0x5649685b5dc0_0 .net "wb_write_data", 31 0, L_0x5649685f0250;  1 drivers
v0x5649685b5e60_0 .net "wb_write_en", 0 0, L_0x5649685f0410;  1 drivers
v0x5649685b5f00_0 .net "wb_write_reg", 5 0, L_0x5649685f0160;  1 drivers
L_0x5649685ec230 .part v0x5649685a62c0_0, 0, 4;
S_0x564968578670 .scope module, "EX_STAGE" "ex_stage" 3 201, 4 24 0, S_0x5649684ac350;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x564968561c50 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x5649685ef850 .functor BUFZ 32, L_0x5649685eef90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f6a3b04b378 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x564968598f40_0 .net/2u *"_ivl_0", 3 0, L_0x7f6a3b04b378;  1 drivers
v0x564968599020_0 .net *"_ivl_2", 0 0, L_0x5649685ef710;  1 drivers
L_0x7f6a3b04b3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5649685990e0_0 .net/2u *"_ivl_4", 31 0, L_0x7f6a3b04b3c0;  1 drivers
v0x5649685991d0_0 .net *"_ivl_6", 31 0, L_0x5649685ef7b0;  1 drivers
v0x5649685992b0_0 .net "alu_op", 2 0, v0x56496859e440_0;  alias, 1 drivers
v0x5649685993c0_0 .net "alu_operand_b", 31 0, L_0x5649685ef1a0;  1 drivers
v0x5649685994b0_0 .net "alu_result_wire", 31 0, v0x564968598230_0;  1 drivers
v0x564968599570_0 .net "alu_src", 0 0, v0x56496859e530_0;  alias, 1 drivers
v0x564968599640_0 .net "ex_alu_result", 31 0, L_0x5649685ef980;  alias, 1 drivers
v0x564968599770_0 .net "ex_branch_target", 31 0, L_0x5649685efb00;  alias, 1 drivers
v0x564968599860_0 .net "ex_write_data", 31 0, L_0x5649685ef850;  alias, 1 drivers
v0x564968599920_0 .net "id_ex_imm", 31 0, v0x56496859e6c0_0;  alias, 1 drivers
v0x5649685999e0_0 .net "id_ex_mem_write", 0 0, v0x56496859e930_0;  alias, 1 drivers
o0x7f6a3b0946a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x564968599aa0_0 .net "id_ex_opcode", 3 0, o0x7f6a3b0946a8;  0 drivers
v0x564968599b80_0 .net "id_ex_pc", 31 0, v0x56496859ea70_0;  alias, 1 drivers
v0x564968599c40_0 .net "id_ex_reg_data1", 31 0, L_0x5649685ee280;  alias, 1 drivers
v0x564968599d10_0 .net "id_ex_reg_data2", 31 0, L_0x5649685eef90;  alias, 1 drivers
v0x564968599de0_0 .net "neg_flag", 0 0, L_0x5649685ef670;  alias, 1 drivers
v0x564968599eb0_0 .net "zero_flag", 0 0, L_0x5649685ef540;  alias, 1 drivers
E_0x56496840b9e0 .event anyedge, v0x564968598c30_0, v0x5649685999e0_0;
L_0x5649685ef710 .cmp/eq 4, o0x7f6a3b0946a8, L_0x7f6a3b04b378;
L_0x5649685ef7b0 .arith/sum 32, v0x56496859ea70_0, L_0x7f6a3b04b3c0;
L_0x5649685ef980 .functor MUXZ 32, v0x564968598230_0, L_0x5649685ef7b0, L_0x5649685ef710, C4<>;
S_0x5649684ec190 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x564968578670;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7f6a3b04b330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564968555f60_0 .net/2u *"_ivl_6", 31 0, L_0x7f6a3b04b330;  1 drivers
v0x564968559410_0 .net "a", 31 0, L_0x5649685ee280;  alias, 1 drivers
v0x56496853a300_0 .net "alu_control", 2 0, v0x56496859e440_0;  alias, 1 drivers
v0x5649684f4390_0 .net "b", 31 0, L_0x5649685ef1a0;  alias, 1 drivers
v0x564968517690_0 .net "cmd_add", 0 0, L_0x5649685ef2d0;  1 drivers
v0x56496851ab40_0 .net "cmd_neg", 0 0, L_0x5649685ef400;  1 drivers
v0x5649685980b0_0 .net "cmd_sub", 0 0, L_0x5649685ef4a0;  1 drivers
v0x564968598170_0 .net "negative", 0 0, L_0x5649685ef670;  alias, 1 drivers
v0x564968598230_0 .var "result", 31 0;
v0x564968598310_0 .net "zero", 0 0, L_0x5649685ef540;  alias, 1 drivers
E_0x5649683eca00 .event anyedge, v0x56496853a300_0, v0x564968559410_0, v0x5649684f4390_0;
L_0x5649685ef2d0 .part v0x56496859e440_0, 2, 1;
L_0x5649685ef400 .part v0x56496859e440_0, 1, 1;
L_0x5649685ef4a0 .part v0x56496859e440_0, 0, 1;
L_0x5649685ef540 .cmp/eq 32, v0x564968598230_0, L_0x7f6a3b04b330;
L_0x5649685ef670 .part v0x564968598230_0, 31, 1;
S_0x5649685984d0 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x564968578670;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x564968598680_0 .net "in0", 31 0, L_0x5649685eef90;  alias, 1 drivers
v0x564968598760_0 .net "in1", 31 0, v0x56496859e6c0_0;  alias, 1 drivers
v0x564968598840_0 .net "out", 31 0, L_0x5649685ef1a0;  alias, 1 drivers
v0x5649685988e0_0 .net "sel", 0 0, v0x56496859e530_0;  alias, 1 drivers
L_0x5649685ef1a0 .functor MUXZ 32, L_0x5649685eef90, v0x56496859e6c0_0, v0x56496859e530_0, C4<>;
S_0x564968598a00 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x564968578670;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x564968598c30_0 .net "a", 31 0, v0x56496859ea70_0;  alias, 1 drivers
v0x564968598d30_0 .net "b", 31 0, v0x56496859e6c0_0;  alias, 1 drivers
v0x564968598df0_0 .net "out", 31 0, L_0x5649685efb00;  alias, 1 drivers
L_0x5649685efb00 .arith/sum 32, v0x56496859ea70_0, v0x56496859e6c0_0;
S_0x56496859a0c0 .scope module, "EX_WB_REG" "exwb" 3 217, 8 23 0, S_0x5649684ac350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x56496859a4d0_0 .net "clk", 0 0, o0x7f6a3b094948;  alias, 0 drivers
v0x56496859a5b0_0 .net "ex_alu_result", 31 0, L_0x5649685ef980;  alias, 1 drivers
v0x56496859a6a0_0 .net "ex_mem_data", 31 0, L_0x5649685ef850;  alias, 1 drivers
v0x56496859a7a0_0 .net "ex_mem_to_reg", 0 0, v0x56496859e890_0;  alias, 1 drivers
v0x56496859a840_0 .net "ex_neg_flag", 0 0, o0x7f6a3b0949a8;  alias, 0 drivers
o0x7f6a3b0949d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x56496859a930_0 .net "ex_opcode", 3 0, o0x7f6a3b0949d8;  0 drivers
v0x56496859aa10_0 .net "ex_rd", 5 0, v0x56496859eb30_0;  alias, 1 drivers
v0x56496859aaf0_0 .net "ex_reg_write", 0 0, v0x56496859ed90_0;  alias, 1 drivers
o0x7f6a3b094a68 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x56496859abb0_0 .net "ex_rt", 5 0, o0x7f6a3b094a68;  0 drivers
v0x56496859ac90_0 .net "ex_zero_flag", 0 0, L_0x5649685ef540;  alias, 1 drivers
v0x56496859ad30_0 .net "rst", 0 0, o0x7f6a3b094a98;  alias, 0 drivers
v0x56496859adf0_0 .var "wb_alu_result", 31 0;
v0x56496859aed0_0 .var "wb_mem_data", 31 0;
v0x56496859afb0_0 .var "wb_mem_to_reg", 0 0;
v0x56496859b070_0 .var "wb_neg_flag", 0 0;
v0x56496859b130_0 .var "wb_opcode", 3 0;
v0x56496859b210_0 .var "wb_rd", 5 0;
v0x56496859b2f0_0 .var "wb_reg_write", 0 0;
v0x56496859b3b0_0 .var "wb_rt", 5 0;
v0x56496859b490_0 .var "wb_zero_flag", 0 0;
E_0x56496840be50 .event posedge, v0x56496859a4d0_0;
S_0x56496859b7d0 .scope module, "FORWARD_UNIT" "forwarding" 3 185, 9 27 0, S_0x5649684ac350;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x5649685ed6a0 .functor AND 1, L_0x5649685ed570, v0x56496859b2f0_0, C4<1>, C4<1>;
L_0x5649685eda70 .functor AND 1, L_0x5649685ed6a0, L_0x5649685ed930, C4<1>, C4<1>;
L_0x5649685edce0 .functor AND 1, L_0x5649685edb80, L_0x5649685eff40, C4<1>, C4<1>;
L_0x5649685edff0 .functor AND 1, L_0x5649685edce0, L_0x5649685ede80, C4<1>, C4<1>;
L_0x5649685ee4a0 .functor AND 1, L_0x5649685ee400, v0x56496859b2f0_0, C4<1>, C4<1>;
L_0x5649685ee820 .functor AND 1, L_0x5649685ee4a0, L_0x5649685ee780, C4<1>, C4<1>;
L_0x5649685eea40 .functor AND 1, L_0x5649685ee930, L_0x5649685eff40, C4<1>, C4<1>;
L_0x5649685ee9d0 .functor AND 1, L_0x5649685eea40, L_0x5649685eebf0, C4<1>, C4<1>;
v0x56496859bae0_0 .net *"_ivl_0", 0 0, L_0x5649685ed570;  1 drivers
v0x56496859bba0_0 .net *"_ivl_10", 0 0, L_0x5649685ed930;  1 drivers
v0x56496859bc60_0 .net *"_ivl_13", 0 0, L_0x5649685eda70;  1 drivers
v0x56496859bd00_0 .net *"_ivl_14", 0 0, L_0x5649685edb80;  1 drivers
v0x56496859bdc0_0 .net *"_ivl_17", 0 0, L_0x5649685edce0;  1 drivers
v0x56496859bed0_0 .net *"_ivl_18", 31 0, L_0x5649685edde0;  1 drivers
L_0x7f6a3b04b180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56496859bfb0_0 .net *"_ivl_21", 25 0, L_0x7f6a3b04b180;  1 drivers
L_0x7f6a3b04b1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56496859c090_0 .net/2u *"_ivl_22", 31 0, L_0x7f6a3b04b1c8;  1 drivers
v0x56496859c170_0 .net *"_ivl_24", 0 0, L_0x5649685ede80;  1 drivers
v0x56496859c230_0 .net *"_ivl_27", 0 0, L_0x5649685edff0;  1 drivers
v0x56496859c2f0_0 .net *"_ivl_28", 31 0, L_0x5649685ee100;  1 drivers
v0x56496859c3d0_0 .net *"_ivl_3", 0 0, L_0x5649685ed6a0;  1 drivers
v0x56496859c490_0 .net *"_ivl_32", 0 0, L_0x5649685ee400;  1 drivers
v0x56496859c550_0 .net *"_ivl_35", 0 0, L_0x5649685ee4a0;  1 drivers
v0x56496859c610_0 .net *"_ivl_36", 31 0, L_0x5649685ee560;  1 drivers
L_0x7f6a3b04b210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56496859c6f0_0 .net *"_ivl_39", 25 0, L_0x7f6a3b04b210;  1 drivers
v0x56496859c7d0_0 .net *"_ivl_4", 31 0, L_0x5649685ed7d0;  1 drivers
L_0x7f6a3b04b258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56496859c8b0_0 .net/2u *"_ivl_40", 31 0, L_0x7f6a3b04b258;  1 drivers
v0x56496859c990_0 .net *"_ivl_42", 0 0, L_0x5649685ee780;  1 drivers
v0x56496859ca50_0 .net *"_ivl_45", 0 0, L_0x5649685ee820;  1 drivers
v0x56496859cb10_0 .net *"_ivl_46", 0 0, L_0x5649685ee930;  1 drivers
v0x56496859cbd0_0 .net *"_ivl_49", 0 0, L_0x5649685eea40;  1 drivers
v0x56496859cc90_0 .net *"_ivl_50", 31 0, L_0x5649685eeb00;  1 drivers
L_0x7f6a3b04b2a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56496859cd70_0 .net *"_ivl_53", 25 0, L_0x7f6a3b04b2a0;  1 drivers
L_0x7f6a3b04b2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56496859ce50_0 .net/2u *"_ivl_54", 31 0, L_0x7f6a3b04b2e8;  1 drivers
v0x56496859cf30_0 .net *"_ivl_56", 0 0, L_0x5649685eebf0;  1 drivers
v0x56496859cff0_0 .net *"_ivl_59", 0 0, L_0x5649685ee9d0;  1 drivers
v0x56496859d0b0_0 .net *"_ivl_60", 31 0, L_0x5649685eeea0;  1 drivers
L_0x7f6a3b04b0f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56496859d190_0 .net *"_ivl_7", 25 0, L_0x7f6a3b04b0f0;  1 drivers
L_0x7f6a3b04b138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56496859d270_0 .net/2u *"_ivl_8", 31 0, L_0x7f6a3b04b138;  1 drivers
v0x56496859d350_0 .net "alu_input1", 31 0, L_0x5649685ee280;  alias, 1 drivers
v0x56496859d410_0 .net "alu_input2", 31 0, L_0x5649685eef90;  alias, 1 drivers
v0x56496859d520_0 .net "ex_wb_alu_result", 31 0, v0x56496859adf0_0;  alias, 1 drivers
v0x56496859d5e0_0 .net "ex_wb_rd", 5 0, v0x56496859b210_0;  alias, 1 drivers
v0x56496859d680_0 .net "ex_wb_reg_write", 0 0, v0x56496859b2f0_0;  alias, 1 drivers
v0x56496859d720_0 .net "id_ex_reg_data1", 31 0, v0x56496859ebf0_0;  alias, 1 drivers
v0x56496859d7c0_0 .net "id_ex_reg_data2", 31 0, v0x56496859ecc0_0;  alias, 1 drivers
v0x56496859d8a0_0 .net "id_ex_rs", 5 0, v0x56496859ee60_0;  alias, 1 drivers
v0x56496859d980_0 .net "id_ex_rt", 5 0, v0x56496859ef30_0;  alias, 1 drivers
v0x56496859da60_0 .net "mem_alu_result", 31 0, L_0x5649685efba0;  alias, 1 drivers
v0x56496859db40_0 .net "mem_rd", 5 0, L_0x5649685efc10;  alias, 1 drivers
v0x56496859dc20_0 .net "mem_reg_write", 0 0, L_0x5649685eff40;  alias, 1 drivers
L_0x5649685ed570 .cmp/eq 6, v0x56496859ee60_0, v0x56496859b210_0;
L_0x5649685ed7d0 .concat [ 6 26 0 0], v0x56496859ee60_0, L_0x7f6a3b04b0f0;
L_0x5649685ed930 .cmp/ne 32, L_0x5649685ed7d0, L_0x7f6a3b04b138;
L_0x5649685edb80 .cmp/eq 6, v0x56496859ee60_0, L_0x5649685efc10;
L_0x5649685edde0 .concat [ 6 26 0 0], v0x56496859ee60_0, L_0x7f6a3b04b180;
L_0x5649685ede80 .cmp/ne 32, L_0x5649685edde0, L_0x7f6a3b04b1c8;
L_0x5649685ee100 .functor MUXZ 32, v0x56496859ebf0_0, L_0x5649685efba0, L_0x5649685edff0, C4<>;
L_0x5649685ee280 .functor MUXZ 32, L_0x5649685ee100, v0x56496859adf0_0, L_0x5649685eda70, C4<>;
L_0x5649685ee400 .cmp/eq 6, v0x56496859ef30_0, v0x56496859b210_0;
L_0x5649685ee560 .concat [ 6 26 0 0], v0x56496859ef30_0, L_0x7f6a3b04b210;
L_0x5649685ee780 .cmp/ne 32, L_0x5649685ee560, L_0x7f6a3b04b258;
L_0x5649685ee930 .cmp/eq 6, v0x56496859ef30_0, L_0x5649685efc10;
L_0x5649685eeb00 .concat [ 6 26 0 0], v0x56496859ef30_0, L_0x7f6a3b04b2a0;
L_0x5649685eebf0 .cmp/ne 32, L_0x5649685eeb00, L_0x7f6a3b04b2e8;
L_0x5649685eeea0 .functor MUXZ 32, v0x56496859ecc0_0, L_0x5649685efba0, L_0x5649685ee9d0, C4<>;
L_0x5649685eef90 .functor MUXZ 32, L_0x5649685eeea0, v0x56496859adf0_0, L_0x5649685ee820, C4<>;
S_0x56496859de60 .scope module, "ID_EX_REG" "idex" 3 151, 10 23 0, S_0x5649684ac350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x56496859e350_0 .net "clk", 0 0, o0x7f6a3b094948;  alias, 0 drivers
v0x56496859e440_0 .var "ex_alu_op", 2 0;
v0x56496859e530_0 .var "ex_alu_src", 0 0;
v0x56496859e620_0 .var "ex_branch", 0 0;
v0x56496859e6c0_0 .var "ex_imm", 31 0;
v0x56496859e7d0_0 .var "ex_jump", 0 0;
v0x56496859e890_0 .var "ex_mem_to_reg", 0 0;
v0x56496859e930_0 .var "ex_mem_write", 0 0;
v0x56496859e9d0_0 .var "ex_opcode", 3 0;
v0x56496859ea70_0 .var "ex_pc", 31 0;
v0x56496859eb30_0 .var "ex_rd", 5 0;
v0x56496859ebf0_0 .var "ex_reg_data1", 31 0;
v0x56496859ecc0_0 .var "ex_reg_data2", 31 0;
v0x56496859ed90_0 .var "ex_reg_write", 0 0;
v0x56496859ee60_0 .var "ex_rs", 5 0;
v0x56496859ef30_0 .var "ex_rt", 5 0;
v0x56496859f000_0 .net "id_alu_op", 2 0, v0x5649685a1300_0;  alias, 1 drivers
v0x56496859f1b0_0 .net "id_alu_src", 0 0, v0x5649685a13e0_0;  alias, 1 drivers
v0x56496859f270_0 .net "id_branch", 0 0, v0x5649685a14b0_0;  alias, 1 drivers
v0x56496859f330_0 .net "id_imm", 31 0, v0x5649685a1cb0_0;  alias, 1 drivers
v0x56496859f410_0 .net "id_jump", 0 0, v0x5649685a15b0_0;  alias, 1 drivers
v0x56496859f4d0_0 .net "id_mem_to_reg", 0 0, v0x5649685a1680_0;  alias, 1 drivers
v0x56496859f590_0 .net "id_mem_write", 0 0, v0x5649685a1770_0;  alias, 1 drivers
o0x7f6a3b095b48 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x56496859f650_0 .net "id_opcode", 3 0, o0x7f6a3b095b48;  0 drivers
v0x56496859f730_0 .net "id_pc", 31 0, L_0x5649685ec650;  alias, 1 drivers
v0x56496859f810_0 .net "id_rd", 5 0, L_0x5649685ec7e0;  alias, 1 drivers
v0x56496859f8f0_0 .net "id_reg_data1", 31 0, L_0x5649685ecd10;  alias, 1 drivers
v0x56496859f9d0_0 .net "id_reg_data2", 31 0, L_0x5649685ed2c0;  alias, 1 drivers
v0x56496859fab0_0 .net "id_reg_write", 0 0, v0x5649685a18e0_0;  alias, 1 drivers
v0x56496859fb70_0 .net "id_rs", 5 0, L_0x5649685ec6c0;  alias, 1 drivers
v0x56496859fc50_0 .net "id_rt", 5 0, L_0x5649685ec750;  alias, 1 drivers
v0x56496859fd30_0 .net "rst", 0 0, o0x7f6a3b094a98;  alias, 0 drivers
S_0x5649685a02f0 .scope module, "ID_STAGE" "id_stage" 3 126, 11 23 0, S_0x5649684ac350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x5649685ec650 .functor BUFZ 32, v0x5649685a64b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5649685ec6c0 .functor BUFZ 6, L_0x5649685ec440, C4<000000>, C4<000000>, C4<000000>;
L_0x5649685ec750 .functor BUFZ 6, L_0x5649685ec4e0, C4<000000>, C4<000000>, C4<000000>;
L_0x5649685ec7e0 .functor BUFZ 6, L_0x5649685ec580, C4<000000>, C4<000000>, C4<000000>;
L_0x5649685ec8a0 .functor BUFZ 4, L_0x5649685ec380, C4<0000>, C4<0000>, C4<0000>;
v0x5649685a44c0_0 .net "clk", 0 0, o0x7f6a3b094948;  alias, 0 drivers
v0x5649685a4580_0 .net "id_alu_op", 2 0, v0x5649685a1300_0;  alias, 1 drivers
v0x5649685a4690_0 .net "id_alu_src", 0 0, v0x5649685a13e0_0;  alias, 1 drivers
v0x5649685a4780_0 .net "id_branch", 0 0, v0x5649685a14b0_0;  alias, 1 drivers
v0x5649685a4870_0 .net "id_imm", 31 0, v0x5649685a1cb0_0;  alias, 1 drivers
v0x5649685a49b0_0 .net "id_jump", 0 0, v0x5649685a15b0_0;  alias, 1 drivers
v0x5649685a4aa0_0 .net "id_mem_to_reg", 0 0, v0x5649685a1680_0;  alias, 1 drivers
v0x5649685a4b90_0 .net "id_mem_write", 0 0, v0x5649685a1770_0;  alias, 1 drivers
v0x5649685a4c80_0 .net "id_opcode", 3 0, L_0x5649685ec8a0;  1 drivers
v0x5649685a4d60_0 .net "id_pc", 31 0, L_0x5649685ec650;  alias, 1 drivers
v0x5649685a4e20_0 .net "id_rd", 5 0, L_0x5649685ec7e0;  alias, 1 drivers
v0x5649685a4ec0_0 .net "id_reg_data1", 31 0, L_0x5649685ecd10;  alias, 1 drivers
v0x5649685a4f60_0 .net "id_reg_data2", 31 0, L_0x5649685ed2c0;  alias, 1 drivers
v0x5649685a5070_0 .net "id_reg_write", 0 0, v0x5649685a18e0_0;  alias, 1 drivers
v0x5649685a5160_0 .net "id_rs", 5 0, L_0x5649685ec6c0;  alias, 1 drivers
v0x5649685a5220_0 .net "id_rt", 5 0, L_0x5649685ec750;  alias, 1 drivers
v0x5649685a52c0_0 .net "if_id_instr", 31 0, v0x5649685a62c0_0;  alias, 1 drivers
v0x5649685a5470_0 .net "if_id_pc", 31 0, v0x5649685a64b0_0;  alias, 1 drivers
v0x5649685a5530_0 .net "opcode", 3 0, L_0x5649685ec380;  1 drivers
v0x5649685a55f0_0 .net "rd", 5 0, L_0x5649685ec580;  1 drivers
v0x5649685a56b0_0 .net "rs", 5 0, L_0x5649685ec440;  1 drivers
v0x5649685a5770_0 .net "rst", 0 0, o0x7f6a3b094a98;  alias, 0 drivers
v0x5649685a5810_0 .net "rt", 5 0, L_0x5649685ec4e0;  1 drivers
v0x5649685a58b0_0 .net "wb_reg_write", 0 0, L_0x5649685f0410;  alias, 1 drivers
v0x5649685a5950_0 .net "wb_write_data", 31 0, L_0x5649685f0250;  alias, 1 drivers
v0x5649685a59f0_0 .net "wb_write_reg", 5 0, L_0x5649685f0160;  alias, 1 drivers
E_0x5649685a0740 .event anyedge, v0x5649685a1840_0, v0x5649685a1dc0_0, v0x5649685a55f0_0;
L_0x5649685ec380 .part v0x5649685a62c0_0, 0, 4;
L_0x5649685ec440 .part v0x5649685a62c0_0, 10, 6;
L_0x5649685ec4e0 .part v0x5649685a62c0_0, 4, 6;
L_0x5649685ec580 .part v0x5649685a62c0_0, 16, 6;
S_0x5649685a07c0 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x5649685a02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x5649685a09c0 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x5649685a0a00 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x5649685a0a40 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x5649685a0a80 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x5649685a0ac0 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x5649685a0b00 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x5649685a0b40 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x5649685a0b80 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x5649685a0bc0 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x5649685a0c00 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x5649685a0c40 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x5649685a1300_0 .var "alu_op", 2 0;
v0x5649685a13e0_0 .var "alu_src", 0 0;
v0x5649685a14b0_0 .var "branch", 0 0;
v0x5649685a15b0_0 .var "jump", 0 0;
v0x5649685a1680_0 .var "mem_to_reg", 0 0;
v0x5649685a1770_0 .var "mem_write", 0 0;
v0x5649685a1840_0 .net "opcode", 3 0, L_0x5649685ec380;  alias, 1 drivers
v0x5649685a18e0_0 .var "reg_write", 0 0;
E_0x5649685a12a0 .event anyedge, v0x5649685a1840_0;
S_0x5649685a1a40 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x5649685a02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x5649685a1cb0_0 .var "imm_out", 31 0;
v0x5649685a1dc0_0 .net "instruction", 31 0, v0x5649685a62c0_0;  alias, 1 drivers
E_0x5649685a1c30 .event anyedge, v0x5649685a1dc0_0;
S_0x5649685a1ee0 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x5649685a02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x5649685ecad0 .functor AND 1, L_0x5649685f0410, L_0x5649685ec910, C4<1>, C4<1>;
L_0x5649685ed080 .functor AND 1, L_0x5649685f0410, L_0x5649685ecf50, C4<1>, C4<1>;
v0x5649685a35e0_1 .array/port v0x5649685a35e0, 1;
L_0x5649685ed490 .functor BUFZ 32, v0x5649685a35e0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5649685a35e0_2 .array/port v0x5649685a35e0, 2;
L_0x5649685ed500 .functor BUFZ 32, v0x5649685a35e0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5649685a2510_0 .net *"_ivl_0", 0 0, L_0x5649685ec910;  1 drivers
v0x5649685a25f0_0 .net *"_ivl_12", 0 0, L_0x5649685ecf50;  1 drivers
v0x5649685a26b0_0 .net *"_ivl_15", 0 0, L_0x5649685ed080;  1 drivers
v0x5649685a2780_0 .net *"_ivl_16", 31 0, L_0x5649685ed0f0;  1 drivers
v0x5649685a2860_0 .net *"_ivl_18", 7 0, L_0x5649685ed1d0;  1 drivers
L_0x7f6a3b04b0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5649685a2990_0 .net *"_ivl_21", 1 0, L_0x7f6a3b04b0a8;  1 drivers
v0x5649685a2a70_0 .net *"_ivl_3", 0 0, L_0x5649685ecad0;  1 drivers
v0x5649685a2b30_0 .net *"_ivl_4", 31 0, L_0x5649685ecbd0;  1 drivers
v0x5649685a2c10_0 .net *"_ivl_6", 7 0, L_0x5649685ecc70;  1 drivers
L_0x7f6a3b04b060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5649685a2cf0_0 .net *"_ivl_9", 1 0, L_0x7f6a3b04b060;  1 drivers
v0x5649685a2dd0_0 .net "clk", 0 0, o0x7f6a3b094948;  alias, 0 drivers
v0x5649685a2e70_0 .net "debug_r1", 31 0, L_0x5649685ed490;  1 drivers
v0x5649685a2f50_0 .net "debug_r2", 31 0, L_0x5649685ed500;  1 drivers
v0x5649685a3030_0 .var/i "i", 31 0;
v0x5649685a3110_0 .net "read_data1", 31 0, L_0x5649685ecd10;  alias, 1 drivers
v0x5649685a31d0_0 .net "read_data2", 31 0, L_0x5649685ed2c0;  alias, 1 drivers
v0x5649685a3270_0 .net "read_reg1", 5 0, L_0x5649685ec440;  alias, 1 drivers
v0x5649685a3440_0 .net "read_reg2", 5 0, L_0x5649685ec4e0;  alias, 1 drivers
v0x5649685a3520_0 .net "reg_write_en", 0 0, L_0x5649685f0410;  alias, 1 drivers
v0x5649685a35e0 .array "registers", 63 0, 31 0;
v0x5649685a40b0_0 .net "rst", 0 0, o0x7f6a3b094a98;  alias, 0 drivers
v0x5649685a41a0_0 .net "write_data", 31 0, L_0x5649685f0250;  alias, 1 drivers
v0x5649685a4280_0 .net "write_reg", 5 0, L_0x5649685f0160;  alias, 1 drivers
E_0x5649685a20f0 .event posedge, v0x56496859ad30_0, v0x56496859a4d0_0;
L_0x5649685ec910 .cmp/eq 6, L_0x5649685f0160, L_0x5649685ec440;
L_0x5649685ecbd0 .array/port v0x5649685a35e0, L_0x5649685ecc70;
L_0x5649685ecc70 .concat [ 6 2 0 0], L_0x5649685ec440, L_0x7f6a3b04b060;
L_0x5649685ecd10 .functor MUXZ 32, L_0x5649685ecbd0, L_0x5649685f0250, L_0x5649685ecad0, C4<>;
L_0x5649685ecf50 .cmp/eq 6, L_0x5649685f0160, L_0x5649685ec4e0;
L_0x5649685ed0f0 .array/port v0x5649685a35e0, L_0x5649685ed1d0;
L_0x5649685ed1d0 .concat [ 6 2 0 0], L_0x5649685ec4e0, L_0x7f6a3b04b0a8;
L_0x5649685ed2c0 .functor MUXZ 32, L_0x5649685ed0f0, L_0x5649685f0250, L_0x5649685ed080, C4<>;
S_0x5649685a2130 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x5649685a1ee0;
 .timescale -9 -12;
v0x5649685a2330_0 .var "reg_index", 5 0;
v0x5649685a2430_0 .var "reg_value", 31 0;
TD_cpu.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x5649685a2430_0;
    %load/vec4 v0x5649685a2330_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x5649685a35e0, 4, 0;
    %end;
S_0x5649685a5d10 .scope module, "IF_ID_REG" "ifid" 3 116, 15 23 0, S_0x5649684ac350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x5649685a6050_0 .net "clk", 0 0, o0x7f6a3b094948;  alias, 0 drivers
v0x5649685a6110_0 .net "flush", 0 0, L_0x5649685ec110;  alias, 1 drivers
v0x5649685a61d0_0 .net "instr_in", 31 0, v0x5649685a73c0_0;  alias, 1 drivers
v0x5649685a62c0_0 .var "instr_out", 31 0;
v0x5649685a6380_0 .net "pc_in", 31 0, v0x5649685ab760_0;  alias, 1 drivers
v0x5649685a64b0_0 .var "pc_out", 31 0;
E_0x5649685a5fd0 .event negedge, v0x56496859a4d0_0;
S_0x5649685a6650 .scope module, "IF_IMEM_INST" "im" 3 111, 16 22 0, S_0x5649684ac350;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x5649685a6830 .param/l "MEM_SIZE" 0 16 26, +C4<00000000000000000000000100000000>;
v0x5649685a71f0_0 .net "address", 31 0, v0x5649685ab760_0;  alias, 1 drivers
v0x5649685a7300_0 .var/i "i", 31 0;
v0x5649685a73c0_0 .var "instruction", 31 0;
v0x5649685a74c0 .array "mem", 255 0, 31 0;
v0x5649685a74c0_0 .array/port v0x5649685a74c0, 0;
v0x5649685a74c0_1 .array/port v0x5649685a74c0, 1;
v0x5649685a74c0_2 .array/port v0x5649685a74c0, 2;
E_0x5649685a6980/0 .event anyedge, v0x5649685a6380_0, v0x5649685a74c0_0, v0x5649685a74c0_1, v0x5649685a74c0_2;
v0x5649685a74c0_3 .array/port v0x5649685a74c0, 3;
v0x5649685a74c0_4 .array/port v0x5649685a74c0, 4;
v0x5649685a74c0_5 .array/port v0x5649685a74c0, 5;
v0x5649685a74c0_6 .array/port v0x5649685a74c0, 6;
E_0x5649685a6980/1 .event anyedge, v0x5649685a74c0_3, v0x5649685a74c0_4, v0x5649685a74c0_5, v0x5649685a74c0_6;
v0x5649685a74c0_7 .array/port v0x5649685a74c0, 7;
v0x5649685a74c0_8 .array/port v0x5649685a74c0, 8;
v0x5649685a74c0_9 .array/port v0x5649685a74c0, 9;
v0x5649685a74c0_10 .array/port v0x5649685a74c0, 10;
E_0x5649685a6980/2 .event anyedge, v0x5649685a74c0_7, v0x5649685a74c0_8, v0x5649685a74c0_9, v0x5649685a74c0_10;
v0x5649685a74c0_11 .array/port v0x5649685a74c0, 11;
v0x5649685a74c0_12 .array/port v0x5649685a74c0, 12;
v0x5649685a74c0_13 .array/port v0x5649685a74c0, 13;
v0x5649685a74c0_14 .array/port v0x5649685a74c0, 14;
E_0x5649685a6980/3 .event anyedge, v0x5649685a74c0_11, v0x5649685a74c0_12, v0x5649685a74c0_13, v0x5649685a74c0_14;
v0x5649685a74c0_15 .array/port v0x5649685a74c0, 15;
v0x5649685a74c0_16 .array/port v0x5649685a74c0, 16;
v0x5649685a74c0_17 .array/port v0x5649685a74c0, 17;
v0x5649685a74c0_18 .array/port v0x5649685a74c0, 18;
E_0x5649685a6980/4 .event anyedge, v0x5649685a74c0_15, v0x5649685a74c0_16, v0x5649685a74c0_17, v0x5649685a74c0_18;
v0x5649685a74c0_19 .array/port v0x5649685a74c0, 19;
v0x5649685a74c0_20 .array/port v0x5649685a74c0, 20;
v0x5649685a74c0_21 .array/port v0x5649685a74c0, 21;
v0x5649685a74c0_22 .array/port v0x5649685a74c0, 22;
E_0x5649685a6980/5 .event anyedge, v0x5649685a74c0_19, v0x5649685a74c0_20, v0x5649685a74c0_21, v0x5649685a74c0_22;
v0x5649685a74c0_23 .array/port v0x5649685a74c0, 23;
v0x5649685a74c0_24 .array/port v0x5649685a74c0, 24;
v0x5649685a74c0_25 .array/port v0x5649685a74c0, 25;
v0x5649685a74c0_26 .array/port v0x5649685a74c0, 26;
E_0x5649685a6980/6 .event anyedge, v0x5649685a74c0_23, v0x5649685a74c0_24, v0x5649685a74c0_25, v0x5649685a74c0_26;
v0x5649685a74c0_27 .array/port v0x5649685a74c0, 27;
v0x5649685a74c0_28 .array/port v0x5649685a74c0, 28;
v0x5649685a74c0_29 .array/port v0x5649685a74c0, 29;
v0x5649685a74c0_30 .array/port v0x5649685a74c0, 30;
E_0x5649685a6980/7 .event anyedge, v0x5649685a74c0_27, v0x5649685a74c0_28, v0x5649685a74c0_29, v0x5649685a74c0_30;
v0x5649685a74c0_31 .array/port v0x5649685a74c0, 31;
v0x5649685a74c0_32 .array/port v0x5649685a74c0, 32;
v0x5649685a74c0_33 .array/port v0x5649685a74c0, 33;
v0x5649685a74c0_34 .array/port v0x5649685a74c0, 34;
E_0x5649685a6980/8 .event anyedge, v0x5649685a74c0_31, v0x5649685a74c0_32, v0x5649685a74c0_33, v0x5649685a74c0_34;
v0x5649685a74c0_35 .array/port v0x5649685a74c0, 35;
v0x5649685a74c0_36 .array/port v0x5649685a74c0, 36;
v0x5649685a74c0_37 .array/port v0x5649685a74c0, 37;
v0x5649685a74c0_38 .array/port v0x5649685a74c0, 38;
E_0x5649685a6980/9 .event anyedge, v0x5649685a74c0_35, v0x5649685a74c0_36, v0x5649685a74c0_37, v0x5649685a74c0_38;
v0x5649685a74c0_39 .array/port v0x5649685a74c0, 39;
v0x5649685a74c0_40 .array/port v0x5649685a74c0, 40;
v0x5649685a74c0_41 .array/port v0x5649685a74c0, 41;
v0x5649685a74c0_42 .array/port v0x5649685a74c0, 42;
E_0x5649685a6980/10 .event anyedge, v0x5649685a74c0_39, v0x5649685a74c0_40, v0x5649685a74c0_41, v0x5649685a74c0_42;
v0x5649685a74c0_43 .array/port v0x5649685a74c0, 43;
v0x5649685a74c0_44 .array/port v0x5649685a74c0, 44;
v0x5649685a74c0_45 .array/port v0x5649685a74c0, 45;
v0x5649685a74c0_46 .array/port v0x5649685a74c0, 46;
E_0x5649685a6980/11 .event anyedge, v0x5649685a74c0_43, v0x5649685a74c0_44, v0x5649685a74c0_45, v0x5649685a74c0_46;
v0x5649685a74c0_47 .array/port v0x5649685a74c0, 47;
v0x5649685a74c0_48 .array/port v0x5649685a74c0, 48;
v0x5649685a74c0_49 .array/port v0x5649685a74c0, 49;
v0x5649685a74c0_50 .array/port v0x5649685a74c0, 50;
E_0x5649685a6980/12 .event anyedge, v0x5649685a74c0_47, v0x5649685a74c0_48, v0x5649685a74c0_49, v0x5649685a74c0_50;
v0x5649685a74c0_51 .array/port v0x5649685a74c0, 51;
v0x5649685a74c0_52 .array/port v0x5649685a74c0, 52;
v0x5649685a74c0_53 .array/port v0x5649685a74c0, 53;
v0x5649685a74c0_54 .array/port v0x5649685a74c0, 54;
E_0x5649685a6980/13 .event anyedge, v0x5649685a74c0_51, v0x5649685a74c0_52, v0x5649685a74c0_53, v0x5649685a74c0_54;
v0x5649685a74c0_55 .array/port v0x5649685a74c0, 55;
v0x5649685a74c0_56 .array/port v0x5649685a74c0, 56;
v0x5649685a74c0_57 .array/port v0x5649685a74c0, 57;
v0x5649685a74c0_58 .array/port v0x5649685a74c0, 58;
E_0x5649685a6980/14 .event anyedge, v0x5649685a74c0_55, v0x5649685a74c0_56, v0x5649685a74c0_57, v0x5649685a74c0_58;
v0x5649685a74c0_59 .array/port v0x5649685a74c0, 59;
v0x5649685a74c0_60 .array/port v0x5649685a74c0, 60;
v0x5649685a74c0_61 .array/port v0x5649685a74c0, 61;
v0x5649685a74c0_62 .array/port v0x5649685a74c0, 62;
E_0x5649685a6980/15 .event anyedge, v0x5649685a74c0_59, v0x5649685a74c0_60, v0x5649685a74c0_61, v0x5649685a74c0_62;
v0x5649685a74c0_63 .array/port v0x5649685a74c0, 63;
v0x5649685a74c0_64 .array/port v0x5649685a74c0, 64;
v0x5649685a74c0_65 .array/port v0x5649685a74c0, 65;
v0x5649685a74c0_66 .array/port v0x5649685a74c0, 66;
E_0x5649685a6980/16 .event anyedge, v0x5649685a74c0_63, v0x5649685a74c0_64, v0x5649685a74c0_65, v0x5649685a74c0_66;
v0x5649685a74c0_67 .array/port v0x5649685a74c0, 67;
v0x5649685a74c0_68 .array/port v0x5649685a74c0, 68;
v0x5649685a74c0_69 .array/port v0x5649685a74c0, 69;
v0x5649685a74c0_70 .array/port v0x5649685a74c0, 70;
E_0x5649685a6980/17 .event anyedge, v0x5649685a74c0_67, v0x5649685a74c0_68, v0x5649685a74c0_69, v0x5649685a74c0_70;
v0x5649685a74c0_71 .array/port v0x5649685a74c0, 71;
v0x5649685a74c0_72 .array/port v0x5649685a74c0, 72;
v0x5649685a74c0_73 .array/port v0x5649685a74c0, 73;
v0x5649685a74c0_74 .array/port v0x5649685a74c0, 74;
E_0x5649685a6980/18 .event anyedge, v0x5649685a74c0_71, v0x5649685a74c0_72, v0x5649685a74c0_73, v0x5649685a74c0_74;
v0x5649685a74c0_75 .array/port v0x5649685a74c0, 75;
v0x5649685a74c0_76 .array/port v0x5649685a74c0, 76;
v0x5649685a74c0_77 .array/port v0x5649685a74c0, 77;
v0x5649685a74c0_78 .array/port v0x5649685a74c0, 78;
E_0x5649685a6980/19 .event anyedge, v0x5649685a74c0_75, v0x5649685a74c0_76, v0x5649685a74c0_77, v0x5649685a74c0_78;
v0x5649685a74c0_79 .array/port v0x5649685a74c0, 79;
v0x5649685a74c0_80 .array/port v0x5649685a74c0, 80;
v0x5649685a74c0_81 .array/port v0x5649685a74c0, 81;
v0x5649685a74c0_82 .array/port v0x5649685a74c0, 82;
E_0x5649685a6980/20 .event anyedge, v0x5649685a74c0_79, v0x5649685a74c0_80, v0x5649685a74c0_81, v0x5649685a74c0_82;
v0x5649685a74c0_83 .array/port v0x5649685a74c0, 83;
v0x5649685a74c0_84 .array/port v0x5649685a74c0, 84;
v0x5649685a74c0_85 .array/port v0x5649685a74c0, 85;
v0x5649685a74c0_86 .array/port v0x5649685a74c0, 86;
E_0x5649685a6980/21 .event anyedge, v0x5649685a74c0_83, v0x5649685a74c0_84, v0x5649685a74c0_85, v0x5649685a74c0_86;
v0x5649685a74c0_87 .array/port v0x5649685a74c0, 87;
v0x5649685a74c0_88 .array/port v0x5649685a74c0, 88;
v0x5649685a74c0_89 .array/port v0x5649685a74c0, 89;
v0x5649685a74c0_90 .array/port v0x5649685a74c0, 90;
E_0x5649685a6980/22 .event anyedge, v0x5649685a74c0_87, v0x5649685a74c0_88, v0x5649685a74c0_89, v0x5649685a74c0_90;
v0x5649685a74c0_91 .array/port v0x5649685a74c0, 91;
v0x5649685a74c0_92 .array/port v0x5649685a74c0, 92;
v0x5649685a74c0_93 .array/port v0x5649685a74c0, 93;
v0x5649685a74c0_94 .array/port v0x5649685a74c0, 94;
E_0x5649685a6980/23 .event anyedge, v0x5649685a74c0_91, v0x5649685a74c0_92, v0x5649685a74c0_93, v0x5649685a74c0_94;
v0x5649685a74c0_95 .array/port v0x5649685a74c0, 95;
v0x5649685a74c0_96 .array/port v0x5649685a74c0, 96;
v0x5649685a74c0_97 .array/port v0x5649685a74c0, 97;
v0x5649685a74c0_98 .array/port v0x5649685a74c0, 98;
E_0x5649685a6980/24 .event anyedge, v0x5649685a74c0_95, v0x5649685a74c0_96, v0x5649685a74c0_97, v0x5649685a74c0_98;
v0x5649685a74c0_99 .array/port v0x5649685a74c0, 99;
v0x5649685a74c0_100 .array/port v0x5649685a74c0, 100;
v0x5649685a74c0_101 .array/port v0x5649685a74c0, 101;
v0x5649685a74c0_102 .array/port v0x5649685a74c0, 102;
E_0x5649685a6980/25 .event anyedge, v0x5649685a74c0_99, v0x5649685a74c0_100, v0x5649685a74c0_101, v0x5649685a74c0_102;
v0x5649685a74c0_103 .array/port v0x5649685a74c0, 103;
v0x5649685a74c0_104 .array/port v0x5649685a74c0, 104;
v0x5649685a74c0_105 .array/port v0x5649685a74c0, 105;
v0x5649685a74c0_106 .array/port v0x5649685a74c0, 106;
E_0x5649685a6980/26 .event anyedge, v0x5649685a74c0_103, v0x5649685a74c0_104, v0x5649685a74c0_105, v0x5649685a74c0_106;
v0x5649685a74c0_107 .array/port v0x5649685a74c0, 107;
v0x5649685a74c0_108 .array/port v0x5649685a74c0, 108;
v0x5649685a74c0_109 .array/port v0x5649685a74c0, 109;
v0x5649685a74c0_110 .array/port v0x5649685a74c0, 110;
E_0x5649685a6980/27 .event anyedge, v0x5649685a74c0_107, v0x5649685a74c0_108, v0x5649685a74c0_109, v0x5649685a74c0_110;
v0x5649685a74c0_111 .array/port v0x5649685a74c0, 111;
v0x5649685a74c0_112 .array/port v0x5649685a74c0, 112;
v0x5649685a74c0_113 .array/port v0x5649685a74c0, 113;
v0x5649685a74c0_114 .array/port v0x5649685a74c0, 114;
E_0x5649685a6980/28 .event anyedge, v0x5649685a74c0_111, v0x5649685a74c0_112, v0x5649685a74c0_113, v0x5649685a74c0_114;
v0x5649685a74c0_115 .array/port v0x5649685a74c0, 115;
v0x5649685a74c0_116 .array/port v0x5649685a74c0, 116;
v0x5649685a74c0_117 .array/port v0x5649685a74c0, 117;
v0x5649685a74c0_118 .array/port v0x5649685a74c0, 118;
E_0x5649685a6980/29 .event anyedge, v0x5649685a74c0_115, v0x5649685a74c0_116, v0x5649685a74c0_117, v0x5649685a74c0_118;
v0x5649685a74c0_119 .array/port v0x5649685a74c0, 119;
v0x5649685a74c0_120 .array/port v0x5649685a74c0, 120;
v0x5649685a74c0_121 .array/port v0x5649685a74c0, 121;
v0x5649685a74c0_122 .array/port v0x5649685a74c0, 122;
E_0x5649685a6980/30 .event anyedge, v0x5649685a74c0_119, v0x5649685a74c0_120, v0x5649685a74c0_121, v0x5649685a74c0_122;
v0x5649685a74c0_123 .array/port v0x5649685a74c0, 123;
v0x5649685a74c0_124 .array/port v0x5649685a74c0, 124;
v0x5649685a74c0_125 .array/port v0x5649685a74c0, 125;
v0x5649685a74c0_126 .array/port v0x5649685a74c0, 126;
E_0x5649685a6980/31 .event anyedge, v0x5649685a74c0_123, v0x5649685a74c0_124, v0x5649685a74c0_125, v0x5649685a74c0_126;
v0x5649685a74c0_127 .array/port v0x5649685a74c0, 127;
v0x5649685a74c0_128 .array/port v0x5649685a74c0, 128;
v0x5649685a74c0_129 .array/port v0x5649685a74c0, 129;
v0x5649685a74c0_130 .array/port v0x5649685a74c0, 130;
E_0x5649685a6980/32 .event anyedge, v0x5649685a74c0_127, v0x5649685a74c0_128, v0x5649685a74c0_129, v0x5649685a74c0_130;
v0x5649685a74c0_131 .array/port v0x5649685a74c0, 131;
v0x5649685a74c0_132 .array/port v0x5649685a74c0, 132;
v0x5649685a74c0_133 .array/port v0x5649685a74c0, 133;
v0x5649685a74c0_134 .array/port v0x5649685a74c0, 134;
E_0x5649685a6980/33 .event anyedge, v0x5649685a74c0_131, v0x5649685a74c0_132, v0x5649685a74c0_133, v0x5649685a74c0_134;
v0x5649685a74c0_135 .array/port v0x5649685a74c0, 135;
v0x5649685a74c0_136 .array/port v0x5649685a74c0, 136;
v0x5649685a74c0_137 .array/port v0x5649685a74c0, 137;
v0x5649685a74c0_138 .array/port v0x5649685a74c0, 138;
E_0x5649685a6980/34 .event anyedge, v0x5649685a74c0_135, v0x5649685a74c0_136, v0x5649685a74c0_137, v0x5649685a74c0_138;
v0x5649685a74c0_139 .array/port v0x5649685a74c0, 139;
v0x5649685a74c0_140 .array/port v0x5649685a74c0, 140;
v0x5649685a74c0_141 .array/port v0x5649685a74c0, 141;
v0x5649685a74c0_142 .array/port v0x5649685a74c0, 142;
E_0x5649685a6980/35 .event anyedge, v0x5649685a74c0_139, v0x5649685a74c0_140, v0x5649685a74c0_141, v0x5649685a74c0_142;
v0x5649685a74c0_143 .array/port v0x5649685a74c0, 143;
v0x5649685a74c0_144 .array/port v0x5649685a74c0, 144;
v0x5649685a74c0_145 .array/port v0x5649685a74c0, 145;
v0x5649685a74c0_146 .array/port v0x5649685a74c0, 146;
E_0x5649685a6980/36 .event anyedge, v0x5649685a74c0_143, v0x5649685a74c0_144, v0x5649685a74c0_145, v0x5649685a74c0_146;
v0x5649685a74c0_147 .array/port v0x5649685a74c0, 147;
v0x5649685a74c0_148 .array/port v0x5649685a74c0, 148;
v0x5649685a74c0_149 .array/port v0x5649685a74c0, 149;
v0x5649685a74c0_150 .array/port v0x5649685a74c0, 150;
E_0x5649685a6980/37 .event anyedge, v0x5649685a74c0_147, v0x5649685a74c0_148, v0x5649685a74c0_149, v0x5649685a74c0_150;
v0x5649685a74c0_151 .array/port v0x5649685a74c0, 151;
v0x5649685a74c0_152 .array/port v0x5649685a74c0, 152;
v0x5649685a74c0_153 .array/port v0x5649685a74c0, 153;
v0x5649685a74c0_154 .array/port v0x5649685a74c0, 154;
E_0x5649685a6980/38 .event anyedge, v0x5649685a74c0_151, v0x5649685a74c0_152, v0x5649685a74c0_153, v0x5649685a74c0_154;
v0x5649685a74c0_155 .array/port v0x5649685a74c0, 155;
v0x5649685a74c0_156 .array/port v0x5649685a74c0, 156;
v0x5649685a74c0_157 .array/port v0x5649685a74c0, 157;
v0x5649685a74c0_158 .array/port v0x5649685a74c0, 158;
E_0x5649685a6980/39 .event anyedge, v0x5649685a74c0_155, v0x5649685a74c0_156, v0x5649685a74c0_157, v0x5649685a74c0_158;
v0x5649685a74c0_159 .array/port v0x5649685a74c0, 159;
v0x5649685a74c0_160 .array/port v0x5649685a74c0, 160;
v0x5649685a74c0_161 .array/port v0x5649685a74c0, 161;
v0x5649685a74c0_162 .array/port v0x5649685a74c0, 162;
E_0x5649685a6980/40 .event anyedge, v0x5649685a74c0_159, v0x5649685a74c0_160, v0x5649685a74c0_161, v0x5649685a74c0_162;
v0x5649685a74c0_163 .array/port v0x5649685a74c0, 163;
v0x5649685a74c0_164 .array/port v0x5649685a74c0, 164;
v0x5649685a74c0_165 .array/port v0x5649685a74c0, 165;
v0x5649685a74c0_166 .array/port v0x5649685a74c0, 166;
E_0x5649685a6980/41 .event anyedge, v0x5649685a74c0_163, v0x5649685a74c0_164, v0x5649685a74c0_165, v0x5649685a74c0_166;
v0x5649685a74c0_167 .array/port v0x5649685a74c0, 167;
v0x5649685a74c0_168 .array/port v0x5649685a74c0, 168;
v0x5649685a74c0_169 .array/port v0x5649685a74c0, 169;
v0x5649685a74c0_170 .array/port v0x5649685a74c0, 170;
E_0x5649685a6980/42 .event anyedge, v0x5649685a74c0_167, v0x5649685a74c0_168, v0x5649685a74c0_169, v0x5649685a74c0_170;
v0x5649685a74c0_171 .array/port v0x5649685a74c0, 171;
v0x5649685a74c0_172 .array/port v0x5649685a74c0, 172;
v0x5649685a74c0_173 .array/port v0x5649685a74c0, 173;
v0x5649685a74c0_174 .array/port v0x5649685a74c0, 174;
E_0x5649685a6980/43 .event anyedge, v0x5649685a74c0_171, v0x5649685a74c0_172, v0x5649685a74c0_173, v0x5649685a74c0_174;
v0x5649685a74c0_175 .array/port v0x5649685a74c0, 175;
v0x5649685a74c0_176 .array/port v0x5649685a74c0, 176;
v0x5649685a74c0_177 .array/port v0x5649685a74c0, 177;
v0x5649685a74c0_178 .array/port v0x5649685a74c0, 178;
E_0x5649685a6980/44 .event anyedge, v0x5649685a74c0_175, v0x5649685a74c0_176, v0x5649685a74c0_177, v0x5649685a74c0_178;
v0x5649685a74c0_179 .array/port v0x5649685a74c0, 179;
v0x5649685a74c0_180 .array/port v0x5649685a74c0, 180;
v0x5649685a74c0_181 .array/port v0x5649685a74c0, 181;
v0x5649685a74c0_182 .array/port v0x5649685a74c0, 182;
E_0x5649685a6980/45 .event anyedge, v0x5649685a74c0_179, v0x5649685a74c0_180, v0x5649685a74c0_181, v0x5649685a74c0_182;
v0x5649685a74c0_183 .array/port v0x5649685a74c0, 183;
v0x5649685a74c0_184 .array/port v0x5649685a74c0, 184;
v0x5649685a74c0_185 .array/port v0x5649685a74c0, 185;
v0x5649685a74c0_186 .array/port v0x5649685a74c0, 186;
E_0x5649685a6980/46 .event anyedge, v0x5649685a74c0_183, v0x5649685a74c0_184, v0x5649685a74c0_185, v0x5649685a74c0_186;
v0x5649685a74c0_187 .array/port v0x5649685a74c0, 187;
v0x5649685a74c0_188 .array/port v0x5649685a74c0, 188;
v0x5649685a74c0_189 .array/port v0x5649685a74c0, 189;
v0x5649685a74c0_190 .array/port v0x5649685a74c0, 190;
E_0x5649685a6980/47 .event anyedge, v0x5649685a74c0_187, v0x5649685a74c0_188, v0x5649685a74c0_189, v0x5649685a74c0_190;
v0x5649685a74c0_191 .array/port v0x5649685a74c0, 191;
v0x5649685a74c0_192 .array/port v0x5649685a74c0, 192;
v0x5649685a74c0_193 .array/port v0x5649685a74c0, 193;
v0x5649685a74c0_194 .array/port v0x5649685a74c0, 194;
E_0x5649685a6980/48 .event anyedge, v0x5649685a74c0_191, v0x5649685a74c0_192, v0x5649685a74c0_193, v0x5649685a74c0_194;
v0x5649685a74c0_195 .array/port v0x5649685a74c0, 195;
v0x5649685a74c0_196 .array/port v0x5649685a74c0, 196;
v0x5649685a74c0_197 .array/port v0x5649685a74c0, 197;
v0x5649685a74c0_198 .array/port v0x5649685a74c0, 198;
E_0x5649685a6980/49 .event anyedge, v0x5649685a74c0_195, v0x5649685a74c0_196, v0x5649685a74c0_197, v0x5649685a74c0_198;
v0x5649685a74c0_199 .array/port v0x5649685a74c0, 199;
v0x5649685a74c0_200 .array/port v0x5649685a74c0, 200;
v0x5649685a74c0_201 .array/port v0x5649685a74c0, 201;
v0x5649685a74c0_202 .array/port v0x5649685a74c0, 202;
E_0x5649685a6980/50 .event anyedge, v0x5649685a74c0_199, v0x5649685a74c0_200, v0x5649685a74c0_201, v0x5649685a74c0_202;
v0x5649685a74c0_203 .array/port v0x5649685a74c0, 203;
v0x5649685a74c0_204 .array/port v0x5649685a74c0, 204;
v0x5649685a74c0_205 .array/port v0x5649685a74c0, 205;
v0x5649685a74c0_206 .array/port v0x5649685a74c0, 206;
E_0x5649685a6980/51 .event anyedge, v0x5649685a74c0_203, v0x5649685a74c0_204, v0x5649685a74c0_205, v0x5649685a74c0_206;
v0x5649685a74c0_207 .array/port v0x5649685a74c0, 207;
v0x5649685a74c0_208 .array/port v0x5649685a74c0, 208;
v0x5649685a74c0_209 .array/port v0x5649685a74c0, 209;
v0x5649685a74c0_210 .array/port v0x5649685a74c0, 210;
E_0x5649685a6980/52 .event anyedge, v0x5649685a74c0_207, v0x5649685a74c0_208, v0x5649685a74c0_209, v0x5649685a74c0_210;
v0x5649685a74c0_211 .array/port v0x5649685a74c0, 211;
v0x5649685a74c0_212 .array/port v0x5649685a74c0, 212;
v0x5649685a74c0_213 .array/port v0x5649685a74c0, 213;
v0x5649685a74c0_214 .array/port v0x5649685a74c0, 214;
E_0x5649685a6980/53 .event anyedge, v0x5649685a74c0_211, v0x5649685a74c0_212, v0x5649685a74c0_213, v0x5649685a74c0_214;
v0x5649685a74c0_215 .array/port v0x5649685a74c0, 215;
v0x5649685a74c0_216 .array/port v0x5649685a74c0, 216;
v0x5649685a74c0_217 .array/port v0x5649685a74c0, 217;
v0x5649685a74c0_218 .array/port v0x5649685a74c0, 218;
E_0x5649685a6980/54 .event anyedge, v0x5649685a74c0_215, v0x5649685a74c0_216, v0x5649685a74c0_217, v0x5649685a74c0_218;
v0x5649685a74c0_219 .array/port v0x5649685a74c0, 219;
v0x5649685a74c0_220 .array/port v0x5649685a74c0, 220;
v0x5649685a74c0_221 .array/port v0x5649685a74c0, 221;
v0x5649685a74c0_222 .array/port v0x5649685a74c0, 222;
E_0x5649685a6980/55 .event anyedge, v0x5649685a74c0_219, v0x5649685a74c0_220, v0x5649685a74c0_221, v0x5649685a74c0_222;
v0x5649685a74c0_223 .array/port v0x5649685a74c0, 223;
v0x5649685a74c0_224 .array/port v0x5649685a74c0, 224;
v0x5649685a74c0_225 .array/port v0x5649685a74c0, 225;
v0x5649685a74c0_226 .array/port v0x5649685a74c0, 226;
E_0x5649685a6980/56 .event anyedge, v0x5649685a74c0_223, v0x5649685a74c0_224, v0x5649685a74c0_225, v0x5649685a74c0_226;
v0x5649685a74c0_227 .array/port v0x5649685a74c0, 227;
v0x5649685a74c0_228 .array/port v0x5649685a74c0, 228;
v0x5649685a74c0_229 .array/port v0x5649685a74c0, 229;
v0x5649685a74c0_230 .array/port v0x5649685a74c0, 230;
E_0x5649685a6980/57 .event anyedge, v0x5649685a74c0_227, v0x5649685a74c0_228, v0x5649685a74c0_229, v0x5649685a74c0_230;
v0x5649685a74c0_231 .array/port v0x5649685a74c0, 231;
v0x5649685a74c0_232 .array/port v0x5649685a74c0, 232;
v0x5649685a74c0_233 .array/port v0x5649685a74c0, 233;
v0x5649685a74c0_234 .array/port v0x5649685a74c0, 234;
E_0x5649685a6980/58 .event anyedge, v0x5649685a74c0_231, v0x5649685a74c0_232, v0x5649685a74c0_233, v0x5649685a74c0_234;
v0x5649685a74c0_235 .array/port v0x5649685a74c0, 235;
v0x5649685a74c0_236 .array/port v0x5649685a74c0, 236;
v0x5649685a74c0_237 .array/port v0x5649685a74c0, 237;
v0x5649685a74c0_238 .array/port v0x5649685a74c0, 238;
E_0x5649685a6980/59 .event anyedge, v0x5649685a74c0_235, v0x5649685a74c0_236, v0x5649685a74c0_237, v0x5649685a74c0_238;
v0x5649685a74c0_239 .array/port v0x5649685a74c0, 239;
v0x5649685a74c0_240 .array/port v0x5649685a74c0, 240;
v0x5649685a74c0_241 .array/port v0x5649685a74c0, 241;
v0x5649685a74c0_242 .array/port v0x5649685a74c0, 242;
E_0x5649685a6980/60 .event anyedge, v0x5649685a74c0_239, v0x5649685a74c0_240, v0x5649685a74c0_241, v0x5649685a74c0_242;
v0x5649685a74c0_243 .array/port v0x5649685a74c0, 243;
v0x5649685a74c0_244 .array/port v0x5649685a74c0, 244;
v0x5649685a74c0_245 .array/port v0x5649685a74c0, 245;
v0x5649685a74c0_246 .array/port v0x5649685a74c0, 246;
E_0x5649685a6980/61 .event anyedge, v0x5649685a74c0_243, v0x5649685a74c0_244, v0x5649685a74c0_245, v0x5649685a74c0_246;
v0x5649685a74c0_247 .array/port v0x5649685a74c0, 247;
v0x5649685a74c0_248 .array/port v0x5649685a74c0, 248;
v0x5649685a74c0_249 .array/port v0x5649685a74c0, 249;
v0x5649685a74c0_250 .array/port v0x5649685a74c0, 250;
E_0x5649685a6980/62 .event anyedge, v0x5649685a74c0_247, v0x5649685a74c0_248, v0x5649685a74c0_249, v0x5649685a74c0_250;
v0x5649685a74c0_251 .array/port v0x5649685a74c0, 251;
v0x5649685a74c0_252 .array/port v0x5649685a74c0, 252;
v0x5649685a74c0_253 .array/port v0x5649685a74c0, 253;
v0x5649685a74c0_254 .array/port v0x5649685a74c0, 254;
E_0x5649685a6980/63 .event anyedge, v0x5649685a74c0_251, v0x5649685a74c0_252, v0x5649685a74c0_253, v0x5649685a74c0_254;
v0x5649685a74c0_255 .array/port v0x5649685a74c0, 255;
E_0x5649685a6980/64 .event anyedge, v0x5649685a74c0_255;
E_0x5649685a6980 .event/or E_0x5649685a6980/0, E_0x5649685a6980/1, E_0x5649685a6980/2, E_0x5649685a6980/3, E_0x5649685a6980/4, E_0x5649685a6980/5, E_0x5649685a6980/6, E_0x5649685a6980/7, E_0x5649685a6980/8, E_0x5649685a6980/9, E_0x5649685a6980/10, E_0x5649685a6980/11, E_0x5649685a6980/12, E_0x5649685a6980/13, E_0x5649685a6980/14, E_0x5649685a6980/15, E_0x5649685a6980/16, E_0x5649685a6980/17, E_0x5649685a6980/18, E_0x5649685a6980/19, E_0x5649685a6980/20, E_0x5649685a6980/21, E_0x5649685a6980/22, E_0x5649685a6980/23, E_0x5649685a6980/24, E_0x5649685a6980/25, E_0x5649685a6980/26, E_0x5649685a6980/27, E_0x5649685a6980/28, E_0x5649685a6980/29, E_0x5649685a6980/30, E_0x5649685a6980/31, E_0x5649685a6980/32, E_0x5649685a6980/33, E_0x5649685a6980/34, E_0x5649685a6980/35, E_0x5649685a6980/36, E_0x5649685a6980/37, E_0x5649685a6980/38, E_0x5649685a6980/39, E_0x5649685a6980/40, E_0x5649685a6980/41, E_0x5649685a6980/42, E_0x5649685a6980/43, E_0x5649685a6980/44, E_0x5649685a6980/45, E_0x5649685a6980/46, E_0x5649685a6980/47, E_0x5649685a6980/48, E_0x5649685a6980/49, E_0x5649685a6980/50, E_0x5649685a6980/51, E_0x5649685a6980/52, E_0x5649685a6980/53, E_0x5649685a6980/54, E_0x5649685a6980/55, E_0x5649685a6980/56, E_0x5649685a6980/57, E_0x5649685a6980/58, E_0x5649685a6980/59, E_0x5649685a6980/60, E_0x5649685a6980/61, E_0x5649685a6980/62, E_0x5649685a6980/63, E_0x5649685a6980/64;
S_0x5649685a9dd0 .scope module, "IF_STAGE" "if_stage" 3 94, 17 24 0, S_0x5649684ac350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x5649684f4270 .functor AND 1, v0x56496859e620_0, v0x5649685aa450_0, C4<1>, C4<1>;
L_0x5649685ebe20 .functor OR 1, v0x56496859e7d0_0, L_0x5649684f4270, C4<0>, C4<0>;
L_0x5649685ec110 .functor BUFZ 1, L_0x5649685ebe20, C4<0>, C4<0>, C4<0>;
v0x5649685ab9f0_0 .net *"_ivl_2", 0 0, L_0x5649684f4270;  1 drivers
v0x5649685abaf0_0 .net "branch", 0 0, v0x56496859e620_0;  alias, 1 drivers
v0x5649685abbb0_0 .net "branch_taken", 0 0, v0x5649685aa450_0;  1 drivers
v0x5649685abcb0_0 .net "branch_target", 31 0, L_0x5649685efb00;  alias, 1 drivers
v0x5649685abd50_0 .net "clk", 0 0, o0x7f6a3b094948;  alias, 0 drivers
v0x5649685abdf0_0 .net "flush", 0 0, L_0x5649685ec110;  alias, 1 drivers
v0x5649685abe90_0 .net "id_opcode", 3 0, L_0x5649685ec230;  1 drivers
v0x5649685abf60_0 .net "id_pc", 31 0, v0x5649685a64b0_0;  alias, 1 drivers
v0x5649685ac050_0 .net "jump", 0 0, v0x56496859e7d0_0;  alias, 1 drivers
v0x5649685ac180_0 .net "next_pc", 31 0, L_0x5649685ebf30;  alias, 1 drivers
v0x5649685ac220_0 .net "pc_mux_sel", 0 0, L_0x5649685ebe20;  1 drivers
v0x5649685ac2c0_0 .net "pc_out", 31 0, v0x5649685ab760_0;  alias, 1 drivers
v0x5649685ac3f0_0 .net "pc_plus_one", 31 0, L_0x5649685dbcc0;  1 drivers
v0x5649685ac490_0 .net "prev_neg_flag", 0 0, v0x56496859b070_0;  alias, 1 drivers
v0x5649685ac580_0 .net "prev_zero_flag", 0 0, v0x56496859b490_0;  alias, 1 drivers
v0x5649685ac670_0 .net "rst", 0 0, o0x7f6a3b094a98;  alias, 0 drivers
S_0x5649685aa0e0 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x5649685a9dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x5649685a68d0 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x5649685a6910 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x5649685aa450_0 .var "branch_taken", 0 0;
v0x5649685aa530_0 .net "neg_flag", 0 0, v0x56496859b070_0;  alias, 1 drivers
v0x5649685aa620_0 .net "opcode", 3 0, L_0x5649685ec230;  alias, 1 drivers
v0x5649685aa6f0_0 .net "zero_flag", 0 0, v0x56496859b490_0;  alias, 1 drivers
E_0x5649685aa3f0 .event anyedge, v0x5649685aa620_0, v0x56496859b490_0, v0x56496859b070_0;
S_0x5649685aa830 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x5649685a9dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x5649685aaa80_0 .net "a", 31 0, v0x5649685ab760_0;  alias, 1 drivers
L_0x7f6a3b04b018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5649685aabb0_0 .net "b", 31 0, L_0x7f6a3b04b018;  1 drivers
v0x5649685aac90_0 .net "out", 31 0, L_0x5649685dbcc0;  alias, 1 drivers
L_0x5649685dbcc0 .arith/sum 32, v0x5649685ab760_0, L_0x7f6a3b04b018;
S_0x5649685aadd0 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x5649685a9dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x5649685aafe0_0 .net "in0", 31 0, L_0x5649685dbcc0;  alias, 1 drivers
v0x5649685ab0b0_0 .net "in1", 31 0, L_0x5649685efb00;  alias, 1 drivers
v0x5649685ab1a0_0 .net "out", 31 0, L_0x5649685ebf30;  alias, 1 drivers
v0x5649685ab260_0 .net "sel", 0 0, L_0x5649685ebe20;  alias, 1 drivers
L_0x5649685ebf30 .functor MUXZ 32, L_0x5649685dbcc0, L_0x5649685efb00, L_0x5649685ebe20, C4<>;
S_0x5649685ab3d0 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x5649685a9dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x5649685ab5b0_0 .net "clk", 0 0, o0x7f6a3b094948;  alias, 0 drivers
v0x5649685ab670_0 .net "pc_in", 31 0, L_0x5649685ebf30;  alias, 1 drivers
v0x5649685ab760_0 .var "pc_out", 31 0;
v0x5649685ab830_0 .net "rst", 0 0, o0x7f6a3b094a98;  alias, 0 drivers
S_0x5649685ac8c0 .scope module, "MEM_STAGE" "mem_stage" 3 237, 20 23 0, S_0x5649684ac350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x5649685efba0 .functor BUFZ 32, v0x56496859adf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5649685efc10 .functor BUFZ 6, v0x56496859b210_0, C4<000000>, C4<000000>, C4<000000>;
o0x7f6a3b09e5a8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
L_0x5649685efc80 .functor BUFZ 6, o0x7f6a3b09e5a8, C4<000000>, C4<000000>, C4<000000>;
o0x7f6a3b09e578 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x5649685efcf0 .functor BUFZ 4, o0x7f6a3b09e578, C4<0000>, C4<0000>, C4<0000>;
L_0x5649685efdc0 .functor BUFZ 1, v0x56496859b490_0, C4<0>, C4<0>, C4<0>;
L_0x5649685efe80 .functor BUFZ 1, v0x56496859b070_0, C4<0>, C4<0>, C4<0>;
L_0x5649685eff40 .functor BUFZ 1, v0x56496859b2f0_0, C4<0>, C4<0>, C4<0>;
L_0x5649685effb0 .functor BUFZ 1, v0x56496859afb0_0, C4<0>, C4<0>, C4<0>;
v0x5649685b0810_0 .net "clk", 0 0, o0x7f6a3b094948;  alias, 0 drivers
v0x5649685b09e0_0 .net "ex_alu_result", 31 0, v0x56496859adf0_0;  alias, 1 drivers
v0x5649685b0aa0_0 .net "ex_mem_to_reg", 0 0, v0x56496859afb0_0;  alias, 1 drivers
v0x5649685b0b40_0 .net "ex_mem_write", 0 0, v0x56496859e930_0;  alias, 1 drivers
v0x5649685b0be0_0 .net "ex_neg_flag", 0 0, v0x56496859b070_0;  alias, 1 drivers
v0x5649685b0cd0_0 .net "ex_opcode", 3 0, o0x7f6a3b09e578;  0 drivers
v0x5649685b0d70_0 .net "ex_rd", 5 0, v0x56496859b210_0;  alias, 1 drivers
v0x5649685b0e80_0 .net "ex_reg_write", 0 0, v0x56496859b2f0_0;  alias, 1 drivers
v0x5649685b0f70_0 .net "ex_rt", 5 0, o0x7f6a3b09e5a8;  0 drivers
v0x5649685b1050_0 .net "ex_write_data", 31 0, v0x56496859aed0_0;  alias, 1 drivers
v0x5649685b1110_0 .net "ex_zero_flag", 0 0, v0x56496859b490_0;  alias, 1 drivers
v0x5649685b11b0_0 .net "mem_alu_result", 31 0, L_0x5649685efba0;  alias, 1 drivers
v0x5649685b1270_0 .net "mem_mem_to_reg", 0 0, L_0x5649685effb0;  alias, 1 drivers
v0x5649685b1310_0 .net "mem_neg_flag", 0 0, L_0x5649685efe80;  alias, 1 drivers
v0x5649685b13d0_0 .net "mem_opcode", 3 0, L_0x5649685efcf0;  1 drivers
v0x5649685b14b0_0 .net "mem_rd", 5 0, L_0x5649685efc10;  alias, 1 drivers
v0x5649685b1570_0 .net "mem_read_data", 31 0, v0x5649685b05f0_0;  alias, 1 drivers
v0x5649685b1720_0 .net "mem_reg_write", 0 0, L_0x5649685eff40;  alias, 1 drivers
v0x5649685b17c0_0 .net "mem_rt", 5 0, L_0x5649685efc80;  1 drivers
v0x5649685b1860_0 .net "mem_zero_flag", 0 0, L_0x5649685efdc0;  alias, 1 drivers
S_0x5649685acd20 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x5649685ac8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x5649685aced0 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x5649685ad950_0 .net "address", 31 0, v0x56496859adf0_0;  alias, 1 drivers
v0x5649685ada80_0 .net "clk", 0 0, o0x7f6a3b094948;  alias, 0 drivers
v0x5649685adb40_0 .var/i "i", 31 0;
v0x5649685adbe0 .array "mem", 255 0, 31 0;
v0x5649685b04b0_0 .net "mem_write", 0 0, v0x56496859e930_0;  alias, 1 drivers
v0x5649685b05f0_0 .var "read_data", 31 0;
v0x5649685b06d0_0 .net "write_data", 31 0, v0x56496859aed0_0;  alias, 1 drivers
E_0x5649685ad080 .event posedge, v0x5649685999e0_0, v0x56496859a4d0_0;
v0x5649685adbe0_0 .array/port v0x5649685adbe0, 0;
v0x5649685adbe0_1 .array/port v0x5649685adbe0, 1;
v0x5649685adbe0_2 .array/port v0x5649685adbe0, 2;
E_0x5649685ad100/0 .event anyedge, v0x56496859adf0_0, v0x5649685adbe0_0, v0x5649685adbe0_1, v0x5649685adbe0_2;
v0x5649685adbe0_3 .array/port v0x5649685adbe0, 3;
v0x5649685adbe0_4 .array/port v0x5649685adbe0, 4;
v0x5649685adbe0_5 .array/port v0x5649685adbe0, 5;
v0x5649685adbe0_6 .array/port v0x5649685adbe0, 6;
E_0x5649685ad100/1 .event anyedge, v0x5649685adbe0_3, v0x5649685adbe0_4, v0x5649685adbe0_5, v0x5649685adbe0_6;
v0x5649685adbe0_7 .array/port v0x5649685adbe0, 7;
v0x5649685adbe0_8 .array/port v0x5649685adbe0, 8;
v0x5649685adbe0_9 .array/port v0x5649685adbe0, 9;
v0x5649685adbe0_10 .array/port v0x5649685adbe0, 10;
E_0x5649685ad100/2 .event anyedge, v0x5649685adbe0_7, v0x5649685adbe0_8, v0x5649685adbe0_9, v0x5649685adbe0_10;
v0x5649685adbe0_11 .array/port v0x5649685adbe0, 11;
v0x5649685adbe0_12 .array/port v0x5649685adbe0, 12;
v0x5649685adbe0_13 .array/port v0x5649685adbe0, 13;
v0x5649685adbe0_14 .array/port v0x5649685adbe0, 14;
E_0x5649685ad100/3 .event anyedge, v0x5649685adbe0_11, v0x5649685adbe0_12, v0x5649685adbe0_13, v0x5649685adbe0_14;
v0x5649685adbe0_15 .array/port v0x5649685adbe0, 15;
v0x5649685adbe0_16 .array/port v0x5649685adbe0, 16;
v0x5649685adbe0_17 .array/port v0x5649685adbe0, 17;
v0x5649685adbe0_18 .array/port v0x5649685adbe0, 18;
E_0x5649685ad100/4 .event anyedge, v0x5649685adbe0_15, v0x5649685adbe0_16, v0x5649685adbe0_17, v0x5649685adbe0_18;
v0x5649685adbe0_19 .array/port v0x5649685adbe0, 19;
v0x5649685adbe0_20 .array/port v0x5649685adbe0, 20;
v0x5649685adbe0_21 .array/port v0x5649685adbe0, 21;
v0x5649685adbe0_22 .array/port v0x5649685adbe0, 22;
E_0x5649685ad100/5 .event anyedge, v0x5649685adbe0_19, v0x5649685adbe0_20, v0x5649685adbe0_21, v0x5649685adbe0_22;
v0x5649685adbe0_23 .array/port v0x5649685adbe0, 23;
v0x5649685adbe0_24 .array/port v0x5649685adbe0, 24;
v0x5649685adbe0_25 .array/port v0x5649685adbe0, 25;
v0x5649685adbe0_26 .array/port v0x5649685adbe0, 26;
E_0x5649685ad100/6 .event anyedge, v0x5649685adbe0_23, v0x5649685adbe0_24, v0x5649685adbe0_25, v0x5649685adbe0_26;
v0x5649685adbe0_27 .array/port v0x5649685adbe0, 27;
v0x5649685adbe0_28 .array/port v0x5649685adbe0, 28;
v0x5649685adbe0_29 .array/port v0x5649685adbe0, 29;
v0x5649685adbe0_30 .array/port v0x5649685adbe0, 30;
E_0x5649685ad100/7 .event anyedge, v0x5649685adbe0_27, v0x5649685adbe0_28, v0x5649685adbe0_29, v0x5649685adbe0_30;
v0x5649685adbe0_31 .array/port v0x5649685adbe0, 31;
v0x5649685adbe0_32 .array/port v0x5649685adbe0, 32;
v0x5649685adbe0_33 .array/port v0x5649685adbe0, 33;
v0x5649685adbe0_34 .array/port v0x5649685adbe0, 34;
E_0x5649685ad100/8 .event anyedge, v0x5649685adbe0_31, v0x5649685adbe0_32, v0x5649685adbe0_33, v0x5649685adbe0_34;
v0x5649685adbe0_35 .array/port v0x5649685adbe0, 35;
v0x5649685adbe0_36 .array/port v0x5649685adbe0, 36;
v0x5649685adbe0_37 .array/port v0x5649685adbe0, 37;
v0x5649685adbe0_38 .array/port v0x5649685adbe0, 38;
E_0x5649685ad100/9 .event anyedge, v0x5649685adbe0_35, v0x5649685adbe0_36, v0x5649685adbe0_37, v0x5649685adbe0_38;
v0x5649685adbe0_39 .array/port v0x5649685adbe0, 39;
v0x5649685adbe0_40 .array/port v0x5649685adbe0, 40;
v0x5649685adbe0_41 .array/port v0x5649685adbe0, 41;
v0x5649685adbe0_42 .array/port v0x5649685adbe0, 42;
E_0x5649685ad100/10 .event anyedge, v0x5649685adbe0_39, v0x5649685adbe0_40, v0x5649685adbe0_41, v0x5649685adbe0_42;
v0x5649685adbe0_43 .array/port v0x5649685adbe0, 43;
v0x5649685adbe0_44 .array/port v0x5649685adbe0, 44;
v0x5649685adbe0_45 .array/port v0x5649685adbe0, 45;
v0x5649685adbe0_46 .array/port v0x5649685adbe0, 46;
E_0x5649685ad100/11 .event anyedge, v0x5649685adbe0_43, v0x5649685adbe0_44, v0x5649685adbe0_45, v0x5649685adbe0_46;
v0x5649685adbe0_47 .array/port v0x5649685adbe0, 47;
v0x5649685adbe0_48 .array/port v0x5649685adbe0, 48;
v0x5649685adbe0_49 .array/port v0x5649685adbe0, 49;
v0x5649685adbe0_50 .array/port v0x5649685adbe0, 50;
E_0x5649685ad100/12 .event anyedge, v0x5649685adbe0_47, v0x5649685adbe0_48, v0x5649685adbe0_49, v0x5649685adbe0_50;
v0x5649685adbe0_51 .array/port v0x5649685adbe0, 51;
v0x5649685adbe0_52 .array/port v0x5649685adbe0, 52;
v0x5649685adbe0_53 .array/port v0x5649685adbe0, 53;
v0x5649685adbe0_54 .array/port v0x5649685adbe0, 54;
E_0x5649685ad100/13 .event anyedge, v0x5649685adbe0_51, v0x5649685adbe0_52, v0x5649685adbe0_53, v0x5649685adbe0_54;
v0x5649685adbe0_55 .array/port v0x5649685adbe0, 55;
v0x5649685adbe0_56 .array/port v0x5649685adbe0, 56;
v0x5649685adbe0_57 .array/port v0x5649685adbe0, 57;
v0x5649685adbe0_58 .array/port v0x5649685adbe0, 58;
E_0x5649685ad100/14 .event anyedge, v0x5649685adbe0_55, v0x5649685adbe0_56, v0x5649685adbe0_57, v0x5649685adbe0_58;
v0x5649685adbe0_59 .array/port v0x5649685adbe0, 59;
v0x5649685adbe0_60 .array/port v0x5649685adbe0, 60;
v0x5649685adbe0_61 .array/port v0x5649685adbe0, 61;
v0x5649685adbe0_62 .array/port v0x5649685adbe0, 62;
E_0x5649685ad100/15 .event anyedge, v0x5649685adbe0_59, v0x5649685adbe0_60, v0x5649685adbe0_61, v0x5649685adbe0_62;
v0x5649685adbe0_63 .array/port v0x5649685adbe0, 63;
v0x5649685adbe0_64 .array/port v0x5649685adbe0, 64;
v0x5649685adbe0_65 .array/port v0x5649685adbe0, 65;
v0x5649685adbe0_66 .array/port v0x5649685adbe0, 66;
E_0x5649685ad100/16 .event anyedge, v0x5649685adbe0_63, v0x5649685adbe0_64, v0x5649685adbe0_65, v0x5649685adbe0_66;
v0x5649685adbe0_67 .array/port v0x5649685adbe0, 67;
v0x5649685adbe0_68 .array/port v0x5649685adbe0, 68;
v0x5649685adbe0_69 .array/port v0x5649685adbe0, 69;
v0x5649685adbe0_70 .array/port v0x5649685adbe0, 70;
E_0x5649685ad100/17 .event anyedge, v0x5649685adbe0_67, v0x5649685adbe0_68, v0x5649685adbe0_69, v0x5649685adbe0_70;
v0x5649685adbe0_71 .array/port v0x5649685adbe0, 71;
v0x5649685adbe0_72 .array/port v0x5649685adbe0, 72;
v0x5649685adbe0_73 .array/port v0x5649685adbe0, 73;
v0x5649685adbe0_74 .array/port v0x5649685adbe0, 74;
E_0x5649685ad100/18 .event anyedge, v0x5649685adbe0_71, v0x5649685adbe0_72, v0x5649685adbe0_73, v0x5649685adbe0_74;
v0x5649685adbe0_75 .array/port v0x5649685adbe0, 75;
v0x5649685adbe0_76 .array/port v0x5649685adbe0, 76;
v0x5649685adbe0_77 .array/port v0x5649685adbe0, 77;
v0x5649685adbe0_78 .array/port v0x5649685adbe0, 78;
E_0x5649685ad100/19 .event anyedge, v0x5649685adbe0_75, v0x5649685adbe0_76, v0x5649685adbe0_77, v0x5649685adbe0_78;
v0x5649685adbe0_79 .array/port v0x5649685adbe0, 79;
v0x5649685adbe0_80 .array/port v0x5649685adbe0, 80;
v0x5649685adbe0_81 .array/port v0x5649685adbe0, 81;
v0x5649685adbe0_82 .array/port v0x5649685adbe0, 82;
E_0x5649685ad100/20 .event anyedge, v0x5649685adbe0_79, v0x5649685adbe0_80, v0x5649685adbe0_81, v0x5649685adbe0_82;
v0x5649685adbe0_83 .array/port v0x5649685adbe0, 83;
v0x5649685adbe0_84 .array/port v0x5649685adbe0, 84;
v0x5649685adbe0_85 .array/port v0x5649685adbe0, 85;
v0x5649685adbe0_86 .array/port v0x5649685adbe0, 86;
E_0x5649685ad100/21 .event anyedge, v0x5649685adbe0_83, v0x5649685adbe0_84, v0x5649685adbe0_85, v0x5649685adbe0_86;
v0x5649685adbe0_87 .array/port v0x5649685adbe0, 87;
v0x5649685adbe0_88 .array/port v0x5649685adbe0, 88;
v0x5649685adbe0_89 .array/port v0x5649685adbe0, 89;
v0x5649685adbe0_90 .array/port v0x5649685adbe0, 90;
E_0x5649685ad100/22 .event anyedge, v0x5649685adbe0_87, v0x5649685adbe0_88, v0x5649685adbe0_89, v0x5649685adbe0_90;
v0x5649685adbe0_91 .array/port v0x5649685adbe0, 91;
v0x5649685adbe0_92 .array/port v0x5649685adbe0, 92;
v0x5649685adbe0_93 .array/port v0x5649685adbe0, 93;
v0x5649685adbe0_94 .array/port v0x5649685adbe0, 94;
E_0x5649685ad100/23 .event anyedge, v0x5649685adbe0_91, v0x5649685adbe0_92, v0x5649685adbe0_93, v0x5649685adbe0_94;
v0x5649685adbe0_95 .array/port v0x5649685adbe0, 95;
v0x5649685adbe0_96 .array/port v0x5649685adbe0, 96;
v0x5649685adbe0_97 .array/port v0x5649685adbe0, 97;
v0x5649685adbe0_98 .array/port v0x5649685adbe0, 98;
E_0x5649685ad100/24 .event anyedge, v0x5649685adbe0_95, v0x5649685adbe0_96, v0x5649685adbe0_97, v0x5649685adbe0_98;
v0x5649685adbe0_99 .array/port v0x5649685adbe0, 99;
v0x5649685adbe0_100 .array/port v0x5649685adbe0, 100;
v0x5649685adbe0_101 .array/port v0x5649685adbe0, 101;
v0x5649685adbe0_102 .array/port v0x5649685adbe0, 102;
E_0x5649685ad100/25 .event anyedge, v0x5649685adbe0_99, v0x5649685adbe0_100, v0x5649685adbe0_101, v0x5649685adbe0_102;
v0x5649685adbe0_103 .array/port v0x5649685adbe0, 103;
v0x5649685adbe0_104 .array/port v0x5649685adbe0, 104;
v0x5649685adbe0_105 .array/port v0x5649685adbe0, 105;
v0x5649685adbe0_106 .array/port v0x5649685adbe0, 106;
E_0x5649685ad100/26 .event anyedge, v0x5649685adbe0_103, v0x5649685adbe0_104, v0x5649685adbe0_105, v0x5649685adbe0_106;
v0x5649685adbe0_107 .array/port v0x5649685adbe0, 107;
v0x5649685adbe0_108 .array/port v0x5649685adbe0, 108;
v0x5649685adbe0_109 .array/port v0x5649685adbe0, 109;
v0x5649685adbe0_110 .array/port v0x5649685adbe0, 110;
E_0x5649685ad100/27 .event anyedge, v0x5649685adbe0_107, v0x5649685adbe0_108, v0x5649685adbe0_109, v0x5649685adbe0_110;
v0x5649685adbe0_111 .array/port v0x5649685adbe0, 111;
v0x5649685adbe0_112 .array/port v0x5649685adbe0, 112;
v0x5649685adbe0_113 .array/port v0x5649685adbe0, 113;
v0x5649685adbe0_114 .array/port v0x5649685adbe0, 114;
E_0x5649685ad100/28 .event anyedge, v0x5649685adbe0_111, v0x5649685adbe0_112, v0x5649685adbe0_113, v0x5649685adbe0_114;
v0x5649685adbe0_115 .array/port v0x5649685adbe0, 115;
v0x5649685adbe0_116 .array/port v0x5649685adbe0, 116;
v0x5649685adbe0_117 .array/port v0x5649685adbe0, 117;
v0x5649685adbe0_118 .array/port v0x5649685adbe0, 118;
E_0x5649685ad100/29 .event anyedge, v0x5649685adbe0_115, v0x5649685adbe0_116, v0x5649685adbe0_117, v0x5649685adbe0_118;
v0x5649685adbe0_119 .array/port v0x5649685adbe0, 119;
v0x5649685adbe0_120 .array/port v0x5649685adbe0, 120;
v0x5649685adbe0_121 .array/port v0x5649685adbe0, 121;
v0x5649685adbe0_122 .array/port v0x5649685adbe0, 122;
E_0x5649685ad100/30 .event anyedge, v0x5649685adbe0_119, v0x5649685adbe0_120, v0x5649685adbe0_121, v0x5649685adbe0_122;
v0x5649685adbe0_123 .array/port v0x5649685adbe0, 123;
v0x5649685adbe0_124 .array/port v0x5649685adbe0, 124;
v0x5649685adbe0_125 .array/port v0x5649685adbe0, 125;
v0x5649685adbe0_126 .array/port v0x5649685adbe0, 126;
E_0x5649685ad100/31 .event anyedge, v0x5649685adbe0_123, v0x5649685adbe0_124, v0x5649685adbe0_125, v0x5649685adbe0_126;
v0x5649685adbe0_127 .array/port v0x5649685adbe0, 127;
v0x5649685adbe0_128 .array/port v0x5649685adbe0, 128;
v0x5649685adbe0_129 .array/port v0x5649685adbe0, 129;
v0x5649685adbe0_130 .array/port v0x5649685adbe0, 130;
E_0x5649685ad100/32 .event anyedge, v0x5649685adbe0_127, v0x5649685adbe0_128, v0x5649685adbe0_129, v0x5649685adbe0_130;
v0x5649685adbe0_131 .array/port v0x5649685adbe0, 131;
v0x5649685adbe0_132 .array/port v0x5649685adbe0, 132;
v0x5649685adbe0_133 .array/port v0x5649685adbe0, 133;
v0x5649685adbe0_134 .array/port v0x5649685adbe0, 134;
E_0x5649685ad100/33 .event anyedge, v0x5649685adbe0_131, v0x5649685adbe0_132, v0x5649685adbe0_133, v0x5649685adbe0_134;
v0x5649685adbe0_135 .array/port v0x5649685adbe0, 135;
v0x5649685adbe0_136 .array/port v0x5649685adbe0, 136;
v0x5649685adbe0_137 .array/port v0x5649685adbe0, 137;
v0x5649685adbe0_138 .array/port v0x5649685adbe0, 138;
E_0x5649685ad100/34 .event anyedge, v0x5649685adbe0_135, v0x5649685adbe0_136, v0x5649685adbe0_137, v0x5649685adbe0_138;
v0x5649685adbe0_139 .array/port v0x5649685adbe0, 139;
v0x5649685adbe0_140 .array/port v0x5649685adbe0, 140;
v0x5649685adbe0_141 .array/port v0x5649685adbe0, 141;
v0x5649685adbe0_142 .array/port v0x5649685adbe0, 142;
E_0x5649685ad100/35 .event anyedge, v0x5649685adbe0_139, v0x5649685adbe0_140, v0x5649685adbe0_141, v0x5649685adbe0_142;
v0x5649685adbe0_143 .array/port v0x5649685adbe0, 143;
v0x5649685adbe0_144 .array/port v0x5649685adbe0, 144;
v0x5649685adbe0_145 .array/port v0x5649685adbe0, 145;
v0x5649685adbe0_146 .array/port v0x5649685adbe0, 146;
E_0x5649685ad100/36 .event anyedge, v0x5649685adbe0_143, v0x5649685adbe0_144, v0x5649685adbe0_145, v0x5649685adbe0_146;
v0x5649685adbe0_147 .array/port v0x5649685adbe0, 147;
v0x5649685adbe0_148 .array/port v0x5649685adbe0, 148;
v0x5649685adbe0_149 .array/port v0x5649685adbe0, 149;
v0x5649685adbe0_150 .array/port v0x5649685adbe0, 150;
E_0x5649685ad100/37 .event anyedge, v0x5649685adbe0_147, v0x5649685adbe0_148, v0x5649685adbe0_149, v0x5649685adbe0_150;
v0x5649685adbe0_151 .array/port v0x5649685adbe0, 151;
v0x5649685adbe0_152 .array/port v0x5649685adbe0, 152;
v0x5649685adbe0_153 .array/port v0x5649685adbe0, 153;
v0x5649685adbe0_154 .array/port v0x5649685adbe0, 154;
E_0x5649685ad100/38 .event anyedge, v0x5649685adbe0_151, v0x5649685adbe0_152, v0x5649685adbe0_153, v0x5649685adbe0_154;
v0x5649685adbe0_155 .array/port v0x5649685adbe0, 155;
v0x5649685adbe0_156 .array/port v0x5649685adbe0, 156;
v0x5649685adbe0_157 .array/port v0x5649685adbe0, 157;
v0x5649685adbe0_158 .array/port v0x5649685adbe0, 158;
E_0x5649685ad100/39 .event anyedge, v0x5649685adbe0_155, v0x5649685adbe0_156, v0x5649685adbe0_157, v0x5649685adbe0_158;
v0x5649685adbe0_159 .array/port v0x5649685adbe0, 159;
v0x5649685adbe0_160 .array/port v0x5649685adbe0, 160;
v0x5649685adbe0_161 .array/port v0x5649685adbe0, 161;
v0x5649685adbe0_162 .array/port v0x5649685adbe0, 162;
E_0x5649685ad100/40 .event anyedge, v0x5649685adbe0_159, v0x5649685adbe0_160, v0x5649685adbe0_161, v0x5649685adbe0_162;
v0x5649685adbe0_163 .array/port v0x5649685adbe0, 163;
v0x5649685adbe0_164 .array/port v0x5649685adbe0, 164;
v0x5649685adbe0_165 .array/port v0x5649685adbe0, 165;
v0x5649685adbe0_166 .array/port v0x5649685adbe0, 166;
E_0x5649685ad100/41 .event anyedge, v0x5649685adbe0_163, v0x5649685adbe0_164, v0x5649685adbe0_165, v0x5649685adbe0_166;
v0x5649685adbe0_167 .array/port v0x5649685adbe0, 167;
v0x5649685adbe0_168 .array/port v0x5649685adbe0, 168;
v0x5649685adbe0_169 .array/port v0x5649685adbe0, 169;
v0x5649685adbe0_170 .array/port v0x5649685adbe0, 170;
E_0x5649685ad100/42 .event anyedge, v0x5649685adbe0_167, v0x5649685adbe0_168, v0x5649685adbe0_169, v0x5649685adbe0_170;
v0x5649685adbe0_171 .array/port v0x5649685adbe0, 171;
v0x5649685adbe0_172 .array/port v0x5649685adbe0, 172;
v0x5649685adbe0_173 .array/port v0x5649685adbe0, 173;
v0x5649685adbe0_174 .array/port v0x5649685adbe0, 174;
E_0x5649685ad100/43 .event anyedge, v0x5649685adbe0_171, v0x5649685adbe0_172, v0x5649685adbe0_173, v0x5649685adbe0_174;
v0x5649685adbe0_175 .array/port v0x5649685adbe0, 175;
v0x5649685adbe0_176 .array/port v0x5649685adbe0, 176;
v0x5649685adbe0_177 .array/port v0x5649685adbe0, 177;
v0x5649685adbe0_178 .array/port v0x5649685adbe0, 178;
E_0x5649685ad100/44 .event anyedge, v0x5649685adbe0_175, v0x5649685adbe0_176, v0x5649685adbe0_177, v0x5649685adbe0_178;
v0x5649685adbe0_179 .array/port v0x5649685adbe0, 179;
v0x5649685adbe0_180 .array/port v0x5649685adbe0, 180;
v0x5649685adbe0_181 .array/port v0x5649685adbe0, 181;
v0x5649685adbe0_182 .array/port v0x5649685adbe0, 182;
E_0x5649685ad100/45 .event anyedge, v0x5649685adbe0_179, v0x5649685adbe0_180, v0x5649685adbe0_181, v0x5649685adbe0_182;
v0x5649685adbe0_183 .array/port v0x5649685adbe0, 183;
v0x5649685adbe0_184 .array/port v0x5649685adbe0, 184;
v0x5649685adbe0_185 .array/port v0x5649685adbe0, 185;
v0x5649685adbe0_186 .array/port v0x5649685adbe0, 186;
E_0x5649685ad100/46 .event anyedge, v0x5649685adbe0_183, v0x5649685adbe0_184, v0x5649685adbe0_185, v0x5649685adbe0_186;
v0x5649685adbe0_187 .array/port v0x5649685adbe0, 187;
v0x5649685adbe0_188 .array/port v0x5649685adbe0, 188;
v0x5649685adbe0_189 .array/port v0x5649685adbe0, 189;
v0x5649685adbe0_190 .array/port v0x5649685adbe0, 190;
E_0x5649685ad100/47 .event anyedge, v0x5649685adbe0_187, v0x5649685adbe0_188, v0x5649685adbe0_189, v0x5649685adbe0_190;
v0x5649685adbe0_191 .array/port v0x5649685adbe0, 191;
v0x5649685adbe0_192 .array/port v0x5649685adbe0, 192;
v0x5649685adbe0_193 .array/port v0x5649685adbe0, 193;
v0x5649685adbe0_194 .array/port v0x5649685adbe0, 194;
E_0x5649685ad100/48 .event anyedge, v0x5649685adbe0_191, v0x5649685adbe0_192, v0x5649685adbe0_193, v0x5649685adbe0_194;
v0x5649685adbe0_195 .array/port v0x5649685adbe0, 195;
v0x5649685adbe0_196 .array/port v0x5649685adbe0, 196;
v0x5649685adbe0_197 .array/port v0x5649685adbe0, 197;
v0x5649685adbe0_198 .array/port v0x5649685adbe0, 198;
E_0x5649685ad100/49 .event anyedge, v0x5649685adbe0_195, v0x5649685adbe0_196, v0x5649685adbe0_197, v0x5649685adbe0_198;
v0x5649685adbe0_199 .array/port v0x5649685adbe0, 199;
v0x5649685adbe0_200 .array/port v0x5649685adbe0, 200;
v0x5649685adbe0_201 .array/port v0x5649685adbe0, 201;
v0x5649685adbe0_202 .array/port v0x5649685adbe0, 202;
E_0x5649685ad100/50 .event anyedge, v0x5649685adbe0_199, v0x5649685adbe0_200, v0x5649685adbe0_201, v0x5649685adbe0_202;
v0x5649685adbe0_203 .array/port v0x5649685adbe0, 203;
v0x5649685adbe0_204 .array/port v0x5649685adbe0, 204;
v0x5649685adbe0_205 .array/port v0x5649685adbe0, 205;
v0x5649685adbe0_206 .array/port v0x5649685adbe0, 206;
E_0x5649685ad100/51 .event anyedge, v0x5649685adbe0_203, v0x5649685adbe0_204, v0x5649685adbe0_205, v0x5649685adbe0_206;
v0x5649685adbe0_207 .array/port v0x5649685adbe0, 207;
v0x5649685adbe0_208 .array/port v0x5649685adbe0, 208;
v0x5649685adbe0_209 .array/port v0x5649685adbe0, 209;
v0x5649685adbe0_210 .array/port v0x5649685adbe0, 210;
E_0x5649685ad100/52 .event anyedge, v0x5649685adbe0_207, v0x5649685adbe0_208, v0x5649685adbe0_209, v0x5649685adbe0_210;
v0x5649685adbe0_211 .array/port v0x5649685adbe0, 211;
v0x5649685adbe0_212 .array/port v0x5649685adbe0, 212;
v0x5649685adbe0_213 .array/port v0x5649685adbe0, 213;
v0x5649685adbe0_214 .array/port v0x5649685adbe0, 214;
E_0x5649685ad100/53 .event anyedge, v0x5649685adbe0_211, v0x5649685adbe0_212, v0x5649685adbe0_213, v0x5649685adbe0_214;
v0x5649685adbe0_215 .array/port v0x5649685adbe0, 215;
v0x5649685adbe0_216 .array/port v0x5649685adbe0, 216;
v0x5649685adbe0_217 .array/port v0x5649685adbe0, 217;
v0x5649685adbe0_218 .array/port v0x5649685adbe0, 218;
E_0x5649685ad100/54 .event anyedge, v0x5649685adbe0_215, v0x5649685adbe0_216, v0x5649685adbe0_217, v0x5649685adbe0_218;
v0x5649685adbe0_219 .array/port v0x5649685adbe0, 219;
v0x5649685adbe0_220 .array/port v0x5649685adbe0, 220;
v0x5649685adbe0_221 .array/port v0x5649685adbe0, 221;
v0x5649685adbe0_222 .array/port v0x5649685adbe0, 222;
E_0x5649685ad100/55 .event anyedge, v0x5649685adbe0_219, v0x5649685adbe0_220, v0x5649685adbe0_221, v0x5649685adbe0_222;
v0x5649685adbe0_223 .array/port v0x5649685adbe0, 223;
v0x5649685adbe0_224 .array/port v0x5649685adbe0, 224;
v0x5649685adbe0_225 .array/port v0x5649685adbe0, 225;
v0x5649685adbe0_226 .array/port v0x5649685adbe0, 226;
E_0x5649685ad100/56 .event anyedge, v0x5649685adbe0_223, v0x5649685adbe0_224, v0x5649685adbe0_225, v0x5649685adbe0_226;
v0x5649685adbe0_227 .array/port v0x5649685adbe0, 227;
v0x5649685adbe0_228 .array/port v0x5649685adbe0, 228;
v0x5649685adbe0_229 .array/port v0x5649685adbe0, 229;
v0x5649685adbe0_230 .array/port v0x5649685adbe0, 230;
E_0x5649685ad100/57 .event anyedge, v0x5649685adbe0_227, v0x5649685adbe0_228, v0x5649685adbe0_229, v0x5649685adbe0_230;
v0x5649685adbe0_231 .array/port v0x5649685adbe0, 231;
v0x5649685adbe0_232 .array/port v0x5649685adbe0, 232;
v0x5649685adbe0_233 .array/port v0x5649685adbe0, 233;
v0x5649685adbe0_234 .array/port v0x5649685adbe0, 234;
E_0x5649685ad100/58 .event anyedge, v0x5649685adbe0_231, v0x5649685adbe0_232, v0x5649685adbe0_233, v0x5649685adbe0_234;
v0x5649685adbe0_235 .array/port v0x5649685adbe0, 235;
v0x5649685adbe0_236 .array/port v0x5649685adbe0, 236;
v0x5649685adbe0_237 .array/port v0x5649685adbe0, 237;
v0x5649685adbe0_238 .array/port v0x5649685adbe0, 238;
E_0x5649685ad100/59 .event anyedge, v0x5649685adbe0_235, v0x5649685adbe0_236, v0x5649685adbe0_237, v0x5649685adbe0_238;
v0x5649685adbe0_239 .array/port v0x5649685adbe0, 239;
v0x5649685adbe0_240 .array/port v0x5649685adbe0, 240;
v0x5649685adbe0_241 .array/port v0x5649685adbe0, 241;
v0x5649685adbe0_242 .array/port v0x5649685adbe0, 242;
E_0x5649685ad100/60 .event anyedge, v0x5649685adbe0_239, v0x5649685adbe0_240, v0x5649685adbe0_241, v0x5649685adbe0_242;
v0x5649685adbe0_243 .array/port v0x5649685adbe0, 243;
v0x5649685adbe0_244 .array/port v0x5649685adbe0, 244;
v0x5649685adbe0_245 .array/port v0x5649685adbe0, 245;
v0x5649685adbe0_246 .array/port v0x5649685adbe0, 246;
E_0x5649685ad100/61 .event anyedge, v0x5649685adbe0_243, v0x5649685adbe0_244, v0x5649685adbe0_245, v0x5649685adbe0_246;
v0x5649685adbe0_247 .array/port v0x5649685adbe0, 247;
v0x5649685adbe0_248 .array/port v0x5649685adbe0, 248;
v0x5649685adbe0_249 .array/port v0x5649685adbe0, 249;
v0x5649685adbe0_250 .array/port v0x5649685adbe0, 250;
E_0x5649685ad100/62 .event anyedge, v0x5649685adbe0_247, v0x5649685adbe0_248, v0x5649685adbe0_249, v0x5649685adbe0_250;
v0x5649685adbe0_251 .array/port v0x5649685adbe0, 251;
v0x5649685adbe0_252 .array/port v0x5649685adbe0, 252;
v0x5649685adbe0_253 .array/port v0x5649685adbe0, 253;
v0x5649685adbe0_254 .array/port v0x5649685adbe0, 254;
E_0x5649685ad100/63 .event anyedge, v0x5649685adbe0_251, v0x5649685adbe0_252, v0x5649685adbe0_253, v0x5649685adbe0_254;
v0x5649685adbe0_255 .array/port v0x5649685adbe0, 255;
E_0x5649685ad100/64 .event anyedge, v0x5649685adbe0_255;
E_0x5649685ad100 .event/or E_0x5649685ad100/0, E_0x5649685ad100/1, E_0x5649685ad100/2, E_0x5649685ad100/3, E_0x5649685ad100/4, E_0x5649685ad100/5, E_0x5649685ad100/6, E_0x5649685ad100/7, E_0x5649685ad100/8, E_0x5649685ad100/9, E_0x5649685ad100/10, E_0x5649685ad100/11, E_0x5649685ad100/12, E_0x5649685ad100/13, E_0x5649685ad100/14, E_0x5649685ad100/15, E_0x5649685ad100/16, E_0x5649685ad100/17, E_0x5649685ad100/18, E_0x5649685ad100/19, E_0x5649685ad100/20, E_0x5649685ad100/21, E_0x5649685ad100/22, E_0x5649685ad100/23, E_0x5649685ad100/24, E_0x5649685ad100/25, E_0x5649685ad100/26, E_0x5649685ad100/27, E_0x5649685ad100/28, E_0x5649685ad100/29, E_0x5649685ad100/30, E_0x5649685ad100/31, E_0x5649685ad100/32, E_0x5649685ad100/33, E_0x5649685ad100/34, E_0x5649685ad100/35, E_0x5649685ad100/36, E_0x5649685ad100/37, E_0x5649685ad100/38, E_0x5649685ad100/39, E_0x5649685ad100/40, E_0x5649685ad100/41, E_0x5649685ad100/42, E_0x5649685ad100/43, E_0x5649685ad100/44, E_0x5649685ad100/45, E_0x5649685ad100/46, E_0x5649685ad100/47, E_0x5649685ad100/48, E_0x5649685ad100/49, E_0x5649685ad100/50, E_0x5649685ad100/51, E_0x5649685ad100/52, E_0x5649685ad100/53, E_0x5649685ad100/54, E_0x5649685ad100/55, E_0x5649685ad100/56, E_0x5649685ad100/57, E_0x5649685ad100/58, E_0x5649685ad100/59, E_0x5649685ad100/60, E_0x5649685ad100/61, E_0x5649685ad100/62, E_0x5649685ad100/63, E_0x5649685ad100/64;
S_0x5649685b1c50 .scope module, "WB_STAGE" "wb_stage" 3 257, 22 24 0, S_0x5649684ac350;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x5649685b1e30 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x5649685f0410 .functor BUFZ 1, L_0x5649685eff40, C4<0>, C4<0>, C4<0>;
L_0x7f6a3b04b408 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5649685b2010_0 .net/2u *"_ivl_0", 3 0, L_0x7f6a3b04b408;  1 drivers
v0x5649685b20f0_0 .net *"_ivl_2", 0 0, L_0x5649685f0070;  1 drivers
v0x5649685b21b0_0 .net "wb_alu_result", 31 0, L_0x5649685efba0;  alias, 1 drivers
v0x5649685b22d0_0 .net "wb_mem_data", 31 0, v0x5649685b05f0_0;  alias, 1 drivers
v0x5649685b23e0_0 .net "wb_mem_to_reg", 0 0, L_0x5649685effb0;  alias, 1 drivers
o0x7f6a3b09eae8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5649685b24d0_0 .net "wb_opcode", 3 0, o0x7f6a3b09eae8;  0 drivers
v0x5649685b2590_0 .net "wb_rd", 5 0, L_0x5649685efc10;  alias, 1 drivers
v0x5649685b26a0_0 .net "wb_reg_write", 0 0, L_0x5649685eff40;  alias, 1 drivers
o0x7f6a3b09eb18 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x5649685b2790_0 .net "wb_rt", 5 0, o0x7f6a3b09eb18;  0 drivers
v0x5649685b2870_0 .net "wb_write_data", 31 0, L_0x5649685f0250;  alias, 1 drivers
v0x5649685b2930_0 .net "wb_write_en", 0 0, L_0x5649685f0410;  alias, 1 drivers
v0x5649685b2a20_0 .net "wb_write_reg", 5 0, L_0x5649685f0160;  alias, 1 drivers
L_0x5649685f0070 .cmp/eq 4, o0x7f6a3b09eae8, L_0x7f6a3b04b408;
L_0x5649685f0160 .functor MUXZ 6, L_0x5649685efc10, o0x7f6a3b09eb18, L_0x5649685f0070, C4<>;
L_0x5649685f0250 .functor MUXZ 32, L_0x5649685efba0, v0x5649685b05f0_0, L_0x5649685effb0, C4<>;
S_0x564968578090 .scope module, "cpu_simple" "cpu_simple" 23 7;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x5649685d1e60_0 .net "alu_input1", 31 0, L_0x5649685f29e0;  1 drivers
v0x5649685d1f40_0 .net "alu_input2", 31 0, L_0x5649685f35d0;  1 drivers
o0x7f6a3b09f6b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5649685d2000_0 .net "clk", 0 0, o0x7f6a3b09f6b8;  0 drivers
v0x5649685d20a0_0 .net "ex_alu_result", 31 0, L_0x5649685f40b0;  1 drivers
v0x5649685d2190_0 .net "ex_branch_target", 31 0, L_0x5649685f41e0;  1 drivers
v0x5649685d22a0_0 .net "ex_neg_flag", 0 0, L_0x5649685f3cb0;  1 drivers
v0x5649685d2340_0 .net "ex_wb_alu_result", 31 0, v0x5649685b9930_0;  1 drivers
v0x5649685d2490_0 .net "ex_wb_mem_data", 31 0, v0x5649685b9a10_0;  1 drivers
v0x5649685d2550_0 .net "ex_wb_mem_to_reg", 0 0, v0x5649685b9af0_0;  1 drivers
v0x5649685d2680_0 .net "ex_wb_neg_flag", 0 0, v0x5649685b9bb0_0;  1 drivers
v0x5649685d27b0_0 .net "ex_wb_opcode", 3 0, v0x5649685b9c70_0;  1 drivers
v0x5649685d2870_0 .net "ex_wb_rd", 5 0, v0x5649685b9d50_0;  1 drivers
v0x5649685d2930_0 .net "ex_wb_reg_write", 0 0, v0x5649685b9f40_0;  1 drivers
v0x5649685d29d0_0 .net "ex_wb_rt", 5 0, v0x5649685ba000_0;  1 drivers
v0x5649685d2a90_0 .net "ex_wb_zero_flag", 0 0, v0x5649685ba0e0_0;  1 drivers
v0x5649685d2bc0_0 .net "ex_write_data", 31 0, L_0x5649685f3fb0;  1 drivers
v0x5649685d2c80_0 .net "ex_zero_flag", 0 0, L_0x5649685f3b80;  1 drivers
v0x5649685d2e30_0 .net "id_alu_op", 2 0, v0x5649685c03a0_0;  1 drivers
v0x5649685d2ef0_0 .net "id_alu_src", 0 0, v0x5649685c0480_0;  1 drivers
v0x5649685d2f90_0 .net "id_branch", 0 0, v0x5649685c0550_0;  1 drivers
v0x5649685d3030_0 .net "id_ex_alu_op", 2 0, v0x5649685bd4c0_0;  1 drivers
v0x5649685d30f0_0 .net "id_ex_alu_src", 0 0, v0x5649685bd5b0_0;  1 drivers
v0x5649685d3190_0 .net "id_ex_branch", 0 0, v0x5649685bd6a0_0;  1 drivers
v0x5649685d3230_0 .net "id_ex_imm", 31 0, v0x5649685bd740_0;  1 drivers
v0x5649685d32f0_0 .net "id_ex_jump", 0 0, v0x5649685bd850_0;  1 drivers
v0x5649685d3390_0 .net "id_ex_mem_to_reg", 0 0, v0x5649685bd910_0;  1 drivers
v0x5649685d3480_0 .net "id_ex_mem_write", 0 0, v0x5649685bd9b0_0;  1 drivers
v0x5649685d3520_0 .net "id_ex_opcode", 3 0, v0x5649685bda50_0;  1 drivers
v0x5649685d35e0_0 .net "id_ex_pc", 31 0, v0x5649685bdb10_0;  1 drivers
v0x5649685d36a0_0 .net "id_ex_rd", 5 0, v0x5649685bdc20_0;  1 drivers
v0x5649685d37b0_0 .net "id_ex_reg_data1", 31 0, v0x5649685bdce0_0;  1 drivers
v0x5649685d38c0_0 .net "id_ex_reg_data2", 31 0, v0x5649685bdd80_0;  1 drivers
v0x5649685d39d0_0 .net "id_ex_reg_write", 0 0, v0x5649685bde20_0;  1 drivers
v0x5649685d3cd0_0 .net "id_ex_rs", 5 0, v0x5649685bdef0_0;  1 drivers
v0x5649685d3de0_0 .net "id_ex_rt", 5 0, v0x5649685bdfc0_0;  1 drivers
v0x5649685d3ea0_0 .net "id_imm", 31 0, v0x5649685c0d50_0;  1 drivers
v0x5649685d3f60_0 .net "id_jump", 0 0, v0x5649685c0650_0;  1 drivers
v0x5649685d4000_0 .net "id_mem_to_reg", 0 0, v0x5649685c0720_0;  1 drivers
v0x5649685d40a0_0 .net "id_mem_write", 0 0, v0x5649685c0810_0;  1 drivers
v0x5649685d4140_0 .net "id_opcode", 3 0, L_0x5649685f1040;  1 drivers
v0x5649685d4250_0 .net "id_pc", 31 0, L_0x5649685f0e50;  1 drivers
v0x5649685d4360_0 .net "id_rd", 5 0, L_0x5649685f0fa0;  1 drivers
v0x5649685d4470_0 .net "id_reg_data1", 31 0, L_0x5649685f15c0;  1 drivers
v0x5649685d4530_0 .net "id_reg_data2", 31 0, L_0x5649685f1aa0;  1 drivers
v0x5649685d45f0_0 .net "id_reg_write", 0 0, v0x5649685c0980_0;  1 drivers
v0x5649685d4690_0 .net "id_rs", 5 0, L_0x5649685f0ec0;  1 drivers
v0x5649685d47a0_0 .net "id_rt", 5 0, L_0x5649685f0f30;  1 drivers
v0x5649685d48b0_0 .net "if_flush", 0 0, L_0x5649685f0860;  1 drivers
v0x5649685d49a0_0 .net "if_id_instr", 31 0, v0x5649685c5470_0;  1 drivers
v0x5649685d4a60_0 .net "if_id_pc", 31 0, v0x5649685c5660_0;  1 drivers
v0x5649685d4b20_0 .net "if_instr", 31 0, v0x5649685c64b0_0;  1 drivers
v0x5649685d4c30_0 .net "if_next_pc", 31 0, L_0x5649685f06a0;  1 drivers
v0x5649685d4cf0_0 .net "if_pc", 31 0, v0x5649685ca980_0;  1 drivers
v0x5649685d4db0_0 .net "mem_alu_result", 31 0, L_0x5649685f4280;  1 drivers
v0x5649685d4e70_0 .net "mem_mem_to_reg", 0 0, L_0x5649685f4610;  1 drivers
v0x5649685d4f60_0 .net "mem_neg_flag", 0 0, L_0x5649685f44e0;  1 drivers
v0x5649685d5000_0 .net "mem_opcode", 3 0, L_0x5649685f43d0;  1 drivers
v0x5649685d50f0_0 .net "mem_rd", 5 0, L_0x5649685f42f0;  1 drivers
v0x5649685d51b0_0 .net "mem_read_data", 31 0, v0x5649685cf7c0_0;  1 drivers
v0x5649685d5270_0 .net "mem_reg_write", 0 0, L_0x5649685f45a0;  1 drivers
v0x5649685d5310_0 .net "mem_rt", 5 0, L_0x5649685f4360;  1 drivers
v0x5649685d5420_0 .net "mem_zero_flag", 0 0, L_0x5649685f4470;  1 drivers
o0x7f6a3b09f7a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5649685d54c0_0 .net "rst", 0 0, o0x7f6a3b09f7a8;  0 drivers
v0x5649685d5560_0 .net "wb_write_data", 31 0, L_0x5649685f4980;  1 drivers
v0x5649685d5600_0 .net "wb_write_en", 0 0, L_0x5649685f4b40;  1 drivers
v0x5649685d56a0_0 .net "wb_write_reg", 5 0, L_0x5649685f4800;  1 drivers
L_0x5649685f0960 .part v0x5649685c5470_0, 0, 4;
S_0x5649685b5fe0 .scope module, "EX_STAGE" "ex_stage" 23 184, 4 24 0, S_0x564968578090;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x5649685b61c0 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x5649685f3fb0 .functor BUFZ 32, L_0x5649685f35d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f6a3b04b7b0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5649685b7b10_0 .net/2u *"_ivl_0", 3 0, L_0x7f6a3b04b7b0;  1 drivers
v0x5649685b7bf0_0 .net *"_ivl_2", 0 0, L_0x5649685f3de0;  1 drivers
L_0x7f6a3b04b7f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5649685b7cb0_0 .net/2u *"_ivl_4", 31 0, L_0x7f6a3b04b7f8;  1 drivers
v0x5649685b7d70_0 .net *"_ivl_6", 31 0, L_0x5649685f3f10;  1 drivers
v0x5649685b7e50_0 .net "alu_op", 2 0, v0x5649685bd4c0_0;  alias, 1 drivers
v0x5649685b7f60_0 .net "alu_operand_b", 31 0, L_0x5649685f37e0;  1 drivers
v0x5649685b8050_0 .net "alu_result_wire", 31 0, v0x5649685b6d30_0;  1 drivers
v0x5649685b8110_0 .net "alu_src", 0 0, v0x5649685bd5b0_0;  alias, 1 drivers
v0x5649685b81b0_0 .net "ex_alu_result", 31 0, L_0x5649685f40b0;  alias, 1 drivers
v0x5649685b82e0_0 .net "ex_branch_target", 31 0, L_0x5649685f41e0;  alias, 1 drivers
v0x5649685b83a0_0 .net "ex_write_data", 31 0, L_0x5649685f3fb0;  alias, 1 drivers
v0x5649685b8460_0 .net "id_ex_imm", 31 0, v0x5649685bd740_0;  alias, 1 drivers
o0x7f6a3b09f3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5649685b8520_0 .net "id_ex_mem_write", 0 0, o0x7f6a3b09f3e8;  0 drivers
v0x5649685b85e0_0 .net "id_ex_opcode", 3 0, v0x5649685bda50_0;  alias, 1 drivers
v0x5649685b86c0_0 .net "id_ex_pc", 31 0, v0x5649685bdb10_0;  alias, 1 drivers
v0x5649685b8780_0 .net "id_ex_reg_data1", 31 0, L_0x5649685f29e0;  alias, 1 drivers
v0x5649685b8820_0 .net "id_ex_reg_data2", 31 0, L_0x5649685f35d0;  alias, 1 drivers
v0x5649685b88c0_0 .net "neg_flag", 0 0, L_0x5649685f3cb0;  alias, 1 drivers
v0x5649685b8990_0 .net "zero_flag", 0 0, L_0x5649685f3b80;  alias, 1 drivers
E_0x5649685b62a0 .event anyedge, v0x5649685b7830_0, v0x5649685b8520_0;
L_0x5649685f3de0 .cmp/eq 4, v0x5649685bda50_0, L_0x7f6a3b04b7b0;
L_0x5649685f3f10 .arith/sum 32, v0x5649685bdb10_0, L_0x7f6a3b04b7f8;
L_0x5649685f40b0 .functor MUXZ 32, v0x5649685b6d30_0, L_0x5649685f3f10, L_0x5649685f3de0, C4<>;
S_0x5649685b6300 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x5649685b5fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7f6a3b04b768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5649685b6660_0 .net/2u *"_ivl_6", 31 0, L_0x7f6a3b04b768;  1 drivers
v0x5649685b6760_0 .net "a", 31 0, L_0x5649685f29e0;  alias, 1 drivers
v0x5649685b6840_0 .net "alu_control", 2 0, v0x5649685bd4c0_0;  alias, 1 drivers
v0x5649685b6900_0 .net "b", 31 0, L_0x5649685f37e0;  alias, 1 drivers
v0x5649685b69e0_0 .net "cmd_add", 0 0, L_0x5649685f3910;  1 drivers
v0x5649685b6af0_0 .net "cmd_neg", 0 0, L_0x5649685f3a40;  1 drivers
v0x5649685b6bb0_0 .net "cmd_sub", 0 0, L_0x5649685f3ae0;  1 drivers
v0x5649685b6c70_0 .net "negative", 0 0, L_0x5649685f3cb0;  alias, 1 drivers
v0x5649685b6d30_0 .var "result", 31 0;
v0x5649685b6ea0_0 .net "zero", 0 0, L_0x5649685f3b80;  alias, 1 drivers
E_0x5649685b65e0 .event anyedge, v0x5649685b6840_0, v0x5649685b6760_0, v0x5649685b6900_0;
L_0x5649685f3910 .part v0x5649685bd4c0_0, 2, 1;
L_0x5649685f3a40 .part v0x5649685bd4c0_0, 1, 1;
L_0x5649685f3ae0 .part v0x5649685bd4c0_0, 0, 1;
L_0x5649685f3b80 .cmp/eq 32, v0x5649685b6d30_0, L_0x7f6a3b04b768;
L_0x5649685f3cb0 .part v0x5649685b6d30_0, 31, 1;
S_0x5649685b7060 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x5649685b5fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x5649685b7280_0 .net "in0", 31 0, L_0x5649685f35d0;  alias, 1 drivers
v0x5649685b7360_0 .net "in1", 31 0, v0x5649685bd740_0;  alias, 1 drivers
v0x5649685b7440_0 .net "out", 31 0, L_0x5649685f37e0;  alias, 1 drivers
v0x5649685b74e0_0 .net "sel", 0 0, v0x5649685bd5b0_0;  alias, 1 drivers
L_0x5649685f37e0 .functor MUXZ 32, L_0x5649685f35d0, v0x5649685bd740_0, v0x5649685bd5b0_0, C4<>;
S_0x5649685b7600 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x5649685b5fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x5649685b7830_0 .net "a", 31 0, v0x5649685bdb10_0;  alias, 1 drivers
v0x5649685b7930_0 .net "b", 31 0, v0x5649685bd740_0;  alias, 1 drivers
v0x5649685b79f0_0 .net "out", 31 0, L_0x5649685f41e0;  alias, 1 drivers
L_0x5649685f41e0 .arith/sum 32, v0x5649685bdb10_0, v0x5649685bd740_0;
S_0x5649685b8c10 .scope module, "EX_WB_REG" "exwb" 23 200, 8 23 0, S_0x564968578090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x5649685b9020_0 .net "clk", 0 0, o0x7f6a3b09f6b8;  alias, 0 drivers
v0x5649685b9100_0 .net "ex_alu_result", 31 0, L_0x5649685f40b0;  alias, 1 drivers
v0x5649685b91f0_0 .net "ex_mem_data", 31 0, L_0x5649685f3fb0;  alias, 1 drivers
v0x5649685b92f0_0 .net "ex_mem_to_reg", 0 0, v0x5649685bd910_0;  alias, 1 drivers
v0x5649685b9390_0 .net "ex_neg_flag", 0 0, L_0x5649685f3cb0;  alias, 1 drivers
v0x5649685b94d0_0 .net "ex_opcode", 3 0, v0x5649685bda50_0;  alias, 1 drivers
v0x5649685b9570_0 .net "ex_rd", 5 0, v0x5649685bdc20_0;  alias, 1 drivers
v0x5649685b9630_0 .net "ex_reg_write", 0 0, v0x5649685bde20_0;  alias, 1 drivers
v0x5649685b96f0_0 .net "ex_rt", 5 0, v0x5649685bdfc0_0;  alias, 1 drivers
v0x5649685b97d0_0 .net "ex_zero_flag", 0 0, L_0x5649685f3b80;  alias, 1 drivers
v0x5649685b9870_0 .net "rst", 0 0, o0x7f6a3b09f7a8;  alias, 0 drivers
v0x5649685b9930_0 .var "wb_alu_result", 31 0;
v0x5649685b9a10_0 .var "wb_mem_data", 31 0;
v0x5649685b9af0_0 .var "wb_mem_to_reg", 0 0;
v0x5649685b9bb0_0 .var "wb_neg_flag", 0 0;
v0x5649685b9c70_0 .var "wb_opcode", 3 0;
v0x5649685b9d50_0 .var "wb_rd", 5 0;
v0x5649685b9f40_0 .var "wb_reg_write", 0 0;
v0x5649685ba000_0 .var "wb_rt", 5 0;
v0x5649685ba0e0_0 .var "wb_zero_flag", 0 0;
E_0x5649685b6500 .event posedge, v0x5649685b9020_0;
S_0x5649685ba4d0 .scope module, "FORWARD_UNIT" "forwarding" 23 168, 9 27 0, S_0x564968578090;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x5649685f1e80 .functor AND 1, L_0x5649685f1d50, v0x5649685b9f40_0, C4<1>, C4<1>;
L_0x5649685f21d0 .functor AND 1, L_0x5649685f1e80, L_0x5649685f20b0, C4<1>, C4<1>;
L_0x5649685f2440 .functor AND 1, L_0x5649685f22e0, L_0x5649685f45a0, C4<1>, C4<1>;
L_0x5649685f2750 .functor AND 1, L_0x5649685f2440, L_0x5649685f25e0, C4<1>, C4<1>;
L_0x5649685f2c90 .functor AND 1, L_0x5649685f2b60, v0x5649685b9f40_0, C4<1>, C4<1>;
L_0x5649685f2ee0 .functor AND 1, L_0x5649685f2c90, L_0x5649685f2da0, C4<1>, C4<1>;
L_0x5649685f3100 .functor AND 1, L_0x5649685f2ff0, L_0x5649685f45a0, C4<1>, C4<1>;
L_0x5649685f3090 .functor AND 1, L_0x5649685f3100, L_0x5649685f32b0, C4<1>, C4<1>;
v0x5649685ba7e0_0 .net *"_ivl_0", 0 0, L_0x5649685f1d50;  1 drivers
v0x5649685ba8a0_0 .net *"_ivl_10", 0 0, L_0x5649685f20b0;  1 drivers
v0x5649685ba960_0 .net *"_ivl_13", 0 0, L_0x5649685f21d0;  1 drivers
v0x5649685baa00_0 .net *"_ivl_14", 0 0, L_0x5649685f22e0;  1 drivers
v0x5649685baac0_0 .net *"_ivl_17", 0 0, L_0x5649685f2440;  1 drivers
v0x5649685babd0_0 .net *"_ivl_18", 31 0, L_0x5649685f2540;  1 drivers
L_0x7f6a3b04b5b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5649685bacb0_0 .net *"_ivl_21", 25 0, L_0x7f6a3b04b5b8;  1 drivers
L_0x7f6a3b04b600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5649685bad90_0 .net/2u *"_ivl_22", 31 0, L_0x7f6a3b04b600;  1 drivers
v0x5649685bae70_0 .net *"_ivl_24", 0 0, L_0x5649685f25e0;  1 drivers
v0x5649685baf30_0 .net *"_ivl_27", 0 0, L_0x5649685f2750;  1 drivers
v0x5649685baff0_0 .net *"_ivl_28", 31 0, L_0x5649685f2860;  1 drivers
v0x5649685bb0d0_0 .net *"_ivl_3", 0 0, L_0x5649685f1e80;  1 drivers
v0x5649685bb190_0 .net *"_ivl_32", 0 0, L_0x5649685f2b60;  1 drivers
v0x5649685bb250_0 .net *"_ivl_35", 0 0, L_0x5649685f2c90;  1 drivers
v0x5649685bb310_0 .net *"_ivl_36", 31 0, L_0x5649685f2d00;  1 drivers
L_0x7f6a3b04b648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5649685bb3f0_0 .net *"_ivl_39", 25 0, L_0x7f6a3b04b648;  1 drivers
v0x5649685bb4d0_0 .net *"_ivl_4", 31 0, L_0x5649685f1f80;  1 drivers
L_0x7f6a3b04b690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5649685bb6c0_0 .net/2u *"_ivl_40", 31 0, L_0x7f6a3b04b690;  1 drivers
v0x5649685bb7a0_0 .net *"_ivl_42", 0 0, L_0x5649685f2da0;  1 drivers
v0x5649685bb860_0 .net *"_ivl_45", 0 0, L_0x5649685f2ee0;  1 drivers
v0x5649685bb920_0 .net *"_ivl_46", 0 0, L_0x5649685f2ff0;  1 drivers
v0x5649685bb9e0_0 .net *"_ivl_49", 0 0, L_0x5649685f3100;  1 drivers
v0x5649685bbaa0_0 .net *"_ivl_50", 31 0, L_0x5649685f31c0;  1 drivers
L_0x7f6a3b04b6d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5649685bbb80_0 .net *"_ivl_53", 25 0, L_0x7f6a3b04b6d8;  1 drivers
L_0x7f6a3b04b720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5649685bbc60_0 .net/2u *"_ivl_54", 31 0, L_0x7f6a3b04b720;  1 drivers
v0x5649685bbd40_0 .net *"_ivl_56", 0 0, L_0x5649685f32b0;  1 drivers
v0x5649685bbe00_0 .net *"_ivl_59", 0 0, L_0x5649685f3090;  1 drivers
v0x5649685bbec0_0 .net *"_ivl_60", 31 0, L_0x5649685f34e0;  1 drivers
L_0x7f6a3b04b528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5649685bbfa0_0 .net *"_ivl_7", 25 0, L_0x7f6a3b04b528;  1 drivers
L_0x7f6a3b04b570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5649685bc080_0 .net/2u *"_ivl_8", 31 0, L_0x7f6a3b04b570;  1 drivers
v0x5649685bc160_0 .net "alu_input1", 31 0, L_0x5649685f29e0;  alias, 1 drivers
v0x5649685bc220_0 .net "alu_input2", 31 0, L_0x5649685f35d0;  alias, 1 drivers
v0x5649685bc330_0 .net "ex_wb_alu_result", 31 0, v0x5649685b9930_0;  alias, 1 drivers
v0x5649685bc600_0 .net "ex_wb_rd", 5 0, v0x5649685b9d50_0;  alias, 1 drivers
v0x5649685bc6a0_0 .net "ex_wb_reg_write", 0 0, v0x5649685b9f40_0;  alias, 1 drivers
v0x5649685bc740_0 .net "id_ex_reg_data1", 31 0, v0x5649685bdce0_0;  alias, 1 drivers
v0x5649685bc7e0_0 .net "id_ex_reg_data2", 31 0, v0x5649685bdd80_0;  alias, 1 drivers
v0x5649685bc8c0_0 .net "id_ex_rs", 5 0, v0x5649685bdef0_0;  alias, 1 drivers
v0x5649685bc9a0_0 .net "id_ex_rt", 5 0, v0x5649685bdfc0_0;  alias, 1 drivers
v0x5649685bca90_0 .net "mem_alu_result", 31 0, L_0x5649685f4280;  alias, 1 drivers
v0x5649685bcb50_0 .net "mem_rd", 5 0, L_0x5649685f42f0;  alias, 1 drivers
v0x5649685bcc30_0 .net "mem_reg_write", 0 0, L_0x5649685f45a0;  alias, 1 drivers
L_0x5649685f1d50 .cmp/eq 6, v0x5649685bdef0_0, v0x5649685b9d50_0;
L_0x5649685f1f80 .concat [ 6 26 0 0], v0x5649685bdef0_0, L_0x7f6a3b04b528;
L_0x5649685f20b0 .cmp/ne 32, L_0x5649685f1f80, L_0x7f6a3b04b570;
L_0x5649685f22e0 .cmp/eq 6, v0x5649685bdef0_0, L_0x5649685f42f0;
L_0x5649685f2540 .concat [ 6 26 0 0], v0x5649685bdef0_0, L_0x7f6a3b04b5b8;
L_0x5649685f25e0 .cmp/ne 32, L_0x5649685f2540, L_0x7f6a3b04b600;
L_0x5649685f2860 .functor MUXZ 32, v0x5649685bdce0_0, L_0x5649685f4280, L_0x5649685f2750, C4<>;
L_0x5649685f29e0 .functor MUXZ 32, L_0x5649685f2860, v0x5649685b9930_0, L_0x5649685f21d0, C4<>;
L_0x5649685f2b60 .cmp/eq 6, v0x5649685bdfc0_0, v0x5649685b9d50_0;
L_0x5649685f2d00 .concat [ 6 26 0 0], v0x5649685bdfc0_0, L_0x7f6a3b04b648;
L_0x5649685f2da0 .cmp/ne 32, L_0x5649685f2d00, L_0x7f6a3b04b690;
L_0x5649685f2ff0 .cmp/eq 6, v0x5649685bdfc0_0, L_0x5649685f42f0;
L_0x5649685f31c0 .concat [ 6 26 0 0], v0x5649685bdfc0_0, L_0x7f6a3b04b6d8;
L_0x5649685f32b0 .cmp/ne 32, L_0x5649685f31c0, L_0x7f6a3b04b720;
L_0x5649685f34e0 .functor MUXZ 32, v0x5649685bdd80_0, L_0x5649685f4280, L_0x5649685f3090, C4<>;
L_0x5649685f35d0 .functor MUXZ 32, L_0x5649685f34e0, v0x5649685b9930_0, L_0x5649685f2ee0, C4<>;
S_0x5649685bcee0 .scope module, "ID_EX_REG" "idex" 23 132, 10 23 0, S_0x564968578090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x5649685bd3d0_0 .net "clk", 0 0, o0x7f6a3b09f6b8;  alias, 0 drivers
v0x5649685bd4c0_0 .var "ex_alu_op", 2 0;
v0x5649685bd5b0_0 .var "ex_alu_src", 0 0;
v0x5649685bd6a0_0 .var "ex_branch", 0 0;
v0x5649685bd740_0 .var "ex_imm", 31 0;
v0x5649685bd850_0 .var "ex_jump", 0 0;
v0x5649685bd910_0 .var "ex_mem_to_reg", 0 0;
v0x5649685bd9b0_0 .var "ex_mem_write", 0 0;
v0x5649685bda50_0 .var "ex_opcode", 3 0;
v0x5649685bdb10_0 .var "ex_pc", 31 0;
v0x5649685bdc20_0 .var "ex_rd", 5 0;
v0x5649685bdce0_0 .var "ex_reg_data1", 31 0;
v0x5649685bdd80_0 .var "ex_reg_data2", 31 0;
v0x5649685bde20_0 .var "ex_reg_write", 0 0;
v0x5649685bdef0_0 .var "ex_rs", 5 0;
v0x5649685bdfc0_0 .var "ex_rt", 5 0;
v0x5649685be0b0_0 .net "id_alu_op", 2 0, v0x5649685c03a0_0;  alias, 1 drivers
v0x5649685be280_0 .net "id_alu_src", 0 0, v0x5649685c0480_0;  alias, 1 drivers
v0x5649685be340_0 .net "id_branch", 0 0, v0x5649685c0550_0;  alias, 1 drivers
v0x5649685be400_0 .net "id_imm", 31 0, v0x5649685c0d50_0;  alias, 1 drivers
v0x5649685be4e0_0 .net "id_jump", 0 0, v0x5649685c0650_0;  alias, 1 drivers
v0x5649685be5a0_0 .net "id_mem_to_reg", 0 0, v0x5649685c0720_0;  alias, 1 drivers
v0x5649685be660_0 .net "id_mem_write", 0 0, v0x5649685c0810_0;  alias, 1 drivers
v0x5649685be720_0 .net "id_opcode", 3 0, L_0x5649685f1040;  alias, 1 drivers
v0x5649685be800_0 .net "id_pc", 31 0, L_0x5649685f0e50;  alias, 1 drivers
v0x5649685be8e0_0 .net "id_rd", 5 0, L_0x5649685f0fa0;  alias, 1 drivers
v0x5649685be9c0_0 .net "id_reg_data1", 31 0, L_0x5649685f15c0;  alias, 1 drivers
v0x5649685beaa0_0 .net "id_reg_data2", 31 0, L_0x5649685f1aa0;  alias, 1 drivers
v0x5649685beb80_0 .net "id_reg_write", 0 0, v0x5649685c0980_0;  alias, 1 drivers
v0x5649685bec40_0 .net "id_rs", 5 0, L_0x5649685f0ec0;  alias, 1 drivers
v0x5649685bed20_0 .net "id_rt", 5 0, L_0x5649685f0f30;  alias, 1 drivers
v0x5649685bee00_0 .net "rst", 0 0, o0x7f6a3b09f7a8;  alias, 0 drivers
S_0x5649685bf390 .scope module, "ID_STAGE" "id_stage" 23 106, 11 23 0, S_0x564968578090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x5649685f0e50 .functor BUFZ 32, v0x5649685c5660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5649685f0ec0 .functor BUFZ 6, L_0x5649685f0b30, C4<000000>, C4<000000>, C4<000000>;
L_0x5649685f0f30 .functor BUFZ 6, L_0x5649685f0bd0, C4<000000>, C4<000000>, C4<000000>;
L_0x5649685f0fa0 .functor BUFZ 6, L_0x5649685f0c70, C4<000000>, C4<000000>, C4<000000>;
L_0x5649685f1040 .functor BUFZ 4, L_0x5649685f0a90, C4<0000>, C4<0000>, C4<0000>;
v0x5649685c35c0_0 .net "clk", 0 0, o0x7f6a3b09f6b8;  alias, 0 drivers
v0x5649685c3680_0 .net "id_alu_op", 2 0, v0x5649685c03a0_0;  alias, 1 drivers
v0x5649685c3790_0 .net "id_alu_src", 0 0, v0x5649685c0480_0;  alias, 1 drivers
v0x5649685c3880_0 .net "id_branch", 0 0, v0x5649685c0550_0;  alias, 1 drivers
v0x5649685c3970_0 .net "id_imm", 31 0, v0x5649685c0d50_0;  alias, 1 drivers
v0x5649685c3ab0_0 .net "id_jump", 0 0, v0x5649685c0650_0;  alias, 1 drivers
v0x5649685c3ba0_0 .net "id_mem_to_reg", 0 0, v0x5649685c0720_0;  alias, 1 drivers
v0x5649685c3c90_0 .net "id_mem_write", 0 0, v0x5649685c0810_0;  alias, 1 drivers
v0x5649685c3d80_0 .net "id_opcode", 3 0, L_0x5649685f1040;  alias, 1 drivers
v0x5649685c3e40_0 .net "id_pc", 31 0, L_0x5649685f0e50;  alias, 1 drivers
v0x5649685c3ee0_0 .net "id_rd", 5 0, L_0x5649685f0fa0;  alias, 1 drivers
v0x5649685c3f80_0 .net "id_reg_data1", 31 0, L_0x5649685f15c0;  alias, 1 drivers
v0x5649685c4020_0 .net "id_reg_data2", 31 0, L_0x5649685f1aa0;  alias, 1 drivers
v0x5649685c4130_0 .net "id_reg_write", 0 0, v0x5649685c0980_0;  alias, 1 drivers
v0x5649685c4220_0 .net "id_rs", 5 0, L_0x5649685f0ec0;  alias, 1 drivers
v0x5649685c42e0_0 .net "id_rt", 5 0, L_0x5649685f0f30;  alias, 1 drivers
v0x5649685c4380_0 .net "if_id_instr", 31 0, v0x5649685c5470_0;  alias, 1 drivers
v0x5649685c4530_0 .net "if_id_pc", 31 0, v0x5649685c5660_0;  alias, 1 drivers
v0x5649685c45f0_0 .net "opcode", 3 0, L_0x5649685f0a90;  1 drivers
v0x5649685c46b0_0 .net "rd", 5 0, L_0x5649685f0c70;  1 drivers
v0x5649685c4770_0 .net "rs", 5 0, L_0x5649685f0b30;  1 drivers
v0x5649685c4830_0 .net "rst", 0 0, o0x7f6a3b09f7a8;  alias, 0 drivers
v0x5649685c48d0_0 .net "rt", 5 0, L_0x5649685f0bd0;  1 drivers
v0x5649685c4970_0 .net "wb_reg_write", 0 0, L_0x5649685f4b40;  alias, 1 drivers
v0x5649685c4a10_0 .net "wb_write_data", 31 0, L_0x5649685f4980;  alias, 1 drivers
v0x5649685c4ab0_0 .net "wb_write_reg", 5 0, L_0x5649685f4800;  alias, 1 drivers
E_0x5649685bf7e0 .event anyedge, v0x5649685c08e0_0, v0x5649685c0e60_0, v0x5649685c46b0_0;
L_0x5649685f0a90 .part v0x5649685c5470_0, 0, 4;
L_0x5649685f0b30 .part v0x5649685c5470_0, 10, 6;
L_0x5649685f0bd0 .part v0x5649685c5470_0, 4, 6;
L_0x5649685f0c70 .part v0x5649685c5470_0, 16, 6;
S_0x5649685bf860 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x5649685bf390;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x5649685bfa60 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x5649685bfaa0 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x5649685bfae0 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x5649685bfb20 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x5649685bfb60 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x5649685bfba0 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x5649685bfbe0 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x5649685bfc20 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x5649685bfc60 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x5649685bfca0 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x5649685bfce0 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x5649685c03a0_0 .var "alu_op", 2 0;
v0x5649685c0480_0 .var "alu_src", 0 0;
v0x5649685c0550_0 .var "branch", 0 0;
v0x5649685c0650_0 .var "jump", 0 0;
v0x5649685c0720_0 .var "mem_to_reg", 0 0;
v0x5649685c0810_0 .var "mem_write", 0 0;
v0x5649685c08e0_0 .net "opcode", 3 0, L_0x5649685f0a90;  alias, 1 drivers
v0x5649685c0980_0 .var "reg_write", 0 0;
E_0x5649685c0340 .event anyedge, v0x5649685c08e0_0;
S_0x5649685c0ae0 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x5649685bf390;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x5649685c0d50_0 .var "imm_out", 31 0;
v0x5649685c0e60_0 .net "instruction", 31 0, v0x5649685c5470_0;  alias, 1 drivers
E_0x5649685c0cd0 .event anyedge, v0x5649685c0e60_0;
S_0x5649685c0f80 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x5649685bf390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x5649685f1270 .functor AND 1, L_0x5649685f4b40, L_0x5649685f10b0, C4<1>, C4<1>;
L_0x5649685f18a0 .functor AND 1, L_0x5649685f4b40, L_0x5649685f1770, C4<1>, C4<1>;
v0x5649685c2680_1 .array/port v0x5649685c2680, 1;
L_0x5649685f1c70 .functor BUFZ 32, v0x5649685c2680_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5649685c2680_2 .array/port v0x5649685c2680, 2;
L_0x5649685f1ce0 .functor BUFZ 32, v0x5649685c2680_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5649685c15b0_0 .net *"_ivl_0", 0 0, L_0x5649685f10b0;  1 drivers
v0x5649685c1690_0 .net *"_ivl_12", 0 0, L_0x5649685f1770;  1 drivers
v0x5649685c1750_0 .net *"_ivl_15", 0 0, L_0x5649685f18a0;  1 drivers
v0x5649685c1820_0 .net *"_ivl_16", 31 0, L_0x5649685f1910;  1 drivers
v0x5649685c1900_0 .net *"_ivl_18", 7 0, L_0x5649685f19b0;  1 drivers
L_0x7f6a3b04b4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5649685c1a30_0 .net *"_ivl_21", 1 0, L_0x7f6a3b04b4e0;  1 drivers
v0x5649685c1b10_0 .net *"_ivl_3", 0 0, L_0x5649685f1270;  1 drivers
v0x5649685c1bd0_0 .net *"_ivl_4", 31 0, L_0x5649685f1370;  1 drivers
v0x5649685c1cb0_0 .net *"_ivl_6", 7 0, L_0x5649685f1410;  1 drivers
L_0x7f6a3b04b498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5649685c1d90_0 .net *"_ivl_9", 1 0, L_0x7f6a3b04b498;  1 drivers
v0x5649685c1e70_0 .net "clk", 0 0, o0x7f6a3b09f6b8;  alias, 0 drivers
v0x5649685c1f10_0 .net "debug_r1", 31 0, L_0x5649685f1c70;  1 drivers
v0x5649685c1ff0_0 .net "debug_r2", 31 0, L_0x5649685f1ce0;  1 drivers
v0x5649685c20d0_0 .var/i "i", 31 0;
v0x5649685c21b0_0 .net "read_data1", 31 0, L_0x5649685f15c0;  alias, 1 drivers
v0x5649685c2270_0 .net "read_data2", 31 0, L_0x5649685f1aa0;  alias, 1 drivers
v0x5649685c2310_0 .net "read_reg1", 5 0, L_0x5649685f0b30;  alias, 1 drivers
v0x5649685c24e0_0 .net "read_reg2", 5 0, L_0x5649685f0bd0;  alias, 1 drivers
v0x5649685c25c0_0 .net "reg_write_en", 0 0, L_0x5649685f4b40;  alias, 1 drivers
v0x5649685c2680 .array "registers", 63 0, 31 0;
v0x5649685c3150_0 .net "rst", 0 0, o0x7f6a3b09f7a8;  alias, 0 drivers
v0x5649685c3240_0 .net "write_data", 31 0, L_0x5649685f4980;  alias, 1 drivers
v0x5649685c3320_0 .net "write_reg", 5 0, L_0x5649685f4800;  alias, 1 drivers
E_0x5649685c1190 .event posedge, v0x5649685b9870_0, v0x5649685b9020_0;
L_0x5649685f10b0 .cmp/eq 6, L_0x5649685f4800, L_0x5649685f0b30;
L_0x5649685f1370 .array/port v0x5649685c2680, L_0x5649685f1410;
L_0x5649685f1410 .concat [ 6 2 0 0], L_0x5649685f0b30, L_0x7f6a3b04b498;
L_0x5649685f15c0 .functor MUXZ 32, L_0x5649685f1370, L_0x5649685f4980, L_0x5649685f1270, C4<>;
L_0x5649685f1770 .cmp/eq 6, L_0x5649685f4800, L_0x5649685f0bd0;
L_0x5649685f1910 .array/port v0x5649685c2680, L_0x5649685f19b0;
L_0x5649685f19b0 .concat [ 6 2 0 0], L_0x5649685f0bd0, L_0x7f6a3b04b4e0;
L_0x5649685f1aa0 .functor MUXZ 32, L_0x5649685f1910, L_0x5649685f4980, L_0x5649685f18a0, C4<>;
S_0x5649685c11d0 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x5649685c0f80;
 .timescale -9 -12;
v0x5649685c13d0_0 .var "reg_index", 5 0;
v0x5649685c14d0_0 .var "reg_value", 31 0;
TD_cpu_simple.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x5649685c14d0_0;
    %load/vec4 v0x5649685c13d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x5649685c2680, 4, 0;
    %end;
S_0x5649685c4ec0 .scope module, "IF_ID_REG" "ifid" 23 96, 15 23 0, S_0x564968578090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x5649685c5200_0 .net "clk", 0 0, o0x7f6a3b09f6b8;  alias, 0 drivers
v0x5649685c52c0_0 .net "flush", 0 0, L_0x5649685f0860;  alias, 1 drivers
v0x5649685c5380_0 .net "instr_in", 31 0, v0x5649685c64b0_0;  alias, 1 drivers
v0x5649685c5470_0 .var "instr_out", 31 0;
v0x5649685c5530_0 .net "pc_in", 31 0, v0x5649685ca980_0;  alias, 1 drivers
v0x5649685c5660_0 .var "pc_out", 31 0;
E_0x5649685c5180 .event negedge, v0x5649685b9020_0;
S_0x5649685c5800 .scope module, "IF_IMEM_INST" "im_simple" 23 91, 24 7 0, S_0x564968578090;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x5649685c59e0 .param/l "MEM_SIZE" 0 24 11, +C4<00000000000000000000000100000000>;
v0x5649685c63a0_0 .net "address", 31 0, v0x5649685ca980_0;  alias, 1 drivers
v0x5649685c64b0_0 .var "instruction", 31 0;
v0x5649685c6580 .array "mem", 255 0, 31 0;
v0x5649685c6580_0 .array/port v0x5649685c6580, 0;
v0x5649685c6580_1 .array/port v0x5649685c6580, 1;
v0x5649685c6580_2 .array/port v0x5649685c6580, 2;
E_0x5649685c5b30/0 .event anyedge, v0x5649685c5530_0, v0x5649685c6580_0, v0x5649685c6580_1, v0x5649685c6580_2;
v0x5649685c6580_3 .array/port v0x5649685c6580, 3;
v0x5649685c6580_4 .array/port v0x5649685c6580, 4;
v0x5649685c6580_5 .array/port v0x5649685c6580, 5;
v0x5649685c6580_6 .array/port v0x5649685c6580, 6;
E_0x5649685c5b30/1 .event anyedge, v0x5649685c6580_3, v0x5649685c6580_4, v0x5649685c6580_5, v0x5649685c6580_6;
v0x5649685c6580_7 .array/port v0x5649685c6580, 7;
v0x5649685c6580_8 .array/port v0x5649685c6580, 8;
v0x5649685c6580_9 .array/port v0x5649685c6580, 9;
v0x5649685c6580_10 .array/port v0x5649685c6580, 10;
E_0x5649685c5b30/2 .event anyedge, v0x5649685c6580_7, v0x5649685c6580_8, v0x5649685c6580_9, v0x5649685c6580_10;
v0x5649685c6580_11 .array/port v0x5649685c6580, 11;
v0x5649685c6580_12 .array/port v0x5649685c6580, 12;
v0x5649685c6580_13 .array/port v0x5649685c6580, 13;
v0x5649685c6580_14 .array/port v0x5649685c6580, 14;
E_0x5649685c5b30/3 .event anyedge, v0x5649685c6580_11, v0x5649685c6580_12, v0x5649685c6580_13, v0x5649685c6580_14;
v0x5649685c6580_15 .array/port v0x5649685c6580, 15;
v0x5649685c6580_16 .array/port v0x5649685c6580, 16;
v0x5649685c6580_17 .array/port v0x5649685c6580, 17;
v0x5649685c6580_18 .array/port v0x5649685c6580, 18;
E_0x5649685c5b30/4 .event anyedge, v0x5649685c6580_15, v0x5649685c6580_16, v0x5649685c6580_17, v0x5649685c6580_18;
v0x5649685c6580_19 .array/port v0x5649685c6580, 19;
v0x5649685c6580_20 .array/port v0x5649685c6580, 20;
v0x5649685c6580_21 .array/port v0x5649685c6580, 21;
v0x5649685c6580_22 .array/port v0x5649685c6580, 22;
E_0x5649685c5b30/5 .event anyedge, v0x5649685c6580_19, v0x5649685c6580_20, v0x5649685c6580_21, v0x5649685c6580_22;
v0x5649685c6580_23 .array/port v0x5649685c6580, 23;
v0x5649685c6580_24 .array/port v0x5649685c6580, 24;
v0x5649685c6580_25 .array/port v0x5649685c6580, 25;
v0x5649685c6580_26 .array/port v0x5649685c6580, 26;
E_0x5649685c5b30/6 .event anyedge, v0x5649685c6580_23, v0x5649685c6580_24, v0x5649685c6580_25, v0x5649685c6580_26;
v0x5649685c6580_27 .array/port v0x5649685c6580, 27;
v0x5649685c6580_28 .array/port v0x5649685c6580, 28;
v0x5649685c6580_29 .array/port v0x5649685c6580, 29;
v0x5649685c6580_30 .array/port v0x5649685c6580, 30;
E_0x5649685c5b30/7 .event anyedge, v0x5649685c6580_27, v0x5649685c6580_28, v0x5649685c6580_29, v0x5649685c6580_30;
v0x5649685c6580_31 .array/port v0x5649685c6580, 31;
v0x5649685c6580_32 .array/port v0x5649685c6580, 32;
v0x5649685c6580_33 .array/port v0x5649685c6580, 33;
v0x5649685c6580_34 .array/port v0x5649685c6580, 34;
E_0x5649685c5b30/8 .event anyedge, v0x5649685c6580_31, v0x5649685c6580_32, v0x5649685c6580_33, v0x5649685c6580_34;
v0x5649685c6580_35 .array/port v0x5649685c6580, 35;
v0x5649685c6580_36 .array/port v0x5649685c6580, 36;
v0x5649685c6580_37 .array/port v0x5649685c6580, 37;
v0x5649685c6580_38 .array/port v0x5649685c6580, 38;
E_0x5649685c5b30/9 .event anyedge, v0x5649685c6580_35, v0x5649685c6580_36, v0x5649685c6580_37, v0x5649685c6580_38;
v0x5649685c6580_39 .array/port v0x5649685c6580, 39;
v0x5649685c6580_40 .array/port v0x5649685c6580, 40;
v0x5649685c6580_41 .array/port v0x5649685c6580, 41;
v0x5649685c6580_42 .array/port v0x5649685c6580, 42;
E_0x5649685c5b30/10 .event anyedge, v0x5649685c6580_39, v0x5649685c6580_40, v0x5649685c6580_41, v0x5649685c6580_42;
v0x5649685c6580_43 .array/port v0x5649685c6580, 43;
v0x5649685c6580_44 .array/port v0x5649685c6580, 44;
v0x5649685c6580_45 .array/port v0x5649685c6580, 45;
v0x5649685c6580_46 .array/port v0x5649685c6580, 46;
E_0x5649685c5b30/11 .event anyedge, v0x5649685c6580_43, v0x5649685c6580_44, v0x5649685c6580_45, v0x5649685c6580_46;
v0x5649685c6580_47 .array/port v0x5649685c6580, 47;
v0x5649685c6580_48 .array/port v0x5649685c6580, 48;
v0x5649685c6580_49 .array/port v0x5649685c6580, 49;
v0x5649685c6580_50 .array/port v0x5649685c6580, 50;
E_0x5649685c5b30/12 .event anyedge, v0x5649685c6580_47, v0x5649685c6580_48, v0x5649685c6580_49, v0x5649685c6580_50;
v0x5649685c6580_51 .array/port v0x5649685c6580, 51;
v0x5649685c6580_52 .array/port v0x5649685c6580, 52;
v0x5649685c6580_53 .array/port v0x5649685c6580, 53;
v0x5649685c6580_54 .array/port v0x5649685c6580, 54;
E_0x5649685c5b30/13 .event anyedge, v0x5649685c6580_51, v0x5649685c6580_52, v0x5649685c6580_53, v0x5649685c6580_54;
v0x5649685c6580_55 .array/port v0x5649685c6580, 55;
v0x5649685c6580_56 .array/port v0x5649685c6580, 56;
v0x5649685c6580_57 .array/port v0x5649685c6580, 57;
v0x5649685c6580_58 .array/port v0x5649685c6580, 58;
E_0x5649685c5b30/14 .event anyedge, v0x5649685c6580_55, v0x5649685c6580_56, v0x5649685c6580_57, v0x5649685c6580_58;
v0x5649685c6580_59 .array/port v0x5649685c6580, 59;
v0x5649685c6580_60 .array/port v0x5649685c6580, 60;
v0x5649685c6580_61 .array/port v0x5649685c6580, 61;
v0x5649685c6580_62 .array/port v0x5649685c6580, 62;
E_0x5649685c5b30/15 .event anyedge, v0x5649685c6580_59, v0x5649685c6580_60, v0x5649685c6580_61, v0x5649685c6580_62;
v0x5649685c6580_63 .array/port v0x5649685c6580, 63;
v0x5649685c6580_64 .array/port v0x5649685c6580, 64;
v0x5649685c6580_65 .array/port v0x5649685c6580, 65;
v0x5649685c6580_66 .array/port v0x5649685c6580, 66;
E_0x5649685c5b30/16 .event anyedge, v0x5649685c6580_63, v0x5649685c6580_64, v0x5649685c6580_65, v0x5649685c6580_66;
v0x5649685c6580_67 .array/port v0x5649685c6580, 67;
v0x5649685c6580_68 .array/port v0x5649685c6580, 68;
v0x5649685c6580_69 .array/port v0x5649685c6580, 69;
v0x5649685c6580_70 .array/port v0x5649685c6580, 70;
E_0x5649685c5b30/17 .event anyedge, v0x5649685c6580_67, v0x5649685c6580_68, v0x5649685c6580_69, v0x5649685c6580_70;
v0x5649685c6580_71 .array/port v0x5649685c6580, 71;
v0x5649685c6580_72 .array/port v0x5649685c6580, 72;
v0x5649685c6580_73 .array/port v0x5649685c6580, 73;
v0x5649685c6580_74 .array/port v0x5649685c6580, 74;
E_0x5649685c5b30/18 .event anyedge, v0x5649685c6580_71, v0x5649685c6580_72, v0x5649685c6580_73, v0x5649685c6580_74;
v0x5649685c6580_75 .array/port v0x5649685c6580, 75;
v0x5649685c6580_76 .array/port v0x5649685c6580, 76;
v0x5649685c6580_77 .array/port v0x5649685c6580, 77;
v0x5649685c6580_78 .array/port v0x5649685c6580, 78;
E_0x5649685c5b30/19 .event anyedge, v0x5649685c6580_75, v0x5649685c6580_76, v0x5649685c6580_77, v0x5649685c6580_78;
v0x5649685c6580_79 .array/port v0x5649685c6580, 79;
v0x5649685c6580_80 .array/port v0x5649685c6580, 80;
v0x5649685c6580_81 .array/port v0x5649685c6580, 81;
v0x5649685c6580_82 .array/port v0x5649685c6580, 82;
E_0x5649685c5b30/20 .event anyedge, v0x5649685c6580_79, v0x5649685c6580_80, v0x5649685c6580_81, v0x5649685c6580_82;
v0x5649685c6580_83 .array/port v0x5649685c6580, 83;
v0x5649685c6580_84 .array/port v0x5649685c6580, 84;
v0x5649685c6580_85 .array/port v0x5649685c6580, 85;
v0x5649685c6580_86 .array/port v0x5649685c6580, 86;
E_0x5649685c5b30/21 .event anyedge, v0x5649685c6580_83, v0x5649685c6580_84, v0x5649685c6580_85, v0x5649685c6580_86;
v0x5649685c6580_87 .array/port v0x5649685c6580, 87;
v0x5649685c6580_88 .array/port v0x5649685c6580, 88;
v0x5649685c6580_89 .array/port v0x5649685c6580, 89;
v0x5649685c6580_90 .array/port v0x5649685c6580, 90;
E_0x5649685c5b30/22 .event anyedge, v0x5649685c6580_87, v0x5649685c6580_88, v0x5649685c6580_89, v0x5649685c6580_90;
v0x5649685c6580_91 .array/port v0x5649685c6580, 91;
v0x5649685c6580_92 .array/port v0x5649685c6580, 92;
v0x5649685c6580_93 .array/port v0x5649685c6580, 93;
v0x5649685c6580_94 .array/port v0x5649685c6580, 94;
E_0x5649685c5b30/23 .event anyedge, v0x5649685c6580_91, v0x5649685c6580_92, v0x5649685c6580_93, v0x5649685c6580_94;
v0x5649685c6580_95 .array/port v0x5649685c6580, 95;
v0x5649685c6580_96 .array/port v0x5649685c6580, 96;
v0x5649685c6580_97 .array/port v0x5649685c6580, 97;
v0x5649685c6580_98 .array/port v0x5649685c6580, 98;
E_0x5649685c5b30/24 .event anyedge, v0x5649685c6580_95, v0x5649685c6580_96, v0x5649685c6580_97, v0x5649685c6580_98;
v0x5649685c6580_99 .array/port v0x5649685c6580, 99;
v0x5649685c6580_100 .array/port v0x5649685c6580, 100;
v0x5649685c6580_101 .array/port v0x5649685c6580, 101;
v0x5649685c6580_102 .array/port v0x5649685c6580, 102;
E_0x5649685c5b30/25 .event anyedge, v0x5649685c6580_99, v0x5649685c6580_100, v0x5649685c6580_101, v0x5649685c6580_102;
v0x5649685c6580_103 .array/port v0x5649685c6580, 103;
v0x5649685c6580_104 .array/port v0x5649685c6580, 104;
v0x5649685c6580_105 .array/port v0x5649685c6580, 105;
v0x5649685c6580_106 .array/port v0x5649685c6580, 106;
E_0x5649685c5b30/26 .event anyedge, v0x5649685c6580_103, v0x5649685c6580_104, v0x5649685c6580_105, v0x5649685c6580_106;
v0x5649685c6580_107 .array/port v0x5649685c6580, 107;
v0x5649685c6580_108 .array/port v0x5649685c6580, 108;
v0x5649685c6580_109 .array/port v0x5649685c6580, 109;
v0x5649685c6580_110 .array/port v0x5649685c6580, 110;
E_0x5649685c5b30/27 .event anyedge, v0x5649685c6580_107, v0x5649685c6580_108, v0x5649685c6580_109, v0x5649685c6580_110;
v0x5649685c6580_111 .array/port v0x5649685c6580, 111;
v0x5649685c6580_112 .array/port v0x5649685c6580, 112;
v0x5649685c6580_113 .array/port v0x5649685c6580, 113;
v0x5649685c6580_114 .array/port v0x5649685c6580, 114;
E_0x5649685c5b30/28 .event anyedge, v0x5649685c6580_111, v0x5649685c6580_112, v0x5649685c6580_113, v0x5649685c6580_114;
v0x5649685c6580_115 .array/port v0x5649685c6580, 115;
v0x5649685c6580_116 .array/port v0x5649685c6580, 116;
v0x5649685c6580_117 .array/port v0x5649685c6580, 117;
v0x5649685c6580_118 .array/port v0x5649685c6580, 118;
E_0x5649685c5b30/29 .event anyedge, v0x5649685c6580_115, v0x5649685c6580_116, v0x5649685c6580_117, v0x5649685c6580_118;
v0x5649685c6580_119 .array/port v0x5649685c6580, 119;
v0x5649685c6580_120 .array/port v0x5649685c6580, 120;
v0x5649685c6580_121 .array/port v0x5649685c6580, 121;
v0x5649685c6580_122 .array/port v0x5649685c6580, 122;
E_0x5649685c5b30/30 .event anyedge, v0x5649685c6580_119, v0x5649685c6580_120, v0x5649685c6580_121, v0x5649685c6580_122;
v0x5649685c6580_123 .array/port v0x5649685c6580, 123;
v0x5649685c6580_124 .array/port v0x5649685c6580, 124;
v0x5649685c6580_125 .array/port v0x5649685c6580, 125;
v0x5649685c6580_126 .array/port v0x5649685c6580, 126;
E_0x5649685c5b30/31 .event anyedge, v0x5649685c6580_123, v0x5649685c6580_124, v0x5649685c6580_125, v0x5649685c6580_126;
v0x5649685c6580_127 .array/port v0x5649685c6580, 127;
v0x5649685c6580_128 .array/port v0x5649685c6580, 128;
v0x5649685c6580_129 .array/port v0x5649685c6580, 129;
v0x5649685c6580_130 .array/port v0x5649685c6580, 130;
E_0x5649685c5b30/32 .event anyedge, v0x5649685c6580_127, v0x5649685c6580_128, v0x5649685c6580_129, v0x5649685c6580_130;
v0x5649685c6580_131 .array/port v0x5649685c6580, 131;
v0x5649685c6580_132 .array/port v0x5649685c6580, 132;
v0x5649685c6580_133 .array/port v0x5649685c6580, 133;
v0x5649685c6580_134 .array/port v0x5649685c6580, 134;
E_0x5649685c5b30/33 .event anyedge, v0x5649685c6580_131, v0x5649685c6580_132, v0x5649685c6580_133, v0x5649685c6580_134;
v0x5649685c6580_135 .array/port v0x5649685c6580, 135;
v0x5649685c6580_136 .array/port v0x5649685c6580, 136;
v0x5649685c6580_137 .array/port v0x5649685c6580, 137;
v0x5649685c6580_138 .array/port v0x5649685c6580, 138;
E_0x5649685c5b30/34 .event anyedge, v0x5649685c6580_135, v0x5649685c6580_136, v0x5649685c6580_137, v0x5649685c6580_138;
v0x5649685c6580_139 .array/port v0x5649685c6580, 139;
v0x5649685c6580_140 .array/port v0x5649685c6580, 140;
v0x5649685c6580_141 .array/port v0x5649685c6580, 141;
v0x5649685c6580_142 .array/port v0x5649685c6580, 142;
E_0x5649685c5b30/35 .event anyedge, v0x5649685c6580_139, v0x5649685c6580_140, v0x5649685c6580_141, v0x5649685c6580_142;
v0x5649685c6580_143 .array/port v0x5649685c6580, 143;
v0x5649685c6580_144 .array/port v0x5649685c6580, 144;
v0x5649685c6580_145 .array/port v0x5649685c6580, 145;
v0x5649685c6580_146 .array/port v0x5649685c6580, 146;
E_0x5649685c5b30/36 .event anyedge, v0x5649685c6580_143, v0x5649685c6580_144, v0x5649685c6580_145, v0x5649685c6580_146;
v0x5649685c6580_147 .array/port v0x5649685c6580, 147;
v0x5649685c6580_148 .array/port v0x5649685c6580, 148;
v0x5649685c6580_149 .array/port v0x5649685c6580, 149;
v0x5649685c6580_150 .array/port v0x5649685c6580, 150;
E_0x5649685c5b30/37 .event anyedge, v0x5649685c6580_147, v0x5649685c6580_148, v0x5649685c6580_149, v0x5649685c6580_150;
v0x5649685c6580_151 .array/port v0x5649685c6580, 151;
v0x5649685c6580_152 .array/port v0x5649685c6580, 152;
v0x5649685c6580_153 .array/port v0x5649685c6580, 153;
v0x5649685c6580_154 .array/port v0x5649685c6580, 154;
E_0x5649685c5b30/38 .event anyedge, v0x5649685c6580_151, v0x5649685c6580_152, v0x5649685c6580_153, v0x5649685c6580_154;
v0x5649685c6580_155 .array/port v0x5649685c6580, 155;
v0x5649685c6580_156 .array/port v0x5649685c6580, 156;
v0x5649685c6580_157 .array/port v0x5649685c6580, 157;
v0x5649685c6580_158 .array/port v0x5649685c6580, 158;
E_0x5649685c5b30/39 .event anyedge, v0x5649685c6580_155, v0x5649685c6580_156, v0x5649685c6580_157, v0x5649685c6580_158;
v0x5649685c6580_159 .array/port v0x5649685c6580, 159;
v0x5649685c6580_160 .array/port v0x5649685c6580, 160;
v0x5649685c6580_161 .array/port v0x5649685c6580, 161;
v0x5649685c6580_162 .array/port v0x5649685c6580, 162;
E_0x5649685c5b30/40 .event anyedge, v0x5649685c6580_159, v0x5649685c6580_160, v0x5649685c6580_161, v0x5649685c6580_162;
v0x5649685c6580_163 .array/port v0x5649685c6580, 163;
v0x5649685c6580_164 .array/port v0x5649685c6580, 164;
v0x5649685c6580_165 .array/port v0x5649685c6580, 165;
v0x5649685c6580_166 .array/port v0x5649685c6580, 166;
E_0x5649685c5b30/41 .event anyedge, v0x5649685c6580_163, v0x5649685c6580_164, v0x5649685c6580_165, v0x5649685c6580_166;
v0x5649685c6580_167 .array/port v0x5649685c6580, 167;
v0x5649685c6580_168 .array/port v0x5649685c6580, 168;
v0x5649685c6580_169 .array/port v0x5649685c6580, 169;
v0x5649685c6580_170 .array/port v0x5649685c6580, 170;
E_0x5649685c5b30/42 .event anyedge, v0x5649685c6580_167, v0x5649685c6580_168, v0x5649685c6580_169, v0x5649685c6580_170;
v0x5649685c6580_171 .array/port v0x5649685c6580, 171;
v0x5649685c6580_172 .array/port v0x5649685c6580, 172;
v0x5649685c6580_173 .array/port v0x5649685c6580, 173;
v0x5649685c6580_174 .array/port v0x5649685c6580, 174;
E_0x5649685c5b30/43 .event anyedge, v0x5649685c6580_171, v0x5649685c6580_172, v0x5649685c6580_173, v0x5649685c6580_174;
v0x5649685c6580_175 .array/port v0x5649685c6580, 175;
v0x5649685c6580_176 .array/port v0x5649685c6580, 176;
v0x5649685c6580_177 .array/port v0x5649685c6580, 177;
v0x5649685c6580_178 .array/port v0x5649685c6580, 178;
E_0x5649685c5b30/44 .event anyedge, v0x5649685c6580_175, v0x5649685c6580_176, v0x5649685c6580_177, v0x5649685c6580_178;
v0x5649685c6580_179 .array/port v0x5649685c6580, 179;
v0x5649685c6580_180 .array/port v0x5649685c6580, 180;
v0x5649685c6580_181 .array/port v0x5649685c6580, 181;
v0x5649685c6580_182 .array/port v0x5649685c6580, 182;
E_0x5649685c5b30/45 .event anyedge, v0x5649685c6580_179, v0x5649685c6580_180, v0x5649685c6580_181, v0x5649685c6580_182;
v0x5649685c6580_183 .array/port v0x5649685c6580, 183;
v0x5649685c6580_184 .array/port v0x5649685c6580, 184;
v0x5649685c6580_185 .array/port v0x5649685c6580, 185;
v0x5649685c6580_186 .array/port v0x5649685c6580, 186;
E_0x5649685c5b30/46 .event anyedge, v0x5649685c6580_183, v0x5649685c6580_184, v0x5649685c6580_185, v0x5649685c6580_186;
v0x5649685c6580_187 .array/port v0x5649685c6580, 187;
v0x5649685c6580_188 .array/port v0x5649685c6580, 188;
v0x5649685c6580_189 .array/port v0x5649685c6580, 189;
v0x5649685c6580_190 .array/port v0x5649685c6580, 190;
E_0x5649685c5b30/47 .event anyedge, v0x5649685c6580_187, v0x5649685c6580_188, v0x5649685c6580_189, v0x5649685c6580_190;
v0x5649685c6580_191 .array/port v0x5649685c6580, 191;
v0x5649685c6580_192 .array/port v0x5649685c6580, 192;
v0x5649685c6580_193 .array/port v0x5649685c6580, 193;
v0x5649685c6580_194 .array/port v0x5649685c6580, 194;
E_0x5649685c5b30/48 .event anyedge, v0x5649685c6580_191, v0x5649685c6580_192, v0x5649685c6580_193, v0x5649685c6580_194;
v0x5649685c6580_195 .array/port v0x5649685c6580, 195;
v0x5649685c6580_196 .array/port v0x5649685c6580, 196;
v0x5649685c6580_197 .array/port v0x5649685c6580, 197;
v0x5649685c6580_198 .array/port v0x5649685c6580, 198;
E_0x5649685c5b30/49 .event anyedge, v0x5649685c6580_195, v0x5649685c6580_196, v0x5649685c6580_197, v0x5649685c6580_198;
v0x5649685c6580_199 .array/port v0x5649685c6580, 199;
v0x5649685c6580_200 .array/port v0x5649685c6580, 200;
v0x5649685c6580_201 .array/port v0x5649685c6580, 201;
v0x5649685c6580_202 .array/port v0x5649685c6580, 202;
E_0x5649685c5b30/50 .event anyedge, v0x5649685c6580_199, v0x5649685c6580_200, v0x5649685c6580_201, v0x5649685c6580_202;
v0x5649685c6580_203 .array/port v0x5649685c6580, 203;
v0x5649685c6580_204 .array/port v0x5649685c6580, 204;
v0x5649685c6580_205 .array/port v0x5649685c6580, 205;
v0x5649685c6580_206 .array/port v0x5649685c6580, 206;
E_0x5649685c5b30/51 .event anyedge, v0x5649685c6580_203, v0x5649685c6580_204, v0x5649685c6580_205, v0x5649685c6580_206;
v0x5649685c6580_207 .array/port v0x5649685c6580, 207;
v0x5649685c6580_208 .array/port v0x5649685c6580, 208;
v0x5649685c6580_209 .array/port v0x5649685c6580, 209;
v0x5649685c6580_210 .array/port v0x5649685c6580, 210;
E_0x5649685c5b30/52 .event anyedge, v0x5649685c6580_207, v0x5649685c6580_208, v0x5649685c6580_209, v0x5649685c6580_210;
v0x5649685c6580_211 .array/port v0x5649685c6580, 211;
v0x5649685c6580_212 .array/port v0x5649685c6580, 212;
v0x5649685c6580_213 .array/port v0x5649685c6580, 213;
v0x5649685c6580_214 .array/port v0x5649685c6580, 214;
E_0x5649685c5b30/53 .event anyedge, v0x5649685c6580_211, v0x5649685c6580_212, v0x5649685c6580_213, v0x5649685c6580_214;
v0x5649685c6580_215 .array/port v0x5649685c6580, 215;
v0x5649685c6580_216 .array/port v0x5649685c6580, 216;
v0x5649685c6580_217 .array/port v0x5649685c6580, 217;
v0x5649685c6580_218 .array/port v0x5649685c6580, 218;
E_0x5649685c5b30/54 .event anyedge, v0x5649685c6580_215, v0x5649685c6580_216, v0x5649685c6580_217, v0x5649685c6580_218;
v0x5649685c6580_219 .array/port v0x5649685c6580, 219;
v0x5649685c6580_220 .array/port v0x5649685c6580, 220;
v0x5649685c6580_221 .array/port v0x5649685c6580, 221;
v0x5649685c6580_222 .array/port v0x5649685c6580, 222;
E_0x5649685c5b30/55 .event anyedge, v0x5649685c6580_219, v0x5649685c6580_220, v0x5649685c6580_221, v0x5649685c6580_222;
v0x5649685c6580_223 .array/port v0x5649685c6580, 223;
v0x5649685c6580_224 .array/port v0x5649685c6580, 224;
v0x5649685c6580_225 .array/port v0x5649685c6580, 225;
v0x5649685c6580_226 .array/port v0x5649685c6580, 226;
E_0x5649685c5b30/56 .event anyedge, v0x5649685c6580_223, v0x5649685c6580_224, v0x5649685c6580_225, v0x5649685c6580_226;
v0x5649685c6580_227 .array/port v0x5649685c6580, 227;
v0x5649685c6580_228 .array/port v0x5649685c6580, 228;
v0x5649685c6580_229 .array/port v0x5649685c6580, 229;
v0x5649685c6580_230 .array/port v0x5649685c6580, 230;
E_0x5649685c5b30/57 .event anyedge, v0x5649685c6580_227, v0x5649685c6580_228, v0x5649685c6580_229, v0x5649685c6580_230;
v0x5649685c6580_231 .array/port v0x5649685c6580, 231;
v0x5649685c6580_232 .array/port v0x5649685c6580, 232;
v0x5649685c6580_233 .array/port v0x5649685c6580, 233;
v0x5649685c6580_234 .array/port v0x5649685c6580, 234;
E_0x5649685c5b30/58 .event anyedge, v0x5649685c6580_231, v0x5649685c6580_232, v0x5649685c6580_233, v0x5649685c6580_234;
v0x5649685c6580_235 .array/port v0x5649685c6580, 235;
v0x5649685c6580_236 .array/port v0x5649685c6580, 236;
v0x5649685c6580_237 .array/port v0x5649685c6580, 237;
v0x5649685c6580_238 .array/port v0x5649685c6580, 238;
E_0x5649685c5b30/59 .event anyedge, v0x5649685c6580_235, v0x5649685c6580_236, v0x5649685c6580_237, v0x5649685c6580_238;
v0x5649685c6580_239 .array/port v0x5649685c6580, 239;
v0x5649685c6580_240 .array/port v0x5649685c6580, 240;
v0x5649685c6580_241 .array/port v0x5649685c6580, 241;
v0x5649685c6580_242 .array/port v0x5649685c6580, 242;
E_0x5649685c5b30/60 .event anyedge, v0x5649685c6580_239, v0x5649685c6580_240, v0x5649685c6580_241, v0x5649685c6580_242;
v0x5649685c6580_243 .array/port v0x5649685c6580, 243;
v0x5649685c6580_244 .array/port v0x5649685c6580, 244;
v0x5649685c6580_245 .array/port v0x5649685c6580, 245;
v0x5649685c6580_246 .array/port v0x5649685c6580, 246;
E_0x5649685c5b30/61 .event anyedge, v0x5649685c6580_243, v0x5649685c6580_244, v0x5649685c6580_245, v0x5649685c6580_246;
v0x5649685c6580_247 .array/port v0x5649685c6580, 247;
v0x5649685c6580_248 .array/port v0x5649685c6580, 248;
v0x5649685c6580_249 .array/port v0x5649685c6580, 249;
v0x5649685c6580_250 .array/port v0x5649685c6580, 250;
E_0x5649685c5b30/62 .event anyedge, v0x5649685c6580_247, v0x5649685c6580_248, v0x5649685c6580_249, v0x5649685c6580_250;
v0x5649685c6580_251 .array/port v0x5649685c6580, 251;
v0x5649685c6580_252 .array/port v0x5649685c6580, 252;
v0x5649685c6580_253 .array/port v0x5649685c6580, 253;
v0x5649685c6580_254 .array/port v0x5649685c6580, 254;
E_0x5649685c5b30/63 .event anyedge, v0x5649685c6580_251, v0x5649685c6580_252, v0x5649685c6580_253, v0x5649685c6580_254;
v0x5649685c6580_255 .array/port v0x5649685c6580, 255;
E_0x5649685c5b30/64 .event anyedge, v0x5649685c6580_255;
E_0x5649685c5b30 .event/or E_0x5649685c5b30/0, E_0x5649685c5b30/1, E_0x5649685c5b30/2, E_0x5649685c5b30/3, E_0x5649685c5b30/4, E_0x5649685c5b30/5, E_0x5649685c5b30/6, E_0x5649685c5b30/7, E_0x5649685c5b30/8, E_0x5649685c5b30/9, E_0x5649685c5b30/10, E_0x5649685c5b30/11, E_0x5649685c5b30/12, E_0x5649685c5b30/13, E_0x5649685c5b30/14, E_0x5649685c5b30/15, E_0x5649685c5b30/16, E_0x5649685c5b30/17, E_0x5649685c5b30/18, E_0x5649685c5b30/19, E_0x5649685c5b30/20, E_0x5649685c5b30/21, E_0x5649685c5b30/22, E_0x5649685c5b30/23, E_0x5649685c5b30/24, E_0x5649685c5b30/25, E_0x5649685c5b30/26, E_0x5649685c5b30/27, E_0x5649685c5b30/28, E_0x5649685c5b30/29, E_0x5649685c5b30/30, E_0x5649685c5b30/31, E_0x5649685c5b30/32, E_0x5649685c5b30/33, E_0x5649685c5b30/34, E_0x5649685c5b30/35, E_0x5649685c5b30/36, E_0x5649685c5b30/37, E_0x5649685c5b30/38, E_0x5649685c5b30/39, E_0x5649685c5b30/40, E_0x5649685c5b30/41, E_0x5649685c5b30/42, E_0x5649685c5b30/43, E_0x5649685c5b30/44, E_0x5649685c5b30/45, E_0x5649685c5b30/46, E_0x5649685c5b30/47, E_0x5649685c5b30/48, E_0x5649685c5b30/49, E_0x5649685c5b30/50, E_0x5649685c5b30/51, E_0x5649685c5b30/52, E_0x5649685c5b30/53, E_0x5649685c5b30/54, E_0x5649685c5b30/55, E_0x5649685c5b30/56, E_0x5649685c5b30/57, E_0x5649685c5b30/58, E_0x5649685c5b30/59, E_0x5649685c5b30/60, E_0x5649685c5b30/61, E_0x5649685c5b30/62, E_0x5649685c5b30/63, E_0x5649685c5b30/64;
S_0x5649685c8ea0 .scope module, "IF_STAGE" "if_stage" 23 74, 17 24 0, S_0x564968578090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x5649685f0520 .functor AND 1, v0x5649685bd6a0_0, v0x5649685c9590_0, C4<1>, C4<1>;
L_0x5649685f0590 .functor OR 1, v0x5649685bd850_0, L_0x5649685f0520, C4<0>, C4<0>;
L_0x5649685f0860 .functor BUFZ 1, L_0x5649685f0590, C4<0>, C4<0>, C4<0>;
v0x5649685cac10_0 .net *"_ivl_2", 0 0, L_0x5649685f0520;  1 drivers
v0x5649685cad10_0 .net "branch", 0 0, v0x5649685bd6a0_0;  alias, 1 drivers
v0x5649685cadd0_0 .net "branch_taken", 0 0, v0x5649685c9590_0;  1 drivers
v0x5649685caed0_0 .net "branch_target", 31 0, L_0x5649685f41e0;  alias, 1 drivers
v0x5649685caf70_0 .net "clk", 0 0, o0x7f6a3b09f6b8;  alias, 0 drivers
v0x5649685cb010_0 .net "flush", 0 0, L_0x5649685f0860;  alias, 1 drivers
v0x5649685cb0b0_0 .net "id_opcode", 3 0, L_0x5649685f0960;  1 drivers
v0x5649685cb180_0 .net "id_pc", 31 0, v0x5649685c5660_0;  alias, 1 drivers
v0x5649685cb270_0 .net "jump", 0 0, v0x5649685bd850_0;  alias, 1 drivers
v0x5649685cb3a0_0 .net "next_pc", 31 0, L_0x5649685f06a0;  alias, 1 drivers
v0x5649685cb440_0 .net "pc_mux_sel", 0 0, L_0x5649685f0590;  1 drivers
v0x5649685cb4e0_0 .net "pc_out", 31 0, v0x5649685ca980_0;  alias, 1 drivers
v0x5649685cb610_0 .net "pc_plus_one", 31 0, L_0x5649685f0480;  1 drivers
v0x5649685cb6b0_0 .net "prev_neg_flag", 0 0, v0x5649685b9bb0_0;  alias, 1 drivers
v0x5649685cb7a0_0 .net "prev_zero_flag", 0 0, v0x5649685ba0e0_0;  alias, 1 drivers
v0x5649685cb890_0 .net "rst", 0 0, o0x7f6a3b09f7a8;  alias, 0 drivers
S_0x5649685c91b0 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x5649685c8ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x5649685c5a80 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x5649685c5ac0 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x5649685c9590_0 .var "branch_taken", 0 0;
v0x5649685c9670_0 .net "neg_flag", 0 0, v0x5649685b9bb0_0;  alias, 1 drivers
v0x5649685c9760_0 .net "opcode", 3 0, L_0x5649685f0960;  alias, 1 drivers
v0x5649685c9830_0 .net "zero_flag", 0 0, v0x5649685ba0e0_0;  alias, 1 drivers
E_0x5649685c9530 .event anyedge, v0x5649685c9760_0, v0x5649685ba0e0_0, v0x5649685b9bb0_0;
S_0x5649685c9970 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x5649685c8ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x5649685c9bc0_0 .net "a", 31 0, v0x5649685ca980_0;  alias, 1 drivers
L_0x7f6a3b04b450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5649685c9cf0_0 .net "b", 31 0, L_0x7f6a3b04b450;  1 drivers
v0x5649685c9dd0_0 .net "out", 31 0, L_0x5649685f0480;  alias, 1 drivers
L_0x5649685f0480 .arith/sum 32, v0x5649685ca980_0, L_0x7f6a3b04b450;
S_0x5649685c9f10 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x5649685c8ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x5649685ca190_0 .net "in0", 31 0, L_0x5649685f0480;  alias, 1 drivers
v0x5649685ca260_0 .net "in1", 31 0, L_0x5649685f41e0;  alias, 1 drivers
v0x5649685ca350_0 .net "out", 31 0, L_0x5649685f06a0;  alias, 1 drivers
v0x5649685ca410_0 .net "sel", 0 0, L_0x5649685f0590;  alias, 1 drivers
L_0x5649685f06a0 .functor MUXZ 32, L_0x5649685f0480, L_0x5649685f41e0, L_0x5649685f0590, C4<>;
S_0x5649685ca580 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x5649685c8ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x5649685ca7d0_0 .net "clk", 0 0, o0x7f6a3b09f6b8;  alias, 0 drivers
v0x5649685ca890_0 .net "pc_in", 31 0, L_0x5649685f06a0;  alias, 1 drivers
v0x5649685ca980_0 .var "pc_out", 31 0;
v0x5649685caa50_0 .net "rst", 0 0, o0x7f6a3b09f7a8;  alias, 0 drivers
S_0x5649685cbae0 .scope module, "MEM_STAGE" "mem_stage" 23 224, 20 23 0, S_0x564968578090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x5649685f4280 .functor BUFZ 32, v0x5649685b9930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5649685f42f0 .functor BUFZ 6, v0x5649685b9d50_0, C4<000000>, C4<000000>, C4<000000>;
L_0x5649685f4360 .functor BUFZ 6, v0x5649685ba000_0, C4<000000>, C4<000000>, C4<000000>;
L_0x5649685f43d0 .functor BUFZ 4, v0x5649685b9c70_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5649685f4470 .functor BUFZ 1, v0x5649685ba0e0_0, C4<0>, C4<0>, C4<0>;
L_0x5649685f44e0 .functor BUFZ 1, v0x5649685b9bb0_0, C4<0>, C4<0>, C4<0>;
L_0x5649685f45a0 .functor BUFZ 1, v0x5649685b9f40_0, C4<0>, C4<0>, C4<0>;
L_0x5649685f4610 .functor BUFZ 1, v0x5649685b9af0_0, C4<0>, C4<0>, C4<0>;
v0x5649685cf9f0_0 .net "clk", 0 0, o0x7f6a3b09f6b8;  alias, 0 drivers
v0x5649685cfbc0_0 .net "ex_alu_result", 31 0, v0x5649685b9930_0;  alias, 1 drivers
v0x5649685cfc80_0 .net "ex_mem_to_reg", 0 0, v0x5649685b9af0_0;  alias, 1 drivers
v0x5649685cfd50_0 .net "ex_mem_write", 0 0, v0x5649685bd9b0_0;  alias, 1 drivers
v0x5649685cfe40_0 .net "ex_neg_flag", 0 0, v0x5649685b9bb0_0;  alias, 1 drivers
v0x5649685cff30_0 .net "ex_opcode", 3 0, v0x5649685b9c70_0;  alias, 1 drivers
v0x5649685cffd0_0 .net "ex_rd", 5 0, v0x5649685b9d50_0;  alias, 1 drivers
v0x5649685d00c0_0 .net "ex_reg_write", 0 0, v0x5649685b9f40_0;  alias, 1 drivers
v0x5649685d01b0_0 .net "ex_rt", 5 0, v0x5649685ba000_0;  alias, 1 drivers
v0x5649685d0250_0 .net "ex_write_data", 31 0, v0x5649685b9a10_0;  alias, 1 drivers
v0x5649685d02f0_0 .net "ex_zero_flag", 0 0, v0x5649685ba0e0_0;  alias, 1 drivers
v0x5649685d0390_0 .net "mem_alu_result", 31 0, L_0x5649685f4280;  alias, 1 drivers
v0x5649685d0450_0 .net "mem_mem_to_reg", 0 0, L_0x5649685f4610;  alias, 1 drivers
v0x5649685d04f0_0 .net "mem_neg_flag", 0 0, L_0x5649685f44e0;  alias, 1 drivers
v0x5649685d05b0_0 .net "mem_opcode", 3 0, L_0x5649685f43d0;  alias, 1 drivers
v0x5649685d0690_0 .net "mem_rd", 5 0, L_0x5649685f42f0;  alias, 1 drivers
v0x5649685d0750_0 .net "mem_read_data", 31 0, v0x5649685cf7c0_0;  alias, 1 drivers
v0x5649685d0900_0 .net "mem_reg_write", 0 0, L_0x5649685f45a0;  alias, 1 drivers
v0x5649685d09d0_0 .net "mem_rt", 5 0, L_0x5649685f4360;  alias, 1 drivers
v0x5649685d0a70_0 .net "mem_zero_flag", 0 0, L_0x5649685f4470;  alias, 1 drivers
S_0x5649685cbf40 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x5649685cbae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x5649685cc0f0 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x5649685ccb70_0 .net "address", 31 0, v0x5649685b9930_0;  alias, 1 drivers
v0x5649685ccca0_0 .net "clk", 0 0, o0x7f6a3b09f6b8;  alias, 0 drivers
v0x5649685ccd60_0 .var/i "i", 31 0;
v0x5649685cce00 .array "mem", 255 0, 31 0;
v0x5649685cf6d0_0 .net "mem_write", 0 0, v0x5649685bd9b0_0;  alias, 1 drivers
v0x5649685cf7c0_0 .var "read_data", 31 0;
v0x5649685cf880_0 .net "write_data", 31 0, v0x5649685b9a10_0;  alias, 1 drivers
E_0x5649685cc2a0 .event posedge, v0x5649685bd9b0_0, v0x5649685b9020_0;
v0x5649685cce00_0 .array/port v0x5649685cce00, 0;
v0x5649685cce00_1 .array/port v0x5649685cce00, 1;
v0x5649685cce00_2 .array/port v0x5649685cce00, 2;
E_0x5649685cc320/0 .event anyedge, v0x5649685b9930_0, v0x5649685cce00_0, v0x5649685cce00_1, v0x5649685cce00_2;
v0x5649685cce00_3 .array/port v0x5649685cce00, 3;
v0x5649685cce00_4 .array/port v0x5649685cce00, 4;
v0x5649685cce00_5 .array/port v0x5649685cce00, 5;
v0x5649685cce00_6 .array/port v0x5649685cce00, 6;
E_0x5649685cc320/1 .event anyedge, v0x5649685cce00_3, v0x5649685cce00_4, v0x5649685cce00_5, v0x5649685cce00_6;
v0x5649685cce00_7 .array/port v0x5649685cce00, 7;
v0x5649685cce00_8 .array/port v0x5649685cce00, 8;
v0x5649685cce00_9 .array/port v0x5649685cce00, 9;
v0x5649685cce00_10 .array/port v0x5649685cce00, 10;
E_0x5649685cc320/2 .event anyedge, v0x5649685cce00_7, v0x5649685cce00_8, v0x5649685cce00_9, v0x5649685cce00_10;
v0x5649685cce00_11 .array/port v0x5649685cce00, 11;
v0x5649685cce00_12 .array/port v0x5649685cce00, 12;
v0x5649685cce00_13 .array/port v0x5649685cce00, 13;
v0x5649685cce00_14 .array/port v0x5649685cce00, 14;
E_0x5649685cc320/3 .event anyedge, v0x5649685cce00_11, v0x5649685cce00_12, v0x5649685cce00_13, v0x5649685cce00_14;
v0x5649685cce00_15 .array/port v0x5649685cce00, 15;
v0x5649685cce00_16 .array/port v0x5649685cce00, 16;
v0x5649685cce00_17 .array/port v0x5649685cce00, 17;
v0x5649685cce00_18 .array/port v0x5649685cce00, 18;
E_0x5649685cc320/4 .event anyedge, v0x5649685cce00_15, v0x5649685cce00_16, v0x5649685cce00_17, v0x5649685cce00_18;
v0x5649685cce00_19 .array/port v0x5649685cce00, 19;
v0x5649685cce00_20 .array/port v0x5649685cce00, 20;
v0x5649685cce00_21 .array/port v0x5649685cce00, 21;
v0x5649685cce00_22 .array/port v0x5649685cce00, 22;
E_0x5649685cc320/5 .event anyedge, v0x5649685cce00_19, v0x5649685cce00_20, v0x5649685cce00_21, v0x5649685cce00_22;
v0x5649685cce00_23 .array/port v0x5649685cce00, 23;
v0x5649685cce00_24 .array/port v0x5649685cce00, 24;
v0x5649685cce00_25 .array/port v0x5649685cce00, 25;
v0x5649685cce00_26 .array/port v0x5649685cce00, 26;
E_0x5649685cc320/6 .event anyedge, v0x5649685cce00_23, v0x5649685cce00_24, v0x5649685cce00_25, v0x5649685cce00_26;
v0x5649685cce00_27 .array/port v0x5649685cce00, 27;
v0x5649685cce00_28 .array/port v0x5649685cce00, 28;
v0x5649685cce00_29 .array/port v0x5649685cce00, 29;
v0x5649685cce00_30 .array/port v0x5649685cce00, 30;
E_0x5649685cc320/7 .event anyedge, v0x5649685cce00_27, v0x5649685cce00_28, v0x5649685cce00_29, v0x5649685cce00_30;
v0x5649685cce00_31 .array/port v0x5649685cce00, 31;
v0x5649685cce00_32 .array/port v0x5649685cce00, 32;
v0x5649685cce00_33 .array/port v0x5649685cce00, 33;
v0x5649685cce00_34 .array/port v0x5649685cce00, 34;
E_0x5649685cc320/8 .event anyedge, v0x5649685cce00_31, v0x5649685cce00_32, v0x5649685cce00_33, v0x5649685cce00_34;
v0x5649685cce00_35 .array/port v0x5649685cce00, 35;
v0x5649685cce00_36 .array/port v0x5649685cce00, 36;
v0x5649685cce00_37 .array/port v0x5649685cce00, 37;
v0x5649685cce00_38 .array/port v0x5649685cce00, 38;
E_0x5649685cc320/9 .event anyedge, v0x5649685cce00_35, v0x5649685cce00_36, v0x5649685cce00_37, v0x5649685cce00_38;
v0x5649685cce00_39 .array/port v0x5649685cce00, 39;
v0x5649685cce00_40 .array/port v0x5649685cce00, 40;
v0x5649685cce00_41 .array/port v0x5649685cce00, 41;
v0x5649685cce00_42 .array/port v0x5649685cce00, 42;
E_0x5649685cc320/10 .event anyedge, v0x5649685cce00_39, v0x5649685cce00_40, v0x5649685cce00_41, v0x5649685cce00_42;
v0x5649685cce00_43 .array/port v0x5649685cce00, 43;
v0x5649685cce00_44 .array/port v0x5649685cce00, 44;
v0x5649685cce00_45 .array/port v0x5649685cce00, 45;
v0x5649685cce00_46 .array/port v0x5649685cce00, 46;
E_0x5649685cc320/11 .event anyedge, v0x5649685cce00_43, v0x5649685cce00_44, v0x5649685cce00_45, v0x5649685cce00_46;
v0x5649685cce00_47 .array/port v0x5649685cce00, 47;
v0x5649685cce00_48 .array/port v0x5649685cce00, 48;
v0x5649685cce00_49 .array/port v0x5649685cce00, 49;
v0x5649685cce00_50 .array/port v0x5649685cce00, 50;
E_0x5649685cc320/12 .event anyedge, v0x5649685cce00_47, v0x5649685cce00_48, v0x5649685cce00_49, v0x5649685cce00_50;
v0x5649685cce00_51 .array/port v0x5649685cce00, 51;
v0x5649685cce00_52 .array/port v0x5649685cce00, 52;
v0x5649685cce00_53 .array/port v0x5649685cce00, 53;
v0x5649685cce00_54 .array/port v0x5649685cce00, 54;
E_0x5649685cc320/13 .event anyedge, v0x5649685cce00_51, v0x5649685cce00_52, v0x5649685cce00_53, v0x5649685cce00_54;
v0x5649685cce00_55 .array/port v0x5649685cce00, 55;
v0x5649685cce00_56 .array/port v0x5649685cce00, 56;
v0x5649685cce00_57 .array/port v0x5649685cce00, 57;
v0x5649685cce00_58 .array/port v0x5649685cce00, 58;
E_0x5649685cc320/14 .event anyedge, v0x5649685cce00_55, v0x5649685cce00_56, v0x5649685cce00_57, v0x5649685cce00_58;
v0x5649685cce00_59 .array/port v0x5649685cce00, 59;
v0x5649685cce00_60 .array/port v0x5649685cce00, 60;
v0x5649685cce00_61 .array/port v0x5649685cce00, 61;
v0x5649685cce00_62 .array/port v0x5649685cce00, 62;
E_0x5649685cc320/15 .event anyedge, v0x5649685cce00_59, v0x5649685cce00_60, v0x5649685cce00_61, v0x5649685cce00_62;
v0x5649685cce00_63 .array/port v0x5649685cce00, 63;
v0x5649685cce00_64 .array/port v0x5649685cce00, 64;
v0x5649685cce00_65 .array/port v0x5649685cce00, 65;
v0x5649685cce00_66 .array/port v0x5649685cce00, 66;
E_0x5649685cc320/16 .event anyedge, v0x5649685cce00_63, v0x5649685cce00_64, v0x5649685cce00_65, v0x5649685cce00_66;
v0x5649685cce00_67 .array/port v0x5649685cce00, 67;
v0x5649685cce00_68 .array/port v0x5649685cce00, 68;
v0x5649685cce00_69 .array/port v0x5649685cce00, 69;
v0x5649685cce00_70 .array/port v0x5649685cce00, 70;
E_0x5649685cc320/17 .event anyedge, v0x5649685cce00_67, v0x5649685cce00_68, v0x5649685cce00_69, v0x5649685cce00_70;
v0x5649685cce00_71 .array/port v0x5649685cce00, 71;
v0x5649685cce00_72 .array/port v0x5649685cce00, 72;
v0x5649685cce00_73 .array/port v0x5649685cce00, 73;
v0x5649685cce00_74 .array/port v0x5649685cce00, 74;
E_0x5649685cc320/18 .event anyedge, v0x5649685cce00_71, v0x5649685cce00_72, v0x5649685cce00_73, v0x5649685cce00_74;
v0x5649685cce00_75 .array/port v0x5649685cce00, 75;
v0x5649685cce00_76 .array/port v0x5649685cce00, 76;
v0x5649685cce00_77 .array/port v0x5649685cce00, 77;
v0x5649685cce00_78 .array/port v0x5649685cce00, 78;
E_0x5649685cc320/19 .event anyedge, v0x5649685cce00_75, v0x5649685cce00_76, v0x5649685cce00_77, v0x5649685cce00_78;
v0x5649685cce00_79 .array/port v0x5649685cce00, 79;
v0x5649685cce00_80 .array/port v0x5649685cce00, 80;
v0x5649685cce00_81 .array/port v0x5649685cce00, 81;
v0x5649685cce00_82 .array/port v0x5649685cce00, 82;
E_0x5649685cc320/20 .event anyedge, v0x5649685cce00_79, v0x5649685cce00_80, v0x5649685cce00_81, v0x5649685cce00_82;
v0x5649685cce00_83 .array/port v0x5649685cce00, 83;
v0x5649685cce00_84 .array/port v0x5649685cce00, 84;
v0x5649685cce00_85 .array/port v0x5649685cce00, 85;
v0x5649685cce00_86 .array/port v0x5649685cce00, 86;
E_0x5649685cc320/21 .event anyedge, v0x5649685cce00_83, v0x5649685cce00_84, v0x5649685cce00_85, v0x5649685cce00_86;
v0x5649685cce00_87 .array/port v0x5649685cce00, 87;
v0x5649685cce00_88 .array/port v0x5649685cce00, 88;
v0x5649685cce00_89 .array/port v0x5649685cce00, 89;
v0x5649685cce00_90 .array/port v0x5649685cce00, 90;
E_0x5649685cc320/22 .event anyedge, v0x5649685cce00_87, v0x5649685cce00_88, v0x5649685cce00_89, v0x5649685cce00_90;
v0x5649685cce00_91 .array/port v0x5649685cce00, 91;
v0x5649685cce00_92 .array/port v0x5649685cce00, 92;
v0x5649685cce00_93 .array/port v0x5649685cce00, 93;
v0x5649685cce00_94 .array/port v0x5649685cce00, 94;
E_0x5649685cc320/23 .event anyedge, v0x5649685cce00_91, v0x5649685cce00_92, v0x5649685cce00_93, v0x5649685cce00_94;
v0x5649685cce00_95 .array/port v0x5649685cce00, 95;
v0x5649685cce00_96 .array/port v0x5649685cce00, 96;
v0x5649685cce00_97 .array/port v0x5649685cce00, 97;
v0x5649685cce00_98 .array/port v0x5649685cce00, 98;
E_0x5649685cc320/24 .event anyedge, v0x5649685cce00_95, v0x5649685cce00_96, v0x5649685cce00_97, v0x5649685cce00_98;
v0x5649685cce00_99 .array/port v0x5649685cce00, 99;
v0x5649685cce00_100 .array/port v0x5649685cce00, 100;
v0x5649685cce00_101 .array/port v0x5649685cce00, 101;
v0x5649685cce00_102 .array/port v0x5649685cce00, 102;
E_0x5649685cc320/25 .event anyedge, v0x5649685cce00_99, v0x5649685cce00_100, v0x5649685cce00_101, v0x5649685cce00_102;
v0x5649685cce00_103 .array/port v0x5649685cce00, 103;
v0x5649685cce00_104 .array/port v0x5649685cce00, 104;
v0x5649685cce00_105 .array/port v0x5649685cce00, 105;
v0x5649685cce00_106 .array/port v0x5649685cce00, 106;
E_0x5649685cc320/26 .event anyedge, v0x5649685cce00_103, v0x5649685cce00_104, v0x5649685cce00_105, v0x5649685cce00_106;
v0x5649685cce00_107 .array/port v0x5649685cce00, 107;
v0x5649685cce00_108 .array/port v0x5649685cce00, 108;
v0x5649685cce00_109 .array/port v0x5649685cce00, 109;
v0x5649685cce00_110 .array/port v0x5649685cce00, 110;
E_0x5649685cc320/27 .event anyedge, v0x5649685cce00_107, v0x5649685cce00_108, v0x5649685cce00_109, v0x5649685cce00_110;
v0x5649685cce00_111 .array/port v0x5649685cce00, 111;
v0x5649685cce00_112 .array/port v0x5649685cce00, 112;
v0x5649685cce00_113 .array/port v0x5649685cce00, 113;
v0x5649685cce00_114 .array/port v0x5649685cce00, 114;
E_0x5649685cc320/28 .event anyedge, v0x5649685cce00_111, v0x5649685cce00_112, v0x5649685cce00_113, v0x5649685cce00_114;
v0x5649685cce00_115 .array/port v0x5649685cce00, 115;
v0x5649685cce00_116 .array/port v0x5649685cce00, 116;
v0x5649685cce00_117 .array/port v0x5649685cce00, 117;
v0x5649685cce00_118 .array/port v0x5649685cce00, 118;
E_0x5649685cc320/29 .event anyedge, v0x5649685cce00_115, v0x5649685cce00_116, v0x5649685cce00_117, v0x5649685cce00_118;
v0x5649685cce00_119 .array/port v0x5649685cce00, 119;
v0x5649685cce00_120 .array/port v0x5649685cce00, 120;
v0x5649685cce00_121 .array/port v0x5649685cce00, 121;
v0x5649685cce00_122 .array/port v0x5649685cce00, 122;
E_0x5649685cc320/30 .event anyedge, v0x5649685cce00_119, v0x5649685cce00_120, v0x5649685cce00_121, v0x5649685cce00_122;
v0x5649685cce00_123 .array/port v0x5649685cce00, 123;
v0x5649685cce00_124 .array/port v0x5649685cce00, 124;
v0x5649685cce00_125 .array/port v0x5649685cce00, 125;
v0x5649685cce00_126 .array/port v0x5649685cce00, 126;
E_0x5649685cc320/31 .event anyedge, v0x5649685cce00_123, v0x5649685cce00_124, v0x5649685cce00_125, v0x5649685cce00_126;
v0x5649685cce00_127 .array/port v0x5649685cce00, 127;
v0x5649685cce00_128 .array/port v0x5649685cce00, 128;
v0x5649685cce00_129 .array/port v0x5649685cce00, 129;
v0x5649685cce00_130 .array/port v0x5649685cce00, 130;
E_0x5649685cc320/32 .event anyedge, v0x5649685cce00_127, v0x5649685cce00_128, v0x5649685cce00_129, v0x5649685cce00_130;
v0x5649685cce00_131 .array/port v0x5649685cce00, 131;
v0x5649685cce00_132 .array/port v0x5649685cce00, 132;
v0x5649685cce00_133 .array/port v0x5649685cce00, 133;
v0x5649685cce00_134 .array/port v0x5649685cce00, 134;
E_0x5649685cc320/33 .event anyedge, v0x5649685cce00_131, v0x5649685cce00_132, v0x5649685cce00_133, v0x5649685cce00_134;
v0x5649685cce00_135 .array/port v0x5649685cce00, 135;
v0x5649685cce00_136 .array/port v0x5649685cce00, 136;
v0x5649685cce00_137 .array/port v0x5649685cce00, 137;
v0x5649685cce00_138 .array/port v0x5649685cce00, 138;
E_0x5649685cc320/34 .event anyedge, v0x5649685cce00_135, v0x5649685cce00_136, v0x5649685cce00_137, v0x5649685cce00_138;
v0x5649685cce00_139 .array/port v0x5649685cce00, 139;
v0x5649685cce00_140 .array/port v0x5649685cce00, 140;
v0x5649685cce00_141 .array/port v0x5649685cce00, 141;
v0x5649685cce00_142 .array/port v0x5649685cce00, 142;
E_0x5649685cc320/35 .event anyedge, v0x5649685cce00_139, v0x5649685cce00_140, v0x5649685cce00_141, v0x5649685cce00_142;
v0x5649685cce00_143 .array/port v0x5649685cce00, 143;
v0x5649685cce00_144 .array/port v0x5649685cce00, 144;
v0x5649685cce00_145 .array/port v0x5649685cce00, 145;
v0x5649685cce00_146 .array/port v0x5649685cce00, 146;
E_0x5649685cc320/36 .event anyedge, v0x5649685cce00_143, v0x5649685cce00_144, v0x5649685cce00_145, v0x5649685cce00_146;
v0x5649685cce00_147 .array/port v0x5649685cce00, 147;
v0x5649685cce00_148 .array/port v0x5649685cce00, 148;
v0x5649685cce00_149 .array/port v0x5649685cce00, 149;
v0x5649685cce00_150 .array/port v0x5649685cce00, 150;
E_0x5649685cc320/37 .event anyedge, v0x5649685cce00_147, v0x5649685cce00_148, v0x5649685cce00_149, v0x5649685cce00_150;
v0x5649685cce00_151 .array/port v0x5649685cce00, 151;
v0x5649685cce00_152 .array/port v0x5649685cce00, 152;
v0x5649685cce00_153 .array/port v0x5649685cce00, 153;
v0x5649685cce00_154 .array/port v0x5649685cce00, 154;
E_0x5649685cc320/38 .event anyedge, v0x5649685cce00_151, v0x5649685cce00_152, v0x5649685cce00_153, v0x5649685cce00_154;
v0x5649685cce00_155 .array/port v0x5649685cce00, 155;
v0x5649685cce00_156 .array/port v0x5649685cce00, 156;
v0x5649685cce00_157 .array/port v0x5649685cce00, 157;
v0x5649685cce00_158 .array/port v0x5649685cce00, 158;
E_0x5649685cc320/39 .event anyedge, v0x5649685cce00_155, v0x5649685cce00_156, v0x5649685cce00_157, v0x5649685cce00_158;
v0x5649685cce00_159 .array/port v0x5649685cce00, 159;
v0x5649685cce00_160 .array/port v0x5649685cce00, 160;
v0x5649685cce00_161 .array/port v0x5649685cce00, 161;
v0x5649685cce00_162 .array/port v0x5649685cce00, 162;
E_0x5649685cc320/40 .event anyedge, v0x5649685cce00_159, v0x5649685cce00_160, v0x5649685cce00_161, v0x5649685cce00_162;
v0x5649685cce00_163 .array/port v0x5649685cce00, 163;
v0x5649685cce00_164 .array/port v0x5649685cce00, 164;
v0x5649685cce00_165 .array/port v0x5649685cce00, 165;
v0x5649685cce00_166 .array/port v0x5649685cce00, 166;
E_0x5649685cc320/41 .event anyedge, v0x5649685cce00_163, v0x5649685cce00_164, v0x5649685cce00_165, v0x5649685cce00_166;
v0x5649685cce00_167 .array/port v0x5649685cce00, 167;
v0x5649685cce00_168 .array/port v0x5649685cce00, 168;
v0x5649685cce00_169 .array/port v0x5649685cce00, 169;
v0x5649685cce00_170 .array/port v0x5649685cce00, 170;
E_0x5649685cc320/42 .event anyedge, v0x5649685cce00_167, v0x5649685cce00_168, v0x5649685cce00_169, v0x5649685cce00_170;
v0x5649685cce00_171 .array/port v0x5649685cce00, 171;
v0x5649685cce00_172 .array/port v0x5649685cce00, 172;
v0x5649685cce00_173 .array/port v0x5649685cce00, 173;
v0x5649685cce00_174 .array/port v0x5649685cce00, 174;
E_0x5649685cc320/43 .event anyedge, v0x5649685cce00_171, v0x5649685cce00_172, v0x5649685cce00_173, v0x5649685cce00_174;
v0x5649685cce00_175 .array/port v0x5649685cce00, 175;
v0x5649685cce00_176 .array/port v0x5649685cce00, 176;
v0x5649685cce00_177 .array/port v0x5649685cce00, 177;
v0x5649685cce00_178 .array/port v0x5649685cce00, 178;
E_0x5649685cc320/44 .event anyedge, v0x5649685cce00_175, v0x5649685cce00_176, v0x5649685cce00_177, v0x5649685cce00_178;
v0x5649685cce00_179 .array/port v0x5649685cce00, 179;
v0x5649685cce00_180 .array/port v0x5649685cce00, 180;
v0x5649685cce00_181 .array/port v0x5649685cce00, 181;
v0x5649685cce00_182 .array/port v0x5649685cce00, 182;
E_0x5649685cc320/45 .event anyedge, v0x5649685cce00_179, v0x5649685cce00_180, v0x5649685cce00_181, v0x5649685cce00_182;
v0x5649685cce00_183 .array/port v0x5649685cce00, 183;
v0x5649685cce00_184 .array/port v0x5649685cce00, 184;
v0x5649685cce00_185 .array/port v0x5649685cce00, 185;
v0x5649685cce00_186 .array/port v0x5649685cce00, 186;
E_0x5649685cc320/46 .event anyedge, v0x5649685cce00_183, v0x5649685cce00_184, v0x5649685cce00_185, v0x5649685cce00_186;
v0x5649685cce00_187 .array/port v0x5649685cce00, 187;
v0x5649685cce00_188 .array/port v0x5649685cce00, 188;
v0x5649685cce00_189 .array/port v0x5649685cce00, 189;
v0x5649685cce00_190 .array/port v0x5649685cce00, 190;
E_0x5649685cc320/47 .event anyedge, v0x5649685cce00_187, v0x5649685cce00_188, v0x5649685cce00_189, v0x5649685cce00_190;
v0x5649685cce00_191 .array/port v0x5649685cce00, 191;
v0x5649685cce00_192 .array/port v0x5649685cce00, 192;
v0x5649685cce00_193 .array/port v0x5649685cce00, 193;
v0x5649685cce00_194 .array/port v0x5649685cce00, 194;
E_0x5649685cc320/48 .event anyedge, v0x5649685cce00_191, v0x5649685cce00_192, v0x5649685cce00_193, v0x5649685cce00_194;
v0x5649685cce00_195 .array/port v0x5649685cce00, 195;
v0x5649685cce00_196 .array/port v0x5649685cce00, 196;
v0x5649685cce00_197 .array/port v0x5649685cce00, 197;
v0x5649685cce00_198 .array/port v0x5649685cce00, 198;
E_0x5649685cc320/49 .event anyedge, v0x5649685cce00_195, v0x5649685cce00_196, v0x5649685cce00_197, v0x5649685cce00_198;
v0x5649685cce00_199 .array/port v0x5649685cce00, 199;
v0x5649685cce00_200 .array/port v0x5649685cce00, 200;
v0x5649685cce00_201 .array/port v0x5649685cce00, 201;
v0x5649685cce00_202 .array/port v0x5649685cce00, 202;
E_0x5649685cc320/50 .event anyedge, v0x5649685cce00_199, v0x5649685cce00_200, v0x5649685cce00_201, v0x5649685cce00_202;
v0x5649685cce00_203 .array/port v0x5649685cce00, 203;
v0x5649685cce00_204 .array/port v0x5649685cce00, 204;
v0x5649685cce00_205 .array/port v0x5649685cce00, 205;
v0x5649685cce00_206 .array/port v0x5649685cce00, 206;
E_0x5649685cc320/51 .event anyedge, v0x5649685cce00_203, v0x5649685cce00_204, v0x5649685cce00_205, v0x5649685cce00_206;
v0x5649685cce00_207 .array/port v0x5649685cce00, 207;
v0x5649685cce00_208 .array/port v0x5649685cce00, 208;
v0x5649685cce00_209 .array/port v0x5649685cce00, 209;
v0x5649685cce00_210 .array/port v0x5649685cce00, 210;
E_0x5649685cc320/52 .event anyedge, v0x5649685cce00_207, v0x5649685cce00_208, v0x5649685cce00_209, v0x5649685cce00_210;
v0x5649685cce00_211 .array/port v0x5649685cce00, 211;
v0x5649685cce00_212 .array/port v0x5649685cce00, 212;
v0x5649685cce00_213 .array/port v0x5649685cce00, 213;
v0x5649685cce00_214 .array/port v0x5649685cce00, 214;
E_0x5649685cc320/53 .event anyedge, v0x5649685cce00_211, v0x5649685cce00_212, v0x5649685cce00_213, v0x5649685cce00_214;
v0x5649685cce00_215 .array/port v0x5649685cce00, 215;
v0x5649685cce00_216 .array/port v0x5649685cce00, 216;
v0x5649685cce00_217 .array/port v0x5649685cce00, 217;
v0x5649685cce00_218 .array/port v0x5649685cce00, 218;
E_0x5649685cc320/54 .event anyedge, v0x5649685cce00_215, v0x5649685cce00_216, v0x5649685cce00_217, v0x5649685cce00_218;
v0x5649685cce00_219 .array/port v0x5649685cce00, 219;
v0x5649685cce00_220 .array/port v0x5649685cce00, 220;
v0x5649685cce00_221 .array/port v0x5649685cce00, 221;
v0x5649685cce00_222 .array/port v0x5649685cce00, 222;
E_0x5649685cc320/55 .event anyedge, v0x5649685cce00_219, v0x5649685cce00_220, v0x5649685cce00_221, v0x5649685cce00_222;
v0x5649685cce00_223 .array/port v0x5649685cce00, 223;
v0x5649685cce00_224 .array/port v0x5649685cce00, 224;
v0x5649685cce00_225 .array/port v0x5649685cce00, 225;
v0x5649685cce00_226 .array/port v0x5649685cce00, 226;
E_0x5649685cc320/56 .event anyedge, v0x5649685cce00_223, v0x5649685cce00_224, v0x5649685cce00_225, v0x5649685cce00_226;
v0x5649685cce00_227 .array/port v0x5649685cce00, 227;
v0x5649685cce00_228 .array/port v0x5649685cce00, 228;
v0x5649685cce00_229 .array/port v0x5649685cce00, 229;
v0x5649685cce00_230 .array/port v0x5649685cce00, 230;
E_0x5649685cc320/57 .event anyedge, v0x5649685cce00_227, v0x5649685cce00_228, v0x5649685cce00_229, v0x5649685cce00_230;
v0x5649685cce00_231 .array/port v0x5649685cce00, 231;
v0x5649685cce00_232 .array/port v0x5649685cce00, 232;
v0x5649685cce00_233 .array/port v0x5649685cce00, 233;
v0x5649685cce00_234 .array/port v0x5649685cce00, 234;
E_0x5649685cc320/58 .event anyedge, v0x5649685cce00_231, v0x5649685cce00_232, v0x5649685cce00_233, v0x5649685cce00_234;
v0x5649685cce00_235 .array/port v0x5649685cce00, 235;
v0x5649685cce00_236 .array/port v0x5649685cce00, 236;
v0x5649685cce00_237 .array/port v0x5649685cce00, 237;
v0x5649685cce00_238 .array/port v0x5649685cce00, 238;
E_0x5649685cc320/59 .event anyedge, v0x5649685cce00_235, v0x5649685cce00_236, v0x5649685cce00_237, v0x5649685cce00_238;
v0x5649685cce00_239 .array/port v0x5649685cce00, 239;
v0x5649685cce00_240 .array/port v0x5649685cce00, 240;
v0x5649685cce00_241 .array/port v0x5649685cce00, 241;
v0x5649685cce00_242 .array/port v0x5649685cce00, 242;
E_0x5649685cc320/60 .event anyedge, v0x5649685cce00_239, v0x5649685cce00_240, v0x5649685cce00_241, v0x5649685cce00_242;
v0x5649685cce00_243 .array/port v0x5649685cce00, 243;
v0x5649685cce00_244 .array/port v0x5649685cce00, 244;
v0x5649685cce00_245 .array/port v0x5649685cce00, 245;
v0x5649685cce00_246 .array/port v0x5649685cce00, 246;
E_0x5649685cc320/61 .event anyedge, v0x5649685cce00_243, v0x5649685cce00_244, v0x5649685cce00_245, v0x5649685cce00_246;
v0x5649685cce00_247 .array/port v0x5649685cce00, 247;
v0x5649685cce00_248 .array/port v0x5649685cce00, 248;
v0x5649685cce00_249 .array/port v0x5649685cce00, 249;
v0x5649685cce00_250 .array/port v0x5649685cce00, 250;
E_0x5649685cc320/62 .event anyedge, v0x5649685cce00_247, v0x5649685cce00_248, v0x5649685cce00_249, v0x5649685cce00_250;
v0x5649685cce00_251 .array/port v0x5649685cce00, 251;
v0x5649685cce00_252 .array/port v0x5649685cce00, 252;
v0x5649685cce00_253 .array/port v0x5649685cce00, 253;
v0x5649685cce00_254 .array/port v0x5649685cce00, 254;
E_0x5649685cc320/63 .event anyedge, v0x5649685cce00_251, v0x5649685cce00_252, v0x5649685cce00_253, v0x5649685cce00_254;
v0x5649685cce00_255 .array/port v0x5649685cce00, 255;
E_0x5649685cc320/64 .event anyedge, v0x5649685cce00_255;
E_0x5649685cc320 .event/or E_0x5649685cc320/0, E_0x5649685cc320/1, E_0x5649685cc320/2, E_0x5649685cc320/3, E_0x5649685cc320/4, E_0x5649685cc320/5, E_0x5649685cc320/6, E_0x5649685cc320/7, E_0x5649685cc320/8, E_0x5649685cc320/9, E_0x5649685cc320/10, E_0x5649685cc320/11, E_0x5649685cc320/12, E_0x5649685cc320/13, E_0x5649685cc320/14, E_0x5649685cc320/15, E_0x5649685cc320/16, E_0x5649685cc320/17, E_0x5649685cc320/18, E_0x5649685cc320/19, E_0x5649685cc320/20, E_0x5649685cc320/21, E_0x5649685cc320/22, E_0x5649685cc320/23, E_0x5649685cc320/24, E_0x5649685cc320/25, E_0x5649685cc320/26, E_0x5649685cc320/27, E_0x5649685cc320/28, E_0x5649685cc320/29, E_0x5649685cc320/30, E_0x5649685cc320/31, E_0x5649685cc320/32, E_0x5649685cc320/33, E_0x5649685cc320/34, E_0x5649685cc320/35, E_0x5649685cc320/36, E_0x5649685cc320/37, E_0x5649685cc320/38, E_0x5649685cc320/39, E_0x5649685cc320/40, E_0x5649685cc320/41, E_0x5649685cc320/42, E_0x5649685cc320/43, E_0x5649685cc320/44, E_0x5649685cc320/45, E_0x5649685cc320/46, E_0x5649685cc320/47, E_0x5649685cc320/48, E_0x5649685cc320/49, E_0x5649685cc320/50, E_0x5649685cc320/51, E_0x5649685cc320/52, E_0x5649685cc320/53, E_0x5649685cc320/54, E_0x5649685cc320/55, E_0x5649685cc320/56, E_0x5649685cc320/57, E_0x5649685cc320/58, E_0x5649685cc320/59, E_0x5649685cc320/60, E_0x5649685cc320/61, E_0x5649685cc320/62, E_0x5649685cc320/63, E_0x5649685cc320/64;
S_0x5649685d0e60 .scope module, "WB_STAGE" "wb_stage" 23 248, 22 24 0, S_0x564968578090;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x5649685d1040 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x5649685f4b40 .functor BUFZ 1, L_0x5649685f45a0, C4<0>, C4<0>, C4<0>;
L_0x7f6a3b04b840 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5649685d1220_0 .net/2u *"_ivl_0", 3 0, L_0x7f6a3b04b840;  1 drivers
v0x5649685d1300_0 .net *"_ivl_2", 0 0, L_0x5649685f46d0;  1 drivers
v0x5649685d13c0_0 .net "wb_alu_result", 31 0, L_0x5649685f4280;  alias, 1 drivers
v0x5649685d14e0_0 .net "wb_mem_data", 31 0, v0x5649685cf7c0_0;  alias, 1 drivers
v0x5649685d15f0_0 .net "wb_mem_to_reg", 0 0, L_0x5649685f4610;  alias, 1 drivers
v0x5649685d16e0_0 .net "wb_opcode", 3 0, L_0x5649685f43d0;  alias, 1 drivers
v0x5649685d1780_0 .net "wb_rd", 5 0, L_0x5649685f42f0;  alias, 1 drivers
v0x5649685d1870_0 .net "wb_reg_write", 0 0, L_0x5649685f45a0;  alias, 1 drivers
v0x5649685d1960_0 .net "wb_rt", 5 0, L_0x5649685f4360;  alias, 1 drivers
v0x5649685d1a20_0 .net "wb_write_data", 31 0, L_0x5649685f4980;  alias, 1 drivers
v0x5649685d1ac0_0 .net "wb_write_en", 0 0, L_0x5649685f4b40;  alias, 1 drivers
v0x5649685d1bb0_0 .net "wb_write_reg", 5 0, L_0x5649685f4800;  alias, 1 drivers
L_0x5649685f46d0 .cmp/eq 4, L_0x5649685f43d0, L_0x7f6a3b04b840;
L_0x5649685f4800 .functor MUXZ 6, L_0x5649685f42f0, L_0x5649685f4360, L_0x5649685f46d0, C4<>;
L_0x5649685f4980 .functor MUXZ 32, L_0x5649685f4280, v0x5649685cf7c0_0, L_0x5649685f4610, C4<>;
S_0x564968577da0 .scope module, "im_minimal" "im_minimal" 25 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x564968412540 .param/l "MEM_SIZE" 0 25 7, +C4<00000000000000000000000100000000>;
o0x7f6a3b0a9978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5649685d6240_0 .net "address", 31 0, o0x7f6a3b0a9978;  0 drivers
v0x5649685d62e0_0 .var "instruction", 31 0;
v0x5649685d6380 .array "mem", 255 0, 31 0;
v0x5649685d6380_0 .array/port v0x5649685d6380, 0;
v0x5649685d6380_1 .array/port v0x5649685d6380, 1;
v0x5649685d6380_2 .array/port v0x5649685d6380, 2;
E_0x5649685d57c0/0 .event anyedge, v0x5649685d6240_0, v0x5649685d6380_0, v0x5649685d6380_1, v0x5649685d6380_2;
v0x5649685d6380_3 .array/port v0x5649685d6380, 3;
v0x5649685d6380_4 .array/port v0x5649685d6380, 4;
v0x5649685d6380_5 .array/port v0x5649685d6380, 5;
v0x5649685d6380_6 .array/port v0x5649685d6380, 6;
E_0x5649685d57c0/1 .event anyedge, v0x5649685d6380_3, v0x5649685d6380_4, v0x5649685d6380_5, v0x5649685d6380_6;
v0x5649685d6380_7 .array/port v0x5649685d6380, 7;
v0x5649685d6380_8 .array/port v0x5649685d6380, 8;
v0x5649685d6380_9 .array/port v0x5649685d6380, 9;
v0x5649685d6380_10 .array/port v0x5649685d6380, 10;
E_0x5649685d57c0/2 .event anyedge, v0x5649685d6380_7, v0x5649685d6380_8, v0x5649685d6380_9, v0x5649685d6380_10;
v0x5649685d6380_11 .array/port v0x5649685d6380, 11;
v0x5649685d6380_12 .array/port v0x5649685d6380, 12;
v0x5649685d6380_13 .array/port v0x5649685d6380, 13;
v0x5649685d6380_14 .array/port v0x5649685d6380, 14;
E_0x5649685d57c0/3 .event anyedge, v0x5649685d6380_11, v0x5649685d6380_12, v0x5649685d6380_13, v0x5649685d6380_14;
v0x5649685d6380_15 .array/port v0x5649685d6380, 15;
v0x5649685d6380_16 .array/port v0x5649685d6380, 16;
v0x5649685d6380_17 .array/port v0x5649685d6380, 17;
v0x5649685d6380_18 .array/port v0x5649685d6380, 18;
E_0x5649685d57c0/4 .event anyedge, v0x5649685d6380_15, v0x5649685d6380_16, v0x5649685d6380_17, v0x5649685d6380_18;
v0x5649685d6380_19 .array/port v0x5649685d6380, 19;
v0x5649685d6380_20 .array/port v0x5649685d6380, 20;
v0x5649685d6380_21 .array/port v0x5649685d6380, 21;
v0x5649685d6380_22 .array/port v0x5649685d6380, 22;
E_0x5649685d57c0/5 .event anyedge, v0x5649685d6380_19, v0x5649685d6380_20, v0x5649685d6380_21, v0x5649685d6380_22;
v0x5649685d6380_23 .array/port v0x5649685d6380, 23;
v0x5649685d6380_24 .array/port v0x5649685d6380, 24;
v0x5649685d6380_25 .array/port v0x5649685d6380, 25;
v0x5649685d6380_26 .array/port v0x5649685d6380, 26;
E_0x5649685d57c0/6 .event anyedge, v0x5649685d6380_23, v0x5649685d6380_24, v0x5649685d6380_25, v0x5649685d6380_26;
v0x5649685d6380_27 .array/port v0x5649685d6380, 27;
v0x5649685d6380_28 .array/port v0x5649685d6380, 28;
v0x5649685d6380_29 .array/port v0x5649685d6380, 29;
v0x5649685d6380_30 .array/port v0x5649685d6380, 30;
E_0x5649685d57c0/7 .event anyedge, v0x5649685d6380_27, v0x5649685d6380_28, v0x5649685d6380_29, v0x5649685d6380_30;
v0x5649685d6380_31 .array/port v0x5649685d6380, 31;
v0x5649685d6380_32 .array/port v0x5649685d6380, 32;
v0x5649685d6380_33 .array/port v0x5649685d6380, 33;
v0x5649685d6380_34 .array/port v0x5649685d6380, 34;
E_0x5649685d57c0/8 .event anyedge, v0x5649685d6380_31, v0x5649685d6380_32, v0x5649685d6380_33, v0x5649685d6380_34;
v0x5649685d6380_35 .array/port v0x5649685d6380, 35;
v0x5649685d6380_36 .array/port v0x5649685d6380, 36;
v0x5649685d6380_37 .array/port v0x5649685d6380, 37;
v0x5649685d6380_38 .array/port v0x5649685d6380, 38;
E_0x5649685d57c0/9 .event anyedge, v0x5649685d6380_35, v0x5649685d6380_36, v0x5649685d6380_37, v0x5649685d6380_38;
v0x5649685d6380_39 .array/port v0x5649685d6380, 39;
v0x5649685d6380_40 .array/port v0x5649685d6380, 40;
v0x5649685d6380_41 .array/port v0x5649685d6380, 41;
v0x5649685d6380_42 .array/port v0x5649685d6380, 42;
E_0x5649685d57c0/10 .event anyedge, v0x5649685d6380_39, v0x5649685d6380_40, v0x5649685d6380_41, v0x5649685d6380_42;
v0x5649685d6380_43 .array/port v0x5649685d6380, 43;
v0x5649685d6380_44 .array/port v0x5649685d6380, 44;
v0x5649685d6380_45 .array/port v0x5649685d6380, 45;
v0x5649685d6380_46 .array/port v0x5649685d6380, 46;
E_0x5649685d57c0/11 .event anyedge, v0x5649685d6380_43, v0x5649685d6380_44, v0x5649685d6380_45, v0x5649685d6380_46;
v0x5649685d6380_47 .array/port v0x5649685d6380, 47;
v0x5649685d6380_48 .array/port v0x5649685d6380, 48;
v0x5649685d6380_49 .array/port v0x5649685d6380, 49;
v0x5649685d6380_50 .array/port v0x5649685d6380, 50;
E_0x5649685d57c0/12 .event anyedge, v0x5649685d6380_47, v0x5649685d6380_48, v0x5649685d6380_49, v0x5649685d6380_50;
v0x5649685d6380_51 .array/port v0x5649685d6380, 51;
v0x5649685d6380_52 .array/port v0x5649685d6380, 52;
v0x5649685d6380_53 .array/port v0x5649685d6380, 53;
v0x5649685d6380_54 .array/port v0x5649685d6380, 54;
E_0x5649685d57c0/13 .event anyedge, v0x5649685d6380_51, v0x5649685d6380_52, v0x5649685d6380_53, v0x5649685d6380_54;
v0x5649685d6380_55 .array/port v0x5649685d6380, 55;
v0x5649685d6380_56 .array/port v0x5649685d6380, 56;
v0x5649685d6380_57 .array/port v0x5649685d6380, 57;
v0x5649685d6380_58 .array/port v0x5649685d6380, 58;
E_0x5649685d57c0/14 .event anyedge, v0x5649685d6380_55, v0x5649685d6380_56, v0x5649685d6380_57, v0x5649685d6380_58;
v0x5649685d6380_59 .array/port v0x5649685d6380, 59;
v0x5649685d6380_60 .array/port v0x5649685d6380, 60;
v0x5649685d6380_61 .array/port v0x5649685d6380, 61;
v0x5649685d6380_62 .array/port v0x5649685d6380, 62;
E_0x5649685d57c0/15 .event anyedge, v0x5649685d6380_59, v0x5649685d6380_60, v0x5649685d6380_61, v0x5649685d6380_62;
v0x5649685d6380_63 .array/port v0x5649685d6380, 63;
v0x5649685d6380_64 .array/port v0x5649685d6380, 64;
v0x5649685d6380_65 .array/port v0x5649685d6380, 65;
v0x5649685d6380_66 .array/port v0x5649685d6380, 66;
E_0x5649685d57c0/16 .event anyedge, v0x5649685d6380_63, v0x5649685d6380_64, v0x5649685d6380_65, v0x5649685d6380_66;
v0x5649685d6380_67 .array/port v0x5649685d6380, 67;
v0x5649685d6380_68 .array/port v0x5649685d6380, 68;
v0x5649685d6380_69 .array/port v0x5649685d6380, 69;
v0x5649685d6380_70 .array/port v0x5649685d6380, 70;
E_0x5649685d57c0/17 .event anyedge, v0x5649685d6380_67, v0x5649685d6380_68, v0x5649685d6380_69, v0x5649685d6380_70;
v0x5649685d6380_71 .array/port v0x5649685d6380, 71;
v0x5649685d6380_72 .array/port v0x5649685d6380, 72;
v0x5649685d6380_73 .array/port v0x5649685d6380, 73;
v0x5649685d6380_74 .array/port v0x5649685d6380, 74;
E_0x5649685d57c0/18 .event anyedge, v0x5649685d6380_71, v0x5649685d6380_72, v0x5649685d6380_73, v0x5649685d6380_74;
v0x5649685d6380_75 .array/port v0x5649685d6380, 75;
v0x5649685d6380_76 .array/port v0x5649685d6380, 76;
v0x5649685d6380_77 .array/port v0x5649685d6380, 77;
v0x5649685d6380_78 .array/port v0x5649685d6380, 78;
E_0x5649685d57c0/19 .event anyedge, v0x5649685d6380_75, v0x5649685d6380_76, v0x5649685d6380_77, v0x5649685d6380_78;
v0x5649685d6380_79 .array/port v0x5649685d6380, 79;
v0x5649685d6380_80 .array/port v0x5649685d6380, 80;
v0x5649685d6380_81 .array/port v0x5649685d6380, 81;
v0x5649685d6380_82 .array/port v0x5649685d6380, 82;
E_0x5649685d57c0/20 .event anyedge, v0x5649685d6380_79, v0x5649685d6380_80, v0x5649685d6380_81, v0x5649685d6380_82;
v0x5649685d6380_83 .array/port v0x5649685d6380, 83;
v0x5649685d6380_84 .array/port v0x5649685d6380, 84;
v0x5649685d6380_85 .array/port v0x5649685d6380, 85;
v0x5649685d6380_86 .array/port v0x5649685d6380, 86;
E_0x5649685d57c0/21 .event anyedge, v0x5649685d6380_83, v0x5649685d6380_84, v0x5649685d6380_85, v0x5649685d6380_86;
v0x5649685d6380_87 .array/port v0x5649685d6380, 87;
v0x5649685d6380_88 .array/port v0x5649685d6380, 88;
v0x5649685d6380_89 .array/port v0x5649685d6380, 89;
v0x5649685d6380_90 .array/port v0x5649685d6380, 90;
E_0x5649685d57c0/22 .event anyedge, v0x5649685d6380_87, v0x5649685d6380_88, v0x5649685d6380_89, v0x5649685d6380_90;
v0x5649685d6380_91 .array/port v0x5649685d6380, 91;
v0x5649685d6380_92 .array/port v0x5649685d6380, 92;
v0x5649685d6380_93 .array/port v0x5649685d6380, 93;
v0x5649685d6380_94 .array/port v0x5649685d6380, 94;
E_0x5649685d57c0/23 .event anyedge, v0x5649685d6380_91, v0x5649685d6380_92, v0x5649685d6380_93, v0x5649685d6380_94;
v0x5649685d6380_95 .array/port v0x5649685d6380, 95;
v0x5649685d6380_96 .array/port v0x5649685d6380, 96;
v0x5649685d6380_97 .array/port v0x5649685d6380, 97;
v0x5649685d6380_98 .array/port v0x5649685d6380, 98;
E_0x5649685d57c0/24 .event anyedge, v0x5649685d6380_95, v0x5649685d6380_96, v0x5649685d6380_97, v0x5649685d6380_98;
v0x5649685d6380_99 .array/port v0x5649685d6380, 99;
v0x5649685d6380_100 .array/port v0x5649685d6380, 100;
v0x5649685d6380_101 .array/port v0x5649685d6380, 101;
v0x5649685d6380_102 .array/port v0x5649685d6380, 102;
E_0x5649685d57c0/25 .event anyedge, v0x5649685d6380_99, v0x5649685d6380_100, v0x5649685d6380_101, v0x5649685d6380_102;
v0x5649685d6380_103 .array/port v0x5649685d6380, 103;
v0x5649685d6380_104 .array/port v0x5649685d6380, 104;
v0x5649685d6380_105 .array/port v0x5649685d6380, 105;
v0x5649685d6380_106 .array/port v0x5649685d6380, 106;
E_0x5649685d57c0/26 .event anyedge, v0x5649685d6380_103, v0x5649685d6380_104, v0x5649685d6380_105, v0x5649685d6380_106;
v0x5649685d6380_107 .array/port v0x5649685d6380, 107;
v0x5649685d6380_108 .array/port v0x5649685d6380, 108;
v0x5649685d6380_109 .array/port v0x5649685d6380, 109;
v0x5649685d6380_110 .array/port v0x5649685d6380, 110;
E_0x5649685d57c0/27 .event anyedge, v0x5649685d6380_107, v0x5649685d6380_108, v0x5649685d6380_109, v0x5649685d6380_110;
v0x5649685d6380_111 .array/port v0x5649685d6380, 111;
v0x5649685d6380_112 .array/port v0x5649685d6380, 112;
v0x5649685d6380_113 .array/port v0x5649685d6380, 113;
v0x5649685d6380_114 .array/port v0x5649685d6380, 114;
E_0x5649685d57c0/28 .event anyedge, v0x5649685d6380_111, v0x5649685d6380_112, v0x5649685d6380_113, v0x5649685d6380_114;
v0x5649685d6380_115 .array/port v0x5649685d6380, 115;
v0x5649685d6380_116 .array/port v0x5649685d6380, 116;
v0x5649685d6380_117 .array/port v0x5649685d6380, 117;
v0x5649685d6380_118 .array/port v0x5649685d6380, 118;
E_0x5649685d57c0/29 .event anyedge, v0x5649685d6380_115, v0x5649685d6380_116, v0x5649685d6380_117, v0x5649685d6380_118;
v0x5649685d6380_119 .array/port v0x5649685d6380, 119;
v0x5649685d6380_120 .array/port v0x5649685d6380, 120;
v0x5649685d6380_121 .array/port v0x5649685d6380, 121;
v0x5649685d6380_122 .array/port v0x5649685d6380, 122;
E_0x5649685d57c0/30 .event anyedge, v0x5649685d6380_119, v0x5649685d6380_120, v0x5649685d6380_121, v0x5649685d6380_122;
v0x5649685d6380_123 .array/port v0x5649685d6380, 123;
v0x5649685d6380_124 .array/port v0x5649685d6380, 124;
v0x5649685d6380_125 .array/port v0x5649685d6380, 125;
v0x5649685d6380_126 .array/port v0x5649685d6380, 126;
E_0x5649685d57c0/31 .event anyedge, v0x5649685d6380_123, v0x5649685d6380_124, v0x5649685d6380_125, v0x5649685d6380_126;
v0x5649685d6380_127 .array/port v0x5649685d6380, 127;
v0x5649685d6380_128 .array/port v0x5649685d6380, 128;
v0x5649685d6380_129 .array/port v0x5649685d6380, 129;
v0x5649685d6380_130 .array/port v0x5649685d6380, 130;
E_0x5649685d57c0/32 .event anyedge, v0x5649685d6380_127, v0x5649685d6380_128, v0x5649685d6380_129, v0x5649685d6380_130;
v0x5649685d6380_131 .array/port v0x5649685d6380, 131;
v0x5649685d6380_132 .array/port v0x5649685d6380, 132;
v0x5649685d6380_133 .array/port v0x5649685d6380, 133;
v0x5649685d6380_134 .array/port v0x5649685d6380, 134;
E_0x5649685d57c0/33 .event anyedge, v0x5649685d6380_131, v0x5649685d6380_132, v0x5649685d6380_133, v0x5649685d6380_134;
v0x5649685d6380_135 .array/port v0x5649685d6380, 135;
v0x5649685d6380_136 .array/port v0x5649685d6380, 136;
v0x5649685d6380_137 .array/port v0x5649685d6380, 137;
v0x5649685d6380_138 .array/port v0x5649685d6380, 138;
E_0x5649685d57c0/34 .event anyedge, v0x5649685d6380_135, v0x5649685d6380_136, v0x5649685d6380_137, v0x5649685d6380_138;
v0x5649685d6380_139 .array/port v0x5649685d6380, 139;
v0x5649685d6380_140 .array/port v0x5649685d6380, 140;
v0x5649685d6380_141 .array/port v0x5649685d6380, 141;
v0x5649685d6380_142 .array/port v0x5649685d6380, 142;
E_0x5649685d57c0/35 .event anyedge, v0x5649685d6380_139, v0x5649685d6380_140, v0x5649685d6380_141, v0x5649685d6380_142;
v0x5649685d6380_143 .array/port v0x5649685d6380, 143;
v0x5649685d6380_144 .array/port v0x5649685d6380, 144;
v0x5649685d6380_145 .array/port v0x5649685d6380, 145;
v0x5649685d6380_146 .array/port v0x5649685d6380, 146;
E_0x5649685d57c0/36 .event anyedge, v0x5649685d6380_143, v0x5649685d6380_144, v0x5649685d6380_145, v0x5649685d6380_146;
v0x5649685d6380_147 .array/port v0x5649685d6380, 147;
v0x5649685d6380_148 .array/port v0x5649685d6380, 148;
v0x5649685d6380_149 .array/port v0x5649685d6380, 149;
v0x5649685d6380_150 .array/port v0x5649685d6380, 150;
E_0x5649685d57c0/37 .event anyedge, v0x5649685d6380_147, v0x5649685d6380_148, v0x5649685d6380_149, v0x5649685d6380_150;
v0x5649685d6380_151 .array/port v0x5649685d6380, 151;
v0x5649685d6380_152 .array/port v0x5649685d6380, 152;
v0x5649685d6380_153 .array/port v0x5649685d6380, 153;
v0x5649685d6380_154 .array/port v0x5649685d6380, 154;
E_0x5649685d57c0/38 .event anyedge, v0x5649685d6380_151, v0x5649685d6380_152, v0x5649685d6380_153, v0x5649685d6380_154;
v0x5649685d6380_155 .array/port v0x5649685d6380, 155;
v0x5649685d6380_156 .array/port v0x5649685d6380, 156;
v0x5649685d6380_157 .array/port v0x5649685d6380, 157;
v0x5649685d6380_158 .array/port v0x5649685d6380, 158;
E_0x5649685d57c0/39 .event anyedge, v0x5649685d6380_155, v0x5649685d6380_156, v0x5649685d6380_157, v0x5649685d6380_158;
v0x5649685d6380_159 .array/port v0x5649685d6380, 159;
v0x5649685d6380_160 .array/port v0x5649685d6380, 160;
v0x5649685d6380_161 .array/port v0x5649685d6380, 161;
v0x5649685d6380_162 .array/port v0x5649685d6380, 162;
E_0x5649685d57c0/40 .event anyedge, v0x5649685d6380_159, v0x5649685d6380_160, v0x5649685d6380_161, v0x5649685d6380_162;
v0x5649685d6380_163 .array/port v0x5649685d6380, 163;
v0x5649685d6380_164 .array/port v0x5649685d6380, 164;
v0x5649685d6380_165 .array/port v0x5649685d6380, 165;
v0x5649685d6380_166 .array/port v0x5649685d6380, 166;
E_0x5649685d57c0/41 .event anyedge, v0x5649685d6380_163, v0x5649685d6380_164, v0x5649685d6380_165, v0x5649685d6380_166;
v0x5649685d6380_167 .array/port v0x5649685d6380, 167;
v0x5649685d6380_168 .array/port v0x5649685d6380, 168;
v0x5649685d6380_169 .array/port v0x5649685d6380, 169;
v0x5649685d6380_170 .array/port v0x5649685d6380, 170;
E_0x5649685d57c0/42 .event anyedge, v0x5649685d6380_167, v0x5649685d6380_168, v0x5649685d6380_169, v0x5649685d6380_170;
v0x5649685d6380_171 .array/port v0x5649685d6380, 171;
v0x5649685d6380_172 .array/port v0x5649685d6380, 172;
v0x5649685d6380_173 .array/port v0x5649685d6380, 173;
v0x5649685d6380_174 .array/port v0x5649685d6380, 174;
E_0x5649685d57c0/43 .event anyedge, v0x5649685d6380_171, v0x5649685d6380_172, v0x5649685d6380_173, v0x5649685d6380_174;
v0x5649685d6380_175 .array/port v0x5649685d6380, 175;
v0x5649685d6380_176 .array/port v0x5649685d6380, 176;
v0x5649685d6380_177 .array/port v0x5649685d6380, 177;
v0x5649685d6380_178 .array/port v0x5649685d6380, 178;
E_0x5649685d57c0/44 .event anyedge, v0x5649685d6380_175, v0x5649685d6380_176, v0x5649685d6380_177, v0x5649685d6380_178;
v0x5649685d6380_179 .array/port v0x5649685d6380, 179;
v0x5649685d6380_180 .array/port v0x5649685d6380, 180;
v0x5649685d6380_181 .array/port v0x5649685d6380, 181;
v0x5649685d6380_182 .array/port v0x5649685d6380, 182;
E_0x5649685d57c0/45 .event anyedge, v0x5649685d6380_179, v0x5649685d6380_180, v0x5649685d6380_181, v0x5649685d6380_182;
v0x5649685d6380_183 .array/port v0x5649685d6380, 183;
v0x5649685d6380_184 .array/port v0x5649685d6380, 184;
v0x5649685d6380_185 .array/port v0x5649685d6380, 185;
v0x5649685d6380_186 .array/port v0x5649685d6380, 186;
E_0x5649685d57c0/46 .event anyedge, v0x5649685d6380_183, v0x5649685d6380_184, v0x5649685d6380_185, v0x5649685d6380_186;
v0x5649685d6380_187 .array/port v0x5649685d6380, 187;
v0x5649685d6380_188 .array/port v0x5649685d6380, 188;
v0x5649685d6380_189 .array/port v0x5649685d6380, 189;
v0x5649685d6380_190 .array/port v0x5649685d6380, 190;
E_0x5649685d57c0/47 .event anyedge, v0x5649685d6380_187, v0x5649685d6380_188, v0x5649685d6380_189, v0x5649685d6380_190;
v0x5649685d6380_191 .array/port v0x5649685d6380, 191;
v0x5649685d6380_192 .array/port v0x5649685d6380, 192;
v0x5649685d6380_193 .array/port v0x5649685d6380, 193;
v0x5649685d6380_194 .array/port v0x5649685d6380, 194;
E_0x5649685d57c0/48 .event anyedge, v0x5649685d6380_191, v0x5649685d6380_192, v0x5649685d6380_193, v0x5649685d6380_194;
v0x5649685d6380_195 .array/port v0x5649685d6380, 195;
v0x5649685d6380_196 .array/port v0x5649685d6380, 196;
v0x5649685d6380_197 .array/port v0x5649685d6380, 197;
v0x5649685d6380_198 .array/port v0x5649685d6380, 198;
E_0x5649685d57c0/49 .event anyedge, v0x5649685d6380_195, v0x5649685d6380_196, v0x5649685d6380_197, v0x5649685d6380_198;
v0x5649685d6380_199 .array/port v0x5649685d6380, 199;
v0x5649685d6380_200 .array/port v0x5649685d6380, 200;
v0x5649685d6380_201 .array/port v0x5649685d6380, 201;
v0x5649685d6380_202 .array/port v0x5649685d6380, 202;
E_0x5649685d57c0/50 .event anyedge, v0x5649685d6380_199, v0x5649685d6380_200, v0x5649685d6380_201, v0x5649685d6380_202;
v0x5649685d6380_203 .array/port v0x5649685d6380, 203;
v0x5649685d6380_204 .array/port v0x5649685d6380, 204;
v0x5649685d6380_205 .array/port v0x5649685d6380, 205;
v0x5649685d6380_206 .array/port v0x5649685d6380, 206;
E_0x5649685d57c0/51 .event anyedge, v0x5649685d6380_203, v0x5649685d6380_204, v0x5649685d6380_205, v0x5649685d6380_206;
v0x5649685d6380_207 .array/port v0x5649685d6380, 207;
v0x5649685d6380_208 .array/port v0x5649685d6380, 208;
v0x5649685d6380_209 .array/port v0x5649685d6380, 209;
v0x5649685d6380_210 .array/port v0x5649685d6380, 210;
E_0x5649685d57c0/52 .event anyedge, v0x5649685d6380_207, v0x5649685d6380_208, v0x5649685d6380_209, v0x5649685d6380_210;
v0x5649685d6380_211 .array/port v0x5649685d6380, 211;
v0x5649685d6380_212 .array/port v0x5649685d6380, 212;
v0x5649685d6380_213 .array/port v0x5649685d6380, 213;
v0x5649685d6380_214 .array/port v0x5649685d6380, 214;
E_0x5649685d57c0/53 .event anyedge, v0x5649685d6380_211, v0x5649685d6380_212, v0x5649685d6380_213, v0x5649685d6380_214;
v0x5649685d6380_215 .array/port v0x5649685d6380, 215;
v0x5649685d6380_216 .array/port v0x5649685d6380, 216;
v0x5649685d6380_217 .array/port v0x5649685d6380, 217;
v0x5649685d6380_218 .array/port v0x5649685d6380, 218;
E_0x5649685d57c0/54 .event anyedge, v0x5649685d6380_215, v0x5649685d6380_216, v0x5649685d6380_217, v0x5649685d6380_218;
v0x5649685d6380_219 .array/port v0x5649685d6380, 219;
v0x5649685d6380_220 .array/port v0x5649685d6380, 220;
v0x5649685d6380_221 .array/port v0x5649685d6380, 221;
v0x5649685d6380_222 .array/port v0x5649685d6380, 222;
E_0x5649685d57c0/55 .event anyedge, v0x5649685d6380_219, v0x5649685d6380_220, v0x5649685d6380_221, v0x5649685d6380_222;
v0x5649685d6380_223 .array/port v0x5649685d6380, 223;
v0x5649685d6380_224 .array/port v0x5649685d6380, 224;
v0x5649685d6380_225 .array/port v0x5649685d6380, 225;
v0x5649685d6380_226 .array/port v0x5649685d6380, 226;
E_0x5649685d57c0/56 .event anyedge, v0x5649685d6380_223, v0x5649685d6380_224, v0x5649685d6380_225, v0x5649685d6380_226;
v0x5649685d6380_227 .array/port v0x5649685d6380, 227;
v0x5649685d6380_228 .array/port v0x5649685d6380, 228;
v0x5649685d6380_229 .array/port v0x5649685d6380, 229;
v0x5649685d6380_230 .array/port v0x5649685d6380, 230;
E_0x5649685d57c0/57 .event anyedge, v0x5649685d6380_227, v0x5649685d6380_228, v0x5649685d6380_229, v0x5649685d6380_230;
v0x5649685d6380_231 .array/port v0x5649685d6380, 231;
v0x5649685d6380_232 .array/port v0x5649685d6380, 232;
v0x5649685d6380_233 .array/port v0x5649685d6380, 233;
v0x5649685d6380_234 .array/port v0x5649685d6380, 234;
E_0x5649685d57c0/58 .event anyedge, v0x5649685d6380_231, v0x5649685d6380_232, v0x5649685d6380_233, v0x5649685d6380_234;
v0x5649685d6380_235 .array/port v0x5649685d6380, 235;
v0x5649685d6380_236 .array/port v0x5649685d6380, 236;
v0x5649685d6380_237 .array/port v0x5649685d6380, 237;
v0x5649685d6380_238 .array/port v0x5649685d6380, 238;
E_0x5649685d57c0/59 .event anyedge, v0x5649685d6380_235, v0x5649685d6380_236, v0x5649685d6380_237, v0x5649685d6380_238;
v0x5649685d6380_239 .array/port v0x5649685d6380, 239;
v0x5649685d6380_240 .array/port v0x5649685d6380, 240;
v0x5649685d6380_241 .array/port v0x5649685d6380, 241;
v0x5649685d6380_242 .array/port v0x5649685d6380, 242;
E_0x5649685d57c0/60 .event anyedge, v0x5649685d6380_239, v0x5649685d6380_240, v0x5649685d6380_241, v0x5649685d6380_242;
v0x5649685d6380_243 .array/port v0x5649685d6380, 243;
v0x5649685d6380_244 .array/port v0x5649685d6380, 244;
v0x5649685d6380_245 .array/port v0x5649685d6380, 245;
v0x5649685d6380_246 .array/port v0x5649685d6380, 246;
E_0x5649685d57c0/61 .event anyedge, v0x5649685d6380_243, v0x5649685d6380_244, v0x5649685d6380_245, v0x5649685d6380_246;
v0x5649685d6380_247 .array/port v0x5649685d6380, 247;
v0x5649685d6380_248 .array/port v0x5649685d6380, 248;
v0x5649685d6380_249 .array/port v0x5649685d6380, 249;
v0x5649685d6380_250 .array/port v0x5649685d6380, 250;
E_0x5649685d57c0/62 .event anyedge, v0x5649685d6380_247, v0x5649685d6380_248, v0x5649685d6380_249, v0x5649685d6380_250;
v0x5649685d6380_251 .array/port v0x5649685d6380, 251;
v0x5649685d6380_252 .array/port v0x5649685d6380, 252;
v0x5649685d6380_253 .array/port v0x5649685d6380, 253;
v0x5649685d6380_254 .array/port v0x5649685d6380, 254;
E_0x5649685d57c0/63 .event anyedge, v0x5649685d6380_251, v0x5649685d6380_252, v0x5649685d6380_253, v0x5649685d6380_254;
v0x5649685d6380_255 .array/port v0x5649685d6380, 255;
E_0x5649685d57c0/64 .event anyedge, v0x5649685d6380_255;
E_0x5649685d57c0 .event/or E_0x5649685d57c0/0, E_0x5649685d57c0/1, E_0x5649685d57c0/2, E_0x5649685d57c0/3, E_0x5649685d57c0/4, E_0x5649685d57c0/5, E_0x5649685d57c0/6, E_0x5649685d57c0/7, E_0x5649685d57c0/8, E_0x5649685d57c0/9, E_0x5649685d57c0/10, E_0x5649685d57c0/11, E_0x5649685d57c0/12, E_0x5649685d57c0/13, E_0x5649685d57c0/14, E_0x5649685d57c0/15, E_0x5649685d57c0/16, E_0x5649685d57c0/17, E_0x5649685d57c0/18, E_0x5649685d57c0/19, E_0x5649685d57c0/20, E_0x5649685d57c0/21, E_0x5649685d57c0/22, E_0x5649685d57c0/23, E_0x5649685d57c0/24, E_0x5649685d57c0/25, E_0x5649685d57c0/26, E_0x5649685d57c0/27, E_0x5649685d57c0/28, E_0x5649685d57c0/29, E_0x5649685d57c0/30, E_0x5649685d57c0/31, E_0x5649685d57c0/32, E_0x5649685d57c0/33, E_0x5649685d57c0/34, E_0x5649685d57c0/35, E_0x5649685d57c0/36, E_0x5649685d57c0/37, E_0x5649685d57c0/38, E_0x5649685d57c0/39, E_0x5649685d57c0/40, E_0x5649685d57c0/41, E_0x5649685d57c0/42, E_0x5649685d57c0/43, E_0x5649685d57c0/44, E_0x5649685d57c0/45, E_0x5649685d57c0/46, E_0x5649685d57c0/47, E_0x5649685d57c0/48, E_0x5649685d57c0/49, E_0x5649685d57c0/50, E_0x5649685d57c0/51, E_0x5649685d57c0/52, E_0x5649685d57c0/53, E_0x5649685d57c0/54, E_0x5649685d57c0/55, E_0x5649685d57c0/56, E_0x5649685d57c0/57, E_0x5649685d57c0/58, E_0x5649685d57c0/59, E_0x5649685d57c0/60, E_0x5649685d57c0/61, E_0x5649685d57c0/62, E_0x5649685d57c0/63, E_0x5649685d57c0/64;
S_0x5649685d6010 .scope begin, "$unm_blk_65" "$unm_blk_65" 25 17, 25 17 0, S_0x564968577da0;
 .timescale -9 -12;
v0x5649685d61a0_0 .var/i "i", 31 0;
S_0x564968578960 .scope module, "tb_forwarding" "tb_forwarding" 26 7;
 .timescale -9 -12;
v0x5649685db410_0 .net "alu_input1", 31 0, L_0x5649685f5970;  1 drivers
v0x5649685db4f0_0 .net "alu_input2", 31 0, L_0x5649685f66b0;  1 drivers
v0x5649685db590_0 .var "ex_wb_alu_result", 31 0;
v0x5649685db630_0 .var "ex_wb_rd", 5 0;
v0x5649685db6d0_0 .var "ex_wb_reg_write", 0 0;
v0x5649685db770_0 .var "id_ex_reg_data1", 31 0;
v0x5649685db810_0 .var "id_ex_reg_data2", 31 0;
v0x5649685db8b0_0 .var "id_ex_rs", 5 0;
v0x5649685db980_0 .var "id_ex_rt", 5 0;
v0x5649685dba50_0 .var "mem_alu_result", 31 0;
v0x5649685dbb20_0 .var "mem_rd", 5 0;
v0x5649685dbbf0_0 .var "mem_reg_write", 0 0;
S_0x5649685d8bb0 .scope module, "UUT" "forwarding" 26 16, 9 27 0, S_0x564968578960;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x5649685f4c50 .functor AND 1, L_0x5649685f4bb0, v0x5649685db6d0_0, C4<1>, C4<1>;
L_0x5649685f4f40 .functor AND 1, L_0x5649685f4c50, L_0x5649685f4e00, C4<1>, C4<1>;
L_0x5649685f5180 .functor AND 1, L_0x5649685f5050, v0x5649685dbbf0_0, C4<1>, C4<1>;
L_0x5649685f56d0 .functor AND 1, L_0x5649685f5180, L_0x5649685f5590, C4<1>, C4<1>;
L_0x5649685f5c90 .functor AND 1, L_0x5649685f5ba0, v0x5649685db6d0_0, C4<1>, C4<1>;
L_0x5649685f5f30 .functor AND 1, L_0x5649685f5c90, L_0x5649685f5df0, C4<1>, C4<1>;
L_0x5649685f61e0 .functor AND 1, L_0x5649685f6040, v0x5649685dbbf0_0, C4<1>, C4<1>;
L_0x5649685f6170 .functor AND 1, L_0x5649685f61e0, L_0x5649685f6340, C4<1>, C4<1>;
v0x5649685d8ec0_0 .net *"_ivl_0", 0 0, L_0x5649685f4bb0;  1 drivers
v0x5649685d8fa0_0 .net *"_ivl_10", 0 0, L_0x5649685f4e00;  1 drivers
v0x5649685d9060_0 .net *"_ivl_13", 0 0, L_0x5649685f4f40;  1 drivers
v0x5649685d9100_0 .net *"_ivl_14", 0 0, L_0x5649685f5050;  1 drivers
v0x5649685d91c0_0 .net *"_ivl_17", 0 0, L_0x5649685f5180;  1 drivers
v0x5649685d92d0_0 .net *"_ivl_18", 31 0, L_0x5649685f5290;  1 drivers
L_0x7f6a3b04b918 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5649685d93b0_0 .net *"_ivl_21", 25 0, L_0x7f6a3b04b918;  1 drivers
L_0x7f6a3b04b960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5649685d9490_0 .net/2u *"_ivl_22", 31 0, L_0x7f6a3b04b960;  1 drivers
v0x5649685d9570_0 .net *"_ivl_24", 0 0, L_0x5649685f5590;  1 drivers
v0x5649685d96c0_0 .net *"_ivl_27", 0 0, L_0x5649685f56d0;  1 drivers
v0x5649685d9780_0 .net *"_ivl_28", 31 0, L_0x5649685f57e0;  1 drivers
v0x5649685d9860_0 .net *"_ivl_3", 0 0, L_0x5649685f4c50;  1 drivers
v0x5649685d9920_0 .net *"_ivl_32", 0 0, L_0x5649685f5ba0;  1 drivers
v0x5649685d99e0_0 .net *"_ivl_35", 0 0, L_0x5649685f5c90;  1 drivers
v0x5649685d9aa0_0 .net *"_ivl_36", 31 0, L_0x5649685f5d50;  1 drivers
L_0x7f6a3b04b9a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5649685d9b80_0 .net *"_ivl_39", 25 0, L_0x7f6a3b04b9a8;  1 drivers
v0x5649685d9c60_0 .net *"_ivl_4", 31 0, L_0x5649685f4d10;  1 drivers
L_0x7f6a3b04b9f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5649685d9d40_0 .net/2u *"_ivl_40", 31 0, L_0x7f6a3b04b9f0;  1 drivers
v0x5649685d9e20_0 .net *"_ivl_42", 0 0, L_0x5649685f5df0;  1 drivers
v0x5649685d9ee0_0 .net *"_ivl_45", 0 0, L_0x5649685f5f30;  1 drivers
v0x5649685d9fa0_0 .net *"_ivl_46", 0 0, L_0x5649685f6040;  1 drivers
v0x5649685da060_0 .net *"_ivl_49", 0 0, L_0x5649685f61e0;  1 drivers
v0x5649685da120_0 .net *"_ivl_50", 31 0, L_0x5649685f6250;  1 drivers
L_0x7f6a3b04ba38 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5649685da200_0 .net *"_ivl_53", 25 0, L_0x7f6a3b04ba38;  1 drivers
L_0x7f6a3b04ba80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5649685da2e0_0 .net/2u *"_ivl_54", 31 0, L_0x7f6a3b04ba80;  1 drivers
v0x5649685da3c0_0 .net *"_ivl_56", 0 0, L_0x5649685f6340;  1 drivers
v0x5649685da480_0 .net *"_ivl_59", 0 0, L_0x5649685f6170;  1 drivers
v0x5649685da540_0 .net *"_ivl_60", 31 0, L_0x5649685f6570;  1 drivers
L_0x7f6a3b04b888 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5649685da620_0 .net *"_ivl_7", 25 0, L_0x7f6a3b04b888;  1 drivers
L_0x7f6a3b04b8d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5649685da700_0 .net/2u *"_ivl_8", 31 0, L_0x7f6a3b04b8d0;  1 drivers
v0x5649685da7e0_0 .net "alu_input1", 31 0, L_0x5649685f5970;  alias, 1 drivers
v0x5649685da8c0_0 .net "alu_input2", 31 0, L_0x5649685f66b0;  alias, 1 drivers
v0x5649685da9a0_0 .net "ex_wb_alu_result", 31 0, v0x5649685db590_0;  1 drivers
v0x5649685daa80_0 .net "ex_wb_rd", 5 0, v0x5649685db630_0;  1 drivers
v0x5649685dab60_0 .net "ex_wb_reg_write", 0 0, v0x5649685db6d0_0;  1 drivers
v0x5649685dac20_0 .net "id_ex_reg_data1", 31 0, v0x5649685db770_0;  1 drivers
v0x5649685dad00_0 .net "id_ex_reg_data2", 31 0, v0x5649685db810_0;  1 drivers
v0x5649685dade0_0 .net "id_ex_rs", 5 0, v0x5649685db8b0_0;  1 drivers
v0x5649685daec0_0 .net "id_ex_rt", 5 0, v0x5649685db980_0;  1 drivers
v0x5649685dafa0_0 .net "mem_alu_result", 31 0, v0x5649685dba50_0;  1 drivers
v0x5649685db080_0 .net "mem_rd", 5 0, v0x5649685dbb20_0;  1 drivers
v0x5649685db160_0 .net "mem_reg_write", 0 0, v0x5649685dbbf0_0;  1 drivers
L_0x5649685f4bb0 .cmp/eq 6, v0x5649685db8b0_0, v0x5649685db630_0;
L_0x5649685f4d10 .concat [ 6 26 0 0], v0x5649685db8b0_0, L_0x7f6a3b04b888;
L_0x5649685f4e00 .cmp/ne 32, L_0x5649685f4d10, L_0x7f6a3b04b8d0;
L_0x5649685f5050 .cmp/eq 6, v0x5649685db8b0_0, v0x5649685dbb20_0;
L_0x5649685f5290 .concat [ 6 26 0 0], v0x5649685db8b0_0, L_0x7f6a3b04b918;
L_0x5649685f5590 .cmp/ne 32, L_0x5649685f5290, L_0x7f6a3b04b960;
L_0x5649685f57e0 .functor MUXZ 32, v0x5649685db770_0, v0x5649685dba50_0, L_0x5649685f56d0, C4<>;
L_0x5649685f5970 .functor MUXZ 32, L_0x5649685f57e0, v0x5649685db590_0, L_0x5649685f4f40, C4<>;
L_0x5649685f5ba0 .cmp/eq 6, v0x5649685db980_0, v0x5649685db630_0;
L_0x5649685f5d50 .concat [ 6 26 0 0], v0x5649685db980_0, L_0x7f6a3b04b9a8;
L_0x5649685f5df0 .cmp/ne 32, L_0x5649685f5d50, L_0x7f6a3b04b9f0;
L_0x5649685f6040 .cmp/eq 6, v0x5649685db980_0, v0x5649685dbb20_0;
L_0x5649685f6250 .concat [ 6 26 0 0], v0x5649685db980_0, L_0x7f6a3b04ba38;
L_0x5649685f6340 .cmp/ne 32, L_0x5649685f6250, L_0x7f6a3b04ba80;
L_0x5649685f6570 .functor MUXZ 32, v0x5649685db810_0, v0x5649685dba50_0, L_0x5649685f6170, C4<>;
L_0x5649685f66b0 .functor MUXZ 32, L_0x5649685f6570, v0x5649685db590_0, L_0x5649685f5f30, C4<>;
    .scope S_0x5649685aa0e0;
T_2 ;
    %wait E_0x5649685aa3f0;
    %load/vec4 v0x5649685aa620_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649685aa450_0, 0, 1;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v0x5649685aa6f0_0;
    %inv;
    %store/vec4 v0x5649685aa450_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x5649685aa530_0;
    %store/vec4 v0x5649685aa450_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5649685ab3d0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5649685ab760_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x5649685ab3d0;
T_4 ;
    %wait E_0x56496840be50;
    %load/vec4 v0x5649685ab830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5649685ab760_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5649685ab670_0;
    %assign/vec4 v0x5649685ab760_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5649685a6650;
T_5 ;
    %wait E_0x5649685a6980;
    %load/vec4 v0x5649685a71f0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_5.2, 5;
    %load/vec4 v0x5649685a71f0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %ix/getv 4, v0x5649685a71f0_0;
    %load/vec4a v0x5649685a74c0, 4;
    %store/vec4 v0x5649685a73c0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5649685a73c0_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5649685a6650;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5649685a7300_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5649685a7300_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5649685a7300_0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %load/vec4 v0x5649685a7300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5649685a7300_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 4026572819, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 4026573890, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 4026574885, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 4026575916, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 4026576945, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 4026577938, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 4026578962, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 4026579988, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1342247935, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 3758247936, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 889389056, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1342187521, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 3758843903, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 3758843904, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 3758844929, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 2692786176, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1994011648, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 2696981504, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 2701176832, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 915144704, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1342842881, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1921266688, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 2432738304, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 2168496128, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1188712448, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 2336273408, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1159438336, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1188789248, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1205116928, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 2340468736, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1188339712, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 2344664064, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 3758837760, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %pushi/vec4 890765312, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685a74c0, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x5649685a5d10;
T_7 ;
    %wait E_0x5649685a5fd0;
    %load/vec4 v0x5649685a6110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5649685a62c0_0, 0;
    %load/vec4 v0x5649685a6380_0;
    %assign/vec4 v0x5649685a64b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5649685a61d0_0;
    %assign/vec4 v0x5649685a62c0_0, 0;
    %load/vec4 v0x5649685a6380_0;
    %assign/vec4 v0x5649685a64b0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5649685a07c0;
T_8 ;
    %wait E_0x5649685a12a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649685a18e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649685a1680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649685a1770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649685a13e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649685a14b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649685a15b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5649685a1300_0, 0, 3;
    %load/vec4 v0x5649685a1840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.0 ;
    %jmp T_8.11;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685a18e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5649685a1300_0, 0, 3;
    %jmp T_8.11;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685a18e0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5649685a1300_0, 0, 3;
    %jmp T_8.11;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685a18e0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5649685a1300_0, 0, 3;
    %jmp T_8.11;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685a18e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685a13e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5649685a1300_0, 0, 3;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685a18e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685a1680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685a13e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5649685a1300_0, 0, 3;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685a1770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685a13e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5649685a1300_0, 0, 3;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685a18e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685a13e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5649685a1300_0, 0, 3;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685a15b0_0, 0, 1;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685a14b0_0, 0, 1;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685a14b0_0, 0, 1;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5649685a1ee0;
T_9 ;
    %wait E_0x5649685a20f0;
    %load/vec4 v0x5649685a40b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5649685a3030_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x5649685a3030_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5649685a3030_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5649685a35e0, 0, 4;
    %load/vec4 v0x5649685a3030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5649685a3030_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5649685a3520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x5649685a41a0_0;
    %load/vec4 v0x5649685a4280_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5649685a35e0, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x5649685a4280_0, v0x5649685a41a0_0, $time, v0x5649685a3520_0, v0x5649685a3270_0, v0x5649685a3440_0 {0 0 0};
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5649685a1a40;
T_10 ;
    %wait E_0x5649685a1c30;
    %load/vec4 v0x5649685a1dc0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x5649685a1dc0_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5649685a1cb0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x5649685a1dc0_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5649685a1cb0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5649685a02f0;
T_11 ;
    %wait E_0x5649685a0740;
    %load/vec4 v0x5649685a5530_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x5649685a52c0_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x5649685a52c0_0, v0x5649685a55f0_0, S<0,vec4,s10>, &PV<v0x5649685a52c0_0, 22, 10> {1 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5649685a02f0;
T_12 ;
    %wait E_0x56496840be50;
    %load/vec4 v0x5649685a5770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5649685a4870_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x5649685a5470_0, v0x5649685a52c0_0, v0x5649685a5530_0, v0x5649685a56b0_0, v0x5649685a5810_0, v0x5649685a55f0_0, S<0,vec4,s32>, v0x5649685a4870_0, v0x5649685a4b90_0 {1 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x56496859de60;
T_13 ;
    %wait E_0x56496840be50;
    %load/vec4 v0x56496859fd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56496859ea70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56496859ebf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56496859ecc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56496859e6c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56496859eb30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56496859ee60_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56496859ef30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56496859ed90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56496859e890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56496859e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56496859e530_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56496859e440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56496859e620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56496859e7d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x56496859f730_0;
    %assign/vec4 v0x56496859ea70_0, 0;
    %load/vec4 v0x56496859f8f0_0;
    %assign/vec4 v0x56496859ebf0_0, 0;
    %load/vec4 v0x56496859f9d0_0;
    %assign/vec4 v0x56496859ecc0_0, 0;
    %load/vec4 v0x56496859f330_0;
    %assign/vec4 v0x56496859e6c0_0, 0;
    %load/vec4 v0x56496859f810_0;
    %assign/vec4 v0x56496859eb30_0, 0;
    %load/vec4 v0x56496859fb70_0;
    %assign/vec4 v0x56496859ee60_0, 0;
    %load/vec4 v0x56496859fc50_0;
    %assign/vec4 v0x56496859ef30_0, 0;
    %load/vec4 v0x56496859fab0_0;
    %assign/vec4 v0x56496859ed90_0, 0;
    %load/vec4 v0x56496859f4d0_0;
    %assign/vec4 v0x56496859e890_0, 0;
    %load/vec4 v0x56496859f590_0;
    %assign/vec4 v0x56496859e930_0, 0;
    %load/vec4 v0x56496859f1b0_0;
    %assign/vec4 v0x56496859e530_0, 0;
    %load/vec4 v0x56496859f000_0;
    %assign/vec4 v0x56496859e440_0, 0;
    %load/vec4 v0x56496859f270_0;
    %assign/vec4 v0x56496859e620_0, 0;
    %load/vec4 v0x56496859f410_0;
    %assign/vec4 v0x56496859e7d0_0, 0;
    %load/vec4 v0x56496859f650_0;
    %assign/vec4 v0x56496859e9d0_0, 0;
    %load/vec4 v0x56496859f330_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x56496859f730_0, v0x56496859f810_0, v0x56496859fb70_0, v0x56496859fc50_0, S<0,vec4,s32>, v0x56496859f330_0, v0x56496859f650_0, v0x56496859fab0_0, v0x56496859f4d0_0 {1 0 0};
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5649684ec190;
T_14 ;
    %wait E_0x5649683eca00;
    %load/vec4 v0x56496853a300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564968598230_0, 0, 32;
    %jmp T_14.5;
T_14.0 ;
    %load/vec4 v0x564968559410_0;
    %load/vec4 v0x5649684f4390_0;
    %add;
    %store/vec4 v0x564968598230_0, 0, 32;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0x564968559410_0;
    %load/vec4 v0x5649684f4390_0;
    %sub;
    %store/vec4 v0x564968598230_0, 0, 32;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x564968559410_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x564968598230_0, 0, 32;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x564968559410_0;
    %store/vec4 v0x564968598230_0, 0, 32;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x564968578670;
T_15 ;
    %wait E_0x56496840b9e0;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x564968599b80_0, v0x5649685999e0_0 {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x56496859a0c0;
T_16 ;
    %wait E_0x56496840be50;
    %load/vec4 v0x56496859ad30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56496859adf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56496859aed0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56496859b210_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56496859b3b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56496859b130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56496859b490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56496859b070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56496859b2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56496859afb0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x56496859a5b0_0;
    %assign/vec4 v0x56496859adf0_0, 0;
    %load/vec4 v0x56496859a6a0_0;
    %assign/vec4 v0x56496859aed0_0, 0;
    %load/vec4 v0x56496859aa10_0;
    %assign/vec4 v0x56496859b210_0, 0;
    %load/vec4 v0x56496859abb0_0;
    %assign/vec4 v0x56496859b3b0_0, 0;
    %load/vec4 v0x56496859a930_0;
    %assign/vec4 v0x56496859b130_0, 0;
    %load/vec4 v0x56496859ac90_0;
    %assign/vec4 v0x56496859b490_0, 0;
    %load/vec4 v0x56496859a840_0;
    %assign/vec4 v0x56496859b070_0, 0;
    %load/vec4 v0x56496859aaf0_0;
    %assign/vec4 v0x56496859b2f0_0, 0;
    %load/vec4 v0x56496859a7a0_0;
    %assign/vec4 v0x56496859afb0_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x56496859a5b0_0, v0x56496859a6a0_0, v0x56496859aa10_0, v0x56496859abb0_0, v0x56496859a930_0, v0x56496859aaf0_0, v0x56496859a7a0_0 {0 0 0};
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5649685acd20;
T_17 ;
    %wait E_0x5649685ad100;
    %load/vec4 v0x5649685ad950_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_17.2, 5;
    %load/vec4 v0x5649685ad950_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %ix/getv 4, v0x5649685ad950_0;
    %load/vec4a v0x5649685adbe0, 4;
    %store/vec4 v0x5649685b05f0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5649685b05f0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5649685acd20;
T_18 ;
    %wait E_0x5649685ad080;
    %load/vec4 v0x5649685b04b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x5649685ad950_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.4, 5;
    %load/vec4 v0x5649685ad950_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5649685b06d0_0;
    %ix/getv 3, v0x5649685ad950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5649685adbe0, 0, 4;
T_18.2 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5649685acd20;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5649685adb40_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x5649685adb40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5649685adb40_0;
    %store/vec4a v0x5649685adbe0, 4, 0;
    %load/vec4 v0x5649685adb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5649685adb40_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685adbe0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685adbe0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685adbe0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685adbe0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685adbe0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685adbe0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685adbe0, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685adbe0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685adbe0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685adbe0, 4, 0;
    %end;
    .thread T_19;
    .scope S_0x5649685ac8c0;
T_20 ;
    %wait E_0x56496840be50;
    %load/vec4 v0x5649685b0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x5649685b09e0_0, v0x5649685b1050_0 {0 0 0};
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5649685c91b0;
T_21 ;
    %wait E_0x5649685c9530;
    %load/vec4 v0x5649685c9760_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649685c9590_0, 0, 1;
    %jmp T_21.3;
T_21.0 ;
    %load/vec4 v0x5649685c9830_0;
    %inv;
    %store/vec4 v0x5649685c9590_0, 0, 1;
    %jmp T_21.3;
T_21.1 ;
    %load/vec4 v0x5649685c9670_0;
    %store/vec4 v0x5649685c9590_0, 0, 1;
    %jmp T_21.3;
T_21.3 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5649685ca580;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5649685ca980_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x5649685ca580;
T_23 ;
    %wait E_0x5649685b6500;
    %load/vec4 v0x5649685caa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5649685ca980_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5649685ca890_0;
    %assign/vec4 v0x5649685ca980_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5649685c5800;
T_24 ;
    %wait E_0x5649685c5b30;
    %load/vec4 v0x5649685c63a0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_24.2, 5;
    %load/vec4 v0x5649685c63a0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_24.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %ix/getv 4, v0x5649685c63a0_0;
    %load/vec4a v0x5649685c6580, 4;
    %store/vec4 v0x5649685c64b0_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5649685c64b0_0, 0, 32;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5649685c5800;
T_25 ;
    %pushi/vec4 655, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685c6580, 4, 0;
    %pushi/vec4 21037061, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685c6580, 4, 0;
    %pushi/vec4 12713989, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685c6580, 4, 0;
    %pushi/vec4 197668, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685c6580, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685c6580, 4, 0;
    %vpi_call/w 24 30 "$display", "IM_SIMPLE: mem[0]=%h mem[1]=%h mem[2]=%h mem[3]=%h mem[4]=%h", &A<v0x5649685c6580, 0>, &A<v0x5649685c6580, 1>, &A<v0x5649685c6580, 2>, &A<v0x5649685c6580, 3>, &A<v0x5649685c6580, 4> {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x5649685c4ec0;
T_26 ;
    %wait E_0x5649685c5180;
    %load/vec4 v0x5649685c52c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5649685c5470_0, 0;
    %load/vec4 v0x5649685c5530_0;
    %assign/vec4 v0x5649685c5660_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5649685c5380_0;
    %assign/vec4 v0x5649685c5470_0, 0;
    %load/vec4 v0x5649685c5530_0;
    %assign/vec4 v0x5649685c5660_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5649685bf860;
T_27 ;
    %wait E_0x5649685c0340;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649685c0980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649685c0720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649685c0810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649685c0480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649685c0550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649685c0650_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5649685c03a0_0, 0, 3;
    %load/vec4 v0x5649685c08e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %jmp T_27.11;
T_27.0 ;
    %jmp T_27.11;
T_27.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685c0980_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5649685c03a0_0, 0, 3;
    %jmp T_27.11;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685c0980_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5649685c03a0_0, 0, 3;
    %jmp T_27.11;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685c0980_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5649685c03a0_0, 0, 3;
    %jmp T_27.11;
T_27.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685c0980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685c0480_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5649685c03a0_0, 0, 3;
    %jmp T_27.11;
T_27.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685c0980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685c0720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685c0480_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5649685c03a0_0, 0, 3;
    %jmp T_27.11;
T_27.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685c0810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685c0480_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5649685c03a0_0, 0, 3;
    %jmp T_27.11;
T_27.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685c0980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685c0480_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5649685c03a0_0, 0, 3;
    %jmp T_27.11;
T_27.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685c0650_0, 0, 1;
    %jmp T_27.11;
T_27.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685c0550_0, 0, 1;
    %jmp T_27.11;
T_27.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685c0550_0, 0, 1;
    %jmp T_27.11;
T_27.11 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5649685c0f80;
T_28 ;
    %wait E_0x5649685c1190;
    %load/vec4 v0x5649685c3150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5649685c20d0_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x5649685c20d0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5649685c20d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5649685c2680, 0, 4;
    %load/vec4 v0x5649685c20d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5649685c20d0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5649685c25c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x5649685c3240_0;
    %load/vec4 v0x5649685c3320_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5649685c2680, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x5649685c3320_0, v0x5649685c3240_0, $time, v0x5649685c25c0_0, v0x5649685c2310_0, v0x5649685c24e0_0 {0 0 0};
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5649685c0ae0;
T_29 ;
    %wait E_0x5649685c0cd0;
    %load/vec4 v0x5649685c0e60_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x5649685c0e60_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5649685c0d50_0, 0, 32;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x5649685c0e60_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5649685c0d50_0, 0, 32;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5649685bf390;
T_30 ;
    %wait E_0x5649685bf7e0;
    %load/vec4 v0x5649685c45f0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0x5649685c4380_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x5649685c4380_0, v0x5649685c46b0_0, S<0,vec4,s10>, &PV<v0x5649685c4380_0, 22, 10> {1 0 0};
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x5649685bf390;
T_31 ;
    %wait E_0x5649685b6500;
    %load/vec4 v0x5649685c4830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x5649685c3970_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x5649685c4530_0, v0x5649685c4380_0, v0x5649685c45f0_0, v0x5649685c4770_0, v0x5649685c48d0_0, v0x5649685c46b0_0, S<0,vec4,s32>, v0x5649685c3970_0, v0x5649685c3c90_0 {1 0 0};
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5649685bcee0;
T_32 ;
    %wait E_0x5649685b6500;
    %load/vec4 v0x5649685bee00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5649685bdb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5649685bdce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5649685bdd80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5649685bd740_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5649685bdc20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5649685bdef0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5649685bdfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5649685bde20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5649685bd910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5649685bd9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5649685bd5b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5649685bd4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5649685bd6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5649685bd850_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5649685be800_0;
    %assign/vec4 v0x5649685bdb10_0, 0;
    %load/vec4 v0x5649685be9c0_0;
    %assign/vec4 v0x5649685bdce0_0, 0;
    %load/vec4 v0x5649685beaa0_0;
    %assign/vec4 v0x5649685bdd80_0, 0;
    %load/vec4 v0x5649685be400_0;
    %assign/vec4 v0x5649685bd740_0, 0;
    %load/vec4 v0x5649685be8e0_0;
    %assign/vec4 v0x5649685bdc20_0, 0;
    %load/vec4 v0x5649685bec40_0;
    %assign/vec4 v0x5649685bdef0_0, 0;
    %load/vec4 v0x5649685bed20_0;
    %assign/vec4 v0x5649685bdfc0_0, 0;
    %load/vec4 v0x5649685beb80_0;
    %assign/vec4 v0x5649685bde20_0, 0;
    %load/vec4 v0x5649685be5a0_0;
    %assign/vec4 v0x5649685bd910_0, 0;
    %load/vec4 v0x5649685be660_0;
    %assign/vec4 v0x5649685bd9b0_0, 0;
    %load/vec4 v0x5649685be280_0;
    %assign/vec4 v0x5649685bd5b0_0, 0;
    %load/vec4 v0x5649685be0b0_0;
    %assign/vec4 v0x5649685bd4c0_0, 0;
    %load/vec4 v0x5649685be340_0;
    %assign/vec4 v0x5649685bd6a0_0, 0;
    %load/vec4 v0x5649685be4e0_0;
    %assign/vec4 v0x5649685bd850_0, 0;
    %load/vec4 v0x5649685be720_0;
    %assign/vec4 v0x5649685bda50_0, 0;
    %load/vec4 v0x5649685be400_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x5649685be800_0, v0x5649685be8e0_0, v0x5649685bec40_0, v0x5649685bed20_0, S<0,vec4,s32>, v0x5649685be400_0, v0x5649685be720_0, v0x5649685beb80_0, v0x5649685be5a0_0 {1 0 0};
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5649685b6300;
T_33 ;
    %wait E_0x5649685b65e0;
    %load/vec4 v0x5649685b6840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5649685b6d30_0, 0, 32;
    %jmp T_33.5;
T_33.0 ;
    %load/vec4 v0x5649685b6760_0;
    %load/vec4 v0x5649685b6900_0;
    %add;
    %store/vec4 v0x5649685b6d30_0, 0, 32;
    %jmp T_33.5;
T_33.1 ;
    %load/vec4 v0x5649685b6760_0;
    %load/vec4 v0x5649685b6900_0;
    %sub;
    %store/vec4 v0x5649685b6d30_0, 0, 32;
    %jmp T_33.5;
T_33.2 ;
    %load/vec4 v0x5649685b6760_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5649685b6d30_0, 0, 32;
    %jmp T_33.5;
T_33.3 ;
    %load/vec4 v0x5649685b6760_0;
    %store/vec4 v0x5649685b6d30_0, 0, 32;
    %jmp T_33.5;
T_33.5 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x5649685b5fe0;
T_34 ;
    %wait E_0x5649685b62a0;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x5649685b86c0_0, v0x5649685b8520_0 {0 0 0};
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x5649685b8c10;
T_35 ;
    %wait E_0x5649685b6500;
    %load/vec4 v0x5649685b9870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5649685b9930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5649685b9a10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5649685b9d50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5649685ba000_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5649685b9c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5649685ba0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5649685b9bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5649685b9f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5649685b9af0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x5649685b9100_0;
    %assign/vec4 v0x5649685b9930_0, 0;
    %load/vec4 v0x5649685b91f0_0;
    %assign/vec4 v0x5649685b9a10_0, 0;
    %load/vec4 v0x5649685b9570_0;
    %assign/vec4 v0x5649685b9d50_0, 0;
    %load/vec4 v0x5649685b96f0_0;
    %assign/vec4 v0x5649685ba000_0, 0;
    %load/vec4 v0x5649685b94d0_0;
    %assign/vec4 v0x5649685b9c70_0, 0;
    %load/vec4 v0x5649685b97d0_0;
    %assign/vec4 v0x5649685ba0e0_0, 0;
    %load/vec4 v0x5649685b9390_0;
    %assign/vec4 v0x5649685b9bb0_0, 0;
    %load/vec4 v0x5649685b9630_0;
    %assign/vec4 v0x5649685b9f40_0, 0;
    %load/vec4 v0x5649685b92f0_0;
    %assign/vec4 v0x5649685b9af0_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x5649685b9100_0, v0x5649685b91f0_0, v0x5649685b9570_0, v0x5649685b96f0_0, v0x5649685b94d0_0, v0x5649685b9630_0, v0x5649685b92f0_0 {0 0 0};
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5649685cbf40;
T_36 ;
    %wait E_0x5649685cc320;
    %load/vec4 v0x5649685ccb70_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_36.2, 5;
    %load/vec4 v0x5649685ccb70_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_36.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %ix/getv 4, v0x5649685ccb70_0;
    %load/vec4a v0x5649685cce00, 4;
    %store/vec4 v0x5649685cf7c0_0, 0, 32;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5649685cf7c0_0, 0, 32;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x5649685cbf40;
T_37 ;
    %wait E_0x5649685cc2a0;
    %load/vec4 v0x5649685cf6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x5649685ccb70_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_37.4, 5;
    %load/vec4 v0x5649685ccb70_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_37.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x5649685cf880_0;
    %ix/getv 3, v0x5649685ccb70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5649685cce00, 0, 4;
T_37.2 ;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5649685cbf40;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5649685ccd60_0, 0, 32;
T_38.0 ;
    %load/vec4 v0x5649685ccd60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_38.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5649685ccd60_0;
    %store/vec4a v0x5649685cce00, 4, 0;
    %load/vec4 v0x5649685ccd60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5649685ccd60_0, 0, 32;
    %jmp T_38.0;
T_38.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685cce00, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685cce00, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685cce00, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685cce00, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685cce00, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685cce00, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685cce00, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685cce00, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685cce00, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685cce00, 4, 0;
    %end;
    .thread T_38;
    .scope S_0x5649685cbae0;
T_39 ;
    %wait E_0x5649685b6500;
    %load/vec4 v0x5649685cfd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x5649685cfbc0_0, v0x5649685d0250_0 {0 0 0};
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x564968577da0;
T_40 ;
    %wait E_0x5649685d57c0;
    %load/vec4 v0x5649685d6240_0;
    %cmpi/u 256, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_40.0, 8;
    %ix/getv 4, v0x5649685d6240_0;
    %load/vec4a v0x5649685d6380, 4;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %store/vec4 v0x5649685d62e0_0, 0, 32;
    %load/vec4 v0x5649685d6240_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_40.2, 5;
    %vpi_call/w 25 13 "$display", "IM_MINIMAL: addr=%d, mem[%d]=%h", v0x5649685d6240_0, v0x5649685d6240_0, &A<v0x5649685d6380, v0x5649685d6240_0 > {0 0 0};
T_40.2 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x564968577da0;
T_41 ;
    %fork t_1, S_0x5649685d6010;
    %jmp t_0;
    .scope S_0x5649685d6010;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5649685d61a0_0, 0, 32;
T_41.0 ;
    %load/vec4 v0x5649685d61a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_41.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5649685d61a0_0;
    %store/vec4a v0x5649685d6380, 4, 0;
    %load/vec4 v0x5649685d61a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5649685d61a0_0, 0, 32;
    %jmp T_41.0;
T_41.1 ;
    %pushi/vec4 1342242821, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685d6380, 4, 0;
    %pushi/vec4 1342308355, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5649685d6380, 4, 0;
    %end;
    .scope S_0x564968577da0;
t_0 %join;
    %end;
    .thread T_41;
    .scope S_0x564968578960;
T_42 ;
    %vpi_call/w 26 32 "$display", "========== DATA FORWARDING TESTBENCH ==========\012" {0 0 0};
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5649685db8b0_0, 0, 6;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x5649685db980_0, 0, 6;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x5649685db630_0, 0, 6;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x5649685dbb20_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685db6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685dbbf0_0, 0, 1;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5649685db770_0, 0, 32;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x5649685db810_0, 0, 32;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v0x5649685db590_0, 0, 32;
    %pushi/vec4 400, 0, 32;
    %store/vec4 v0x5649685dba50_0, 0, 32;
    %delay 5000, 0;
    %load/vec4 v0x5649685db410_0;
    %cmpi/e 100, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.2, 4;
    %load/vec4 v0x5649685db4f0_0;
    %pushi/vec4 200, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.2;
    %flag_set/vec4 8;
    %jmp/0 T_42.0, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_42.1, 8;
T_42.0 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_42.1, 8;
 ; End of false expr.
    %blend;
T_42.1;
    %vpi_call/w 26 46 "$display", "Test 1 - No forward: alu_input1=%d (Expected 100), alu_input2=%d (Expected 200) %s", v0x5649685db410_0, v0x5649685db4f0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x5649685db8b0_0, 0, 6;
    %delay 5000, 0;
    %load/vec4 v0x5649685db410_0;
    %cmpi/e 300, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_42.3, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_42.4, 8;
T_42.3 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_42.4, 8;
 ; End of false expr.
    %blend;
T_42.4;
    %vpi_call/w 26 53 "$display", "Test 2 - Forward RS from EX/WB: alu_input1=%d (Expected 300) %s", v0x5649685db410_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x5649685db980_0, 0, 6;
    %delay 5000, 0;
    %load/vec4 v0x5649685db4f0_0;
    %cmpi/e 300, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_42.5, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_42.6, 8;
T_42.5 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_42.6, 8;
 ; End of false expr.
    %blend;
T_42.6;
    %vpi_call/w 26 59 "$display", "Test 3 - Forward RT from EX/WB: alu_input2=%d (Expected 300) %s", v0x5649685db4f0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x5649685db8b0_0, 0, 6;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x5649685db980_0, 0, 6;
    %delay 5000, 0;
    %load/vec4 v0x5649685db410_0;
    %cmpi/e 300, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.9, 4;
    %load/vec4 v0x5649685db4f0_0;
    %pushi/vec4 300, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.9;
    %flag_set/vec4 8;
    %jmp/0 T_42.7, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_42.8, 8;
T_42.7 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_42.8, 8;
 ; End of false expr.
    %blend;
T_42.8;
    %vpi_call/w 26 66 "$display", "Test 4 - Forward both from EX/WB: in1=%d, in2=%d (Both Expected 300) %s", v0x5649685db410_0, v0x5649685db4f0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x5649685db8b0_0, 0, 6;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x5649685db980_0, 0, 6;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x5649685db630_0, 0, 6;
    %delay 5000, 0;
    %load/vec4 v0x5649685db410_0;
    %cmpi/e 400, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_42.10, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_42.11, 8;
T_42.10 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_42.11, 8;
 ; End of false expr.
    %blend;
T_42.11;
    %vpi_call/w 26 74 "$display", "Test 5 - Forward RS from MEM: alu_input1=%d (Expected 400) %s", v0x5649685db410_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x5649685db8b0_0, 0, 6;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x5649685db980_0, 0, 6;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x5649685db630_0, 0, 6;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x5649685dbb20_0, 0, 6;
    %pushi/vec4 500, 0, 32;
    %store/vec4 v0x5649685db590_0, 0, 32;
    %delay 5000, 0;
    %load/vec4 v0x5649685db410_0;
    %cmpi/e 500, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_42.12, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_42.13, 8;
T_42.12 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_42.13, 8;
 ; End of false expr.
    %blend;
T_42.13;
    %vpi_call/w 26 84 "$display", "Test 6 - EX/WB priority: alu_input1=%d (Expected 500, not 400) %s", v0x5649685db410_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x5649685db8b0_0, 0, 6;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x5649685db630_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649685db6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649685dbbf0_0, 0, 1;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5649685db770_0, 0, 32;
    %delay 5000, 0;
    %load/vec4 v0x5649685db410_0;
    %cmpi/e 100, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_42.14, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_42.15, 8;
T_42.14 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_42.15, 8;
 ; End of false expr.
    %blend;
T_42.15;
    %vpi_call/w 26 94 "$display", "Test 7 - Disabled write: alu_input1=%d (Expected 100) %s", v0x5649685db410_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5649685db8b0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5649685db630_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649685db6d0_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x5649685db770_0, 0, 32;
    %pushi/vec4 2000, 0, 32;
    %store/vec4 v0x5649685db590_0, 0, 32;
    %delay 5000, 0;
    %load/vec4 v0x5649685db410_0;
    %cmpi/e 1000, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_42.16, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_42.17, 8;
T_42.16 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_42.17, 8;
 ; End of false expr.
    %blend;
T_42.17;
    %vpi_call/w 26 104 "$display", "Test 8 - x0 excluded: alu_input1=%d (Expected 1000, not forwarded) %s", v0x5649685db410_0, S<0,vec4,u32> {1 0 0};
    %vpi_call/w 26 107 "$display", "\012========== TEST COMPLETE ==========\012" {0 0 0};
    %vpi_call/w 26 108 "$finish" {0 0 0};
    %end;
    .thread T_42;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "-";
    "groupproject/groupproject.srcs/sources_1/new/cpu.v";
    "groupproject/groupproject.srcs/sources_1/new/ex_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/alu.v";
    "groupproject/groupproject.srcs/sources_1/new/mux.v";
    "groupproject/groupproject.srcs/sources_1/new/adder.v";
    "groupproject/groupproject.srcs/sources_1/new/exwb.v";
    "groupproject/groupproject.srcs/sources_1/new/forwarding.v";
    "groupproject/groupproject.srcs/sources_1/new/idex.v";
    "groupproject/groupproject.srcs/sources_1/new/id_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/controlunit.v";
    "groupproject/groupproject.srcs/sources_1/new/immgen.v";
    "groupproject/groupproject.srcs/sources_1/new/regfile.v";
    "groupproject/groupproject.srcs/sources_1/new/ifid.v";
    "groupproject/groupproject.srcs/sources_1/new/im.v";
    "groupproject/groupproject.srcs/sources_1/new/if_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/branchctl.v";
    "groupproject/groupproject.srcs/sources_1/new/pc.v";
    "groupproject/groupproject.srcs/sources_1/new/mem_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/dmem.v";
    "groupproject/groupproject.srcs/sources_1/new/wb_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/cpu_simple.v";
    "groupproject/groupproject.srcs/sim_1/new/im_simple.v";
    "groupproject/groupproject.srcs/sim_1/new/im_minimal.v";
    "groupproject/groupproject.srcs/sim_1/new/tb_forwarding.v";
