INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/CNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/D_Stage_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Stage_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/E_Stage_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_Stage_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/FSMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSMmult
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/HiLo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/M_Stage_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_Stage_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/Multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/W_Stage_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_Stage_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/and_fact.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_fact
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/fact_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/fact_res_done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_res_done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/fact_res_err_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_res_err_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/fact_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_top
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/mips_pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipelined
WARNING: [VRFC 10-3380] identifier 'alu_outM' is used before its declaration [H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/mips_pipelined.v:134]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/mult_inf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_inf
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/system_AD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_AD
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
