INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:18:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid321_Out0_copy322_c1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 3.669ns (56.657%)  route 2.807ns (43.343%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=1 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1456, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X47Y68         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf1/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.430     1.136    mulf1/operator/SignificandMultiplication/tile_0_mult/sigProdExt_c2[22]
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.121     1.257 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_34/O
                         net (fo=1, routed)           0.088     1.345    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_34_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.043     1.388 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28__0/O
                         net (fo=1, routed)           0.167     1.555    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28__0_n_0
    SLICE_X45Y69         LUT5 (Prop_lut5_I1_O)        0.043     1.598 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_25__0/O
                         net (fo=1, routed)           0.000     1.598    mulf1/operator/RoundingAdder/Mfull_c0_3[0]
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.849 r  mulf1/operator/RoundingAdder/Mfull_c0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     1.849    mulf1/operator/RoundingAdder/Mfull_c0_i_21__0_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.898 r  mulf1/operator/RoundingAdder/Mfull_c0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     1.898    mulf1/operator/RoundingAdder/Mfull_c0_i_20__0_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.947 r  mulf1/operator/RoundingAdder/Mfull_c0_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     1.947    mulf1/operator/RoundingAdder/Mfull_c0_i_19__0_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.996 r  mulf1/operator/RoundingAdder/Mfull_c0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     1.996    mulf1/operator/RoundingAdder/Mfull_c0_i_18__0_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.045 r  mulf1/operator/RoundingAdder/g0_b2__47_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.045    mulf1/operator/RoundingAdder/g0_b2__47_i_4_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.094 r  mulf1/operator/RoundingAdder/g0_b2__47_i_6/CO[3]
                         net (fo=1, routed)           0.007     2.101    mulf1/operator/RoundingAdder/g0_b2__47_i_6_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.150 r  mulf1/operator/RoundingAdder/minusOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.150    mulf1/operator/RoundingAdder/minusOp_carry_i_9_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.254 f  mulf1/operator/RoundingAdder/minusOp_carry_i_11/O[0]
                         net (fo=3, routed)           0.426     2.680    mulf1/operator/RoundingAdder/ip_result__0[28]
    SLICE_X43Y75         LUT4 (Prop_lut4_I0_O)        0.120     2.800 f  mulf1/operator/RoundingAdder/g0_b2__47_i_9/O
                         net (fo=1, routed)           0.185     2.985    mulf1/operator/RoundingAdder/g0_b2__47_i_9_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.043     3.028 f  mulf1/operator/RoundingAdder/g0_b2__47_i_8/O
                         net (fo=33, routed)          0.333     3.361    mulf1/operator/RoundingAdder/g0_b2__47_i_8_n_0
    SLICE_X41Y76         LUT5 (Prop_lut5_I4_O)        0.043     3.404 r  mulf1/operator/RoundingAdder/Mfull_c0_i_24__0/O
                         net (fo=4, routed)           0.142     3.545    mulf1/operator/RoundingAdder/Mfull_c0_i_24__0_n_0
    SLICE_X41Y76         LUT4 (Prop_lut4_I1_O)        0.043     3.588 r  mulf1/operator/RoundingAdder/g0_b2__47_i_5/O
                         net (fo=22, routed)          0.217     3.805    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/sfracX1__0
    SLICE_X40Y78         LUT6 (Prop_lut6_I1_O)        0.043     3.848 r  mulf1/operator/RoundingAdder/Mfull_c0_i_1__0/O
                         net (fo=1, routed)           0.286     4.134    mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[16]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_B[16]_P[22])
                                                      2.280     6.414 r  mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[22]
                         net (fo=2, routed)           0.527     6.941    mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2][5]
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.043     6.984 r  mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid321_Out0_copy322_c1[2]_i_1__1/O
                         net (fo=1, routed)           0.000     6.984    mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid321_Out0_copy322_c1_reg[2]_0[1]
    SLICE_X43Y76         FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid321_Out0_copy322_c1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=1456, unset)         0.483     7.183    mulf2/operator/SignificandMultiplication/clk
    SLICE_X43Y76         FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid321_Out0_copy322_c1_reg[2]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X43Y76         FDRE (Setup_fdre_C_D)        0.032     7.179    mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid321_Out0_copy322_c1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.179    
                         arrival time                          -6.984    
  -------------------------------------------------------------------
                         slack                                  0.195    




