==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 16.89 seconds. CPU system time: 0.98 seconds. Elapsed time: 17.87 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file '../hls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file '../hls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 39.37 seconds. CPU system time: 2.19 seconds. Elapsed time: 41.75 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,465 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,733 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,303 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,640 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../hls/sub_modules.cpp:50:24)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.62 seconds. CPU system time: 0.59 seconds. Elapsed time: 7.45 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../hls/sub_modules.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.468 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../hls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (../hls/sub_modules.cpp:38) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (../hls/sub_modules.cpp:42) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_4' (../hls/sub_modules.cpp:47) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (../hls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (../hls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.495 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.677 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' pipeline 'VITIS_LOOP_47_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_47_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_h_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.99 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.756 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 52.69 seconds. CPU system time: 3.2 seconds. Elapsed time: 60.4 seconds; current allocated memory: 312.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.29 seconds. CPU system time: 0.26 seconds. Elapsed time: 0.52 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 39.29 seconds. CPU system time: 2.26 seconds. Elapsed time: 41.65 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,465 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,733 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,303 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,640 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
WARNING: [HLS 214-167] The program may have out of bound array access (chls/sub_modules.cpp:50:24)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.53 seconds. Elapsed time: 7.38 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.468 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (chls/sub_modules.cpp:38) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (chls/sub_modules.cpp:42) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_4' (chls/sub_modules.cpp:47) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.495 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.677 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' pipeline 'VITIS_LOOP_47_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_47_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_h_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.755 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 53.36 seconds. CPU system time: 3.12 seconds. Elapsed time: 60.75 seconds; current allocated memory: 312.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 101.9 seconds. CPU system time: 4.18 seconds. Elapsed time: 77.75 seconds; current allocated memory: 30.285 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file /home/arthur/mapalogistico/hls_ip_repo/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 12.63 seconds. CPU system time: 0.85 seconds. Elapsed time: 15.72 seconds; current allocated memory: 9.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.07 seconds. CPU system time: 0.62 seconds. Elapsed time: 7.7 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 43.52 seconds. CPU system time: 2.38 seconds. Elapsed time: 46.04 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,465 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,733 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,306 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,643 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
WARNING: [HLS 214-167] The program may have out of bound array access (chls/sub_modules.cpp:50:24)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.85 seconds. CPU system time: 0.6 seconds. Elapsed time: 7.66 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.469 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (chls/sub_modules.cpp:38) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (chls/sub_modules.cpp:42) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_4' (chls/sub_modules.cpp:47) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.496 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.676 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.59 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' pipeline 'VITIS_LOOP_47_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_47_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_h_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.757 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 58.42 seconds. CPU system time: 3.43 seconds. Elapsed time: 66.22 seconds; current allocated memory: 314.125 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 111.72 seconds. CPU system time: 4.43 seconds. Elapsed time: 83.27 seconds; current allocated memory: 20.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file /home/arthur/mapalogistico/hls_ip_repo/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14 seconds. CPU system time: 1.06 seconds. Elapsed time: 17.43 seconds; current allocated memory: 9.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
ERROR: [HLS 207-3776] use of undeclared identifier 'outHash' (chls/sub_modules.cpp:54:4)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.08 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.46 seconds; current allocated memory: 0.145 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 43.58 seconds. CPU system time: 2.54 seconds. Elapsed time: 46.23 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,630 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,767 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,332 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,672 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
WARNING: [HLS 214-167] The program may have out of bound array access (chls/sub_modules.cpp:50:24)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.66 seconds. Elapsed time: 7.85 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.469 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (chls/sub_modules.cpp:38) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (chls/sub_modules.cpp:42) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_4' (chls/sub_modules.cpp:47) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.496 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.676 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' pipeline 'VITIS_LOOP_47_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_47_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_h_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.757 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 59.12 seconds. CPU system time: 3.58 seconds. Elapsed time: 67.01 seconds; current allocated memory: 314.164 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 46.86 seconds. CPU system time: 2.83 seconds. Elapsed time: 49.83 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,630 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,767 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,332 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,672 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
WARNING: [HLS 214-167] The program may have out of bound array access (chls/sub_modules.cpp:50:24)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.76 seconds. Elapsed time: 8.01 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.472 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (chls/sub_modules.cpp:38) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (chls/sub_modules.cpp:42) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_4' (chls/sub_modules.cpp:47) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.499 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.681 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.682 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.682 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.682 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.682 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.67 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' pipeline 'VITIS_LOOP_47_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_47_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_h_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.745 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.761 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 63.18 seconds. CPU system time: 4.04 seconds. Elapsed time: 71.44 seconds; current allocated memory: 314.715 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.41 seconds. CPU system time: 0.87 seconds. Elapsed time: 9.25 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_dataflow -override_user_fifo_depth=35000
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 35000 (for all user FIFOs regardless of other directives or pragmas).
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -trace_level port 
INFO: [HLS 200-1510] Running: config_dataflow -override_user_fifo_depth 35000 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 35000 (for all user FIFOs regardless of other directives or pragmas).
INFO: [HLS 200-1510] Running: config_export -output /home/arthur/mapalogistico/hls_ip_repo -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 47.96 seconds. CPU system time: 2.9 seconds. Elapsed time: 50.87 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,630 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,767 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,332 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,672 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
WARNING: [HLS 214-167] The program may have out of bound array access (chls/sub_modules.cpp:50:24)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.34 seconds. CPU system time: 0.75 seconds. Elapsed time: 7.97 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.469 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (chls/sub_modules.cpp:38) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (chls/sub_modules.cpp:42) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_4' (chls/sub_modules.cpp:47) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.496 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.5 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.676 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.77 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d35000_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d35000_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d35000_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d35000_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d35000_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d35000_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d35000_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d35000_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' pipeline 'VITIS_LOOP_47_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_47_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_h_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d35000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d35000_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d35000_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d35000_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d35000_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1.758 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 65.06 seconds. CPU system time: 4.13 seconds. Elapsed time: 73.19 seconds; current allocated memory: 314.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_dataflow -override_user_fifo_depth=35000
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 35000 (for all user FIFOs regardless of other directives or pragmas).
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_dataflow -override_user_fifo_depth 35000 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 35000 (for all user FIFOs regardless of other directives or pragmas).
INFO: [HLS 200-1510] Running: config_export -output /home/arthur/mapalogistico/hls_ip_repo -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 130.62 seconds. CPU system time: 5.63 seconds. Elapsed time: 97.83 seconds; current allocated memory: 20.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_dataflow -override_user_fifo_depth=35000
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 35000 (for all user FIFOs regardless of other directives or pragmas).
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_dataflow -override_user_fifo_depth 35000 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 35000 (for all user FIFOs regardless of other directives or pragmas).
INFO: [HLS 200-1510] Running: config_export -output /home/arthur/mapalogistico/hls_ip_repo -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.17 seconds. CPU system time: 0.8 seconds. Elapsed time: 8.92 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_dataflow -override_user_fifo_depth=35000
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 35000 (for all user FIFOs regardless of other directives or pragmas).
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_dataflow -override_user_fifo_depth 35000 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 35000 (for all user FIFOs regardless of other directives or pragmas).
INFO: [HLS 200-1510] Running: config_export -output /home/arthur/mapalogistico/hls_ip_repo -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 47.47 seconds. CPU system time: 2.91 seconds. Elapsed time: 50.4 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,630 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,767 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,332 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,672 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
WARNING: [HLS 214-167] The program may have out of bound array access (chls/sub_modules.cpp:50:24)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.23 seconds. CPU system time: 0.77 seconds. Elapsed time: 7.94 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.469 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (chls/sub_modules.cpp:38) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (chls/sub_modules.cpp:42) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_4' (chls/sub_modules.cpp:47) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.496 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.5 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.676 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d35000_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d35000_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d35000_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d35000_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d35000_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d35000_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d35000_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d35000_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' pipeline 'VITIS_LOOP_47_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_47_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_h_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d35000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d35000_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d35000_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d35000_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d35000_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.51 seconds; current allocated memory: 1.758 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 65 seconds. CPU system time: 4.22 seconds. Elapsed time: 73.21 seconds; current allocated memory: 314.875 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -output /home/arthur/mapalogistico/hls_ip_repo -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.71 seconds. CPU system time: 2.91 seconds. Elapsed time: 51.67 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,630 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,767 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,332 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,672 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
WARNING: [HLS 214-167] The program may have out of bound array access (chls/sub_modules.cpp:50:24)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.76 seconds. Elapsed time: 7.88 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.469 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (chls/sub_modules.cpp:38) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (chls/sub_modules.cpp:42) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_4' (chls/sub_modules.cpp:47) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.495 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.46 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.676 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' pipeline 'VITIS_LOOP_47_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_47_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_h_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.757 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 66.39 seconds. CPU system time: 4.14 seconds. Elapsed time: 74.49 seconds; current allocated memory: 313.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -output /home/arthur/mapalogistico/hls_ip_repo -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 136.71 seconds. CPU system time: 5.21 seconds. Elapsed time: 100.91 seconds; current allocated memory: 30.043 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -output /home/arthur/mapalogistico/hls_ip_repo -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file /home/arthur/mapalogistico/hls_ip_repo/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 16.69 seconds. CPU system time: 1.2 seconds. Elapsed time: 20.26 seconds; current allocated memory: 9.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 17.37 seconds. CPU system time: 1.07 seconds. Elapsed time: 18.44 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 39.38 seconds. CPU system time: 2.27 seconds. Elapsed time: 41.82 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,249 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,676 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,251 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,574 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
WARNING: [HLS 214-167] The program may have out of bound array access (chls/sub_modules.cpp:50:19)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.58 seconds. CPU system time: 0.64 seconds. Elapsed time: 7.45 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.468 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (chls/sub_modules.cpp:38) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (chls/sub_modules.cpp:42) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_4' (chls/sub_modules.cpp:47) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.495 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.677 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.677 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_47_4' pipeline 'VITIS_LOOP_47_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_47_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_h_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.736 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.755 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 52.95 seconds. CPU system time: 3.27 seconds. Elapsed time: 60.67 seconds; current allocated memory: 312.035 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 100.6 seconds. CPU system time: 4.39 seconds. Elapsed time: 77.98 seconds; current allocated memory: 29.625 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file /home/arthur/mapalogistico/hls_ip_repo/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.36 seconds. CPU system time: 0.97 seconds. Elapsed time: 16.8 seconds; current allocated memory: 9.160 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 18.02 seconds. CPU system time: 1.19 seconds. Elapsed time: 20.3 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 18.31 seconds. CPU system time: 1.21 seconds. Elapsed time: 19.5 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 42.52 seconds. CPU system time: 2.46 seconds. Elapsed time: 45.15 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,480 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,749 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,322 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,654 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.78 seconds. CPU system time: 0.66 seconds. Elapsed time: 7.62 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.469 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (chls/sub_modules.cpp:38) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (chls/sub_modules.cpp:42) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_4' (chls/sub_modules.cpp:48) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.496 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.676 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_4'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' (loop 'VITIS_LOOP_48_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read operation ('i_2_read_1', chls/sub_modules.cpp:51) on port 'i_2' (chls/sub_modules.cpp:51) and wire read operation ('i_2_read', chls/sub_modules.cpp:48) on port 'i_2' (chls/sub_modules.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' (loop 'VITIS_LOOP_48_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire read operation ('i_2_read_2', chls/sub_modules.cpp:51) on port 'i_2' (chls/sub_modules.cpp:51) and wire read operation ('i_2_read', chls/sub_modules.cpp:48) on port 'i_2' (chls/sub_modules.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' (loop 'VITIS_LOOP_48_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire read operation ('i_2_read_3', chls/sub_modules.cpp:52) on port 'i_2' (chls/sub_modules.cpp:52) and wire read operation ('i_2_read', chls/sub_modules.cpp:48) on port 'i_2' (chls/sub_modules.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' (loop 'VITIS_LOOP_48_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire read operation ('i_2_read_4', chls/sub_modules.cpp:48) on port 'i_2' (chls/sub_modules.cpp:48) and wire read operation ('i_2_read', chls/sub_modules.cpp:48) on port 'i_2' (chls/sub_modules.cpp:48).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 7, loop 'VITIS_LOOP_48_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_48_4' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' pipeline 'VITIS_LOOP_48_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_48_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_h_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.757 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 56.67 seconds. CPU system time: 3.53 seconds. Elapsed time: 64.62 seconds; current allocated memory: 314.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.82 seconds. CPU system time: 0.61 seconds. Elapsed time: 8.39 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.15 seconds. CPU system time: 0.75 seconds. Elapsed time: 8.86 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.32 seconds. CPU system time: 0.65 seconds. Elapsed time: 6.95 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 38.88 seconds. CPU system time: 2.4 seconds. Elapsed time: 41.31 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,532 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,751 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,321 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,653 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.67 seconds. CPU system time: 0.56 seconds. Elapsed time: 7.39 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.469 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (chls/sub_modules.cpp:38) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (chls/sub_modules.cpp:42) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_4' (chls/sub_modules.cpp:48) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.496 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.676 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_4'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' (loop 'VITIS_LOOP_48_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read operation ('i_2_read_1', chls/sub_modules.cpp:51) on port 'i_2' (chls/sub_modules.cpp:51) and wire read operation ('i_2_read', chls/sub_modules.cpp:48) on port 'i_2' (chls/sub_modules.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' (loop 'VITIS_LOOP_48_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire read operation ('i_2_read_2', chls/sub_modules.cpp:58) on port 'i_2' (chls/sub_modules.cpp:58) and wire read operation ('i_2_read', chls/sub_modules.cpp:48) on port 'i_2' (chls/sub_modules.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' (loop 'VITIS_LOOP_48_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire read operation ('i_2_read_3', chls/sub_modules.cpp:64) on port 'i_2' (chls/sub_modules.cpp:64) and wire read operation ('i_2_read', chls/sub_modules.cpp:48) on port 'i_2' (chls/sub_modules.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' (loop 'VITIS_LOOP_48_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire read operation ('i_2_read_4', chls/sub_modules.cpp:48) on port 'i_2' (chls/sub_modules.cpp:48) and wire read operation ('i_2_read', chls/sub_modules.cpp:48) on port 'i_2' (chls/sub_modules.cpp:48).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 8, loop 'VITIS_LOOP_48_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_48_4' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' pipeline 'VITIS_LOOP_48_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_48_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_h_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.757 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 52.82 seconds. CPU system time: 3.29 seconds. Elapsed time: 60.3 seconds; current allocated memory: 314.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.83 seconds. CPU system time: 0.59 seconds. Elapsed time: 6.4 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.92 seconds. CPU system time: 0.53 seconds. Elapsed time: 6.43 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.92 seconds. CPU system time: 0.56 seconds. Elapsed time: 6.48 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.97 seconds. CPU system time: 0.53 seconds. Elapsed time: 6.49 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.62 seconds. CPU system time: 0.57 seconds. Elapsed time: 7.17 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.14 seconds. CPU system time: 0.48 seconds. Elapsed time: 6.62 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 16.75 seconds. CPU system time: 1.06 seconds. Elapsed time: 17.86 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.17 seconds. CPU system time: 0.48 seconds. Elapsed time: 6.68 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.94 seconds. CPU system time: 0.52 seconds. Elapsed time: 6.48 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.99 seconds. CPU system time: 0.48 seconds. Elapsed time: 6.49 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 38.39 seconds. CPU system time: 2.35 seconds. Elapsed time: 40.82 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,589 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,795 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,351 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,648 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.73 seconds. CPU system time: 0.51 seconds. Elapsed time: 7.4 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.469 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (chls/sub_modules.cpp:39) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_4' (chls/sub_modules.cpp:46) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_6' (chls/sub_modules.cpp:55) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_39_2' (chls/sub_modules.cpp:39) in function 'set_hash_stream' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_46_4' (chls/sub_modules.cpp:46) in function 'set_hash_stream' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_40_3' (chls/sub_modules.cpp:40) in function 'set_hash_stream' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_5' (chls/sub_modules.cpp:47) in function 'set_hash_stream' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.496 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_46_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_46_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_6'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read operation ('i_read_1', chls/sub_modules.cpp:58) on port 'i' (chls/sub_modules.cpp:58) and wire read operation ('i_read', chls/sub_modules.cpp:55) on port 'i' (chls/sub_modules.cpp:55).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire read operation ('i_read_2', chls/sub_modules.cpp:65) on port 'i' (chls/sub_modules.cpp:65) and wire read operation ('i_read', chls/sub_modules.cpp:55) on port 'i' (chls/sub_modules.cpp:55).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire read operation ('i_read_3', chls/sub_modules.cpp:71) on port 'i' (chls/sub_modules.cpp:71) and wire read operation ('i_read', chls/sub_modules.cpp:55) on port 'i' (chls/sub_modules.cpp:55).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire read operation ('i_read_4', chls/sub_modules.cpp:55) on port 'i' (chls/sub_modules.cpp:55) and wire read operation ('i_read', chls/sub_modules.cpp:55) on port 'i' (chls/sub_modules.cpp:55).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'VITIS_LOOP_55_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_46_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_46_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_55_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_Hash_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.753 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.770 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 52.29 seconds. CPU system time: 3.23 seconds. Elapsed time: 59.86 seconds; current allocated memory: 326.734 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 17 seconds. CPU system time: 1.06 seconds. Elapsed time: 18.11 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 39.33 seconds. CPU system time: 2.28 seconds. Elapsed time: 41.65 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,589 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,795 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,351 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,648 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.78 seconds. CPU system time: 0.53 seconds. Elapsed time: 7.46 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.472 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (chls/sub_modules.cpp:39) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_4' (chls/sub_modules.cpp:46) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_6' (chls/sub_modules.cpp:55) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_39_2' (chls/sub_modules.cpp:39) in function 'set_hash_stream' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_46_4' (chls/sub_modules.cpp:46) in function 'set_hash_stream' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_40_3' (chls/sub_modules.cpp:40) in function 'set_hash_stream' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_5' (chls/sub_modules.cpp:47) in function 'set_hash_stream' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.499 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.691 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.691 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.691 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.691 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.692 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.692 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_46_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_46_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_6'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read operation ('i_read_1', chls/sub_modules.cpp:58) on port 'i' (chls/sub_modules.cpp:58) and wire read operation ('i_read', chls/sub_modules.cpp:55) on port 'i' (chls/sub_modules.cpp:55).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire read operation ('i_read_2', chls/sub_modules.cpp:65) on port 'i' (chls/sub_modules.cpp:65) and wire read operation ('i_read', chls/sub_modules.cpp:55) on port 'i' (chls/sub_modules.cpp:55).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire read operation ('i_read_3', chls/sub_modules.cpp:71) on port 'i' (chls/sub_modules.cpp:71) and wire read operation ('i_read', chls/sub_modules.cpp:55) on port 'i' (chls/sub_modules.cpp:55).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire read operation ('i_read_4', chls/sub_modules.cpp:55) on port 'i' (chls/sub_modules.cpp:55) and wire read operation ('i_read', chls/sub_modules.cpp:55) on port 'i' (chls/sub_modules.cpp:55).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'VITIS_LOOP_55_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_46_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_46_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_55_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_Hash_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.753 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.757 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.773 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 53.39 seconds. CPU system time: 3.23 seconds. Elapsed time: 60.84 seconds; current allocated memory: 326.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.01 seconds. CPU system time: 0.61 seconds. Elapsed time: 6.59 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 38.51 seconds. CPU system time: 2.3 seconds. Elapsed time: 40.84 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,558 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,789 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,346 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,643 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.7 seconds. CPU system time: 0.56 seconds. Elapsed time: 7.4 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.469 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (chls/sub_modules.cpp:39) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_4' (chls/sub_modules.cpp:46) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_6' (chls/sub_modules.cpp:55) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_39_2' (chls/sub_modules.cpp:39) in function 'set_hash_stream' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_46_4' (chls/sub_modules.cpp:46) in function 'set_hash_stream' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_40_3' (chls/sub_modules.cpp:40) in function 'set_hash_stream' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_5' (chls/sub_modules.cpp:47) in function 'set_hash_stream' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.496 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_46_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_46_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_6'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read operation ('dx_read_1', chls/sub_modules.cpp:58) on port 'dx' (chls/sub_modules.cpp:58) and wire read operation ('dx_read', chls/sub_modules.cpp:55) on port 'dx' (chls/sub_modules.cpp:55).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire read operation ('dx_read_2', chls/sub_modules.cpp:67) on port 'dx' (chls/sub_modules.cpp:67) and wire read operation ('dx_read', chls/sub_modules.cpp:55) on port 'dx' (chls/sub_modules.cpp:55).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire read operation ('dx_read_3', chls/sub_modules.cpp:55) on port 'dx' (chls/sub_modules.cpp:55) and wire read operation ('dx_read', chls/sub_modules.cpp:55) on port 'dx' (chls/sub_modules.cpp:55).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_55_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_46_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_46_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_55_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_Hash_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.753 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.770 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 52.38 seconds. CPU system time: 3.2 seconds. Elapsed time: 59.77 seconds; current allocated memory: 326.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.2 seconds. CPU system time: 0.57 seconds. Elapsed time: 6.74 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 38.83 seconds. CPU system time: 2.2 seconds. Elapsed time: 41.12 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,589 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,795 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,351 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,648 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.69 seconds. CPU system time: 0.59 seconds. Elapsed time: 7.39 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.469 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (chls/sub_modules.cpp:39) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_4' (chls/sub_modules.cpp:46) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_6' (chls/sub_modules.cpp:55) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_39_2' (chls/sub_modules.cpp:39) in function 'set_hash_stream' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_46_4' (chls/sub_modules.cpp:46) in function 'set_hash_stream' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_40_3' (chls/sub_modules.cpp:40) in function 'set_hash_stream' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_5' (chls/sub_modules.cpp:47) in function 'set_hash_stream' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.496 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_46_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_46_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_6'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read operation ('dx_read_1', chls/sub_modules.cpp:58) on port 'dx' (chls/sub_modules.cpp:58) and wire read operation ('dx_read', chls/sub_modules.cpp:55) on port 'dx' (chls/sub_modules.cpp:55).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire read operation ('dx_read_2', chls/sub_modules.cpp:65) on port 'dx' (chls/sub_modules.cpp:65) and wire read operation ('dx_read', chls/sub_modules.cpp:55) on port 'dx' (chls/sub_modules.cpp:55).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire read operation ('dx_read_3', chls/sub_modules.cpp:71) on port 'dx' (chls/sub_modules.cpp:71) and wire read operation ('dx_read', chls/sub_modules.cpp:55) on port 'dx' (chls/sub_modules.cpp:55).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire read operation ('dx_read_4', chls/sub_modules.cpp:55) on port 'dx' (chls/sub_modules.cpp:55) and wire read operation ('dx_read', chls/sub_modules.cpp:55) on port 'dx' (chls/sub_modules.cpp:55).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'VITIS_LOOP_55_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_46_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_46_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_55_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_Hash_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.754 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.770 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 52.62 seconds. CPU system time: 3.15 seconds. Elapsed time: 59.99 seconds; current allocated memory: 326.812 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.99 seconds. CPU system time: 0.54 seconds. Elapsed time: 6.51 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 39.51 seconds. CPU system time: 2.31 seconds. Elapsed time: 41.9 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,558 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,789 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,346 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,643 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.69 seconds. CPU system time: 0.54 seconds. Elapsed time: 7.38 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.469 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (chls/sub_modules.cpp:39) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_4' (chls/sub_modules.cpp:46) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_6' (chls/sub_modules.cpp:55) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_39_2' (chls/sub_modules.cpp:39) in function 'set_hash_stream' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_46_4' (chls/sub_modules.cpp:46) in function 'set_hash_stream' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_40_3' (chls/sub_modules.cpp:40) in function 'set_hash_stream' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_5' (chls/sub_modules.cpp:47) in function 'set_hash_stream' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.496 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_46_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_46_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_6'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read operation ('dx_read_1', chls/sub_modules.cpp:58) on port 'dx' (chls/sub_modules.cpp:58) and wire read operation ('dx_read', chls/sub_modules.cpp:55) on port 'dx' (chls/sub_modules.cpp:55).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire read operation ('dx_read_2', chls/sub_modules.cpp:65) on port 'dx' (chls/sub_modules.cpp:65) and wire read operation ('dx_read', chls/sub_modules.cpp:55) on port 'dx' (chls/sub_modules.cpp:55).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire read operation ('dx_read_3', chls/sub_modules.cpp:55) on port 'dx' (chls/sub_modules.cpp:55) and wire read operation ('dx_read', chls/sub_modules.cpp:55) on port 'dx' (chls/sub_modules.cpp:55).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_55_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_46_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_46_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_55_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_Hash_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.753 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.770 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 53.21 seconds. CPU system time: 3.2 seconds. Elapsed time: 60.66 seconds; current allocated memory: 326.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.25 seconds. CPU system time: 0.54 seconds. Elapsed time: 6.78 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 39.05 seconds. CPU system time: 2.35 seconds. Elapsed time: 41.51 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,531 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,787 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,347 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,644 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.54 seconds. Elapsed time: 7.41 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.469 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (chls/sub_modules.cpp:39) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_4' (chls/sub_modules.cpp:46) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_6' (chls/sub_modules.cpp:55) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_39_2' (chls/sub_modules.cpp:39) in function 'set_hash_stream' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_46_4' (chls/sub_modules.cpp:46) in function 'set_hash_stream' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_40_3' (chls/sub_modules.cpp:40) in function 'set_hash_stream' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_5' (chls/sub_modules.cpp:47) in function 'set_hash_stream' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.496 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_46_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_46_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_6'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read operation ('dx_read_1', chls/sub_modules.cpp:58) on port 'dx' (chls/sub_modules.cpp:58) and wire read operation ('dx_read', chls/sub_modules.cpp:55) on port 'dx' (chls/sub_modules.cpp:55).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire read operation ('dx_read_2', chls/sub_modules.cpp:60) on port 'dx' (chls/sub_modules.cpp:60) and wire read operation ('dx_read', chls/sub_modules.cpp:55) on port 'dx' (chls/sub_modules.cpp:55).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire read operation ('dx_read_3', chls/sub_modules.cpp:55) on port 'dx' (chls/sub_modules.cpp:55) and wire read operation ('dx_read', chls/sub_modules.cpp:55) on port 'dx' (chls/sub_modules.cpp:55).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_55_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_46_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_46_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_55_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_Hash_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1.753 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.59 seconds; current allocated memory: 1.770 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 53.7 seconds. CPU system time: 3.32 seconds. Elapsed time: 61.31 seconds; current allocated memory: 326.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.27 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.82 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 38.71 seconds. CPU system time: 2.22 seconds. Elapsed time: 41.02 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,476 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,750 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,324 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,658 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.54 seconds. Elapsed time: 7.41 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.469 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (chls/sub_modules.cpp:38) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (chls/sub_modules.cpp:42) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_4' (chls/sub_modules.cpp:48) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.496 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_4'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' (loop 'VITIS_LOOP_48_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read operation ('dx_read_1', chls/sub_modules.cpp:51) on port 'dx' (chls/sub_modules.cpp:51) and wire read operation ('dx_read', chls/sub_modules.cpp:48) on port 'dx' (chls/sub_modules.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' (loop 'VITIS_LOOP_48_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire read operation ('dx_read_2', chls/sub_modules.cpp:53) on port 'dx' (chls/sub_modules.cpp:53) and wire read operation ('dx_read', chls/sub_modules.cpp:48) on port 'dx' (chls/sub_modules.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' (loop 'VITIS_LOOP_48_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire read operation ('dx_read_3', chls/sub_modules.cpp:48) on port 'dx' (chls/sub_modules.cpp:48) and wire read operation ('dx_read', chls/sub_modules.cpp:48) on port 'dx' (chls/sub_modules.cpp:48).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'VITIS_LOOP_48_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_48_4' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' pipeline 'VITIS_LOOP_48_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_48_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_h_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.768 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 52.4 seconds. CPU system time: 3.18 seconds. Elapsed time: 59.84 seconds; current allocated memory: 325.227 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 38.43 seconds. CPU system time: 2.3 seconds. Elapsed time: 40.77 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,466 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,739 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,313 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,652 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
WARNING: [HLS 214-167] The program may have out of bound array access (chls/sub_modules.cpp:51:21)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.63 seconds. CPU system time: 0.54 seconds. Elapsed time: 7.37 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.469 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (chls/sub_modules.cpp:38) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (chls/sub_modules.cpp:42) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_4' (chls/sub_modules.cpp:48) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.496 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' pipeline 'VITIS_LOOP_48_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_48_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_h_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.768 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 52.15 seconds. CPU system time: 3.27 seconds. Elapsed time: 59.67 seconds; current allocated memory: 325.094 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 34.3 seconds. CPU system time: 2.59 seconds. Elapsed time: 37.73 seconds; current allocated memory: 30.074 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.4 seconds. CPU system time: 0.62 seconds. Elapsed time: 7.96 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.33 seconds. CPU system time: 0.6 seconds. Elapsed time: 6.89 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 39.72 seconds. CPU system time: 2.41 seconds. Elapsed time: 42.2 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,466 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,739 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,313 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,652 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
WARNING: [HLS 214-167] The program may have out of bound array access (chls/sub_modules.cpp:51:21)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.64 seconds. CPU system time: 0.53 seconds. Elapsed time: 7.35 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.469 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (chls/sub_modules.cpp:38) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (chls/sub_modules.cpp:42) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_4' (chls/sub_modules.cpp:48) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.496 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' pipeline 'VITIS_LOOP_48_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_48_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_h_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.768 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 53.37 seconds. CPU system time: 3.35 seconds. Elapsed time: 60.98 seconds; current allocated memory: 325.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 103.67 seconds. CPU system time: 4.43 seconds. Elapsed time: 80.34 seconds; current allocated memory: 30.043 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file /home/arthur/mapalogistico/hls_ip_repo/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 12.7 seconds. CPU system time: 1.04 seconds. Elapsed time: 16.3 seconds; current allocated memory: 9.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 12.16 seconds. CPU system time: 1.09 seconds. Elapsed time: 13.27 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 39.32 seconds. CPU system time: 2.43 seconds. Elapsed time: 41.91 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,516 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,732 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,306 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,643 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/mapalogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
WARNING: [HLS 214-167] The program may have out of bound array access (chls/sub_modules.cpp:51:21)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.65 seconds. CPU system time: 0.67 seconds. Elapsed time: 7.51 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.469 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (chls/sub_modules.cpp:38) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (chls/sub_modules.cpp:42) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_4' (chls/sub_modules.cpp:48) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:22:4), detected/extracted 3 process function(s): 
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.496 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.676 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_48_4' pipeline 'VITIS_LOOP_48_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_48_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [RTMG 210-278] Implementing memory 'top_module_set_hash_stream_h_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.758 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 186.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 52.84 seconds. CPU system time: 3.46 seconds. Elapsed time: 60.69 seconds; current allocated memory: 314.008 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 103.62 seconds. CPU system time: 4.64 seconds. Elapsed time: 80.77 seconds; current allocated memory: 20.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file /home/arthur/mapalogistico/hls_ip_repo/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.19 seconds. CPU system time: 1.19 seconds. Elapsed time: 17.56 seconds; current allocated memory: 9.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file /home/arthur/mapalogistico/hls_ip_repo/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 12.75 seconds. CPU system time: 0.96 seconds. Elapsed time: 15.95 seconds; current allocated memory: 9.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file /home/arthur/mapalogistico/hls_ip_repo/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.66 seconds. CPU system time: 0.98 seconds. Elapsed time: 16.83 seconds; current allocated memory: 9.770 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 19.69 seconds. CPU system time: 1.22 seconds. Elapsed time: 20.99 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 25.11 seconds. CPU system time: 1.34 seconds. Elapsed time: 27.05 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 25.04 seconds. CPU system time: 1.14 seconds. Elapsed time: 26.42 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.58 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.89 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 25.64 seconds. CPU system time: 1.05 seconds. Elapsed time: 26.78 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 24.24 seconds. CPU system time: 1.04 seconds. Elapsed time: 25.43 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 24.23 seconds. CPU system time: 0.96 seconds. Elapsed time: 25.22 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 23.76 seconds. CPU system time: 1.2 seconds. Elapsed time: 25.11 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 23.01 seconds. CPU system time: 0.99 seconds. Elapsed time: 37.71 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 38.25 seconds. CPU system time: 1.51 seconds. Elapsed time: 52.58 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:64:15)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
ERROR: [HLS 207-3777] use of undeclared identifier 'muPerm'; did you mean 'muperm'? (chls/top_module.cpp:32:43)
INFO: [HLS 207-4436] 'muperm' declared here (chls/top_module.cpp:26:8)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33.03 seconds. CPU system time: 1.35 seconds. Elapsed time: 37.28 seconds; current allocated memory: 6.039 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:64:15)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
ERROR: [HLS 207-3777] use of undeclared identifier 'muperm'; did you mean 'muPerm'? (chls/top_module.cpp:55:27)
INFO: [HLS 207-4436] 'muPerm' declared here (chls/top_module.cpp:26:8)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 31.37 seconds. CPU system time: 1.43 seconds. Elapsed time: 32.82 seconds; current allocated memory: 6.020 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:64:15)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 56.54 seconds. CPU system time: 2.25 seconds. Elapsed time: 58.87 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 120,441 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/logimap/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,930 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/logimap/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,331 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/logimap/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,635 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/logimap/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'initial_conditions::initial_conditions()' into 'set_hash_stream(hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (chls/sub_modules.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.69.79.112)' into 'fp_struct<float>::to_float() const (.56.66.76.109)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.56.66.76.109)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.135.145.154.165)' into 'fp_struct<double>::to_double() const (.132.142.151.162)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.132.142.151.162)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'logmap(initial_conditions, int, int, int, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'modf' into 'logmap(initial_conditions, int, int, int, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'logmap(initial_conditions, int, int, int, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:64:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.26 seconds. CPU system time: 0.73 seconds. Elapsed time: 9.81 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.102 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (chls/sub_modules.cpp:33) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (chls/sub_modules.cpp:39) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_3' (chls/sub_modules.cpp:44) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_1' (chls/sub_modules.cpp:78) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_2' (chls/sub_modules.cpp:95) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (chls/sub_modules.cpp:14) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:320:27) to (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<double>'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generic_modf<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.133 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.355 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_modf<double>' to 'generic_modf_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.356 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.357 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.358 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.358 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.358 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.358 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' (loop 'VITIS_LOOP_39_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln39', chls/sub_modules.cpp:39) of variable 'add9', chls/sub_modules.cpp:41 on local variable 'empty' and 'load' operation ('p_load', chls/sub_modules.cpp:41) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' (loop 'VITIS_LOOP_39_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln39', chls/sub_modules.cpp:39) of variable 'add9', chls/sub_modules.cpp:41 on local variable 'empty' and 'load' operation ('p_load', chls/sub_modules.cpp:41) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' (loop 'VITIS_LOOP_39_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln39', chls/sub_modules.cpp:39) of variable 'add9', chls/sub_modules.cpp:41 on local variable 'empty' and 'load' operation ('p_load', chls/sub_modules.cpp:41) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_modf<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'generic_modf<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap_Pipeline_VITIS_LOOP_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84->chls/top_module.cpp:51) and 'call' operation ('tmp_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84->chls/top_module.cpp:51) and 'call' operation ('tmp_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84->chls/top_module.cpp:51) and 'call' operation ('tmp_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84->chls/top_module.cpp:51) and 'call' operation ('tmp_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84->chls/top_module.cpp:51) and 'call' operation ('tmp_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84->chls/top_module.cpp:51) and 'call' operation ('tmp_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81->chls/top_module.cpp:51) to 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 24, loop 'VITIS_LOOP_78_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap_Pipeline_VITIS_LOOP_95_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_2'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101->chls/top_module.cpp:51) and 'call' operation ('tmp_42_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101->chls/top_module.cpp:51) and 'call' operation ('tmp_42_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101->chls/top_module.cpp:51) and 'call' operation ('tmp_42_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101->chls/top_module.cpp:51) and 'call' operation ('tmp_42_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101->chls/top_module.cpp:51) and 'call' operation ('tmp_42_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101->chls/top_module.cpp:51) and 'call' operation ('tmp_42_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98->chls/top_module.cpp:51) to 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 31, loop 'VITIS_LOOP_95_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.7 seconds; current allocated memory: 1.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.415 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' pipeline 'VITIS_LOOP_39_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_float_s' pipeline 'pow_generic<float>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_18ns_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23ns_23ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_6ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39ns_4ns_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_41ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_44ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_45ns_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_modf_double_s' pipeline 'generic_modf<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_modf_double_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.425 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap_Pipeline_VITIS_LOOP_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap_Pipeline_VITIS_LOOP_78_1' pipeline 'VITIS_LOOP_78_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap_Pipeline_VITIS_LOOP_78_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap_Pipeline_VITIS_LOOP_95_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap_Pipeline_VITIS_LOOP_95_2' pipeline 'VITIS_LOOP_95_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap_Pipeline_VITIS_LOOP_95_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.429 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/dT' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/muPerm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/muDiff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'muPerm', 'muDiff' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'dT_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'muPerm_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'image_Init_m_perm_U(top_module_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.02 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.455 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 137.61 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 82.03 seconds. CPU system time: 3.44 seconds. Elapsed time: 90.68 seconds; current allocated memory: 391.137 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:64:15)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:767:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:778:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:783:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 58.08 seconds. CPU system time: 2.33 seconds. Elapsed time: 60.47 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 120,441 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/logimap/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,930 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/logimap/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,331 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/logimap/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,635 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/logimap/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'initial_conditions::initial_conditions()' into 'set_hash_stream(hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (chls/sub_modules.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.69.79.112)' into 'fp_struct<float>::to_float() const (.56.66.76.109)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.56.66.76.109)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.135.145.154.165)' into 'fp_struct<double>::to_double() const (.132.142.151.162)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.132.142.151.162)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'logmap(initial_conditions, int, int, int, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'modf' into 'logmap(initial_conditions, int, int, int, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'logmap(initial_conditions, int, int, int, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:64:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.56 seconds. CPU system time: 0.75 seconds. Elapsed time: 9.13 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.096 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (chls/sub_modules.cpp:33) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (chls/sub_modules.cpp:39) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_3' (chls/sub_modules.cpp:44) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_1' (chls/sub_modules.cpp:78) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_2' (chls/sub_modules.cpp:95) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (chls/sub_modules.cpp:14) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:320:27) to (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<double>'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generic_modf<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.127 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_modf<double>' to 'generic_modf_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.351 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.352 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.352 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.353 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' (loop 'VITIS_LOOP_39_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln39', chls/sub_modules.cpp:39) of variable 'add9', chls/sub_modules.cpp:41 on local variable 'empty' and 'load' operation ('p_load', chls/sub_modules.cpp:41) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' (loop 'VITIS_LOOP_39_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln39', chls/sub_modules.cpp:39) of variable 'add9', chls/sub_modules.cpp:41 on local variable 'empty' and 'load' operation ('p_load', chls/sub_modules.cpp:41) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' (loop 'VITIS_LOOP_39_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln39', chls/sub_modules.cpp:39) of variable 'add9', chls/sub_modules.cpp:41 on local variable 'empty' and 'load' operation ('p_load', chls/sub_modules.cpp:41) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_modf<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'generic_modf<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap_Pipeline_VITIS_LOOP_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84->chls/top_module.cpp:51) and 'call' operation ('tmp_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84->chls/top_module.cpp:51) and 'call' operation ('tmp_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84->chls/top_module.cpp:51) and 'call' operation ('tmp_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84->chls/top_module.cpp:51) and 'call' operation ('tmp_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84->chls/top_module.cpp:51) and 'call' operation ('tmp_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84->chls/top_module.cpp:51) and 'call' operation ('tmp_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81->chls/top_module.cpp:51) to 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 24, loop 'VITIS_LOOP_78_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap_Pipeline_VITIS_LOOP_95_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_2'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101->chls/top_module.cpp:51) and 'call' operation ('tmp_42_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101->chls/top_module.cpp:51) and 'call' operation ('tmp_42_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101->chls/top_module.cpp:51) and 'call' operation ('tmp_42_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101->chls/top_module.cpp:51) and 'call' operation ('tmp_42_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101->chls/top_module.cpp:51) and 'call' operation ('tmp_42_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101->chls/top_module.cpp:51) and 'call' operation ('tmp_42_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98->chls/top_module.cpp:51) to 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 31, loop 'VITIS_LOOP_95_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.81 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_39_2' pipeline 'VITIS_LOOP_39_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_float_s' pipeline 'pow_generic<float>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_18ns_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23ns_23ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_6ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39ns_4ns_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_41ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_44ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_45ns_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.415 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_modf_double_s' pipeline 'generic_modf<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_modf_double_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap_Pipeline_VITIS_LOOP_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap_Pipeline_VITIS_LOOP_78_1' pipeline 'VITIS_LOOP_78_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap_Pipeline_VITIS_LOOP_78_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap_Pipeline_VITIS_LOOP_95_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap_Pipeline_VITIS_LOOP_95_2' pipeline 'VITIS_LOOP_95_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap_Pipeline_VITIS_LOOP_95_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/dT' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/muPerm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/muDiff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'muPerm', 'muDiff' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'dT_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'muPerm_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'image_Init_m_perm_U(top_module_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.18 seconds; current allocated memory: 1.431 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.79 seconds; current allocated memory: 1.449 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 137.61 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 86.82 seconds. CPU system time: 3.64 seconds. Elapsed time: 93.67 seconds; current allocated memory: 391.109 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:63:15)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 40.21 seconds. CPU system time: 2.69 seconds. Elapsed time: 43.06 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 119,400 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,857 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,322 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,626 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'initial_conditions::initial_conditions()' into 'set_hash_stream(hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (chls/sub_modules.cpp:27:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.69.79.112)' into 'fp_struct<float>::to_float() const (.56.66.76.109)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.56.66.76.109)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.135.145.154.165)' into 'fp_struct<double>::to_double() const (.132.142.151.162)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.132.142.151.162)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'logmap(initial_conditions, int, int, int, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:63:0)
INFO: [HLS 214-178] Inlining function 'modf' into 'logmap(initial_conditions, int, int, int, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:63:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.09 seconds. CPU system time: 0.83 seconds. Elapsed time: 8.1 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.477 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (chls/sub_modules.cpp:32) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (chls/sub_modules.cpp:38) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (chls/sub_modules.cpp:43) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_1' (chls/sub_modules.cpp:77) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_2' (chls/sub_modules.cpp:94) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:320:27) to (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<double>'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generic_modf<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.508 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.67 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_modf<double>' to 'generic_modf_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.731 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.731 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_38_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln38', chls/sub_modules.cpp:38) of variable 'add9', chls/sub_modules.cpp:40 on local variable 'empty' and 'load' operation ('p_load', chls/sub_modules.cpp:40) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_38_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln38', chls/sub_modules.cpp:38) of variable 'add9', chls/sub_modules.cpp:40 on local variable 'empty' and 'load' operation ('p_load', chls/sub_modules.cpp:40) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_38_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln38', chls/sub_modules.cpp:38) of variable 'add9', chls/sub_modules.cpp:40 on local variable 'empty' and 'load' operation ('p_load', chls/sub_modules.cpp:40) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_modf<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'generic_modf<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap_Pipeline_VITIS_LOOP_77_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_77_1' (loop 'VITIS_LOOP_77_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:83->chls/top_module.cpp:51) and 'call' operation ('tmp_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:80->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_77_1' (loop 'VITIS_LOOP_77_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:83->chls/top_module.cpp:51) and 'call' operation ('tmp_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:80->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_77_1' (loop 'VITIS_LOOP_77_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:83->chls/top_module.cpp:51) and 'call' operation ('tmp_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:80->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_77_1' (loop 'VITIS_LOOP_77_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:83->chls/top_module.cpp:51) and 'call' operation ('tmp_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:80->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_77_1' (loop 'VITIS_LOOP_77_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:83->chls/top_module.cpp:51) and 'call' operation ('tmp_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:80->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_77_1' (loop 'VITIS_LOOP_77_1'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:83->chls/top_module.cpp:51) and 'call' operation ('tmp_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:80->chls/top_module.cpp:51) to 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 24, loop 'VITIS_LOOP_77_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_2'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_94_2' (loop 'VITIS_LOOP_94_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:100->chls/top_module.cpp:51) and 'call' operation ('tmp_42_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:97->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_94_2' (loop 'VITIS_LOOP_94_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:100->chls/top_module.cpp:51) and 'call' operation ('tmp_42_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:97->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_94_2' (loop 'VITIS_LOOP_94_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:100->chls/top_module.cpp:51) and 'call' operation ('tmp_42_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:97->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_94_2' (loop 'VITIS_LOOP_94_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:100->chls/top_module.cpp:51) and 'call' operation ('tmp_42_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:97->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_94_2' (loop 'VITIS_LOOP_94_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:100->chls/top_module.cpp:51) and 'call' operation ('tmp_42_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:97->chls/top_module.cpp:51) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_94_2' (loop 'VITIS_LOOP_94_2'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:100->chls/top_module.cpp:51) and 'call' operation ('tmp_42_i', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:97->chls/top_module.cpp:51) to 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 28, loop 'VITIS_LOOP_94_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_38_2' pipeline 'VITIS_LOOP_38_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_float_s' pipeline 'pow_generic<float>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_18ns_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23ns_23ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_6ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39ns_4ns_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_41ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_44ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_45ns_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_modf_double_s' pipeline 'generic_modf<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_modf_double_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap_Pipeline_VITIS_LOOP_77_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap_Pipeline_VITIS_LOOP_77_1' pipeline 'VITIS_LOOP_77_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap_Pipeline_VITIS_LOOP_77_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap_Pipeline_VITIS_LOOP_94_2' pipeline 'VITIS_LOOP_94_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap_Pipeline_VITIS_LOOP_94_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.805 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/dT' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/muPerm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/muDiff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'muPerm', 'muDiff' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'dT_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'muPerm_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'image_Init_m_perm_U(top_module_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.807 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.53 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.6 seconds; current allocated memory: 1.810 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.828 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 137.61 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 61.58 seconds. CPU system time: 4.16 seconds. Elapsed time: 69.17 seconds; current allocated memory: 386.574 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:61:15)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 44.76 seconds. CPU system time: 2.93 seconds. Elapsed time: 47.84 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 119,396 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,857 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,324 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,628 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.69.79.112)' into 'fp_struct<float>::to_float() const (.56.66.76.109)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.56.66.76.109)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.135.145.154.165)' into 'fp_struct<double>::to_double() const (.132.142.151.162)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.132.142.151.162)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'logmap(float&, float&, int, int, int, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:61:0)
INFO: [HLS 214-178] Inlining function 'modf' into 'logmap(float&, float&, int, int, int, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:61:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.97 seconds. CPU system time: 0.99 seconds. Elapsed time: 8.81 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:38: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.477 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (chls/sub_modules.cpp:33) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_2' (chls/sub_modules.cpp:37) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (chls/sub_modules.cpp:42) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (chls/sub_modules.cpp:75) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (chls/sub_modules.cpp:92) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:320:27) to (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<double>'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generic_modf<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.509 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.71 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_modf<double>' to 'generic_modf_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.731 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.733 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_37_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_2'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_37_2' (loop 'VITIS_LOOP_37_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln37', chls/sub_modules.cpp:37) of variable 'conv', chls/sub_modules.cpp:39 on local variable 'empty' and 'load' operation ('p_load4', chls/sub_modules.cpp:39) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_37_2' (loop 'VITIS_LOOP_37_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln37', chls/sub_modules.cpp:37) of variable 'conv', chls/sub_modules.cpp:39 on local variable 'empty' and 'load' operation ('p_load4', chls/sub_modules.cpp:39) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_37_2' (loop 'VITIS_LOOP_37_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln37', chls/sub_modules.cpp:37) of variable 'conv', chls/sub_modules.cpp:39 on local variable 'empty' and 'load' operation ('p_load4', chls/sub_modules.cpp:39) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_37_2' (loop 'VITIS_LOOP_37_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_write_ln37', chls/sub_modules.cpp:37) of variable 'conv', chls/sub_modules.cpp:39 on local variable 'empty' and 'load' operation ('p_load4', chls/sub_modules.cpp:39) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_37_2' (loop 'VITIS_LOOP_37_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('empty_write_ln37', chls/sub_modules.cpp:37) of variable 'conv', chls/sub_modules.cpp:39 on local variable 'empty' and 'load' operation ('p_load4', chls/sub_modules.cpp:39) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'VITIS_LOOP_37_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_modf<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'generic_modf<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:81) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:78) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:81) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:78) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:81) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:78) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:81) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:78) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:81) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:78) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:81) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:78) to 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 24, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_92_2' (loop 'VITIS_LOOP_92_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:98) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:95) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_92_2' (loop 'VITIS_LOOP_92_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:98) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:95) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_92_2' (loop 'VITIS_LOOP_92_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:98) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:95) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_92_2' (loop 'VITIS_LOOP_92_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:98) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:95) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_92_2' (loop 'VITIS_LOOP_92_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:98) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:95) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_92_2' (loop 'VITIS_LOOP_92_2'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:98) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:95) to 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 28, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.88 seconds; current allocated memory: 1.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_37_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_37_2' pipeline 'VITIS_LOOP_37_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_37_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_float_s' pipeline 'pow_generic<float>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_18ns_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23ns_23ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_6ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39ns_4ns_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_41ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_44ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_45ns_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_modf_double_s' pipeline 'generic_modf<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_modf_double_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap_Pipeline_VITIS_LOOP_75_1' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/dT' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/muPerm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/muDiff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'muPerm', 'muDiff' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'dT_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'muPerm_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.11 seconds; current allocated memory: 1.811 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 1.829 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 137.61 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 71.61 seconds. CPU system time: 4.61 seconds. Elapsed time: 79.3 seconds; current allocated memory: 387.824 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
ERROR: [HLS 207-1186] expected expression (chls/sub_modules.cpp:44:27)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.4 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.78 seconds; current allocated memory: 0.141 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:61:15)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 44.59 seconds. CPU system time: 2.82 seconds. Elapsed time: 47.43 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 119,392 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,853 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,320 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,624 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.69.79.112)' into 'fp_struct<float>::to_float() const (.56.66.76.109)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.56.66.76.109)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.135.145.154.165)' into 'fp_struct<double>::to_double() const (.132.142.151.162)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.132.142.151.162)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'logmap(float&, float&, int, int, int, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:61:0)
INFO: [HLS 214-178] Inlining function 'modf' into 'logmap(float&, float&, int, int, int, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:61:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.77 seconds. CPU system time: 0.89 seconds. Elapsed time: 8.51 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:38: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.477 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (chls/sub_modules.cpp:33) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_2' (chls/sub_modules.cpp:37) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (chls/sub_modules.cpp:42) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (chls/sub_modules.cpp:75) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (chls/sub_modules.cpp:92) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:320:27) to (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<double>'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generic_modf<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.508 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.52 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_modf<double>' to 'generic_modf_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.731 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.731 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_37_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_2'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_37_2' (loop 'VITIS_LOOP_37_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln37', chls/sub_modules.cpp:37) of variable 'add8', chls/sub_modules.cpp:39 on local variable 'empty' and 'load' operation ('p_load', chls/sub_modules.cpp:39) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'set_hash_stream_Pipeline_VITIS_LOOP_37_2' (loop 'VITIS_LOOP_37_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln37', chls/sub_modules.cpp:37) of variable 'add8', chls/sub_modules.cpp:39 on local variable 'empty' and 'load' operation ('p_load', chls/sub_modules.cpp:39) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_37_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_modf<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'generic_modf<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:81) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:78) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:81) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:78) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:81) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:78) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:81) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:78) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:81) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:78) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:81) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:78) to 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 24, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_92_2' (loop 'VITIS_LOOP_92_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:98) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:95) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_92_2' (loop 'VITIS_LOOP_92_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:98) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:95) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_92_2' (loop 'VITIS_LOOP_92_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:98) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:95) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_92_2' (loop 'VITIS_LOOP_92_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:98) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:95) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_92_2' (loop 'VITIS_LOOP_92_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:98) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:95) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_92_2' (loop 'VITIS_LOOP_92_2'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:98) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:95) to 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 28, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.63 seconds; current allocated memory: 1.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_37_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_hash_stream_Pipeline_VITIS_LOOP_37_2' pipeline 'VITIS_LOOP_37_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_37_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_float_s' pipeline 'pow_generic<float>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_18ns_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23ns_23ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_6ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39ns_4ns_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_41ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_44ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_45ns_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_modf_double_s' pipeline 'generic_modf<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_modf_double_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap_Pipeline_VITIS_LOOP_75_1' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.805 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/dT' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/muPerm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/muDiff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'muPerm', 'muDiff' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'dT_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'muPerm_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.807 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.92 seconds; current allocated memory: 1.810 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.7 seconds; current allocated memory: 1.827 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 137.61 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 70.6 seconds. CPU system time: 4.38 seconds. Elapsed time: 77.9 seconds; current allocated memory: 386.688 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:64:15)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 45.79 seconds. CPU system time: 2.65 seconds. Elapsed time: 48.46 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 119,386 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,849 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,315 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,619 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.69.79.112)' into 'fp_struct<float>::to_float() const (.56.66.76.109)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.56.66.76.109)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.135.145.154.165)' into 'fp_struct<double>::to_double() const (.132.142.151.162)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.132.142.151.162)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'logmap(float&, float&, int, int, int, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'modf' into 'logmap(float&, float&, int, int, int, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:64:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.89 seconds. CPU system time: 0.9 seconds. Elapsed time: 8.45 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.477 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (chls/sub_modules.cpp:36) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (chls/sub_modules.cpp:40) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_3' (chls/sub_modules.cpp:45) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_1' (chls/sub_modules.cpp:78) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_2' (chls/sub_modules.cpp:95) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:320:27) to (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<double>'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generic_modf<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.508 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.69 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_modf<double>' to 'generic_modf_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.731 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.731 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_modf<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'generic_modf<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap_Pipeline_VITIS_LOOP_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81) to 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 24, loop 'VITIS_LOOP_78_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap_Pipeline_VITIS_LOOP_95_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_2'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98) to 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 28, loop 'VITIS_LOOP_95_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.13 seconds; current allocated memory: 1.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_float_s' pipeline 'pow_generic<float>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_18ns_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23ns_23ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_6ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39ns_4ns_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_41ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_44ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_45ns_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_modf_double_s' pipeline 'generic_modf<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_modf_double_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap_Pipeline_VITIS_LOOP_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap_Pipeline_VITIS_LOOP_78_1' pipeline 'VITIS_LOOP_78_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap_Pipeline_VITIS_LOOP_78_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap_Pipeline_VITIS_LOOP_95_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap_Pipeline_VITIS_LOOP_95_2' pipeline 'VITIS_LOOP_95_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap_Pipeline_VITIS_LOOP_95_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/dT' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/muPerm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/muDiff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'muPerm', 'muDiff' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'dT_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'muPerm_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.806 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.43 seconds; current allocated memory: 1.809 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.827 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 137.61 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 73.73 seconds. CPU system time: 4.21 seconds. Elapsed time: 80.64 seconds; current allocated memory: 386.012 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
WARNING: [HLS 207-5292] unused parameter 'dT' (chls/sub_modules.cpp:60:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:64:15)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 46.19 seconds. CPU system time: 2.7 seconds. Elapsed time: 48.94 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 119,378 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,830 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,305 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,616 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.69.79.112)' into 'fp_struct<float>::to_float() const (.56.66.76.109)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.56.66.76.109)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.135.145.154.165)' into 'fp_struct<double>::to_double() const (.132.142.151.162)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.132.142.151.162)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'logmap(float&, float&, int, int, int, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'modf' into 'logmap(float&, float&, int, int, int, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:64:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.22 seconds. CPU system time: 0.89 seconds. Elapsed time: 9.55 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.477 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (chls/sub_modules.cpp:36) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (chls/sub_modules.cpp:40) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_3' (chls/sub_modules.cpp:45) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_1' (chls/sub_modules.cpp:78) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_2' (chls/sub_modules.cpp:95) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 5 process function(s): 
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:320:27) to (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<double>'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generic_modf<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.508 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.95 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_modf<double>' to 'generic_modf_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.722 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_modf<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'generic_modf<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap_Pipeline_VITIS_LOOP_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_78_1' (loop 'VITIS_LOOP_78_1'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:84) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:81) to 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 24, loop 'VITIS_LOOP_78_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap_Pipeline_VITIS_LOOP_95_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_2'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap_Pipeline_VITIS_LOOP_95_2' (loop 'VITIS_LOOP_95_2'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:101) and 'call' operation ('tmp_s', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:98) to 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 28, loop 'VITIS_LOOP_95_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.761 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_float_s' pipeline 'pow_generic<float>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_18ns_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23ns_23ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_6ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39ns_4ns_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_41ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_44ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_45ns_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_modf_double_s' pipeline 'generic_modf<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_modf_double_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap_Pipeline_VITIS_LOOP_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap_Pipeline_VITIS_LOOP_78_1' pipeline 'VITIS_LOOP_78_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap_Pipeline_VITIS_LOOP_78_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap_Pipeline_VITIS_LOOP_95_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap_Pipeline_VITIS_LOOP_95_2' pipeline 'VITIS_LOOP_95_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap_Pipeline_VITIS_LOOP_95_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/dT' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/muPerm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/muDiff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'muPerm', 'muDiff' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'top_module/dT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.795 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.88 seconds; current allocated memory: 1.798 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 1.815 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 137.61 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 75.72 seconds. CPU system time: 4.26 seconds. Elapsed time: 82.5 seconds; current allocated memory: 374.230 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
WARNING: [HLS 207-5292] unused parameter 'dT' (chls/sub_modules.cpp:60:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:64:15)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 46.1 seconds. CPU system time: 2.56 seconds. Elapsed time: 48.7 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 60,965 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,313 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,314 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,620 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.69.79.112)' into 'fp_struct<float>::to_float() const (.56.66.76.109)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.56.66.76.109)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.135.145.154.165)' into 'fp_struct<double>::to_double() const (.132.142.151.162)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.132.142.151.162)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'logmap(float&, float&, int, int, int, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'modf' into 'logmap(float&, float&, int, int, int, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:64:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.81 seconds. CPU system time: 0.94 seconds. Elapsed time: 8.47 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.477 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (chls/sub_modules.cpp:36) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (chls/sub_modules.cpp:40) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_3' (chls/sub_modules.cpp:45) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_1' (chls/sub_modules.cpp:80) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 5 process function(s): 
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:320:27) to (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<double>'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_modf<double>' into 'logmap' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:85) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'logmap' (chls/sub_modules.cpp:8:22)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 1.508 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.84 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.692 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.694 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.694 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_80_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:86) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:83) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_80_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:86) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:83) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_80_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:86) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:83) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_80_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:86) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:83) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_80_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:86) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:83) to 'pow_generic<float>'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_80_1'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:86) and 'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:83) to 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 28, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_float_s' pipeline 'pow_generic<float>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_18ns_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23ns_23ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_6ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39ns_4ns_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_41ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_44ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_45ns_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap' pipeline 'VITIS_LOOP_80_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [RTMG 210-279] Implementing memory 'top_module_logmap_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/dT' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/muPerm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/muDiff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'muPerm', 'muDiff' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'top_module/dT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 1.766 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.59 seconds; current allocated memory: 1.784 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.61 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 70.33 seconds. CPU system time: 4.11 seconds. Elapsed time: 77.28 seconds; current allocated memory: 341.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:61:15)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
ERROR: [HLS 207-3776] use of undeclared identifier 'muPerm' (chls/top_module.cpp:26:43)
WARNING: [HLS 207-5548] invalid variable expr  (chls/top_module.cpp:26:43)
ERROR: [HLS 207-3776] use of undeclared identifier 'muDiff' (chls/top_module.cpp:27:43)
WARNING: [HLS 207-5548] invalid variable expr  (chls/top_module.cpp:27:43)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26.43 seconds. CPU system time: 1.56 seconds. Elapsed time: 28 seconds; current allocated memory: 6.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.476 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:61:15)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 47.16 seconds. CPU system time: 2.74 seconds. Elapsed time: 49.98 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,783 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,295 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,616 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,914 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.37.47.56.67)' into 'fp_struct<double>::to_double() const (.34.44.53.64)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.34.44.53.64)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'modf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:61:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.47 seconds. CPU system time: 0.85 seconds. Elapsed time: 8.04 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.497 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (chls/sub_modules.cpp:36) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (chls/sub_modules.cpp:40) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_3' (chls/sub_modules.cpp:45) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (chls/sub_modules.cpp:75) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 5 process function(s): 
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<double>'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_modf<double>' into 'logmap' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:80) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'logmap' (chls/sub_modules.cpp:18:22)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.526 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.57 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.698 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.700 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.700 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.701 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.701 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.701 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.701 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('x_perm', chls/sub_modules.cpp:80) and 'fsub' operation ('sub', chls/sub_modules.cpp:77).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('x_perm', chls/sub_modules.cpp:80) and 'fsub' operation ('sub', chls/sub_modules.cpp:77).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('x_perm', chls/sub_modules.cpp:80) and 'fsub' operation ('sub', chls/sub_modules.cpp:77).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('x_perm', chls/sub_modules.cpp:80) and 'fsub' operation ('sub', chls/sub_modules.cpp:77).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'fptrunc' operation ('x_perm', chls/sub_modules.cpp:80) and 'fsub' operation ('sub', chls/sub_modules.cpp:77).
WARNING: [HLS 200-885] The II Violation in module 'logmap' (loop 'VITIS_LOOP_75_1'): Unable to schedule 'load' operation ('mask', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:45->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:80) on array 'mask_table' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'mask_table'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 22, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (9.281 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_module' consists of the following:
	'call' operation ('_ln51', chls/top_module.cpp:51) to 'logmap' [55]  (9.281 ns)

INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.88 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.756 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [RTMG 210-279] Implementing memory 'top_module_logmap_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.07 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.781 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 69.98 seconds. CPU system time: 4.12 seconds. Elapsed time: 77.93 seconds; current allocated memory: 313.105 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:61:15)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.53 seconds. CPU system time: 2.85 seconds. Elapsed time: 51.4 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,782 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,294 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,615 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,913 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.37.47.56.67)' into 'fp_struct<double>::to_double() const (.34.44.53.64)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.34.44.53.64)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'modf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:61:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.71 seconds. Elapsed time: 7.89 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.472 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (chls/sub_modules.cpp:36) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (chls/sub_modules.cpp:40) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_3' (chls/sub_modules.cpp:45) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (chls/sub_modules.cpp:75) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 5 process function(s): 
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<double>'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_modf<double>' into 'logmap' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:80) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'logmap' (chls/sub_modules.cpp:18:22)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.501 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.673 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.676 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('x_perm', chls/sub_modules.cpp:80) and 'fsub' operation ('sub', chls/sub_modules.cpp:77).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('x_perm', chls/sub_modules.cpp:80) and 'fsub' operation ('sub', chls/sub_modules.cpp:77).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('x_perm', chls/sub_modules.cpp:80) and 'fsub' operation ('sub', chls/sub_modules.cpp:77).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('x_perm', chls/sub_modules.cpp:80) and 'fsub' operation ('sub', chls/sub_modules.cpp:77).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'fptrunc' operation ('x_perm', chls/sub_modules.cpp:80) and 'fsub' operation ('sub', chls/sub_modules.cpp:77).
WARNING: [HLS 200-885] The II Violation in module 'logmap' (loop 'VITIS_LOOP_75_1'): Unable to schedule 'load' operation ('mask', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:45->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:80) on array 'mask_table' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'mask_table'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 22, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (9.281 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_module' consists of the following:
	'call' operation ('_ln50', chls/top_module.cpp:50) to 'logmap' [55]  (9.281 ns)

INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.15 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [RTMG 210-279] Implementing memory 'top_module_logmap_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 2 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 1.756 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 70.53 seconds. CPU system time: 4.09 seconds. Elapsed time: 78.42 seconds; current allocated memory: 313.129 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
ERROR: [HLS 207-1198] expected '(' for function-style cast or type construction (chls/sub_modules.cpp:77:36)
ERROR: [HLS 207-1198] expected '(' for function-style cast or type construction (chls/sub_modules.cpp:78:36)
ERROR: [HLS 207-1198] expected '(' for function-style cast or type construction (chls/sub_modules.cpp:83:36)
ERROR: [HLS 207-1198] expected '(' for function-style cast or type construction (chls/sub_modules.cpp:84:36)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.28 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.61 seconds; current allocated memory: 0.188 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:61:15)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 46.88 seconds. CPU system time: 2.78 seconds. Elapsed time: 49.68 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,778 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,290 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,609 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,907 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.37.47.56.67)' into 'fp_struct<double>::to_double() const (.34.44.53.64)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.34.44.53.64)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'modf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, unsigned long*)' (chls/sub_modules.cpp:61:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.19 seconds. CPU system time: 0.86 seconds. Elapsed time: 8.47 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.472 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (chls/sub_modules.cpp:36) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (chls/sub_modules.cpp:40) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_3' (chls/sub_modules.cpp:45) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (chls/sub_modules.cpp:75) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (chls/sub_modules.cpp:13) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 5 process function(s): 
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<double>'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_modf<double>' into 'logmap' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:80) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'logmap' (chls/sub_modules.cpp:18:22)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.501 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.6 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.673 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.676 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('x_perm', chls/sub_modules.cpp:80) and 'fmul' operation ('mul', chls/sub_modules.cpp:77).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('x_perm', chls/sub_modules.cpp:80) and 'fmul' operation ('mul', chls/sub_modules.cpp:77).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('x_perm', chls/sub_modules.cpp:80) and 'fmul' operation ('mul', chls/sub_modules.cpp:77).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('x_perm', chls/sub_modules.cpp:80) and 'fmul' operation ('mul', chls/sub_modules.cpp:77).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:81) and 'fmul' operation ('mul2', chls/sub_modules.cpp:78).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_75_1'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between 'fptrunc' operation ('y_perm', chls/sub_modules.cpp:81) and 'fmul' operation ('mul2', chls/sub_modules.cpp:78).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 20, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (9.281 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_module' consists of the following:
	'call' operation ('_ln50', chls/top_module.cpp:50) to 'logmap' [55]  (9.281 ns)

INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.15 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [RTMG 210-279] Implementing memory 'top_module_logmap_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.95 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.02 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.68 seconds; current allocated memory: 1.756 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 71.06 seconds. CPU system time: 4.2 seconds. Elapsed time: 78.73 seconds; current allocated memory: 312.852 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
ERROR: [HLS 207-3339] no matching function for call to 'modf' (chls/sub_modules.cpp:76:18)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'float *' to 'double *' for 2nd argument (/usr/include/x86_64-linux-gnu/bits/mathcalls.h:110:15)
ERROR: [HLS 207-3339] no matching function for call to 'modf' (chls/sub_modules.cpp:77:18)
ERROR: [HLS 207-3339] no matching function for call to 'modf' (chls/sub_modules.cpp:82:18)
ERROR: [HLS 207-3339] no matching function for call to 'modf' (chls/sub_modules.cpp:83:18)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.16 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.73 seconds; current allocated memory: 0.203 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:62:15)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 44.69 seconds. CPU system time: 2.63 seconds. Elapsed time: 47.38 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,746 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,282 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,609 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,907 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.37.47.56.67)' into 'fp_struct<float>::to_float() const (.34.44.53.64)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.34.44.53.64)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'modff' into 'std::modf(float, float*)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.17 seconds. CPU system time: 0.73 seconds. Elapsed time: 7.75 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.472 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (chls/sub_modules.cpp:37) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (chls/sub_modules.cpp:41) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (chls/sub_modules.cpp:46) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (chls/sub_modules.cpp:72) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (chls/sub_modules.cpp:14) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 5 process function(s): 
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<float>'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_modf<float>' into 'logmap' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'logmap' (chls/sub_modules.cpp:18:22)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.500 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.672 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln21', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) and 'fmul' operation ('mul', chls/sub_modules.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln21', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) and 'fmul' operation ('mul', chls/sub_modules.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln21', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) and 'fmul' operation ('mul', chls/sub_modules.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln21', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) and 'fmul' operation ('mul', chls/sub_modules.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'load' operation ('mask', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:45->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) on array 'mask_table' and 'fmul' operation ('mul', chls/sub_modules.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln21_1', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:78) and 'fmul' operation ('mul2', chls/sub_modules.cpp:75).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln18_3', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:27->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:78) and 'fmul' operation ('mul2', chls/sub_modules.cpp:75).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 17, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (9.281 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_module' consists of the following:
	'call' operation ('_ln50', chls/top_module.cpp:50) to 'logmap' [55]  (9.281 ns)

INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.46 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap' pipeline 'VITIS_LOOP_72_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [RTMG 210-279] Implementing memory 'top_module_logmap_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.736 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.756 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 61.49 seconds. CPU system time: 3.82 seconds. Elapsed time: 69.22 seconds; current allocated memory: 312.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:62:15)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 41.24 seconds. CPU system time: 2.51 seconds. Elapsed time: 43.81 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,724 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,229 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,604 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,902 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.37.47.56.67)' into 'fp_struct<float>::to_float() const (.34.44.53.64)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.34.44.53.64)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'modff' into 'std::modf(float, float*)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.17 seconds. CPU system time: 0.67 seconds. Elapsed time: 7.68 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.474 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (chls/sub_modules.cpp:37) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (chls/sub_modules.cpp:41) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (chls/sub_modules.cpp:46) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (chls/sub_modules.cpp:72) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (chls/sub_modules.cpp:14) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 5 process function(s): 
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<float>'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_modf<float>' into 'logmap' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'logmap' (chls/sub_modules.cpp:18:22)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.502 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.677 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.677 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln21', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) and 'fmul' operation ('mul', chls/sub_modules.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln21', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) and 'fmul' operation ('mul', chls/sub_modules.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln21', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) and 'fmul' operation ('mul', chls/sub_modules.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln21', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) and 'fmul' operation ('mul', chls/sub_modules.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'load' operation ('mask', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:45->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) on array 'mask_table' and 'fmul' operation ('mul', chls/sub_modules.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln21_1', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:78) and 'fmul' operation ('mul2', chls/sub_modules.cpp:75).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln18_3', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:27->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:78) and 'fmul' operation ('mul2', chls/sub_modules.cpp:75).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 17, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (9.281 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_module' consists of the following:
	'call' operation ('_ln50', chls/top_module.cpp:50) to 'logmap' [55]  (9.281 ns)

INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap' pipeline 'VITIS_LOOP_72_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [RTMG 210-279] Implementing memory 'top_module_logmap_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.758 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 57.99 seconds. CPU system time: 3.59 seconds. Elapsed time: 65.49 seconds; current allocated memory: 312.059 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 13 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:62:15)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 41.17 seconds. CPU system time: 2.42 seconds. Elapsed time: 43.6 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,724 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,229 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,604 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,902 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.37.47.56.67)' into 'fp_struct<float>::to_float() const (.34.44.53.64)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.34.44.53.64)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'modff' into 'std::modf(float, float*)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 0.67 seconds. Elapsed time: 7.66 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.471 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (chls/sub_modules.cpp:37) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (chls/sub_modules.cpp:41) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (chls/sub_modules.cpp:46) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (chls/sub_modules.cpp:72) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (chls/sub_modules.cpp:14) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 5 process function(s): 
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<float>'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_modf<float>' into 'logmap' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'logmap' (chls/sub_modules.cpp:18:22)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.499 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.672 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln21', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) and 'fmul' operation ('mul', chls/sub_modules.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln21', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) and 'fmul' operation ('mul', chls/sub_modules.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln21', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) and 'fmul' operation ('mul', chls/sub_modules.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'load' operation ('mask', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:45->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) on array 'mask_table' and 'fmul' operation ('mul', chls/sub_modules.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'fsub' operation ('logmap2_perm', chls/sub_modules.cpp:75) and 'fmul' operation ('mul2', chls/sub_modules.cpp:75).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'load' operation ('mask', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:45->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:78) on array 'mask_table' and 'fmul' operation ('mul2', chls/sub_modules.cpp:75).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 13, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (10.684 ns) exceeds the target (target clock period: 13.000 ns, clock uncertainty: 3.510 ns, effective delay budget: 9.490 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_module' consists of the following:
	'call' operation ('_ln50', chls/top_module.cpp:50) to 'logmap' [55]  (10.684 ns)

INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap' pipeline 'VITIS_LOOP_72_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [RTMG 210-279] Implementing memory 'top_module_logmap_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 10', using 10 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.755 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 93.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 57.86 seconds. CPU system time: 3.56 seconds. Elapsed time: 65.27 seconds; current allocated memory: 311.598 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:62:15)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 41.71 seconds. CPU system time: 2.51 seconds. Elapsed time: 44.25 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,724 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,229 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,604 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,902 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.37.47.56.67)' into 'fp_struct<float>::to_float() const (.34.44.53.64)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.34.44.53.64)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'modff' into 'std::modf(float, float*)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.2 seconds. CPU system time: 0.65 seconds. Elapsed time: 7.69 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.471 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (chls/sub_modules.cpp:37) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (chls/sub_modules.cpp:41) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (chls/sub_modules.cpp:46) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (chls/sub_modules.cpp:72) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (chls/sub_modules.cpp:14) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 5 process function(s): 
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<float>'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_modf<float>' into 'logmap' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'logmap' (chls/sub_modules.cpp:18:22)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.499 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.672 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fmul' operation ('logmap1_perm', chls/sub_modules.cpp:74) and 'fmul' operation ('mul', chls/sub_modules.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fmul' operation ('logmap1_perm', chls/sub_modules.cpp:74) and 'fmul' operation ('mul', chls/sub_modules.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fmul' operation ('logmap1_perm', chls/sub_modules.cpp:74) and 'fmul' operation ('mul', chls/sub_modules.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'load' operation ('mask', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:45->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) on array 'mask_table' and 'fsub' operation ('sub', chls/sub_modules.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('y_perm_write_ln72', chls/sub_modules.cpp:72) of variable 'y_perm', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:24->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:78 on local variable 'y_perm' and 'load' operation ('y_perm_load', chls/sub_modules.cpp:75) on local variable 'y_perm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 10, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (14.918 ns) exceeds the target (target clock period: 20.000 ns, clock uncertainty: 5.400 ns, effective delay budget: 14.600 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_module' consists of the following:
	'call' operation ('_ln50', chls/top_module.cpp:50) to 'logmap' [55]  (14.918 ns)

INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap' pipeline 'VITIS_LOOP_72_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [RTMG 210-279] Implementing memory 'top_module_logmap_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 10', using 10 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.754 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 67.03 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 58.31 seconds. CPU system time: 3.6 seconds. Elapsed time: 65.81 seconds; current allocated memory: 311.031 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:62:15)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 41.65 seconds. CPU system time: 2.49 seconds. Elapsed time: 44.16 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,724 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,229 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,604 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,902 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.37.47.56.67)' into 'fp_struct<float>::to_float() const (.34.44.53.64)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.34.44.53.64)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'modff' into 'std::modf(float, float*)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.66 seconds. Elapsed time: 7.87 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.471 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (chls/sub_modules.cpp:37) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (chls/sub_modules.cpp:41) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (chls/sub_modules.cpp:46) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (chls/sub_modules.cpp:72) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (chls/sub_modules.cpp:14) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 5 process function(s): 
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<float>'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_modf<float>' into 'logmap' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'logmap' (chls/sub_modules.cpp:18:22)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.499 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.672 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fmul' operation ('mul', chls/sub_modules.cpp:74) and 'fsub' operation ('sub', chls/sub_modules.cpp:74).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'load' operation ('mask', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:45->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:78) on array 'mask_table' and 'fmul' operation ('mul4', chls/sub_modules.cpp:75).
WARNING: [HLS 200-885] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to schedule 'load' operation ('mask', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:45->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) on array 'mask_table' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'mask_table'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (73.475 ns) exceeds the target (target clock period: 100.000 ns, clock uncertainty: 27.000 ns, effective delay budget: 73.000 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_module' consists of the following:
	'call' operation ('_ln50', chls/top_module.cpp:50) to 'logmap' [55]  (73.475 ns)

INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.56 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap' pipeline 'VITIS_LOOP_72_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [RTMG 210-279] Implementing memory 'top_module_logmap_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 10', using 10 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.39 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.754 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 13.61 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 58.48 seconds. CPU system time: 3.61 seconds. Elapsed time: 65.94 seconds; current allocated memory: 310.691 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.56 seconds. CPU system time: 0.5 seconds. Elapsed time: 6.06 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 41.99 seconds. CPU system time: 2.61 seconds. Elapsed time: 44.62 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,723 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,229 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,604 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,902 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.37.47.56.67)' into 'fp_struct<float>::to_float() const (.34.44.53.64)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.34.44.53.64)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'modff' into 'std::modf(float, float*)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 0.74 seconds. Elapsed time: 7.72 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.474 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (chls/sub_modules.cpp:37) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (chls/sub_modules.cpp:41) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (chls/sub_modules.cpp:46) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (chls/sub_modules.cpp:72) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (chls/sub_modules.cpp:14) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 5 process function(s): 
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<float>'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_modf<float>' into 'logmap' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'logmap' (chls/sub_modules.cpp:18:22)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.502 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.677 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.677 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fsub' operation ('logmap2_perm', chls/sub_modules.cpp:75) and 'fmul' operation ('mul2', chls/sub_modules.cpp:75).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'load' operation ('mask', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:45->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:78) on array 'mask_table' and 'fmul' operation ('mul4', chls/sub_modules.cpp:75).
WARNING: [HLS 200-885] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to schedule 'load' operation ('mask', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:45->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) on array 'mask_table' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'mask_table'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (73.475 ns) exceeds the target (target clock period: 100.000 ns, clock uncertainty: 27.000 ns, effective delay budget: 73.000 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_module' consists of the following:
	'call' operation ('_ln50', chls/top_module.cpp:50) to 'logmap' [55]  (73.475 ns)

INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap' pipeline 'VITIS_LOOP_72_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [RTMG 210-279] Implementing memory 'top_module_logmap_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 10', using 10 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.757 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 13.61 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 58.6 seconds. CPU system time: 3.74 seconds. Elapsed time: 66.23 seconds; current allocated memory: 310.695 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 41.96 seconds. CPU system time: 2.65 seconds. Elapsed time: 44.91 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,723 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,229 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,604 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,902 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.37.47.56.67)' into 'fp_struct<float>::to_float() const (.34.44.53.64)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.34.44.53.64)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'modff' into 'std::modf(float, float*)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 0.81 seconds. Elapsed time: 7.9 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.471 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (chls/sub_modules.cpp:37) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (chls/sub_modules.cpp:41) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (chls/sub_modules.cpp:46) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (chls/sub_modules.cpp:72) in function 'logmap' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (chls/sub_modules.cpp:14) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 5 process function(s): 
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<float>'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_modf<float>' into 'logmap' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:77) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'logmap' (chls/sub_modules.cpp:18:22)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.499 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.672 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln21_1', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:78) and 'fmul' operation ('mul2', chls/sub_modules.cpp:75).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln21_1', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:78) and 'fmul' operation ('mul2', chls/sub_modules.cpp:75).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln21_1', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:78) and 'fmul' operation ('mul2', chls/sub_modules.cpp:75).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln21_1', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:78) and 'fmul' operation ('mul2', chls/sub_modules.cpp:75).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln21_1', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:78) and 'fmul' operation ('mul2', chls/sub_modules.cpp:75).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln21_1', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:78) and 'fmul' operation ('mul2', chls/sub_modules.cpp:75).
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln18_3', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:27->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:78) and 'fmul' operation ('mul2', chls/sub_modules.cpp:75).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 17, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (9.281 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_module' consists of the following:
	'call' operation ('_ln50', chls/top_module.cpp:50) to 'logmap' [55]  (9.281 ns)

INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.82 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap' pipeline 'VITIS_LOOP_72_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [RTMG 210-279] Implementing memory 'top_module_logmap_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.736 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.755 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 58.71 seconds. CPU system time: 3.92 seconds. Elapsed time: 66.97 seconds; current allocated memory: 312.074 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 40.3 seconds. CPU system time: 2.75 seconds. Elapsed time: 43.23 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,723 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,229 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,430 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,729 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.37.47.56.67)' into 'fp_struct<float>::to_float() const (.34.44.53.64)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.34.44.53.64)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'modff' into 'std::modf(float, float*)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 214-364] Automatically inlining function 'float generic_modf<float>(float, float*)' to improve effectiveness of pipeline pragma in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.12 seconds. CPU system time: 0.78 seconds. Elapsed time: 7.86 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.471 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (chls/sub_modules.cpp:37) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (chls/sub_modules.cpp:41) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (chls/sub_modules.cpp:46) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (chls/sub_modules.cpp:14) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 5 process function(s): 
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (chls/sub_modules.cpp:74:9) to (chls/sub_modules.cpp:72:22) in function 'logmap'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'logmap' (chls/sub_modules.cpp:18:22)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.499 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.672 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('y_perm_write_ln72', chls/sub_modules.cpp:72) of variable 'y_perm', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:27->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:79 on local variable 'y_perm' and 'load' operation ('y_perm_load', chls/sub_modules.cpp:76) on local variable 'y_perm'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('y_perm_write_ln72', chls/sub_modules.cpp:72) of variable 'y_perm', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:27->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:79 on local variable 'y_perm' and 'load' operation ('y_perm_load', chls/sub_modules.cpp:76) on local variable 'y_perm'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('y_perm_write_ln72', chls/sub_modules.cpp:72) of variable 'y_perm', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:27->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:79 on local variable 'y_perm' and 'load' operation ('y_perm_load', chls/sub_modules.cpp:76) on local variable 'y_perm'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('y_perm_write_ln72', chls/sub_modules.cpp:72) of variable 'y_perm', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:27->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:79 on local variable 'y_perm' and 'load' operation ('y_perm_load', chls/sub_modules.cpp:76) on local variable 'y_perm'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('y_perm_write_ln72', chls/sub_modules.cpp:72) of variable 'y_perm', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:27->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:79 on local variable 'y_perm' and 'load' operation ('y_perm_load', chls/sub_modules.cpp:76) on local variable 'y_perm'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('y_perm_write_ln72', chls/sub_modules.cpp:72) of variable 'y_perm', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:27->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:79 on local variable 'y_perm' and 'load' operation ('y_perm_load', chls/sub_modules.cpp:76) on local variable 'y_perm'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 8, Depth = 14, loop 'VITIS_LOOP_72_1'
WARNING: [HLS 200-871] Estimated clock period (14.032 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'logmap' consists of the following:
	'fmul' operation ('mul2', chls/sub_modules.cpp:76) [34]  (7.016 ns)
	multiplexor before operation 'fmul' with delay (0.525 ns)
'fmul' operation ('mul4', chls/sub_modules.cpp:76) [35]  (6.491 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (9.281 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_module' consists of the following:
	'call' operation ('_ln50', chls/top_module.cpp:50) to 'logmap' [55]  (9.281 ns)

INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap' pipeline 'VITIS_LOOP_72_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [RTMG 210-279] Implementing memory 'top_module_logmap_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.754 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 71.27 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 57.48 seconds. CPU system time: 3.95 seconds. Elapsed time: 65.66 seconds; current allocated memory: 311.172 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 40.31 seconds. CPU system time: 2.5 seconds. Elapsed time: 42.83 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,723 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,229 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,604 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,903 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.37.47.56.67)' into 'fp_struct<float>::to_float() const (.34.44.53.64)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.34.44.53.64)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'modff' into 'std::modf(float, float*)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.11 seconds. CPU system time: 0.66 seconds. Elapsed time: 7.62 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.471 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (chls/sub_modules.cpp:37) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (chls/sub_modules.cpp:41) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (chls/sub_modules.cpp:46) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (chls/sub_modules.cpp:14) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 5 process function(s): 
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<float>'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_modf<float>' into 'logmap' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:78) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'logmap' (chls/sub_modules.cpp:18:22)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.499 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.672 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('y_perm_write_ln72', chls/sub_modules.cpp:72) of variable 'y_perm', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:24->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:79 on local variable 'y_perm' and 'load' operation ('y_perm_load', chls/sub_modules.cpp:76) on local variable 'y_perm'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('y_perm_write_ln72', chls/sub_modules.cpp:72) of variable 'y_perm', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:24->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:79 on local variable 'y_perm' and 'load' operation ('y_perm_load', chls/sub_modules.cpp:76) on local variable 'y_perm'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('y_perm_write_ln72', chls/sub_modules.cpp:72) of variable 'y_perm', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:24->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:79 on local variable 'y_perm' and 'load' operation ('y_perm_load', chls/sub_modules.cpp:76) on local variable 'y_perm'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('y_perm_write_ln72', chls/sub_modules.cpp:72) of variable 'y_perm', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:24->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:79 on local variable 'y_perm' and 'load' operation ('y_perm_load', chls/sub_modules.cpp:76) on local variable 'y_perm'.
WARNING: [HLS 200-880] The II Violation in module 'logmap' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('y_perm_write_ln72', chls/sub_modules.cpp:72) of variable 'y_perm', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:24->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:79 on local variable 'y_perm' and 'load' operation ('y_perm_load', chls/sub_modules.cpp:76) on local variable 'y_perm'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 8, Depth = 14, loop 'VITIS_LOOP_72_1'
WARNING: [HLS 200-871] Estimated clock period (14.032 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'logmap' consists of the following:
	'fmul' operation ('mul2', chls/sub_modules.cpp:76) [34]  (7.016 ns)
	multiplexor before operation 'fmul' with delay (0.525 ns)
'fmul' operation ('mul4', chls/sub_modules.cpp:76) [35]  (6.491 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (9.281 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_module' consists of the following:
	'call' operation ('_ln50', chls/top_module.cpp:50) to 'logmap' [55]  (9.281 ns)

INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'logmap' pipeline 'VITIS_LOOP_72_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [RTMG 210-279] Implementing memory 'top_module_logmap_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.754 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 71.27 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 58.53 seconds. CPU system time: 3.68 seconds. Elapsed time: 66.14 seconds; current allocated memory: 311.211 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
ERROR: [HLS 207-3776] use of undeclared identifier 'off' (chls/sub_modules.cpp:74:25)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.91 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.22 seconds; current allocated memory: 0.176 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 39.91 seconds. CPU system time: 2.4 seconds. Elapsed time: 42.4 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,723 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,229 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,604 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,903 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.37.47.56.67)' into 'fp_struct<float>::to_float() const (.34.44.53.64)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.34.44.53.64)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'modff' into 'std::modf(float, float*)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.67 seconds. Elapsed time: 7.61 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.471 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (chls/sub_modules.cpp:37) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (chls/sub_modules.cpp:41) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (chls/sub_modules.cpp:46) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (chls/sub_modules.cpp:14) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 5 process function(s): 
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<float>'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_modf<float>' into 'logmap' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modffloat.cpp:9->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377->chls/sub_modules.cpp:78) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'logmap' (chls/sub_modules.cpp:18:22)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.499 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.672 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [RTMG 210-279] Implementing memory 'top_module_logmap_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.3 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.754 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.57 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 55.93 seconds. CPU system time: 3.55 seconds. Elapsed time: 63.43 seconds; current allocated memory: 310.852 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
WARNING: [HLS 207-5292] unused parameter 'Image' (chls/sub_modules.cpp:65:12)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 40.59 seconds. CPU system time: 2.36 seconds. Elapsed time: 43.1 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 110,207 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,441 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,775 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,070 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.71.81.91.122)' into 'fp_struct<double>::to_double() const (.68.78.88.119)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.68.78.88.119)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:416:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.145.155.164.175)' into 'fp_struct<float>::to_float() const (.142.152.161.172)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.142.152.161.172)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'modff' into 'std::modf(float, float*)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:65:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.07 seconds. CPU system time: 0.97 seconds. Elapsed time: 8.52 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.482 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (chls/sub_modules.cpp:37) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (chls/sub_modules.cpp:41) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (chls/sub_modules.cpp:46) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (chls/sub_modules.cpp:14) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<float>'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generic_modf<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.517 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.88 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_modf<float>' to 'generic_modf_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.735 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_modf_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.4 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_modf_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_modf_float_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_generic_modf_float_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.805 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_perm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_diff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_dt' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'u_perm', 'u_diff', 'u_dt' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'u_perm_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_diff_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_dt_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_diff_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.812 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 1.815 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 1.833 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 64.86 seconds. CPU system time: 3.95 seconds. Elapsed time: 71.55 seconds; current allocated memory: 392.762 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 39.53 seconds. CPU system time: 2.54 seconds. Elapsed time: 42.24 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 110,216 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,451 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,786 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,087 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.71.81.91.122)' into 'fp_struct<double>::to_double() const (.68.78.88.119)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.68.78.88.119)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:416:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.145.155.164.175)' into 'fp_struct<float>::to_float() const (.142.152.161.172)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.142.152.161.172)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'modff' into 'std::modf(float, float*)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:65:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.77 seconds. CPU system time: 1.02 seconds. Elapsed time: 8.47 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.482 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (chls/sub_modules.cpp:37) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (chls/sub_modules.cpp:41) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (chls/sub_modules.cpp:46) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (chls/sub_modules.cpp:14) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<float>'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generic_modf<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.517 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 1 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_modf<float>' to 'generic_modf_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.735 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_modf_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO Image_r (from get_image_stream_U0 to logmap_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_modf_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_modf_float_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_generic_modf_float_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_perm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_diff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_dt' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'u_perm', 'u_diff', 'u_dt' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-741] Implementing PIPO top_module_Image_r_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'top_module_Image_r_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'u_perm_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_diff_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_dt_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_diff_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.812 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.02 seconds; current allocated memory: 1.816 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 1.834 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 64.86 seconds. CPU system time: 4.28 seconds. Elapsed time: 72.05 seconds; current allocated memory: 393.238 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 42.33 seconds. CPU system time: 2.55 seconds. Elapsed time: 44.9 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 110,217 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,452 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,787 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,088 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.71.81.91.122)' into 'fp_struct<double>::to_double() const (.68.78.88.119)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.68.78.88.119)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:416:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.145.155.164.175)' into 'fp_struct<float>::to_float() const (.142.152.161.172)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.142.152.161.172)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_modf<float>(float, float*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'modff' into 'std::modf(float, float*)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:377:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:65:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.09 seconds. CPU system time: 0.93 seconds. Elapsed time: 8.5 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.482 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (chls/sub_modules.cpp:37) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (chls/sub_modules.cpp:41) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (chls/sub_modules.cpp:46) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (chls/sub_modules.cpp:14) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<float>'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generic_modf<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.517 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.83 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_modf<float>' to 'generic_modf_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.733 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.735 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_modf_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO Image_r (from get_image_stream_U0 to logmap_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.82 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_modf_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_modf_float_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_generic_modf_float_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_perm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_diff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_dt' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'u_perm', 'u_diff', 'u_dt' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-741] Implementing PIPO top_module_Image_r_RAM_T2P_URAM_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'top_module_Image_r_RAM_T2P_URAM_1R1W_memcore' using ultra RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'u_perm_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_diff_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_dt_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_diff_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.813 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 1.816 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.55 seconds; current allocated memory: 1.834 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 67.74 seconds. CPU system time: 4.09 seconds. Elapsed time: 74.35 seconds; current allocated memory: 393.328 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 30.8 seconds. CPU system time: 2.04 seconds. Elapsed time: 46.52 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 11.05 seconds. CPU system time: 0.76 seconds. Elapsed time: 22.76 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 16.59 seconds. CPU system time: 1.02 seconds. Elapsed time: 17.63 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.65 seconds. CPU system time: 0.43 seconds. Elapsed time: 6.09 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.83 seconds. CPU system time: 0.44 seconds. Elapsed time: 6.26 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.15 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.33 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.82 seconds. CPU system time: 0.43 seconds. Elapsed time: 5.25 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.77 seconds. CPU system time: 0.45 seconds. Elapsed time: 6.22 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.72 seconds. CPU system time: 0.53 seconds. Elapsed time: 6.25 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.77 seconds. CPU system time: 0.45 seconds. Elapsed time: 6.22 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.16 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.33 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.7 seconds. CPU system time: 0.46 seconds. Elapsed time: 6.18 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.1 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.32 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.1 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.32 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 28.95 seconds. CPU system time: 1.93 seconds. Elapsed time: 45.83 seconds; current allocated memory: 17.152 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 17.27 seconds. CPU system time: 1.08 seconds. Elapsed time: 18.39 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.98 seconds. CPU system time: 0.55 seconds. Elapsed time: 6.56 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.11 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.32 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 29.49 seconds. CPU system time: 1.9 seconds. Elapsed time: 42.1 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 18.03 seconds. CPU system time: 1.28 seconds. Elapsed time: 30.95 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 19.07 seconds. CPU system time: 1.25 seconds. Elapsed time: 32.3 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 14.13 seconds. CPU system time: 0.99 seconds. Elapsed time: 16.54 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.93 seconds. CPU system time: 0.68 seconds. Elapsed time: 10.85 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.88 seconds. CPU system time: 0.63 seconds. Elapsed time: 10.73 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 21.75 seconds. CPU system time: 1.66 seconds. Elapsed time: 34.25 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 16.66 seconds. CPU system time: 1.2 seconds. Elapsed time: 27.49 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 18.26 seconds. CPU system time: 1.19 seconds. Elapsed time: 30.43 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 23.79 seconds. CPU system time: 1.57 seconds. Elapsed time: 37.87 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 17.41 seconds. CPU system time: 1.35 seconds. Elapsed time: 31.08 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 22.4 seconds. CPU system time: 1.43 seconds. Elapsed time: 30.44 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 16.7 seconds. CPU system time: 0.99 seconds. Elapsed time: 24.76 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 16.75 seconds. CPU system time: 1.09 seconds. Elapsed time: 25.95 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 17.37 seconds. CPU system time: 1.13 seconds. Elapsed time: 26.16 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 17.07 seconds. CPU system time: 1.07 seconds. Elapsed time: 26.19 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 11.33 seconds. CPU system time: 0.76 seconds. Elapsed time: 20.63 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.38 seconds. CPU system time: 0.86 seconds. Elapsed time: 13.26 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.35 seconds. CPU system time: 0.69 seconds. Elapsed time: 9.59 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.95 seconds. CPU system time: 0.57 seconds. Elapsed time: 10.75 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.68 seconds. CPU system time: 0.56 seconds. Elapsed time: 10.72 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.5 seconds. CPU system time: 0.6 seconds. Elapsed time: 10.28 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 12.99 seconds. CPU system time: 0.96 seconds. Elapsed time: 15.34 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 38.89 seconds. CPU system time: 2.27 seconds. Elapsed time: 41.33 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 65,650 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,162 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.69.79.112)' into 'fp_struct<float>::to_float() const (.56.66.76.109)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.56.66.76.109)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(long double)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:79:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::fabs(long double)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:246:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long double)' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:87:15)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:88:15)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:93:18)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:94:18)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:96:36)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:102:37)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 42.44 seconds. CPU system time: 2.87 seconds. Elapsed time: 49.28 seconds; current allocated memory: 11.348 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.84 seconds. CPU system time: 0.68 seconds. Elapsed time: 13.79 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.18 seconds. CPU system time: 0.61 seconds. Elapsed time: 12.98 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.92 seconds. CPU system time: 0.64 seconds. Elapsed time: 11.77 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.81 seconds. CPU system time: 0.65 seconds. Elapsed time: 11.33 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 40.82 seconds. CPU system time: 2.5 seconds. Elapsed time: 43.5 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 104,874 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,231 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.69.79.112)' into 'fp_struct<float>::to_float() const (.56.66.76.109)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.56.66.76.109)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(long double)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:79:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::fabs(long double)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:246:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long double)' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:87:15)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:88:15)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:93:18)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:94:18)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:103:15)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:104:15)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:109:18)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:110:18)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:112:36)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:118:37)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 44.42 seconds. CPU system time: 3.18 seconds. Elapsed time: 51.59 seconds; current allocated memory: 11.172 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.42 seconds. CPU system time: 0.6 seconds. Elapsed time: 10.48 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 39.03 seconds. CPU system time: 2.19 seconds. Elapsed time: 41.22 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 104,876 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,233 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.69.79.112)' into 'fp_struct<float>::to_float() const (.56.66.76.109)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.56.66.76.109)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(long double)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:79:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::fabs(long double)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:246:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long double)' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:87:15)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:88:15)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:93:18)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:94:18)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:103:15)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:104:15)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:109:18)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:110:18)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:112:36)
ERROR: [HLS 214-194] in function 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)': Undefined function modfl (chls/sub_modules.cpp:118:37)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 42.74 seconds. CPU system time: 2.76 seconds. Elapsed time: 49.24 seconds; current allocated memory: 11.090 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.1 seconds. CPU system time: 0.63 seconds. Elapsed time: 10.2 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.476 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 38.94 seconds. CPU system time: 2.27 seconds. Elapsed time: 41.26 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 152,832 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,849 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,489 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,799 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.69.79.112)' into 'fp_struct<float>::to_float() const (.56.66.76.109)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.56.66.76.109)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.135.145.154.165)' into 'fp_struct<double>::to_double() const (.132.142.151.162)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.132.142.151.162)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'modf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.27 seconds. CPU system time: 0.74 seconds. Elapsed time: 8.03 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.496 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.505 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (chls/sub_modules.cpp:39) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_2' (chls/sub_modules.cpp:43) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (chls/sub_modules.cpp:48) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (chls/sub_modules.cpp:16) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:320:27) to (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<double>'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generic_modf<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.537 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_modf<double>' to 'generic_modf_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.741 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.743 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.743 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.744 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_16_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_48_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_float_s' pipeline 'pow_generic<float>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_18ns_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23ns_23ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_6ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39ns_4ns_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_41ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_44ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_45ns_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_modf_double_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.811 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_perm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_diff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_dt' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'u_perm', 'u_diff', 'u_dt' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'u_perm_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_dt_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_diff_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.815 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.818 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.836 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 134.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 57.77 seconds. CPU system time: 3.51 seconds. Elapsed time: 64.4 seconds; current allocated memory: 369.223 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 38.7 seconds. CPU system time: 2.26 seconds. Elapsed time: 41.07 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 152,832 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,849 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,489 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,799 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.69.79.112)' into 'fp_struct<float>::to_float() const (.56.66.76.109)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.56.66.76.109)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.135.145.154.165)' into 'fp_struct<double>::to_double() const (.132.142.151.162)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.132.142.151.162)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'modf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.24 seconds. CPU system time: 0.79 seconds. Elapsed time: 8.04 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.483 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (chls/sub_modules.cpp:39) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_2' (chls/sub_modules.cpp:43) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (chls/sub_modules.cpp:48) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (chls/sub_modules.cpp:16) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:320:27) to (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<double>'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generic_modf<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.515 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_modf<double>' to 'generic_modf_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.722 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_16_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.761 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_48_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_float_s' pipeline 'pow_generic<float>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_18ns_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23ns_23ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_6ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39ns_4ns_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_41ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_44ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_45ns_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_modf_double_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_perm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_diff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_dt' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'u_perm', 'u_diff', 'u_dt' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'u_perm_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_dt_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_diff_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.792 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 10', using 10 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.796 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.813 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 57.65 seconds. CPU system time: 3.49 seconds. Elapsed time: 64.28 seconds; current allocated memory: 369.008 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.49 seconds. CPU system time: 0.62 seconds. Elapsed time: 10.73 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.06 seconds. CPU system time: 0.59 seconds. Elapsed time: 10.48 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 38.76 seconds. CPU system time: 2.29 seconds. Elapsed time: 41.28 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 152,836 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,861 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,497 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,813 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.69.79.112)' into 'fp_struct<float>::to_float() const (.56.66.76.109)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.56.66.76.109)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.135.145.154.165)' into 'fp_struct<double>::to_double() const (.132.142.151.162)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.132.142.151.162)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'modf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
WARNING: [HLS 214-167] The program may have out of bound array access (chls/sub_modules.cpp:115:36)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.21 seconds. CPU system time: 0.79 seconds. Elapsed time: 8.06 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.480 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (chls/sub_modules.cpp:39) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_2' (chls/sub_modules.cpp:43) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (chls/sub_modules.cpp:48) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (chls/sub_modules.cpp:16) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:320:27) to (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<double>'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generic_modf<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.512 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.46 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_modf<double>' to 'generic_modf_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.718 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.718 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-2042] Usage of URAM can potentially cause worse II as Vitis HLS does not exploit read-first mode for URAMs. Consider using BRAMs instead.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO Image_r (from get_image_stream_U0 to logmap_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_16_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_48_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_float_s' pipeline 'pow_generic<float>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_18ns_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23ns_23ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_6ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39ns_4ns_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_41ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_44ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_45ns_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_modf_double_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_perm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_diff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_dt' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'u_perm', 'u_diff', 'u_dt' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-741] Implementing PIPO top_module_Image_r_RAM_T2P_URAM_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'top_module_Image_r_RAM_T2P_URAM_1R1W_memcore' using ultra RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'u_perm_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_dt_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_diff_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.790 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 10', using 10 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.52 seconds; current allocated memory: 1.794 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.811 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 57.72 seconds. CPU system time: 3.57 seconds. Elapsed time: 64.57 seconds; current allocated memory: 369.887 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.35 seconds. CPU system time: 0.64 seconds. Elapsed time: 10.67 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.51 seconds. CPU system time: 0.59 seconds. Elapsed time: 10.93 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.91 seconds. CPU system time: 0.7 seconds. Elapsed time: 11.39 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.81 seconds. CPU system time: 0.67 seconds. Elapsed time: 10.94 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.99 seconds. CPU system time: 0.65 seconds. Elapsed time: 11.05 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.51 seconds. CPU system time: 0.69 seconds. Elapsed time: 11.13 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.07 seconds. CPU system time: 0.69 seconds. Elapsed time: 12.07 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.48 seconds. CPU system time: 0.59 seconds. Elapsed time: 11.73 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 40.95 seconds. CPU system time: 2.36 seconds. Elapsed time: 43.37 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 152,836 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,853 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,490 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,800 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.69.79.112)' into 'fp_struct<float>::to_float() const (.56.66.76.109)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.56.66.76.109)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.135.145.154.165)' into 'fp_struct<double>::to_double() const (.132.142.151.162)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.132.142.151.162)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'modf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.39 seconds. CPU system time: 0.85 seconds. Elapsed time: 8.12 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.480 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (chls/sub_modules.cpp:39) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_2' (chls/sub_modules.cpp:43) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (chls/sub_modules.cpp:48) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (chls/sub_modules.cpp:16) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:320:27) to (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<double>'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generic_modf<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.512 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.69 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_modf<double>' to 'generic_modf_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.727 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.728 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.729 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_16_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.63 seconds; current allocated memory: 1.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_43_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_48_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_8_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_3_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_float_s' pipeline 'pow_generic<float>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_18ns_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23ns_23ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_6ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39ns_4ns_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_41ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_44ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_45ns_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_modf_double_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_perm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_diff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_dt' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'u_perm', 'u_diff', 'u_dt' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'u_perm_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_diff_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_dt_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_diff_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.803 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 10', using 10 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.97 seconds; current allocated memory: 1.807 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.825 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 63.32 seconds. CPU system time: 3.7 seconds. Elapsed time: 70 seconds; current allocated memory: 383.699 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 11 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 40.13 seconds. CPU system time: 2.35 seconds. Elapsed time: 42.54 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 152,836 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,853 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,490 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,800 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.69.79.112)' into 'fp_struct<float>::to_float() const (.56.66.76.109)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.56.66.76.109)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.135.145.154.165)' into 'fp_struct<double>::to_double() const (.132.142.151.162)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.132.142.151.162)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'modf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.47 seconds. CPU system time: 0.75 seconds. Elapsed time: 8.12 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.480 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (chls/sub_modules.cpp:39) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_2' (chls/sub_modules.cpp:43) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (chls/sub_modules.cpp:48) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (chls/sub_modules.cpp:16) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:320:27) to (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<double>'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generic_modf<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.512 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.69 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_modf<double>' to 'generic_modf_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.727 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.728 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.728 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_16_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.51 seconds; current allocated memory: 1.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' pipeline 'LOOP_SHA256_PREPARE_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' pipeline 'LOOP_SHA256_PREPARE_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' pipeline 'LOOP_SHA256_UPDATE_64_ROUNDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256Digest_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_64_256_s'.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_U(top_module_fifo_w512_d4097_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_U(top_module_fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_U(top_module_fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_U(top_module_fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_U0_U(top_module_start_for_dup_strm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(top_module_start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256Digest_256_U0_U(top_module_start_for_sha256Digest_256_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_43_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream_Pipeline_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream_Pipeline_VITIS_LOOP_48_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_3_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_hash_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_float_s' pipeline 'pow_generic<float>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_18ns_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23ns_23ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_6ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39ns_4ns_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_41ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_44ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_45ns_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_modf_double_s'.
INFO: [RTMG 210-279] Implementing memory 'top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logmap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_perm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_diff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/u_dt' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'u_perm', 'u_diff', 'u_dt' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-285] Implementing FIFO 'u_perm_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_diff_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_dt_c_U(top_module_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msg_strm_U(top_module_fifo_w64_d32768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_strm_U(top_module_fifo_w64_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_len_strm_U(top_module_fifo_w1_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_strm_U(top_module_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'end_hash_strm_U(top_module_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_perm_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_diff_channel_U(top_module_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha256_64_U0_U(top_module_start_for_sha256_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_set_hash_stream_U0_U(top_module_start_for_set_hash_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.803 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 10', using 10 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.86 seconds; current allocated memory: 1.807 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.825 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 62.19 seconds. CPU system time: 3.61 seconds. Elapsed time: 68.77 seconds; current allocated memory: 383.617 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 11 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -argv 10 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.67 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.89 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/arthur/mapalogistico/hls_ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 11 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/arthur/mapalogistico/hls_ip_repo -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./chls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'chls/sub_modules.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-10] Analyzing design file 'chls/top_module.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 40.47 seconds. CPU system time: 2.34 seconds. Elapsed time: 42.9 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 152,836 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,853 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,490 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,800 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/MapaLogistico/chls/chls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'b1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:476:9)
INFO: [HLS 214-377] Adding 'b111' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:372:9)
INFO: [HLS 214-377] Adding 'b' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:348:9)
INFO: [HLS 214-377] Adding 'b0' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:310:9)
INFO: [HLS 214-377] Adding 'blk' into disaggregation list because there's array-partition pragma applied on the struct field (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:534:9)
INFO: [HLS 214-210] Disaggregating variable 'b1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:475:29)
INFO: [HLS 214-210] Disaggregating variable 'b111' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-210] Disaggregating variable 'b' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:347:25)
INFO: [HLS 214-210] Disaggregating variable 'b0' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:309:14)
INFO: [HLS 214-210] Disaggregating variable 'blk' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_554_3' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35)
INFO: [HLS 214-291] Loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' is marked as complete unroll implied by the pipeline pragma (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_EMIT_H256' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:718:13) in function 'xf::security::internal::sha256Digest<256>' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_3' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:554:35) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:526:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_ONE_FULL_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:314:13) in function 'xf::security::internal::preProcessing' completely with a factor of 8 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_L_ONLY_BLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:478:17) in function 'xf::security::internal::preProcessing' completely with a factor of 14 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA256_GEN_PAD_13_ZEROS' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:354:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:290:0)
INFO: [HLS 214-178] Inlining function 'xf::security::internal::sha256_iter(unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, unsigned int&, hls::stream<unsigned int, 0>&, unsigned int&, unsigned int const*, short)' into 'void xf::security::internal::sha256Digest<256>(hls::stream<unsigned long, 0>&, hls::stream<bool, 0>&, hls::stream<unsigned int, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.69.79.112)' into 'fp_struct<float>::to_float() const (.56.66.76.109)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.56.66.76.109)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:159:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.135.145.154.165)' into 'fp_struct<double>::to_double() const (.132.142.151.162)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.132.142.151.162)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_modf<double>(double, double*)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'modf' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'logmap(float&, float&, hls::stream<hls::axis<outStream, 1ul, 1ul, 1ul>, 0>&, int, int, int, unsigned long*)' (chls/sub_modules.cpp:67:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12sha256DigestILi256EEEvRN3hls6streamImLi0EEERNS4_IbLi0EEERNS4_IjLi0EEERNS4_I7ap_uintIXT_EELi0EEES8_E1K': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:620:0)
INFO: [HLS 214-248] Applying array_partition to 'b111': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533:14)
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:537:11)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:638:18)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 512-bits (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:754:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.69 seconds. CPU system time: 0.84 seconds. Elapsed time: 8.39 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
WARNING: [SYNCHK 200-23] chls/sub_modules.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.480 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (chls/sub_modules.cpp:39) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_2' (chls/sub_modules.cpp:43) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (chls/sub_modules.cpp:48) in function 'set_hash_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (chls/sub_modules.cpp:16) in function 'get_image_stream' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 8 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:371:25) in function 'xf::security::internal::preProcessing'.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha256_top<64, 256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::sha256Digest<256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_module' (chls/top_module.cpp:19:1), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'Block_entry1_proc'
	 'get_image_stream'
	 'xf::security::sha256<64>'
	 'set_hash_stream'
	 'logmap'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:429:48) to (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:440:29) in function 'xf::security::internal::preProcessing'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:320:27) to (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15:18) in function 'generic_modf<double>'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::sha256Digest<256>' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577:13)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::preProcessing' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:285:44)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generic_modf<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_modf.h:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.512 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_NBLK' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:663:9) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_DIGEST_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:632:5) in function 'xf::security::internal::sha256Digest<256>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA256_GENENERATE_MAIN' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292:5) in function 'xf::security::internal::preProcessing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_2' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530:27) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528:23) in function 'xf::security::internal::generateMsgSchedule' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.52 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' to 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'sha256Digest<256>' to 'sha256Digest_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256_top<64, 256>' to 'sha256_top_64_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha256<64>' to 'sha256_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_modf<double>' to 'generic_modf_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.727 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.728 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 9, Depth = 10, loop 'LOOP_SHA256_GEN_FULL_BLKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.729 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_PREPARE_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_PREPARE_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA256_PREPARE_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_PREPARE_WT16.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA256_UPDATE_64_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA256_UPDATE_64_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256Digest_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_64_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_generateMsgSchedule_U0 (from preProcessing_U0 to generateMsgSchedule_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_sha256Digest_256_U0 (from dup_strm_U0 to sha256Digest_256_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream_Pipeline_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_hash_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_modf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO end_len_strm (from get_image_stream_U0 to sha256_64_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO hash_strm (from sha256_64_U0 to set_hash_stream_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_image_stream_Pipeline_VITIS_LOOP_16_1' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream_Pipeline_VITIS_LOOP_16_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_image_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' pipeline 'LOOP_SHA256_GEN_FULL_BLKS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline 'LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.58 seconds; current allocated memory: 1.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_Pipeline_VITIS_LOOP_506_1' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
