/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * This file was automatically generated by headergen, DO NOT EDIT it.
 * headergen version: 3.0.0
 * jz4760b version: 1.0
 * jz4760b authors: Amaury Pouly
 *
 * Copyright (C) 2015 by the authors
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#ifndef __HEADERGEN_MC_H__
#define __HEADERGEN_MC_H__

#include "macro.h"

#define REG_MC_MCCR jz_reg(MC_MCCR)
#define JA_MC_MCCR  (0xb3250000 + 0x0)
#define JT_MC_MCCR  JIO_32_RW
#define JN_MC_MCCR  MC_MCCR
#define JI_MC_MCCR  

#define REG_MC_MCSR jz_reg(MC_MCSR)
#define JA_MC_MCSR  (0xb3250000 + 0x4)
#define JT_MC_MCSR  JIO_32_RW
#define JN_MC_MCSR  MC_MCSR
#define JI_MC_MCSR  

#define REG_MC_MCRBAR   jz_reg(MC_MCRBAR)
#define JA_MC_MCRBAR    (0xb3250000 + 0x8)
#define JT_MC_MCRBAR    JIO_32_RW
#define JN_MC_MCRBAR    MC_MCRBAR
#define JI_MC_MCRBAR    

#define REG_MC_MCT1LFCR jz_reg(MC_MCT1LFCR)
#define JA_MC_MCT1LFCR  (0xb3250000 + 0xc)
#define JT_MC_MCT1LFCR  JIO_32_RW
#define JN_MC_MCT1LFCR  MC_MCT1LFCR
#define JI_MC_MCT1LFCR  

#define REG_MC_MCT2LFCR jz_reg(MC_MCT2LFCR)
#define JA_MC_MCT2LFCR  (0xb3250000 + 0x10)
#define JT_MC_MCT2LFCR  JIO_32_RW
#define JN_MC_MCT2LFCR  MC_MCT2LFCR
#define JI_MC_MCT2LFCR  

#define REG_MC_MCCBAR   jz_reg(MC_MCCBAR)
#define JA_MC_MCCBAR    (0xb3250000 + 0x14)
#define JT_MC_MCCBAR    JIO_32_RW
#define JN_MC_MCCBAR    MC_MCCBAR
#define JI_MC_MCCBAR    

#define REG_MC_MCIIR    jz_reg(MC_MCIIR)
#define JA_MC_MCIIR     (0xb3250000 + 0x18)
#define JT_MC_MCIIR     JIO_32_RW
#define JN_MC_MCIIR     MC_MCIIR
#define JI_MC_MCIIR     

#define REG_MC_MCSIR    jz_reg(MC_MCSIR)
#define JA_MC_MCSIR     (0xb3250000 + 0x1c)
#define JT_MC_MCSIR     JIO_32_RW
#define JN_MC_MCSIR     MC_MCSIR
#define JI_MC_MCSIR     

#define REG_MC_MCT1MFCR jz_reg(MC_MCT1MFCR)
#define JA_MC_MCT1MFCR  (0xb3250000 + 0x20)
#define JT_MC_MCT1MFCR  JIO_32_RW
#define JN_MC_MCT1MFCR  MC_MCT1MFCR
#define JI_MC_MCT1MFCR  

#define REG_MC_MCT2MFCR jz_reg(MC_MCT2MFCR)
#define JA_MC_MCT2MFCR  (0xb3250000 + 0x24)
#define JT_MC_MCT2MFCR  JIO_32_RW
#define JN_MC_MCT2MFCR  MC_MCT2MFCR
#define JI_MC_MCT2MFCR  

#define REG_MC_MCFGIR   jz_reg(MC_MCFGIR)
#define JA_MC_MCFGIR    (0xb3250000 + 0x28)
#define JT_MC_MCFGIR    JIO_32_RW
#define JN_MC_MCFGIR    MC_MCFGIR
#define JI_MC_MCFGIR    

#define REG_MC_MCFCIR   jz_reg(MC_MCFCIR)
#define JA_MC_MCFCIR    (0xb3250000 + 0x2c)
#define JT_MC_MCFCIR    JIO_32_RW
#define JN_MC_MCFCIR    MC_MCFCIR
#define JI_MC_MCFCIR    

#define REG_MC_MCRNDTR  jz_reg(MC_MCRNDTR)
#define JA_MC_MCRNDTR   (0xb3250000 + 0x40)
#define JT_MC_MCRNDTR   JIO_32_RW
#define JN_MC_MCRNDTR   MC_MCRNDTR
#define JI_MC_MCRNDTR   

#define REG_MC_MC2CR    jz_reg(MC_MC2CR)
#define JA_MC_MC2CR     (0xb3250000 + 0x8000)
#define JT_MC_MC2CR     JIO_32_RW
#define JN_MC_MC2CR     MC_MC2CR
#define JI_MC_MC2CR     

#define REG_MC_MC2SR    jz_reg(MC_MC2SR)
#define JA_MC_MC2SR     (0xb3250000 + 0x8004)
#define JT_MC_MC2SR     JIO_32_RW
#define JN_MC_MC2SR     MC_MC2SR
#define JI_MC_MC2SR     

#define REG_MC_MC2RBAR  jz_reg(MC_MC2RBAR)
#define JA_MC_MC2RBAR   (0xb3250000 + 0x8008)
#define JT_MC_MC2RBAR   JIO_32_RW
#define JN_MC_MC2RBAR   MC_MC2RBAR
#define JI_MC_MC2RBAR   

#define REG_MC_MC2CBAR  jz_reg(MC_MC2CBAR)
#define JA_MC_MC2CBAR   (0xb3250000 + 0x800c)
#define JT_MC_MC2CBAR   JIO_32_RW
#define JN_MC_MC2CBAR   MC_MC2CBAR
#define JI_MC_MC2CBAR   

#define REG_MC_MC2IIR   jz_reg(MC_MC2IIR)
#define JA_MC_MC2IIR    (0xb3250000 + 0x8010)
#define JT_MC_MC2IIR    JIO_32_RW
#define JN_MC_MC2IIR    MC_MC2IIR
#define JI_MC_MC2IIR    

#define REG_MC_MC2TFCR  jz_reg(MC_MC2TFCR)
#define JA_MC_MC2TFCR   (0xb3250000 + 0x8014)
#define JT_MC_MC2TFCR   JIO_32_RW
#define JN_MC_MC2TFCR   MC_MC2TFCR
#define JI_MC_MC2TFCR   

#define REG_MC_MC2SIR   jz_reg(MC_MC2SIR)
#define JA_MC_MC2SIR    (0xb3250000 + 0x8018)
#define JT_MC_MC2SIR    JIO_32_RW
#define JN_MC_MC2SIR    MC_MC2SIR
#define JI_MC_MC2SIR    

#define REG_MC_MC2FCIR  jz_reg(MC_MC2FCIR)
#define JA_MC_MC2FCIR   (0xb3250000 + 0x801c)
#define JT_MC_MC2FCIR   JIO_32_RW
#define JN_MC_MC2FCIR   MC_MC2FCIR
#define JI_MC_MC2FCIR   

#define REG_MC_MC2RNDTR jz_reg(MC_MC2RNDTR)
#define JA_MC_MC2RNDTR  (0xb3250000 + 0x8040)
#define JT_MC_MC2RNDTR  JIO_32_RW
#define JN_MC_MC2RNDTR  MC_MC2RNDTR
#define JI_MC_MC2RNDTR  

#endif /* __HEADERGEN_MC_H__*/
