-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/amc_model_w16a16/amc_cnn_16w16a_src_SinglePortRAM_generic_block8.vhd
-- Created: 2023-07-03 13:16:43
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_16w16a_src_SinglePortRAM_generic_block8
-- Source Path: amc_model_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 7/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_16w16a_src_SinglePortRAM_generic_block8 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_16w16a_src_SinglePortRAM_generic_block8;


ARCHITECTURE rtl OF amc_cnn_16w16a_src_SinglePortRAM_generic_block8 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"b158", X"d330", X"f102", X"7e8c", X"8a84", X"d670", X"12be", X"bf29", X"add5", X"6d93", X"f8ab", X"0b65", X"c985", X"0512",
                                                        X"c81b", X"7fc9", X"0f5e", X"95c5", X"e5f4", X"8a4e", X"8ad5", X"3798", X"03cd", X"8080", X"7fe5", X"86d3", X"ff80", X"03ca",
                                                        X"2a48", X"e55e", X"e48c", X"d791", X"c1ec", X"c313", X"524e", X"32f3", X"7fef", X"e5cf", X"aa0e", X"bd69", X"7f9d", X"b1df",
                                                        X"c779", X"ec4f", X"5384", X"e324", X"6851", X"e8d6", X"d2a3", X"1207", X"e262", X"c847", X"10fc", X"caf6", X"c681", X"a7ef",
                                                        X"cedc", X"4d76", X"dbd6", X"7bb7", X"0000", X"1505", X"34b2", X"5fee", X"802e", X"eb5c", X"7f81", X"c973", X"bb4d", X"f6c5",
                                                        X"7f99", X"e225", X"aba4", X"3ddc", X"a7b7", X"abe4", X"7d96", X"6d3a", X"7fdc", X"8000", X"7b93", X"1cec", X"bad8", X"0000",
                                                        X"8d45", X"d170", X"7ffd", X"79f1", X"ad68", X"e66c", X"7fd5", X"09e1", X"04ca", X"0a8f", X"94c9", X"e094", X"c051", X"c82e",
                                                        X"b306", X"20f0", X"d342", X"37fc", X"f367", X"de44", X"7fc4", X"f10f", X"fa2d", X"3f4c", X"f74a", X"8ce4", X"cbde", X"f29a",
                                                        X"ad23", X"fa41", X"058b", X"80f0", X"0731", X"94f6", X"0a00", X"ae58", X"c144", X"c628", X"dd14", X"d89d", X"6246", X"7d1b",
                                                        X"0bd2", X"34bd");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"34bd";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

