Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "Z:/shared_folder/cs141/pa3/lab3_start/test_clk_divider_isim_beh.exe" -prj "Z:/shared_folder/cs141/pa3/lab3_start/test_clk_divider_beh.prj" "work.test_clk_divider" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/shared_folder/cs141/pa3/lab3_start/clk_divider.v" into library work
Analyzing Verilog file "Z:/shared_folder/cs141/pa3/lab3_start/test_clk_divider.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102772 KB
Fuse CPU Usage: 280 ms
Compiling module clk_divider
Compiling module test_clk_divider
WARNING:Simulator:833 - "Z:/shared_folder/cs141/pa3/lab3_start/test_clk_divider.v" Line 43. Negative delay (-5000.000000) treated as 0.
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable Z:/shared_folder/cs141/pa3/lab3_start/test_clk_divider_isim_beh.exe
Fuse Memory Usage: 106340 KB
Fuse CPU Usage: 327 ms
