ADDRESS_ACLR_A=NONE
CLOCK_ENABLE_INPUT_A=BYPASS
CLOCK_ENABLE_OUTPUT_A=BYPASS
INIT_FILE=//Mac/Shared/RV32i-Verilog/riscv-gnu-toolchain/DE0_top.hex
INTENDED_DEVICE_FAMILY="Cyclone III"
NUMWORDS_A=1024
OPERATION_MODE=ROM
OUTDATA_ACLR_A=NONE
OUTDATA_REG_A=UNREGISTERED
WIDTHAD_A=10
WIDTH_A=32
WIDTH_BYTEENA_A=1
DEVICE_FAMILY="Cyclone III"
address_a
clock0
q_a
