<html><body><samp><pre>
<!@TC:1588169448>
#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-C6MTIST

# Wed Apr 29 17:10:48 2020

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1588169449> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016</a>
@N: : <!@TM:1588169449> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1588169449> | Setting time resolution to ps
@N: : <a href="G:\ACTELL\EKB\EKB\EKB\hdl\count_n_modul.vhd:7:7:7:20:@N::@XP_MSG">count_n_modul.vhd(7)</a><!@TM:1588169449> | Top entity is set to count_n_modul.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1588169449> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\EKB\hdl\count_n_modul.vhd:7:7:7:20:@N:CD630:@XP_MSG">count_n_modul.vhd(7)</a><!@TM:1588169449> | Synthesizing work.count_n_modul.beh.
Post processing for work.count_n_modul.beh

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 83MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 29 17:10:49 2020

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1588169449> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 29 17:10:49 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 29 17:10:49 2020

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1588169450> | Running in 64-bit mode 
Options changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 29 17:10:50 2020

###########################################################]
Pre-mapping Report

# Wed Apr 29 17:10:50 2020

<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1588169451> | No constraint file specified. 
Linked File: <a href="G:\ACTELL\EKB\EKB\EKB\synthesis\count_n_modul_scck.rpt:@XP_FILE">count_n_modul_scck.rpt</a>
Printing clock  summary report in "G:\ACTELL\EKB\EKB\EKB\synthesis\count_n_modul_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1588169451> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1588169451> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                 Requested     Requested     Clock        Clock                   Clock
Clock                 Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------
count_n_modul|clk     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     17   
============================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="g:\actell\ekb\ekb\ekb\hdl\count_n_modul.vhd:23:0:23:2:@W:MT530:@XP_MSG">count_n_modul.vhd(23)</a><!@TM:1588169451> | Found inferred clock count_n_modul|clk which controls 17 sequential elements including qout[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1588169451> | Writing default property annotation file G:\ACTELL\EKB\EKB\EKB\synthesis\count_n_modul.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 23MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 29 17:10:50 2020

###########################################################]
Map & Optimize Report

# Wed Apr 29 17:10:51 2020

<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1588169451> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1588169451> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="g:\actell\ekb\ekb\ekb\hdl\count_n_modul.vhd:23:0:23:2:@N:MO231:@XP_MSG">count_n_modul.vhd(23)</a><!@TM:1588169451> | Found counter in view:work.count_n_modul(beh) instance qint[7:0] 
@N:<a href="@N:MF239:@XP_HELP">MF239</a> : <a href="g:\actell\ekb\ekb\ekb\hdl\count_n_modul.vhd:43:14:43:44:@N:MF239:@XP_MSG">count_n_modul.vhd(43)</a><!@TM:1588169451> | Found 7-bit decrementor, 'un16_en[7:1]'
@N:<a href="@N:MF239:@XP_HELP">MF239</a> : <a href="g:\actell\ekb\ekb\ekb\hdl\count_n_modul.vhd:27:7:27:44:@N:MF239:@XP_MSG">count_n_modul.vhd(27)</a><!@TM:1588169451> | Found 8-bit decrementor, 'un8_en_a_4[7:0]'

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1588169451> | Promoting Net clk_c on CLKBUF  clk_pad  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:clk@|E:qint[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clk                 port                   17         qint[0]        
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 111MB)

Writing Analyst data base G:\ACTELL\EKB\EKB\EKB\synthesis\synwork\count_n_modul_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)

Writing EDIF Netlist and constraint files
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1588169451> | Found inferred clock count_n_modul|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Apr 29 17:10:51 2020
#


Top view:               count_n_modul
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1588169451> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1588169451> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 1.687

                      Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock        Frequency     Frequency     Period        Period        Slack     Type         Group              
------------------------------------------------------------------------------------------------------------------------
count_n_modul|clk     100.0 MHz     120.3 MHz     10.000        8.313         1.687     inferred     Inferred_clkgroup_0
========================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------
count_n_modul|clk  count_n_modul|clk  |  10.000      1.687  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: count_n_modul|clk</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

             Starting                                             Arrival          
Instance     Reference             Type       Pin     Net         Time        Slack
             Clock                                                                 
-----------------------------------------------------------------------------------
qint[3]      count_n_modul|clk     DFN1E1     Q       qint[3]     0.797       1.687
qint[1]      count_n_modul|clk     DFN1E1     Q       qint[1]     0.797       1.725
qint[0]      count_n_modul|clk     DFN1E1     Q       qint[0]     0.797       1.742
qint[6]      count_n_modul|clk     DFN1E1     Q       qint[6]     0.797       1.777
qint[7]      count_n_modul|clk     DFN1E1     Q       qint[7]     0.797       2.497
qint[2]      count_n_modul|clk     DFN1E1     Q       qint[2]     0.797       2.561
qint[4]      count_n_modul|clk     DFN1E1     Q       qint[4]     0.797       2.732
qint[5]      count_n_modul|clk     DFN1E1     Q       qint[5]     0.797       2.755
cout         count_n_modul|clk     DFN1       Q       cout_c      0.797       6.474
===================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

             Starting                                              Required          
Instance     Reference             Type       Pin     Net          Time         Slack
             Clock                                                                   
-------------------------------------------------------------------------------------
qint[1]      count_n_modul|clk     DFN1E1     D       qint_n1      9.417        1.687
qint[2]      count_n_modul|clk     DFN1E1     D       qint_n2      9.417        1.687
qint[3]      count_n_modul|clk     DFN1E1     D       qint_n3      9.417        1.687
qint[4]      count_n_modul|clk     DFN1E1     D       qint_n4      9.417        1.687
qint[5]      count_n_modul|clk     DFN1E1     D       qint_n5      9.417        1.687
qint[6]      count_n_modul|clk     DFN1E1     D       qint_n6      9.417        1.687
qint[7]      count_n_modul|clk     DFN1E1     D       qint_n7      9.417        1.687
qint[0]      count_n_modul|clk     DFN1E1     D       N_102        9.417        1.826
cout         count_n_modul|clk     DFN1       D       cout_RNO     9.380        3.997
qout[0]      count_n_modul|clk     DFN1E1     D       qint[0]      9.380        7.551
=====================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="G:\ACTELL\EKB\EKB\EKB\synthesis\count_n_modul.srr:srsfG:\ACTELL\EKB\EKB\EKB\synthesis\count_n_modul.srs:fp:17843:19391:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      7.731
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.687

    Number of logic level(s):                5
    Starting point:                          qint[3] / Q
    Ending point:                            qint[1] / D
    The start point is clocked by            count_n_modul|clk [rising] on pin CLK
    The end   point is clocked by            count_n_modul|clk [rising] on pin CLK

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                    Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
qint[3]                 DFN1E1     Q        Out     0.797     0.797       -         
qint[3]                 Net        -        -       0.927     -           5         
un8_en_3                XOR2       B        In      -         1.724       -         
un8_en_3                XOR2       Y        Out     1.013     2.738       -         
un8_en_3                Net        -        -       0.233     -           1         
un8_en_NE_3             XO1        C        In      -         2.971       -         
un8_en_NE_3             XO1        Y        Out     0.372     3.343       -         
un8_en_NE_3             Net        -        -       0.233     -           1         
un8_en_NE_5             OR3        C        In      -         3.576       -         
un8_en_NE_5             OR3        Y        Out     0.739     4.315       -         
un8_en_NE_5             Net        -        -       0.233     -           1         
un8_en_NE_4_RNISU2V     OA1B       B        In      -         4.548       -         
un8_en_NE_4_RNISU2V     OA1B       Y        Out     1.064     5.612       -         
qint_1_sqmuxa           Net        -        -       1.188     -           8         
qint_RNO[1]             XA1        C        In      -         6.800       -         
qint_RNO[1]             XA1        Y        Out     0.697     7.497       -         
qint_n1                 Net        -        -       0.233     -           1         
qint[1]                 DFN1E1     D        In      -         7.731       -         
====================================================================================
Total path delay (propagation time + setup) of 8.313 is 5.265(63.3%) logic and 3.048(36.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)

--------------------------------------------------------------------------------
Target Part: A3PE3000L_FBGA484_STD
<a name=cellReport17></a>Report for cell count_n_modul.beh</a>
  Core Cell usage:
              cell count     area count*area
               AO1     1      1.0        1.0
               GND     1      0.0        0.0
             NOR2A     3      1.0        3.0
             NOR2B     6      1.0        6.0
             NOR3A     1      1.0        1.0
             NOR3B     1      1.0        1.0
              OA1B     1      1.0        1.0
               OR2     7      1.0        7.0
               OR3    12      1.0       12.0
               VCC     1      0.0        0.0
               XA1     7      1.0        7.0
              XA1A     1      1.0        1.0
              XA1C     2      1.0        2.0
             XNOR2    15      1.0       15.0
               XO1     2      1.0        2.0
              XOR2     9      1.0        9.0


              DFN1     1      1.0        1.0
            DFN1E1    16      1.0       16.0
                   -----          ----------
             TOTAL    87                85.0


  IO Cell usage:
              cell count
            CLKBUF     1
             INBUF    10
            OUTBUF     9
                   -----
             TOTAL    20


Core Cells         : 85 of 75264 (0%)
IO Cells           : 20

  RAM/ROM Usage Summary
Block Rams : 0 of 112 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 24MB peak: 111MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 29 17:10:51 2020

###########################################################]

</pre></samp></body></html>
