
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
p:/computer_organization/CPU_3/CPU_3.srcs/sources_1/ip/DRAM/DRAM.xci
p:/computer_organization/CPU_3/CPU_3.srcs/sources_1/ip/prgrom/prgrom.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27532 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 341.145 ; gain = 99.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-638] synthesizing module 'memorio' [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/memorio.v:1]
INFO: [Synth 8-256] done synthesizing module 'memorio' (1#1) [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/memorio.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'ioread_data' does not match port width (16) of module 'memorio' [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/top.v:48]
INFO: [Synth 8-638] synthesizing module 'switchs' [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/switch.v:3]
INFO: [Synth 8-256] done synthesizing module 'switchs' (2#1) [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/switch.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'switchrdata' does not match port width (24) of module 'switchs' [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/top.v:65]
INFO: [Synth 8-638] synthesizing module 'leds' [P:/computer_organization/CPU_3/CPU_3.srcs/sources_1/new/leds.v:4]
INFO: [Synth 8-256] done synthesizing module 'leds' (3#1) [P:/computer_organization/CPU_3/CPU_3.srcs/sources_1/new/leds.v:4]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/dmemory.v:2]
INFO: [Synth 8-638] synthesizing module 'DRAM' [P:/computer_organization/CPU_3/CPU_3.runs/synth_1/.Xil/Vivado-22568-TOP-R9GCMPE-TYX/realtime/DRAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DRAM' (4#1) [P:/computer_organization/CPU_3/CPU_3.runs/synth_1/.Xil/Vivado-22568-TOP-R9GCMPE-TYX/realtime/DRAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (5#1) [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/dmemory.v:2]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (16) of module 'dmemory32' [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/top.v:83]
INFO: [Synth 8-638] synthesizing module 'decoder' [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'decoder' (6#1) [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/decoder.v:2]
INFO: [Synth 8-638] synthesizing module 'controller' [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/controller.v:3]
INFO: [Synth 8-256] done synthesizing module 'controller' (7#1) [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/controller.v:3]
INFO: [Synth 8-638] synthesizing module 'alu' [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/alu.v:22]
INFO: [Synth 8-226] default block is never used [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/alu.v:65]
INFO: [Synth 8-256] done synthesizing module 'alu' (8#1) [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/alu.v:22]
INFO: [Synth 8-638] synthesizing module 'ifetch' [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/ifetch.v:23]
INFO: [Synth 8-638] synthesizing module 'prgrom' [P:/computer_organization/CPU_3/CPU_3.runs/synth_1/.Xil/Vivado-22568-TOP-R9GCMPE-TYX/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (9#1) [P:/computer_organization/CPU_3/CPU_3.runs/synth_1/.Xil/Vivado-22568-TOP-R9GCMPE-TYX/realtime/prgrom_stub.v:6]
WARNING: [Synth 8-350] instance 'rom' of module 'prgrom' requires 5 connections, but only 3 given [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/ifetch.v:43]
WARNING: [Synth 8-567] referenced signal 'PC' should be on the sensitivity list [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/ifetch.v:79]
INFO: [Synth 8-256] done synthesizing module 'ifetch' (10#1) [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/ifetch.v:23]
WARNING: [Synth 8-350] instance 'u_ifetch' of module 'ifetch' requires 14 connections, but only 13 given [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/top.v:151]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3331] design alu has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design alu has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design alu has unconnected port Opcode[5]
WARNING: [Synth 8-3331] design alu has unconnected port Opcode[4]
WARNING: [Synth 8-3331] design alu has unconnected port Opcode[3]
WARNING: [Synth 8-3331] design alu has unconnected port PC_plus_4[1]
WARNING: [Synth 8-3331] design alu has unconnected port PC_plus_4[0]
WARNING: [Synth 8-3331] design alu has unconnected port Jr
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[1]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 393.137 ; gain = 151.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 393.137 ; gain = 151.723
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [P:/computer_organization/CPU_3/CPU_3.runs/synth_1/.Xil/Vivado-22568-TOP-R9GCMPE-TYX/dcp2/DRAM_in_context.xdc] for cell 'u_dememory/RAM'
Finished Parsing XDC File [P:/computer_organization/CPU_3/CPU_3.runs/synth_1/.Xil/Vivado-22568-TOP-R9GCMPE-TYX/dcp2/DRAM_in_context.xdc] for cell 'u_dememory/RAM'
Parsing XDC File [P:/computer_organization/CPU_3/CPU_3.runs/synth_1/.Xil/Vivado-22568-TOP-R9GCMPE-TYX/dcp3/prgrom_in_context.xdc] for cell 'u_ifetch/rom'
Finished Parsing XDC File [P:/computer_organization/CPU_3/CPU_3.runs/synth_1/.Xil/Vivado-22568-TOP-R9GCMPE-TYX/dcp3/prgrom_in_context.xdc] for cell 'u_ifetch/rom'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 739.496 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 739.496 ; gain = 498.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 739.496 ; gain = 498.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_dememory/RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ifetch/rom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 739.496 ; gain = 498.082
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "beq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bne" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/alu.v:63]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "PC" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'write_register_address_reg' [P:/computer_organization/CPU_2/CPU_2.srcs/sources_1/new/decoder.v:66]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 739.496 ; gain = 498.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 57    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module memorio 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module switchs 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
Module leds 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
Module decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 24    
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ifetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "u_controller/bne" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_controller/beq" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design alu has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design alu has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design alu has unconnected port Opcode[5]
WARNING: [Synth 8-3331] design alu has unconnected port Opcode[4]
WARNING: [Synth 8-3331] design alu has unconnected port Opcode[3]
WARNING: [Synth 8-3331] design alu has unconnected port PC_plus_4[1]
WARNING: [Synth 8-3331] design alu has unconnected port PC_plus_4[0]
WARNING: [Synth 8-3331] design alu has unconnected port Jr
WARNING: [Synth 8-3332] Sequential element (u_switchs/switchrdata_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_switchs/switchrdata_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_switchs/switchrdata_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_switchs/switchrdata_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_switchs/switchrdata_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_switchs/switchrdata_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_switchs/switchrdata_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_switchs/switchrdata_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_ifetch/PC_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 739.496 ; gain = 498.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 776.410 ; gain = 534.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 779.098 ; gain = 537.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 842.820 ; gain = 601.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \u_ifetch/rom  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 842.820 ; gain = 601.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 842.820 ; gain = 601.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 842.820 ; gain = 601.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 842.820 ; gain = 601.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 842.820 ; gain = 601.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 842.820 ; gain = 601.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DRAM          |         1|
|2     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |DRAM   |     1|
|2     |prgrom |     1|
|3     |BUFG   |     2|
|4     |CARRY4 |    28|
|5     |LUT1   |     4|
|6     |LUT2   |   146|
|7     |LUT3   |   219|
|8     |LUT4   |   148|
|9     |LUT5   |   212|
|10    |LUT6   |  1134|
|11    |MUXF7  |   260|
|12    |MUXF8  |    40|
|13    |FDCE   |    40|
|14    |FDRE   |  1055|
|15    |LD     |     5|
|16    |IBUF   |    26|
|17    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          |  3407|
|2     |  u_decoder  |decoder   |  2212|
|3     |  u_dememory |dmemory32 |    65|
|4     |  u_ifetch   |ifetch    |  1006|
|5     |  u_leds     |leds      |    24|
|6     |  u_switchs  |switchs   |    48|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 842.820 ; gain = 601.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 33 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:41 ; elapsed = 00:01:52 . Memory (MB): peak = 842.820 ; gain = 255.047
Synthesis Optimization Complete : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 842.820 ; gain = 601.406
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 359 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 35 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:04 . Memory (MB): peak = 842.820 ; gain = 612.879
INFO: [Common 17-1381] The checkpoint 'P:/computer_organization/CPU_3/CPU_3.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 842.820 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 20 10:40:27 2021...
