

================================================================
== Synthesis Summary Report of 'pixel_pack'
================================================================
+ General Information: 
    * Date:           Sat Apr 29 15:18:50 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        pixel_pack
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                 Modules                 | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |                 & Loops                 | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-----------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ pixel_pack                             |     -|  0.70|        -|       -|         -|        -|     -|        no|     -|   -|  587 (~0%)|  1038 (1%)|    -|
    | + pixel_pack_Pipeline_VITIS_LOOP_101_9  |     -|  3.20|        -|       -|         -|        -|     -|        no|     -|   -|   28 (~0%)|   75 (~0%)|    -|
    |  o VITIS_LOOP_101_9                     |     -|  5.11|        -|       -|         2|        2|     -|       yes|     -|   -|          -|          -|    -|
    | + pixel_pack_Pipeline_VITIS_LOOP_84_7   |     -|  4.13|        -|       -|         -|        -|     -|        no|     -|   -|   20 (~0%)|   47 (~0%)|    -|
    |  o VITIS_LOOP_84_7                      |     -|  5.11|        -|       -|         2|        2|     -|       yes|     -|   -|          -|          -|    -|
    | + pixel_pack_Pipeline_VITIS_LOOP_47_4   |     -|  5.11|        -|       -|         -|        -|     -|        no|     -|   -|    2 (~0%)|   29 (~0%)|    -|
    |  o VITIS_LOOP_47_4                      |     -|  5.11|        -|       -|         1|        1|     -|       yes|     -|   -|          -|          -|    -|
    | + pixel_pack_Pipeline_VITIS_LOOP_21_1   |     -|  1.70|        -|       -|         -|        -|     -|        no|     -|   -|  261 (~0%)|  314 (~0%)|    -|
    |  o VITIS_LOOP_21_1                      |     -|  5.11|        -|       -|         6|        4|     -|       yes|     -|   -|          -|          -|    -|
    | + pixel_pack_Pipeline_VITIS_LOOP_62_5   |     -|  1.70|        -|       -|         -|        -|     -|        no|     -|   -|  102 (~0%)|  184 (~0%)|    -|
    |  o VITIS_LOOP_62_5                      |     -|  5.11|        -|       -|         4|        4|     -|       yes|     -|   -|          -|          -|    -|
    +-----------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 1        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------+
| Interface     | Register | Offset | Width | Access | Description          |
+---------------+----------+--------+-------+--------+----------------------+
| s_axi_control | mode     | 0x10   | 32    | W      | Data signal of mode  |
| s_axi_control | alpha    | 0x18   | 32    | W      | Data signal of alpha |
+---------------+----------+--------+-------+--------+----------------------+

* AXIS
+---------------+---------------+-------+-------+-------+--------+-------+-------+--------+
| Interface     | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+---------------+---------------+-------+-------+-------+--------+-------+-------+--------+
| stream_in_24  | both          | 24    | 3     | 1     | 1      | 3     | 1     | 1      |
| stream_out_32 | both          | 32    | 4     | 1     | 1      | 4     | 1     | 1      |
+---------------+---------------+-------+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+---------------------------------------------+
| Argument      | Direction | Datatype                                    |
+---------------+-----------+---------------------------------------------+
| stream_in_24  | in        | stream<hls::axis<ap_uint<24>, 1, 0, 0>, 0>& |
| stream_out_32 | out       | stream<hls::axis<ap_uint<32>, 1, 0, 0>, 0>& |
| mode          | in        | int                                         |
| alpha         | in        | ap_uint<8>                                  |
+---------------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+---------------+---------------+-----------+---------------------------------+
| Argument      | HW Interface  | HW Type   | HW Info                         |
+---------------+---------------+-----------+---------------------------------+
| stream_in_24  | stream_in_24  | interface |                                 |
| stream_out_32 | stream_out_32 | interface |                                 |
| mode          | s_axi_control | register  | name=mode offset=0x10 range=32  |
| alpha         | s_axi_control | register  | name=alpha offset=0x18 range=32 |
+---------------+---------------+-----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                    | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-----------------------------------------+-----+--------+----------+-----+--------+---------+
| + pixel_pack                            | 0   |        |          |     |        |         |
|  + pixel_pack_Pipeline_VITIS_LOOP_101_9 | 0   |        |          |     |        |         |
|    out_c1_V_fu_153_p2                   | -   |        | out_c1_V | add | fabric | 0       |
|    out_c2_V_fu_166_p2                   | -   |        | out_c2_V | add | fabric | 0       |
+-----------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------------+-----------------------------------------------------------+
| Type      | Options                                   | Location                                                  |
+-----------+-------------------------------------------+-----------------------------------------------------------+
| interface | ap_ctrl_none port=return                  | pixel_pack/pixel_pack.cpp:9 in pixel_pack, return         |
| interface | s_axilite register port=mode              | pixel_pack/pixel_pack.cpp:10 in pixel_pack, mode          |
| interface | s_axilite register port=alpha             | pixel_pack/pixel_pack.cpp:11 in pixel_pack, alpha         |
| interface | axis depth=24 port=stream_in_24 register  | pixel_pack/pixel_pack.cpp:12 in pixel_pack, stream_in_24  |
| interface | axis depth=24 port=stream_out_32 register | pixel_pack/pixel_pack.cpp:13 in pixel_pack, stream_out_32 |
| pipeline  | II=4                                      | pixel_pack/pixel_pack.cpp:22 in pixel_pack                |
| pipeline  | II=1                                      | pixel_pack/pixel_pack.cpp:48 in pixel_pack                |
| pipeline  | II=4                                      | pixel_pack/pixel_pack.cpp:63 in pixel_pack                |
| pipeline  | II=2                                      | pixel_pack/pixel_pack.cpp:85 in pixel_pack                |
| pipeline  | II=2                                      | pixel_pack/pixel_pack.cpp:102 in pixel_pack               |
+-----------+-------------------------------------------+-----------------------------------------------------------+


