
*** Running vivado
    with args -log design_1_acc32kmau_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_acc32kmau_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_acc32kmau_0_0.tcl -notrace
Command: synth_design -top design_1_acc32kmau_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17914 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1194.637 ; gain = 69.996 ; free physical = 122 ; free virtual = 9619
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_acc32kmau_0_0' [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_acc32kmau_0_0/synth/design_1_acc32kmau_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'acc32kmau' [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau.v:12]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau.v:69]
INFO: [Synth 8-638] synthesizing module 'acc32kmau_req_cmd' [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_cmd.v:43]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'acc32kmau_req_cmd_rom' [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_cmd.v:9]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './acc32kmau_req_cmd_rom.dat' is read successfully [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_cmd.v:24]
INFO: [Synth 8-256] done synthesizing module 'acc32kmau_req_cmd_rom' (1#1) [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_cmd.v:9]
INFO: [Synth 8-256] done synthesizing module 'acc32kmau_req_cmd' (2#1) [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_cmd.v:43]
INFO: [Synth 8-638] synthesizing module 'acc32kmau_req_list' [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_list.v:43]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'acc32kmau_req_list_rom' [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_list.v:9]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './acc32kmau_req_list_rom.dat' is read successfully [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_list.v:24]
INFO: [Synth 8-256] done synthesizing module 'acc32kmau_req_list_rom' (3#1) [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_list.v:9]
INFO: [Synth 8-256] done synthesizing module 'acc32kmau_req_list' (4#1) [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_list.v:43]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau.v:165]
INFO: [Synth 8-638] synthesizing module 'acc32kmau_req_addbkb' [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_addbkb.v:45]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_addbkb.v:65]
INFO: [Synth 8-638] synthesizing module 'acc32kmau_req_addbkb_ram' [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_addbkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_addbkb.v:21]
INFO: [Synth 8-3876] $readmem data file './acc32kmau_req_addbkb_ram.dat' is read successfully [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_addbkb.v:24]
WARNING: [Synth 8-6014] Unused sequential element ram_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'acc32kmau_req_addbkb_ram' (5#1) [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_addbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'acc32kmau_req_addbkb' (6#1) [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_addbkb.v:45]
INFO: [Synth 8-638] synthesizing module 'acc32kmau_req_size' [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_size.v:43]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'acc32kmau_req_size_rom' [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_size.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './acc32kmau_req_size_rom.dat' is read successfully [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_size.v:24]
INFO: [Synth 8-256] done synthesizing module 'acc32kmau_req_size_rom' (7#1) [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_size.v:9]
INFO: [Synth 8-256] done synthesizing module 'acc32kmau_req_size' (8#1) [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_size.v:43]
INFO: [Synth 8-638] synthesizing module 'HLS_malloc_1_s' [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/HLS_malloc_1_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/HLS_malloc_1_s.v:59]
WARNING: [Synth 8-6014] Unused sequential element allocator_addr_blk_n_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/HLS_malloc_1_s.v:133]
WARNING: [Synth 8-6014] Unused sequential element allocator_cmd_blk_n_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/HLS_malloc_1_s.v:149]
WARNING: [Synth 8-6014] Unused sequential element allocator_size_blk_n_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/HLS_malloc_1_s.v:165]
INFO: [Synth 8-256] done synthesizing module 'HLS_malloc_1_s' (9#1) [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/HLS_malloc_1_s.v:10]
INFO: [Synth 8-638] synthesizing module 'HLS_free_1_s' [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/HLS_free_1_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/HLS_free_1_s.v:58]
WARNING: [Synth 8-6014] Unused sequential element allocator_cmd_blk_n_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/HLS_free_1_s.v:141]
WARNING: [Synth 8-6014] Unused sequential element allocator_free_targe_blk_n_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/HLS_free_1_s.v:157]
WARNING: [Synth 8-6014] Unused sequential element allocator_size_blk_n_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/HLS_free_1_s.v:173]
INFO: [Synth 8-256] done synthesizing module 'HLS_free_1_s' (10#1) [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/HLS_free_1_s.v:10]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau.v:362]
WARNING: [Synth 8-6014] Unused sequential element req_address_we0_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau.v:170]
WARNING: [Synth 8-6014] Unused sequential element req_list_ce0_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau.v:157]
INFO: [Synth 8-256] done synthesizing module 'acc32kmau' (11#1) [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_acc32kmau_0_0' (12#1) [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_acc32kmau_0_0/synth/design_1_acc32kmau_0_0.v:57]
WARNING: [Synth 8-3331] design acc32kmau_req_size has unconnected port reset
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port addr0[9]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port addr0[8]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port addr0[7]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port addr0[6]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port addr0[5]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port addr0[4]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port addr0[3]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port addr0[2]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port addr0[1]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port addr0[0]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port ce0
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[31]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[30]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[29]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[28]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[27]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[26]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[25]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[24]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[23]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[22]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[21]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[20]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[19]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[18]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[17]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[16]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[15]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[14]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[13]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[12]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[11]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[10]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[9]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[8]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[7]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[6]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[5]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[4]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[3]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[2]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[1]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port d0[0]
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port we0
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb_ram has unconnected port clk
WARNING: [Synth 8-3331] design acc32kmau_req_addbkb has unconnected port reset
WARNING: [Synth 8-3331] design acc32kmau_req_list has unconnected port reset
WARNING: [Synth 8-3331] design acc32kmau_req_cmd has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1235.137 ; gain = 110.496 ; free physical = 170 ; free virtual = 9627
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1235.137 ; gain = 110.496 ; free physical = 171 ; free virtual = 9628
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_acc32kmau_0_0/constraints/acc32kmau_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_acc32kmau_0_0/constraints/acc32kmau_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.runs/design_1_acc32kmau_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.runs/design_1_acc32kmau_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1614.012 ; gain = 0.000 ; free physical = 118 ; free virtual = 9353
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1614.012 ; gain = 489.371 ; free physical = 199 ; free virtual = 9435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1614.012 ; gain = 489.371 ; free physical = 199 ; free virtual = 9435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/tingyuan/Temporary/vivado-outputs/project_5/project_5.runs/design_1_acc32kmau_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1614.012 ; gain = 489.371 ; free physical = 201 ; free virtual = 9437
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_cmd.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_list.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_size.v:33]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_1_fu_146_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_3_fu_158_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1614.012 ; gain = 489.371 ; free physical = 192 ; free virtual = 9428
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module acc32kmau_req_cmd_rom 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module acc32kmau_req_list_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module acc32kmau_req_size_rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module HLS_malloc_1_s 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module HLS_free_1_s 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module acc32kmau 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_190_reg' and it is trimmed from '32' to '10' bits. [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau.v:300]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg_190_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau.v:300]
WARNING: [Synth 8-6014] Unused sequential element i_reg_98_reg_rep was removed.  [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau.v:260]
WARNING: [Synth 8-6014] Unused sequential element i_reg_98_reg_rep was removed.  [/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau.v:260]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1614.012 ; gain = 489.371 ; free physical = 178 ; free virtual = 9417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------+------------------+---------------+----------------+
|Module Name            | RTL Object       | Depth x Width | Implemented As | 
+-----------------------+------------------+---------------+----------------+
|acc32kmau_req_cmd_rom  | q0_reg           | 1024x2        | Block RAM      | 
|acc32kmau_req_list_rom | q0_reg           | 1024x15       | Block RAM      | 
|acc32kmau_req_size_rom | q0_reg           | 1024x12       | Block RAM      | 
|acc32kmau              | i_reg_98_reg_rep | 1024x2        | Block RAM      | 
|acc32kmau              | i_reg_98_reg_rep | 1024x15       | Block RAM      | 
+-----------------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1614.012 ; gain = 489.371 ; free physical = 124 ; free virtual = 9264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1614.012 ; gain = 489.371 ; free physical = 141 ; free virtual = 9261
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1614.012 ; gain = 489.371 ; free physical = 141 ; free virtual = 9261
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1614.012 ; gain = 489.371 ; free physical = 140 ; free virtual = 9260
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1614.012 ; gain = 489.371 ; free physical = 140 ; free virtual = 9260
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1614.012 ; gain = 489.371 ; free physical = 141 ; free virtual = 9260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1614.012 ; gain = 489.371 ; free physical = 141 ; free virtual = 9260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1614.012 ; gain = 489.371 ; free physical = 141 ; free virtual = 9260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1614.012 ; gain = 489.371 ; free physical = 141 ; free virtual = 9260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    16|
|2     |LUT1       |    63|
|3     |LUT2       |    10|
|4     |LUT3       |    20|
|5     |LUT4       |    12|
|6     |LUT5       |    18|
|7     |LUT6       |    15|
|8     |RAMB18E1   |     1|
|9     |RAMB18E1_1 |     1|
|10    |RAMB18E1_2 |     1|
|11    |FDRE       |   173|
|12    |FDSE       |     3|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------+---------------+------+
|      |Instance                      |Module         |Cells |
+------+------------------------------+---------------+------+
|1     |top                           |               |   333|
|2     |  inst                        |acc32kmau      |   333|
|3     |    grp_HLS_free_1_s_fu_123   |HLS_free_1_s   |    50|
|4     |    grp_HLS_malloc_1_s_fu_110 |HLS_malloc_1_s |    48|
+------+------------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1614.012 ; gain = 489.371 ; free physical = 141 ; free virtual = 9260
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1614.012 ; gain = 110.496 ; free physical = 199 ; free virtual = 9319
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1614.020 ; gain = 489.371 ; free physical = 199 ; free virtual = 9319
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

47 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1614.020 ; gain = 501.965 ; free physical = 168 ; free virtual = 9289
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.runs/design_1_acc32kmau_0_0_synth_1/design_1_acc32kmau_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/tingyuan/Temporary/vivado-outputs/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_acc32kmau_0_0/design_1_acc32kmau_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/project_5/project_5.runs/design_1_acc32kmau_0_0_synth_1/design_1_acc32kmau_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1638.023 ; gain = 0.000 ; free physical = 166 ; free virtual = 9290
INFO: [Common 17-206] Exiting Vivado at Wed Jun  6 20:11:42 2018...
