<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			MPF300TFCG1152-1 (Microchip)

Click here to go to specific block report:
<a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_EP_Demo"><h5 align="center">PCIe_EP_Demo</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_EP_Demo.PF_DDR4_SS"><h5 align="center">PF_DDR4_SS</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186"><h5 align="center">PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS.PF_DDR4_SS_CCC_0_PF_CCC"><h5 align="center">PF_DDR4_SS_CCC_0_PF_CCC</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS.PF_DDR4_SS_DDRPHY_BLK"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.COREDDR_TIP_Z188"><h5 align="center">COREDDR_TIP_Z188</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREDDR_TIP_Z188.COREDDR_TIP_INT_Z187"><h5 align="center">COREDDR_TIP_INT_Z187</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREDDR_TIP_INT_Z187.register_bank_1s_2s"><h5 align="center">register_bank_1s_2s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREDDR_TIP_INT_Z187.TIP_CTRL_BLK_Z128_1"><h5 align="center">TIP_CTRL_BLK_Z128_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TIP_CTRL_BLK_Z128_1.TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1"><h5 align="center">TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS"><h5 align="center">flag_generator_1s_PF_DDR4_SS</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR4_SS.noisy_data_detector_1s"><h5 align="center">noisy_data_detector_1s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR4_SS.data_transition_detector_1s_4"><h5 align="center">data_transition_detector_1s_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_0"><h5 align="center">flag_generator_1s_PF_DDR4_SS_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR4_SS_0.noisy_data_detector_1s_0"><h5 align="center">noisy_data_detector_1s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR4_SS_0.data_transition_detector_1s_4_0"><h5 align="center">data_transition_detector_1s_4_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_1"><h5 align="center">flag_generator_1s_PF_DDR4_SS_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR4_SS_1.noisy_data_detector_1s_1"><h5 align="center">noisy_data_detector_1s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR4_SS_1.data_transition_detector_1s_4_1"><h5 align="center">data_transition_detector_1s_4_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_2"><h5 align="center">flag_generator_1s_PF_DDR4_SS_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR4_SS_2.noisy_data_detector_1s_2"><h5 align="center">noisy_data_detector_1s_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR4_SS_2.data_transition_detector_1s_4_2"><h5 align="center">data_transition_detector_1s_4_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_bclksclk_1"><h5 align="center">trn_bclksclk_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_cmd_addr_1"><h5 align="center">trn_cmd_addr_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_3"><h5 align="center">flag_generator_1s_PF_DDR4_SS_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR4_SS_3.noisy_data_detector_1s_3"><h5 align="center">noisy_data_detector_1s_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR4_SS_3.data_transition_detector_1s_4_3"><h5 align="center">data_transition_detector_1s_4_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_dqsw_PF_DDR4_SS"><h5 align="center">trn_dqsw_PF_DDR4_SS</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_dqsw_PF_DDR4_SS_0"><h5 align="center">trn_dqsw_PF_DDR4_SS_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TIP_CTRL_BLK_Z128_1.LEVELLING_2s_8_8_8_8_8_8_8_8_1"><h5 align="center">LEVELLING_2s_8_8_8_8_8_8_8_8_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_1.RDLVL_2s_8_8_8_8_8_8_8_8_1"><h5 align="center">RDLVL_2s_8_8_8_8_8_8_8_8_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#RDLVL_2s_8_8_8_8_8_8_8_8_1.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1"><h5 align="center">RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1.RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0"><h5 align="center">RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0.gate_training_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0"><h5 align="center">gate_training_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0.dq_align_dqs_optimization_1_1"><h5 align="center">dq_align_dqs_optimization_1_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1.RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0"><h5 align="center">RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0.gate_training_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0"><h5 align="center">gate_training_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0.dq_align_dqs_optimization_0_1"><h5 align="center">dq_align_dqs_optimization_0_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_1.WRLVL_2s_1"><h5 align="center">WRLVL_2s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#WRLVL_2s_1.WRLVL_BOT_PF_DDR4_SS"><h5 align="center">WRLVL_BOT_PF_DDR4_SS</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#WRLVL_2s_1.WRLVL_BOT_PF_DDR4_SS_0"><h5 align="center">WRLVL_BOT_PF_DDR4_SS_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_1.VREF_TR_2s_1"><h5 align="center">VREF_TR_2s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_1.IOG_IF_2s_18s_0_1_1"><h5 align="center">IOG_IF_2s_18s_0_1_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#IOG_IF_2s_18s_0_1_1.APB_IOG_CTRL_SM_1"><h5 align="center">APB_IOG_CTRL_SM_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_1.TRN_COMPLETE_Z126_1"><h5 align="center">TRN_COMPLETE_Z126_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_1.DELAY_CTRL_8s_1s_PF_DDR4_SS"><h5 align="center">DELAY_CTRL_8s_1s_PF_DDR4_SS</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_1.DELAY_CTRL_8s_1s_PF_DDR4_SS_0"><h5 align="center">DELAY_CTRL_8s_1s_PF_DDR4_SS_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TIP_CTRL_BLK_Z128_1.PHY_SIG_MOD_2s_2s_1"><h5 align="center">PHY_SIG_MOD_2s_2s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TIP_CTRL_BLK_Z128_1.ddr4_vref_1"><h5 align="center">ddr4_vref_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TIP_CTRL_BLK_Z128_1.write_callibrator_Z127_1"><h5 align="center">write_callibrator_Z127_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREDDR_TIP_INT_Z187.LANE_ALIGNMENT_2s_2s_3s_7s_1"><h5 align="center">LANE_ALIGNMENT_2s_2s_3s_7s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LANE_ALIGNMENT_2s_2s_3s_7s_1.FIFO_BLK_3s_2s"><h5 align="center">FIFO_BLK_3s_2s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s"><h5 align="center">ram_simple_dp_3s_64s_2s_2s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LANE_ALIGNMENT_2s_2s_3s_7s_1.FIFO_BLK_3s_2s_0"><h5 align="center">FIFO_BLK_3s_2s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0"><h5 align="center">ram_simple_dp_3s_64s_2s_2s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LANE_ALIGNMENT_2s_2s_3s_7s_1.LANE_CTRL_2s_1s_1"><h5 align="center">LANE_CTRL_2s_1s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREDDR_TIP_INT_Z187.ddr_init_iterator_1"><h5 align="center">ddr_init_iterator_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR4_SS.PF_DDR4_SS_DLL_0_PF_CCC"><h5 align="center">PF_DDR4_SS_DLL_0_PF_CCC</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_EP_Demo.PF_DDR3_SS"><h5 align="center">PF_DDR3_SS</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS.PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125"><h5 align="center">PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS.PF_DDR3_SS_CCC_0_PF_CCC"><h5 align="center">PF_DDR3_SS_CCC_0_PF_CCC</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS.PF_DDR3_SS_DDRPHY_BLK"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.COREDDR_TIP_Z130"><h5 align="center">COREDDR_TIP_Z130</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREDDR_TIP_Z130.COREDDR_TIP_INT_Z129"><h5 align="center">COREDDR_TIP_INT_Z129</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREDDR_TIP_INT_Z129.TIP_CTRL_BLK_Z128_0"><h5 align="center">TIP_CTRL_BLK_Z128_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TIP_CTRL_BLK_Z128_0.TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0"><h5 align="center">TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS"><h5 align="center">flag_generator_1s_PF_DDR3_SS</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR3_SS.noisy_data_detector_1s_4"><h5 align="center">noisy_data_detector_1s_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR3_SS.data_transition_detector_1s_0_4"><h5 align="center">data_transition_detector_1s_0_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_0"><h5 align="center">flag_generator_1s_PF_DDR3_SS_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR3_SS_0.noisy_data_detector_1s_0_0"><h5 align="center">noisy_data_detector_1s_0_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR3_SS_0.data_transition_detector_1s_0_4_0"><h5 align="center">data_transition_detector_1s_0_4_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_1"><h5 align="center">flag_generator_1s_PF_DDR3_SS_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR3_SS_1.noisy_data_detector_1s_0_1"><h5 align="center">noisy_data_detector_1s_0_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR3_SS_1.data_transition_detector_1s_0_4_1"><h5 align="center">data_transition_detector_1s_0_4_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_2"><h5 align="center">flag_generator_1s_PF_DDR3_SS_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR3_SS_2.noisy_data_detector_1s_0_2"><h5 align="center">noisy_data_detector_1s_0_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR3_SS_2.data_transition_detector_1s_0_4_2"><h5 align="center">data_transition_detector_1s_0_4_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_bclksclk_0"><h5 align="center">trn_bclksclk_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_cmd_addr_0"><h5 align="center">trn_cmd_addr_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_3"><h5 align="center">flag_generator_1s_PF_DDR3_SS_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR3_SS_3.noisy_data_detector_1s_0_3"><h5 align="center">noisy_data_detector_1s_0_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#flag_generator_1s_PF_DDR3_SS_3.data_transition_detector_1s_0_4_3"><h5 align="center">data_transition_detector_1s_0_4_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_dqsw_PF_DDR3_SS"><h5 align="center">trn_dqsw_PF_DDR3_SS</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_dqsw_PF_DDR3_SS_0"><h5 align="center">trn_dqsw_PF_DDR3_SS_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TIP_CTRL_BLK_Z128_0.LEVELLING_2s_8_8_8_8_8_8_8_8_0"><h5 align="center">LEVELLING_2s_8_8_8_8_8_8_8_8_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_0.RDLVL_2s_8_8_8_8_8_8_8_8_0"><h5 align="center">RDLVL_2s_8_8_8_8_8_8_8_8_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#RDLVL_2s_8_8_8_8_8_8_8_8_0.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_0"><h5 align="center">RDLVL_SMS_2s_8_8_8_8_8_8_8_8_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#RDLVL_SMS_2s_8_8_8_8_8_8_8_8_0.RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN"><h5 align="center">RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN.gate_training_0_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN"><h5 align="center">gate_training_0_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN.dq_align_dqs_optimization_1_0"><h5 align="center">dq_align_dqs_optimization_1_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#RDLVL_SMS_2s_8_8_8_8_8_8_8_8_0.RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN"><h5 align="center">RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN.gate_training_0_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN"><h5 align="center">gate_training_0_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN.dq_align_dqs_optimization_0_0"><h5 align="center">dq_align_dqs_optimization_0_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_0.WRLVL_2s_0"><h5 align="center">WRLVL_2s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#WRLVL_2s_0.WRLVL_BOT_PF_DDR3_SS"><h5 align="center">WRLVL_BOT_PF_DDR3_SS</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#WRLVL_2s_0.WRLVL_BOT_PF_DDR3_SS_0"><h5 align="center">WRLVL_BOT_PF_DDR3_SS_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_0.VREF_TR_2s_0"><h5 align="center">VREF_TR_2s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_0.IOG_IF_2s_18s_0_1_0"><h5 align="center">IOG_IF_2s_18s_0_1_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#IOG_IF_2s_18s_0_1_0.APB_IOG_CTRL_SM_0"><h5 align="center">APB_IOG_CTRL_SM_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_0.TRN_COMPLETE_Z126_0"><h5 align="center">TRN_COMPLETE_Z126_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_0.DELAY_CTRL_8s_1s_PF_DDR3_SS"><h5 align="center">DELAY_CTRL_8s_1s_PF_DDR3_SS</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_0.DELAY_CTRL_8s_1s_PF_DDR3_SS_0"><h5 align="center">DELAY_CTRL_8s_1s_PF_DDR3_SS_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TIP_CTRL_BLK_Z128_0.PHY_SIG_MOD_2s_2s_0"><h5 align="center">PHY_SIG_MOD_2s_2s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TIP_CTRL_BLK_Z128_0.ddr4_vref_0"><h5 align="center">ddr4_vref_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#TIP_CTRL_BLK_Z128_0.write_callibrator_Z127_0"><h5 align="center">write_callibrator_Z127_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREDDR_TIP_INT_Z129.LANE_ALIGNMENT_2s_2s_3s_7s_0"><h5 align="center">LANE_ALIGNMENT_2s_2s_3s_7s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LANE_ALIGNMENT_2s_2s_3s_7s_0.FIFO_BLK_3s_2s_1"><h5 align="center">FIFO_BLK_3s_2s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#FIFO_BLK_3s_2s_1.ram_simple_dp_3s_64s_2s_2s_1"><h5 align="center">ram_simple_dp_3s_64s_2s_2s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LANE_ALIGNMENT_2s_2s_3s_7s_0.FIFO_BLK_3s_2s_1_0"><h5 align="center">FIFO_BLK_3s_2s_1_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#FIFO_BLK_3s_2s_1_0.ram_simple_dp_3s_64s_2s_2s_0_0"><h5 align="center">ram_simple_dp_3s_64s_2s_2s_0_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#LANE_ALIGNMENT_2s_2s_3s_7s_0.LANE_CTRL_2s_1s_0"><h5 align="center">LANE_CTRL_2s_1s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREDDR_TIP_INT_Z129.ddr_init_iterator_0"><h5 align="center">ddr_init_iterator_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0"><h5 align="center">PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_DDR3_SS.PF_DDR3_SS_DLL_0_PF_CCC"><h5 align="center">PF_DDR3_SS_DLL_0_PF_CCC</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_EP_Demo.CoreDMA_IO_CTRL"><h5 align="center">CoreDMA_IO_CTRL</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CoreDMA_IO_CTRL.axi4dma_init"><h5 align="center">axi4dma_init</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CoreDMA_IO_CTRL.axi_io_ctrl"><h5 align="center">axi_io_ctrl</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CoreDMA_IO_CTRL.CoreAXI4_Lite"><h5 align="center">CoreAXI4_Lite</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CoreAXI4_Lite.COREAXI4INTERCONNECT_Z54"><h5 align="center">COREAXI4INTERCONNECT_Z54</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAXI4INTERCONNECT_Z54.caxi4interconnect_ResetSycnc_3"><h5 align="center">caxi4interconnect_ResetSycnc_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAXI4INTERCONNECT_Z54.caxi4interconnect_MasterConvertor_Z55"><h5 align="center">caxi4interconnect_MasterConvertor_Z55</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_MasterConvertor_Z55.caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_50s_0_1_3_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_50s_0_1_3_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_39s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_39s_0_1_3_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_38s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_38s_0_1_3_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_6s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_6s_0_1_3_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAXI4INTERCONNECT_Z54.caxi4interconnect_SlaveConvertor_Z58"><h5 align="center">caxi4interconnect_SlaveConvertor_Z58</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlaveConvertor_Z58.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_51s_0_1_3_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_51s_0_1_3_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_40s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_40s_0_1_3_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_38s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_38s_0_1_3_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_4"><h5 align="center">caxi4interconnect_RegSliceFull_7s_0_1_3_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlaveConvertor_Z58.caxi4interconnect_SlvProtocolConverter_Z57"><h5 align="center">caxi4interconnect_SlvProtocolConverter_Z57</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z57.caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s"><h5 align="center">caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s.caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_12s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_37s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_37s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_37s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_38s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_38s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_38s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_38s_0s_16s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CoreDMA_IO_CTRL.CoreDMA_Controller"><h5 align="center">CoreDMA_Controller</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CoreDMA_Controller.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69"><h5 align="center">CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAI1OOI"><h5 align="center">CAXI4DMAI1OOI</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAIOIOI"><h5 align="center">CAXI4DMAIOIOI</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAllIOI_Z59"><h5 align="center">CAXI4DMAllIOI_Z59</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1"><h5 align="center">CAXI4DMAI1OlI_2s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1_0"><h5 align="center">CAXI4DMAI1OlI_2s_1_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1_1"><h5 align="center">CAXI4DMAI1OlI_2s_1_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1_2"><h5 align="center">CAXI4DMAI1OlI_2s_1_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1_3"><h5 align="center">CAXI4DMAI1OlI_2s_1_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAl1IOI_Z67"><h5 align="center">CAXI4DMAl1IOI_Z67</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAl1IOI_Z67.CAXI4DMAI110I_4s_2s"><h5 align="center">CAXI4DMAI110I_4s_2s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAI110I_4s_2s.CAXI4DMAOI11I_4s_1_2"><h5 align="center">CAXI4DMAOI11I_4s_1_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAl1IOI_Z67.CAXI4DMAOOO1I_Z60"><h5 align="center">CAXI4DMAOOO1I_Z60</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAOOO1I_Z60.CAXI4DMAOI11I_3s_1_2"><h5 align="center">CAXI4DMAOI11I_3s_1_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAl1IOI_Z67.CAXI4DMAllO1I_Z61"><h5 align="center">CAXI4DMAllO1I_Z61</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAl1IOI_Z67.CAXI4DMAO0IlI_Z62"><h5 align="center">CAXI4DMAO0IlI_Z62</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAO0IlI_Z62.CAXI4DMAII1lI_4s_2s_1s_0s_1s"><h5 align="center">CAXI4DMAII1lI_4s_2s_1s_0s_1s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAO0IlI_Z62.CAXI4DMAIIO0I_4s"><h5 align="center">CAXI4DMAIIO0I_4s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAO0IlI_Z62.CAXI4DMAIOI0I_4s_2s_24s_134s_167s"><h5 align="center">CAXI4DMAIOI0I_4s_2s_24s_134s_167s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAl1IOI_Z67.CAXI4DMAO0I1I_2s_1_2"><h5 align="center">CAXI4DMAO0I1I_2s_1_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAl1IOI_Z67.CAXI4DMAl1I1I_Z66"><h5 align="center">CAXI4DMAl1I1I_Z66</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAl1I1I_Z66.CAXI4DMAlO1Ol_Z63"><h5 align="center">CAXI4DMAlO1Ol_Z63</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAl1I1I_Z66.CAXI4DMAO01Ol_4s_2s_1s_24s"><h5 align="center">CAXI4DMAO01Ol_4s_2s_1s_24s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAl1I1I_Z66.CAXI4DMAllOIl_Z64"><h5 align="center">CAXI4DMAllOIl_Z64</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAl1I1I_Z66.CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1"><h5 align="center">CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAl1I1I_Z66.CAXI4DMAIlIIl_4s_2s_1s_24s"><h5 align="center">CAXI4DMAIlIIl_4s_2s_1s_24s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAl1I1I_Z66.CAXI4DMAl0IIl_Z65"><h5 align="center">CAXI4DMAl0IIl_Z65</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAI1lOI_2s_0s_100s_4s_0_4"><h5 align="center">CAXI4DMAI1lOI_2s_0s_100s_4s_0_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s"><h5 align="center">CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1"><h5 align="center">CAXI4DMAOlIll_1s_0_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAOlIll_1s_0_1.CAXI4DMAII10_42s_1s_4s_2s"><h5 align="center">CAXI4DMAII10_42s_1s_4s_2s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1_0"><h5 align="center">CAXI4DMAOlIll_1s_0_1_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CAXI4DMAOlIll_1s_0_1_0.CAXI4DMAII10_42s_1s_4s_2s_0"><h5 align="center">CAXI4DMAII10_42s_1s_4s_2s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAO_Z68"><h5 align="center">CAXI4DMAO_Z68</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s"><h5 align="center">CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CoreDMA_IO_CTRL.UART_SD"><h5 align="center">UART_SD</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#UART_SD.cmd_ctrlr"><h5 align="center">cmd_ctrlr</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#UART_SD.Core_UART"><h5 align="center">Core_UART</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#Core_UART.Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s"><h5 align="center">Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Clock_gen_0s_0s"><h5 align="center">Core_UART_Core_UART_0_Clock_gen_0s_0s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s"><h5 align="center">Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s"><h5 align="center">Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#UART_SD.pattern_gen_checker"><h5 align="center">pattern_gen_checker</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#pattern_gen_checker.tpsram"><h5 align="center">tpsram</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#tpsram.tpsram_tpsram_0_PF_TPSRAM"><h5 align="center">tpsram_tpsram_0_PF_TPSRAM</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_EP_Demo.AXItoAPB"><h5 align="center">AXItoAPB</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#AXItoAPB.AHBtoAPB"><h5 align="center">AHBtoAPB</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#AHBtoAPB.COREAHBTOAPB3_26s_0s"><h5 align="center">COREAHBTOAPB3_26s_0s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4"><h5 align="center">CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2"><h5 align="center">CoreAHBtoAPB3_PenableScheduler_0s_0_1_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_ApbAddrData_0s"><h5 align="center">CoreAHBtoAPB3_ApbAddrData_0s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#AXItoAPB.AXItoAHBL"><h5 align="center">AXItoAHBL</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#AXItoAHBL.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s"><h5 align="center">AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXISlaveCtrl_Z46"><h5 align="center">COREAXITOAHBL_AXISlaveCtrl_Z46</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAXITOAHBL_AXISlaveCtrl_Z46.COREAXITOAHBL_WSTRBPopCntr_64s_8s"><h5 align="center">COREAXITOAHBL_WSTRBPopCntr_64s_8s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAXITOAHBL_AXISlaveCtrl_Z46.COREAXITOAHBL_WSRTBAddrOffset_64s_8s"><h5 align="center">COREAXITOAHBL_WSRTBAddrOffset_64s_8s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAXITOAHBL_AXISlaveCtrl_Z46.COREAXITOAHBL_readByteCnt"><h5 align="center">COREAXITOAHBL_readByteCnt</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXIOutReg_6s_64s_8s"><h5 align="center">COREAXITOAHBL_AXIOutReg_6s_64s_8s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s"><h5 align="center">COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0"><h5 align="center">COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AHBMasterCtrl_Z47"><h5 align="center">COREAXITOAHBL_AHBMasterCtrl_Z47</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#AXItoAPB.Core_AHBL"><h5 align="center">Core_AHBL</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#Core_AHBL.Core_AHBL_Core_AHBL_0_CoreAHBLite_Z51"><h5 align="center">Core_AHBL_Core_AHBL_0_CoreAHBLite_Z51</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#Core_AHBL_Core_AHBL_0_CoreAHBLite_Z51.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s"><h5 align="center">COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0"><h5 align="center">COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0"><h5 align="center">COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1"><h5 align="center">COREAHBLITE_SLAVESTAGE_0s_0_0_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z50_0"><h5 align="center">COREAHBLITE_SLAVEARBITER_Z50_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#AXItoAPB.Core_APB"><h5 align="center">Core_APB</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#Core_APB.CoreAPB3_Z52"><h5 align="center">CoreAPB3_Z52</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_EP_Demo.AXI4_Interconnect"><h5 align="center">AXI4_Interconnect</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#AXI4_Interconnect.COREAXI4INTERCONNECT_Z27"><h5 align="center">COREAXI4INTERCONNECT_Z27</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAXI4INTERCONNECT_Z27.caxi4interconnect_ResetSycnc_2"><h5 align="center">caxi4interconnect_ResetSycnc_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAXI4INTERCONNECT_Z27.caxi4interconnect_Axi4CrossBar_Z1"><h5 align="center">caxi4interconnect_Axi4CrossBar_Z1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_AddressController_Z3"><h5 align="center">caxi4interconnect_AddressController_Z3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_AddressController_Z3.caxi4interconnect_MasterControl_Z10_0"><h5 align="center">caxi4interconnect_MasterControl_Z10_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_MasterControl_Z10_0.caxi4interconnect_DependenceChecker_Z4"><h5 align="center">caxi4interconnect_DependenceChecker_Z4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_DependenceChecker_Z4.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_31_Z6"><h5 align="center">caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_31_Z6</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_DependenceChecker_Z4.caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_31"><h5 align="center">caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_31</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_MasterControl_Z10_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_0"><h5 align="center">caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_AddressController_Z3.caxi4interconnect_MasterControl_Z16_1"><h5 align="center">caxi4interconnect_MasterControl_Z16_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_MasterControl_Z16_1.caxi4interconnect_DependenceChecker_Z11_3"><h5 align="center">caxi4interconnect_DependenceChecker_Z11_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_MasterControl_Z16_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_1"><h5 align="center">caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_AddressController_Z3.caxi4interconnect_MasterControl_Z16_0"><h5 align="center">caxi4interconnect_MasterControl_Z16_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_MasterControl_Z16_0.caxi4interconnect_DependenceChecker_Z11"><h5 align="center">caxi4interconnect_DependenceChecker_Z11</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_DependenceChecker_Z11.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z13_0"><h5 align="center">caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z13_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_DependenceChecker_Z11.caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z14_0"><h5 align="center">caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z14_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_DependenceChecker_Z11.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z15_0"><h5 align="center">caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z15_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_MasterControl_Z16_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_2"><h5 align="center">caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_AddressController_Z3.caxi4interconnect_RoundRobinArb_3s_2s_1s_0"><h5 align="center">caxi4interconnect_RoundRobinArb_3s_2s_1s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_AddressController_Z3.caxi4interconnect_TargetMuxController_Z2_0"><h5 align="center">caxi4interconnect_TargetMuxController_Z2_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_RDataController_Z17"><h5 align="center">caxi4interconnect_RDataController_Z17</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RDataController_Z17.caxi4interconnect_ReadDataController_Z18"><h5 align="center">caxi4interconnect_ReadDataController_Z18</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_ReadDataController_Z18.caxi4interconnect_RequestQual_6s_2s_4s_1s_6s_0"><h5 align="center">caxi4interconnect_RequestQual_6s_2s_4s_1s_6s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_ReadDataController_Z18.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0"><h5 align="center">caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_ReadDataController_Z18.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s"><h5 align="center">caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RDataController_Z17.caxi4interconnect_ReadDataController_Z19"><h5 align="center">caxi4interconnect_ReadDataController_Z19</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_ReadDataController_Z19.caxi4interconnect_RequestQual_6s_2s_4s_1s_6s_1"><h5 align="center">caxi4interconnect_RequestQual_6s_2s_4s_1s_6s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_ReadDataController_Z19.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2"><h5 align="center">caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_0"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_ReadDataController_Z19.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s"><h5 align="center">caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RDataController_Z17.caxi4interconnect_ReadDataController_Z20"><h5 align="center">caxi4interconnect_ReadDataController_Z20</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_ReadDataController_Z20.caxi4interconnect_RequestQual_6s_2s_4s_1s_6s_2"><h5 align="center">caxi4interconnect_RequestQual_6s_2s_4s_1s_6s_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_ReadDataController_Z20.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1"><h5 align="center">caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_1"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_ReadDataController_Z20.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s_0"><h5 align="center">caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_AddressController_Z21"><h5 align="center">caxi4interconnect_AddressController_Z21</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_AddressController_Z21.caxi4interconnect_MasterControl_Z10_1"><h5 align="center">caxi4interconnect_MasterControl_Z10_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_MasterControl_Z10_1.caxi4interconnect_DependenceChecker_Z4_0"><h5 align="center">caxi4interconnect_DependenceChecker_Z4_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z6_0"><h5 align="center">caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z6_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z7_0"><h5 align="center">caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z7_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z8_0"><h5 align="center">caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z8_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_Z5_0"><h5 align="center">caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_Z5_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_0"><h5 align="center">caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_MasterControl_Z10_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_0"><h5 align="center">caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_AddressController_Z21.caxi4interconnect_MasterControl_Z16_3"><h5 align="center">caxi4interconnect_MasterControl_Z16_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_MasterControl_Z16_3.caxi4interconnect_DependenceChecker_Z11_3_0"><h5 align="center">caxi4interconnect_DependenceChecker_Z11_3_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_DependenceChecker_Z11_3_0.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z13_1"><h5 align="center">caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z13_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_DependenceChecker_Z11_3_0.caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z14_1"><h5 align="center">caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z14_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_DependenceChecker_Z11_3_0.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z15_1"><h5 align="center">caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z15_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_MasterControl_Z16_3.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_3"><h5 align="center">caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_AddressController_Z21.caxi4interconnect_MasterControl_Z16_2"><h5 align="center">caxi4interconnect_MasterControl_Z16_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_MasterControl_Z16_2.caxi4interconnect_DependenceChecker_Z11_0"><h5 align="center">caxi4interconnect_DependenceChecker_Z11_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_DependenceChecker_Z11_0.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z13_2"><h5 align="center">caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z13_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_DependenceChecker_Z11_0.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z15_2"><h5 align="center">caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z15_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_MasterControl_Z16_2.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_4"><h5 align="center">caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_AddressController_Z21.caxi4interconnect_RoundRobinArb_3s_2s_1s_0_0"><h5 align="center">caxi4interconnect_RoundRobinArb_3s_2s_1s_0_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_AddressController_Z21.caxi4interconnect_TargetMuxController_Z2_1"><h5 align="center">caxi4interconnect_TargetMuxController_Z2_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_WDataController_Z22"><h5 align="center">caxi4interconnect_WDataController_Z22</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2"><h5 align="center">caxi4interconnect_FifoDualPort_1s_2_2s_2s_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0"><h5 align="center">caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_0"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1"><h5 align="center">caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_1"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2"><h5 align="center">caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_2"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3"><h5 align="center">caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_3"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4"><h5 align="center">caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_4"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z23"><h5 align="center">caxi4interconnect_WriteDataMux_Z23</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z23_2"><h5 align="center">caxi4interconnect_WriteDataMux_Z23_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z23_1"><h5 align="center">caxi4interconnect_WriteDataMux_Z23_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z24"><h5 align="center">caxi4interconnect_WriteDataMux_Z24</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z24_0"><h5 align="center">caxi4interconnect_WriteDataMux_Z24_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z23_0"><h5 align="center">caxi4interconnect_WriteDataMux_Z23_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_RespController_Z26"><h5 align="center">caxi4interconnect_RespController_Z26</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RespController_Z26.caxi4interconnect_RoundRobinArb_6s_3s_0s_0"><h5 align="center">caxi4interconnect_RoundRobinArb_6s_3s_0s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RespController_Z26.caxi4interconnect_SlaveDataMuxController_Z25"><h5 align="center">caxi4interconnect_SlaveDataMuxController_Z25</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_DERR_Slave_6s_64s_1s_3"><h5 align="center">caxi4interconnect_DERR_Slave_6s_64s_1s_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAXI4INTERCONNECT_Z27.caxi4interconnect_MasterConvertor_Z28"><h5 align="center">caxi4interconnect_MasterConvertor_Z28</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_MasterConvertor_Z28.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_3"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_72s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_72s_0_1_3_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_9"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_9</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_7s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_7s_0_1_3_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAXI4INTERCONNECT_Z27.caxi4interconnect_MasterConvertor_Z30"><h5 align="center">caxi4interconnect_MasterConvertor_Z30</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_MasterConvertor_Z30.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_6"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_6</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_72s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_72s_0_1_3_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_4"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_7s_0_1_3_3"><h5 align="center">caxi4interconnect_RegSliceFull_7s_0_1_3_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAXI4INTERCONNECT_Z27.caxi4interconnect_MasterConvertor_Z29"><h5 align="center">caxi4interconnect_MasterConvertor_Z29</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_MasterConvertor_Z29.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_4"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_72s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_72s_0_1_3_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_7s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_7s_0_1_3_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z45"><h5 align="center">caxi4interconnect_SlaveConvertor_Z45</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlaveConvertor_Z45.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_3"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_6"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_6</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_3"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_9s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_9s_0_1_3_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlaveConvertor_Z45.caxi4interconnect_SlvProtocolConverter_Z44"><h5 align="center">caxi4interconnect_SlvProtocolConverter_Z44</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z44.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0"><h5 align="center">caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0.caxi4interconnect_RAM_BLOCK_16s_4s_6s"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_6s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z44.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo"><h5 align="center">caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo.caxi4interconnect_RAM_BLOCK_16s_4s_6s_6"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_6s_6</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_0"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z33"><h5 align="center">caxi4interconnect_SlaveConvertor_Z33</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_ResetSycnc_0"><h5 align="center">caxi4interconnect_ResetSycnc_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_9"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_9</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_8"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_8</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_5"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_5</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_9s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_9s_0_1_3_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_SlvProtocolConverter_Z32"><h5 align="center">caxi4interconnect_SlvProtocolConverter_Z32</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z32.caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s"><h5 align="center">caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_10s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_10s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_73s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_73s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_14s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_14s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_14s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_14s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_14s_0s_16s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_72s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_72s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_72s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_72s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_72s_0s_16s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0"><h5 align="center">caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1"><h5 align="center">caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_RAM_BLOCK_4s_2s_69s_1_0"><h5 align="center">caxi4interconnect_RAM_BLOCK_4s_2s_69s_1_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0.caxi4interconnect_Bin2Gray_2s"><h5 align="center">caxi4interconnect_Bin2Gray_2s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_wrCtrl_2s_1"><h5 align="center">caxi4interconnect_CDC_wrCtrl_2s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1.caxi4interconnect_Bin2Gray_2s_2"><h5 align="center">caxi4interconnect_Bin2Gray_2s_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_rdCtrl_2s_1"><h5 align="center">caxi4interconnect_CDC_rdCtrl_2s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1"><h5 align="center">caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_RAM_BLOCK_4s_2s_74s"><h5 align="center">caxi4interconnect_RAM_BLOCK_4s_2s_74s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_0"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_0.caxi4interconnect_Bin2Gray_2s_4"><h5 align="center">caxi4interconnect_Bin2Gray_2s_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_0"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_0"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_wrCtrl_2s_1_0"><h5 align="center">caxi4interconnect_CDC_wrCtrl_2s_1_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_0"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_0.caxi4interconnect_Bin2Gray_2s_7"><h5 align="center">caxi4interconnect_Bin2Gray_2s_7</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_0"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_rdCtrl_2s_1_0"><h5 align="center">caxi4interconnect_CDC_rdCtrl_2s_1_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0"><h5 align="center">caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_RAM_BLOCK_4s_2s_69s_1_1"><h5 align="center">caxi4interconnect_RAM_BLOCK_4s_2s_69s_1_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_1.caxi4interconnect_Bin2Gray_2s_9"><h5 align="center">caxi4interconnect_Bin2Gray_2s_9</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_wrCtrl_2s_1_1"><h5 align="center">caxi4interconnect_CDC_wrCtrl_2s_1_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_1.caxi4interconnect_Bin2Gray_2s_12"><h5 align="center">caxi4interconnect_Bin2Gray_2s_12</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_rdCtrl_2s_1_1"><h5 align="center">caxi4interconnect_CDC_rdCtrl_2s_1_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0"><h5 align="center">caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_RAM_BLOCK_4s_2s_74s_1_1"><h5 align="center">caxi4interconnect_RAM_BLOCK_4s_2s_74s_1_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_2"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_2.caxi4interconnect_Bin2Gray_2s_14"><h5 align="center">caxi4interconnect_Bin2Gray_2s_14</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_2"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_0"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_wrCtrl_2s_0"><h5 align="center">caxi4interconnect_CDC_wrCtrl_2s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_2"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_2.caxi4interconnect_Bin2Gray_2s_17"><h5 align="center">caxi4interconnect_Bin2Gray_2s_17</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_2"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_rdCtrl_2s_0"><h5 align="center">caxi4interconnect_CDC_rdCtrl_2s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_9s_2s_0"><h5 align="center">caxi4interconnect_CDC_FIFO_4s_9s_2s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_RAM_BLOCK_4s_2s_9s_0"><h5 align="center">caxi4interconnect_RAM_BLOCK_4s_2s_9s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_3.caxi4interconnect_Bin2Gray_2s_19"><h5 align="center">caxi4interconnect_Bin2Gray_2s_19</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_0_0"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_0_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_wrCtrl_2s_0_0"><h5 align="center">caxi4interconnect_CDC_wrCtrl_2s_0_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_3.caxi4interconnect_Bin2Gray_2s_22"><h5 align="center">caxi4interconnect_Bin2Gray_2s_22</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_0_0"><h5 align="center">caxi4interconnect_CDC_rdCtrl_2s_0_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z42"><h5 align="center">caxi4interconnect_SlaveConvertor_Z42</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlaveConvertor_Z42.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_7"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_7</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_6"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_6</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_7"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_7</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_9s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_9s_0_1_3_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlaveConvertor_Z42.caxi4interconnect_SlvProtocolConverter_Z41"><h5 align="center">caxi4interconnect_SlvProtocolConverter_Z41</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z41.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1_0"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1_0.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_0"><h5 align="center">caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_0.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_6s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_1"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z41.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_0"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_0.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_1"><h5 align="center">caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_1.caxi4interconnect_RAM_BLOCK_16s_4s_6s_6_0"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_6s_6_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_2"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z39"><h5 align="center">caxi4interconnect_SlaveConvertor_Z39</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_ResetSycnc_1"><h5 align="center">caxi4interconnect_ResetSycnc_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_4"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_5"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_5</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_74s_0_1_3_10"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_10</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_74s_0_1_3_11"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_11</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_9s_0_1_3_3"><h5 align="center">caxi4interconnect_RegSliceFull_9s_0_1_3_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_SlvProtocolConverter_Z38"><h5 align="center">caxi4interconnect_SlvProtocolConverter_Z38</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z38.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_5"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_5</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_5.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4"><h5 align="center">caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4.caxi4interconnect_RAM_BLOCK_16s_4s_6s_4"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_6s_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_7_1"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_7_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z38.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_4"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_4.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5"><h5 align="center">caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5.caxi4interconnect_RAM_BLOCK_16s_4s_6s_5"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_6s_5</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_7_1_0"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_7_1_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1"><h5 align="center">caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2"><h5 align="center">caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_RAM_BLOCK_4s_2s_69s_0"><h5 align="center">caxi4interconnect_RAM_BLOCK_4s_2s_69s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_4"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_4.caxi4interconnect_Bin2Gray_2s_24"><h5 align="center">caxi4interconnect_Bin2Gray_2s_24</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_4"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_2"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_wrCtrl_2s_1_2"><h5 align="center">caxi4interconnect_CDC_wrCtrl_2s_1_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s.caxi4interconnect_Bin2Gray_2s_27"><h5 align="center">caxi4interconnect_Bin2Gray_2s_27</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_rdCtrl_2s"><h5 align="center">caxi4interconnect_CDC_rdCtrl_2s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2"><h5 align="center">caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_RAM_BLOCK_4s_2s_74s_0"><h5 align="center">caxi4interconnect_RAM_BLOCK_4s_2s_74s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_5"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_5</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_5.caxi4interconnect_Bin2Gray_2s_29"><h5 align="center">caxi4interconnect_Bin2Gray_2s_29</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_5"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_5</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_wrCtrl_2s_1_3"><h5 align="center">caxi4interconnect_CDC_wrCtrl_2s_1_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_2"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_2.caxi4interconnect_Bin2Gray_2s_32"><h5 align="center">caxi4interconnect_Bin2Gray_2s_32</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_2"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_rdCtrl_2s_2"><h5 align="center">caxi4interconnect_CDC_rdCtrl_2s_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_69s_2s_0"><h5 align="center">caxi4interconnect_CDC_FIFO_4s_69s_2s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_RAM_BLOCK_4s_2s_69s_1_2"><h5 align="center">caxi4interconnect_RAM_BLOCK_4s_2s_69s_1_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_6"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_6</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_6.caxi4interconnect_Bin2Gray_2s_34"><h5 align="center">caxi4interconnect_Bin2Gray_2s_34</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_6"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_6</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_4"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_wrCtrl_2s_1_4"><h5 align="center">caxi4interconnect_CDC_wrCtrl_2s_1_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3.caxi4interconnect_Bin2Gray_2s_37"><h5 align="center">caxi4interconnect_Bin2Gray_2s_37</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_3"><h5 align="center">caxi4interconnect_CDC_rdCtrl_2s_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_74s_2s_0"><h5 align="center">caxi4interconnect_CDC_FIFO_4s_74s_2s_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_RAM_BLOCK_4s_2s_74s_1_2"><h5 align="center">caxi4interconnect_RAM_BLOCK_4s_2s_74s_1_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4.caxi4interconnect_Bin2Gray_2s_39"><h5 align="center">caxi4interconnect_Bin2Gray_2s_39</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_4"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_wrCtrl_2s"><h5 align="center">caxi4interconnect_CDC_wrCtrl_2s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_7"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_7</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_7.caxi4interconnect_Bin2Gray_2s_42"><h5 align="center">caxi4interconnect_Bin2Gray_2s_42</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_7"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_7</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_0_1"><h5 align="center">caxi4interconnect_CDC_rdCtrl_2s_0_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_9s_2s_1"><h5 align="center">caxi4interconnect_CDC_FIFO_4s_9s_2s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_RAM_BLOCK_4s_2s_9s_1"><h5 align="center">caxi4interconnect_RAM_BLOCK_4s_2s_9s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_5"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_5</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_5.caxi4interconnect_Bin2Gray_2s_44"><h5 align="center">caxi4interconnect_Bin2Gray_2s_44</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_5"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_5</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_2"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_wrCtrl_2s_2"><h5 align="center">caxi4interconnect_CDC_wrCtrl_2s_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_8"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_8</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_8.caxi4interconnect_Bin2Gray_2s_47"><h5 align="center">caxi4interconnect_Bin2Gray_2s_47</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_8"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_8</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_rdCtrl_2s_0_2"><h5 align="center">caxi4interconnect_CDC_rdCtrl_2s_0_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z36"><h5 align="center">caxi4interconnect_SlaveConvertor_Z36</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlaveConvertor_Z36.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_69s_0_1_3_10"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_10</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_69s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_74s_0_1_3_12"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_12</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_74s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_9s_0_1_3_4"><h5 align="center">caxi4interconnect_RegSliceFull_9s_0_1_3_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlaveConvertor_Z36.caxi4interconnect_SlvProtocolConverter_Z35"><h5 align="center">caxi4interconnect_SlvProtocolConverter_Z35</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z35.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_7"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_7</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_7.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_1"><h5 align="center">caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_1.caxi4interconnect_RAM_BLOCK_16s_4s_6s_1"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_6s_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_3"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_3</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z35.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_1"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_2"><h5 align="center">caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_2.caxi4interconnect_RAM_BLOCK_16s_4s_6s_6_1"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_6s_6_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_2.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_4"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_4</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_EP_Demo.CCC_111MHz"><h5 align="center">CCC_111MHz</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CCC_111MHz.CCC_111MHz_CCC_111MHz_0_PF_CCC"><h5 align="center">CCC_111MHz_CCC_111MHz_0_PF_CCC</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_EP_Demo.PCIe_EP"><h5 align="center">PCIe_EP</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_EP.PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK"><h5 align="center">PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_EP.PCIe_TL_CLK"><h5 align="center">PCIe_TL_CLK</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_TL_CLK.CLK_DIV2"><h5 align="center">CLK_DIV2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#CLK_DIV2.CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV"><h5 align="center">CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_TL_CLK.NGMUX"><h5 align="center">NGMUX</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#NGMUX.NGMUX_NGMUX_0_PF_NGMUX"><h5 align="center">NGMUX_NGMUX_0_PF_NGMUX</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_TL_CLK.OSC_160MHz"><h5 align="center">OSC_160MHz</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#OSC_160MHz.OSC_160MHz_OSC_160MHz_0_PF_OSC"><h5 align="center">OSC_160MHz_OSC_160MHz_0_PF_OSC</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_TL_CLK.PCIe_INIT_MONITOR"><h5 align="center">PCIe_INIT_MONITOR</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_INIT_MONITOR.PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR"><h5 align="center">PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_EP.PCIe_TX_PLL"><h5 align="center">PCIe_TX_PLL</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_TX_PLL.PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL"><h5 align="center">PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_EP.PCIe_EP_PCIex4_0_PF_PCIE"><h5 align="center">PCIe_EP_PCIex4_0_PF_PCIE</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_EP_PCIex4_0_PF_PCIE.G5_APBLINK_MASTER_Z70"><h5 align="center">G5_APBLINK_MASTER_Z70</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_EP.sw_debounce"><h5 align="center">sw_debounce</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#sw_debounce.debounce_PCIe_EP_Demo"><h5 align="center">debounce_PCIe_EP_Demo</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#sw_debounce.debounce_PCIe_EP_Demo_0"><h5 align="center">debounce_PCIe_EP_Demo_0</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#sw_debounce.debounce_PCIe_EP_Demo_1"><h5 align="center">debounce_PCIe_EP_Demo_1</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#sw_debounce.debounce_PCIe_EP_Demo_2"><h5 align="center">debounce_PCIe_EP_Demo_2</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_EP_Demo.PF_RESET"><h5 align="center">PF_RESET</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PF_RESET.PF_RESET_PF_RESET_0_CORERESET_PF"><h5 align="center">PF_RESET_PF_RESET_0_CORERESET_PF</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#PCIe_EP_Demo.SRAM_AXI"><h5 align="center">SRAM_AXI</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#SRAM_AXI.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190"><h5 align="center">SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_512s_1s_6s"><h5 align="center">SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_512s_1s_6s</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z191"><h5 align="center">SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z191</h5></a><br><a href="rpt_PCIe_EP_Demo_areasrr.htm#SRAM_AXI.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM"><h5 align="center">SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM</h5></a><br><a name=PCIe_EP_Demo>
----------------------------------------------------------------------------
########   Utilization report for  Top level view:   PCIe_EP_Demo   ########
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14052              100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block PCIe_EP_Demo:	14052 (37.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           17582              100 %                
ARI1          4268               100 %                
BLACK BOX     159                100 %                
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP_Demo:	22009 (58.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      9                  100 %                
RAM64X12     181                100 %                
=====================================================
Total MEMORY ELEMENTS in the block PCIe_EP_Demo:	190 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     24                 100 %                
===================================================
Total GLOBAL BUFFERS in the block PCIe_EP_Demo:	24 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       112                100 %                
=================================================
Total IO PADS in the block PCIe_EP_Demo:	112 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP_Demo.AXI4_Interconnect>
-----------------------------------------------------------------------
########   Utilization report for  cell:   AXI4_Interconnect   ########
Instance path:   PCIe_EP_Demo.AXI4_Interconnect                        
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4593               32.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block PCIe_EP_Demo.AXI4_Interconnect:	4593 (12.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5533               31.5 %               
ARI1     509                11.9 %               
=================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP_Demo.AXI4_Interconnect:	6042 (16.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     70                 38.7 %               
=====================================================
Total MEMORY ELEMENTS in the block PCIe_EP_Demo.AXI4_Interconnect:	70 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  4.17 %               
===================================================
Total GLOBAL BUFFERS in the block PCIe_EP_Demo.AXI4_Interconnect:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXI4_Interconnect.COREAXI4INTERCONNECT_Z27>
------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXI4INTERCONNECT_Z27   ########
Instance path:   AXI4_Interconnect.COREAXI4INTERCONNECT_Z27                   
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4593               32.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block AXI4_Interconnect.COREAXI4INTERCONNECT_Z27:	4593 (12.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5533               31.5 %               
ARI1     509                11.9 %               
=================================================
Total COMBINATIONAL LOGIC in the block AXI4_Interconnect.COREAXI4INTERCONNECT_Z27:	6042 (16.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     70                 38.7 %               
=====================================================
Total MEMORY ELEMENTS in the block AXI4_Interconnect.COREAXI4INTERCONNECT_Z27:	70 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  4.17 %               
===================================================
Total GLOBAL BUFFERS in the block AXI4_Interconnect.COREAXI4INTERCONNECT_Z27:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z27.caxi4interconnect_Axi4CrossBar_Z1>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Axi4CrossBar_Z1   ########
Instance path:   COREAXI4INTERCONNECT_Z27.caxi4interconnect_Axi4CrossBar_Z1            
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      469                3.34 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_Axi4CrossBar_Z1:	469 (1.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2554               14.5 %               
ARI1     284                6.65 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_Axi4CrossBar_Z1:	2838 (7.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_AddressController_Z21>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_AddressController_Z21   ########
Instance path:   caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_AddressController_Z21   
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      97                 0.690 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_AddressController_Z21:	97 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      231                1.31 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_AddressController_Z21:	231 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z21.caxi4interconnect_MasterControl_Z10_1>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterControl_Z10_1   ########   
Instance path:   caxi4interconnect_AddressController_Z21.caxi4interconnect_MasterControl_Z10_1
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.0640 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z21.caxi4interconnect_MasterControl_Z10_1:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z21.caxi4interconnect_MasterControl_Z10_1:	40 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z10_1.caxi4interconnect_DependenceChecker_Z4_0>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DependenceChecker_Z4_0   ######## 
Instance path:   caxi4interconnect_MasterControl_Z10_1.caxi4interconnect_DependenceChecker_Z4_0
===============================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.1310 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z10_1.caxi4interconnect_DependenceChecker_Z4_0:	23 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_0>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_0   ########    
Instance path:   caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_0
====================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_Z5_0>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_Z5_0   ########    
Instance path:   caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_Z5_0
===============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_Z5_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z6_0>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z6_0   ########    
Instance path:   caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z6_0
===============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z6_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z7_0>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z7_0   ########    
Instance path:   caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z7_0
================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z7_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z8_0>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z8_0   ########    
Instance path:   caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z8_0
=================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z4_0.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z8_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z10_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_0>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_0   ######## 
Instance path:   caxi4interconnect_MasterControl_Z10_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_0
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.0640 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterControl_Z10_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_0:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.09670 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z10_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_0:	17 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z21.caxi4interconnect_MasterControl_Z16_2>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterControl_Z16_2   ########   
Instance path:   caxi4interconnect_AddressController_Z21.caxi4interconnect_MasterControl_Z16_2
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.0640 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z21.caxi4interconnect_MasterControl_Z16_2:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.210 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z21.caxi4interconnect_MasterControl_Z16_2:	37 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z16_2.caxi4interconnect_DependenceChecker_Z11_0>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DependenceChecker_Z11_0   ######## 
Instance path:   caxi4interconnect_MasterControl_Z16_2.caxi4interconnect_DependenceChecker_Z11_0
================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.07960 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z16_2.caxi4interconnect_DependenceChecker_Z11_0:	14 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z11_0.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z13_2>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z13_2   ########     
Instance path:   caxi4interconnect_DependenceChecker_Z11_0.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z13_2
=================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z11_0.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z13_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z11_0.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z15_2>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z15_2   ########     
Instance path:   caxi4interconnect_DependenceChecker_Z11_0.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z15_2
===================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z11_0.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z15_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z16_2.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_4>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_4   ######## 
Instance path:   caxi4interconnect_MasterControl_Z16_2.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_4
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.0640 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterControl_Z16_2.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_4:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.1310 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z16_2.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_4:	23 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z21.caxi4interconnect_MasterControl_Z16_3>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterControl_Z16_3   ########   
Instance path:   caxi4interconnect_AddressController_Z21.caxi4interconnect_MasterControl_Z16_3
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.0640 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z21.caxi4interconnect_MasterControl_Z16_3:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      35                 0.1990 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z21.caxi4interconnect_MasterControl_Z16_3:	35 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z16_3.caxi4interconnect_DependenceChecker_Z11_3_0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DependenceChecker_Z11_3_0   ######## 
Instance path:   caxi4interconnect_MasterControl_Z16_3.caxi4interconnect_DependenceChecker_Z11_3_0
==================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 0.0910 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z16_3.caxi4interconnect_DependenceChecker_Z11_3_0:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z11_3_0.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z13_1>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z13_1   ########       
Instance path:   caxi4interconnect_DependenceChecker_Z11_3_0.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z13_1
===================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z11_3_0.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z13_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z11_3_0.caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z14_1>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z14_1   ########       
Instance path:   caxi4interconnect_DependenceChecker_Z11_3_0.caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z14_1
====================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z11_3_0.caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z14_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z11_3_0.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z15_1>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z15_1   ########       
Instance path:   caxi4interconnect_DependenceChecker_Z11_3_0.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z15_1
=====================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z11_3_0.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z15_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z16_3.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_3>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_3   ######## 
Instance path:   caxi4interconnect_MasterControl_Z16_3.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_3
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.0640 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterControl_Z16_3.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_3:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.1080 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z16_3.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_3:	19 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z21.caxi4interconnect_RoundRobinArb_3s_2s_1s_0_0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RoundRobinArb_3s_2s_1s_0_0   ########   
Instance path:   caxi4interconnect_AddressController_Z21.caxi4interconnect_RoundRobinArb_3s_2s_1s_0_0
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.07830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z21.caxi4interconnect_RoundRobinArb_3s_2s_1s_0_0:	11 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.08530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z21.caxi4interconnect_RoundRobinArb_3s_2s_1s_0_0:	15 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z21.caxi4interconnect_TargetMuxController_Z2_1>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TargetMuxController_Z2_1   ########   
Instance path:   caxi4interconnect_AddressController_Z21.caxi4interconnect_TargetMuxController_Z2_1
===================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      59                 0.420 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z21.caxi4interconnect_TargetMuxController_Z2_1:	59 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      104                0.5920 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z21.caxi4interconnect_TargetMuxController_Z2_1:	104 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_AddressController_Z3>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_AddressController_Z3   ########
Instance path:   caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_AddressController_Z3   
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      98                 0.6970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_AddressController_Z3:	98 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      205                1.17 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_AddressController_Z3:	205 (0.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z3.caxi4interconnect_MasterControl_Z10_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterControl_Z10_0   ########  
Instance path:   caxi4interconnect_AddressController_Z3.caxi4interconnect_MasterControl_Z10_0
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.0640 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z3.caxi4interconnect_MasterControl_Z10_0:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.1080 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z3.caxi4interconnect_MasterControl_Z10_0:	19 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z10_0.caxi4interconnect_DependenceChecker_Z4>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DependenceChecker_Z4   ######## 
Instance path:   caxi4interconnect_MasterControl_Z10_0.caxi4interconnect_DependenceChecker_Z4
=============================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z10_0.caxi4interconnect_DependenceChecker_Z4:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z4.caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_31>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_31   ########  
Instance path:   caxi4interconnect_DependenceChecker_Z4.caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_31
===================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z4.caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_31:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z4.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_31_Z6>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_31_Z6   ########  
Instance path:   caxi4interconnect_DependenceChecker_Z4.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_31_Z6
==============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z4.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_31_Z6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z10_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_0>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_0   ######## 
Instance path:   caxi4interconnect_MasterControl_Z10_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_0
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.0640 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterControl_Z10_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_0:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.07960 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z10_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_0:	14 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z3.caxi4interconnect_MasterControl_Z16_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterControl_Z16_0   ########  
Instance path:   caxi4interconnect_AddressController_Z3.caxi4interconnect_MasterControl_Z16_0
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.07830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z3.caxi4interconnect_MasterControl_Z16_0:	11 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      36                 0.2050 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z3.caxi4interconnect_MasterControl_Z16_0:	36 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z16_0.caxi4interconnect_DependenceChecker_Z11>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DependenceChecker_Z11   ######## 
Instance path:   caxi4interconnect_MasterControl_Z16_0.caxi4interconnect_DependenceChecker_Z11
==============================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 0.0910 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z16_0.caxi4interconnect_DependenceChecker_Z11:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z11.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z13_0>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z13_0   ########   
Instance path:   caxi4interconnect_DependenceChecker_Z11.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z13_0
===============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z11.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z13_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z11.caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z14_0>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z14_0   ########   
Instance path:   caxi4interconnect_DependenceChecker_Z11.caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z14_0
================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z11.caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z14_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z11.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z15_0>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z15_0   ########   
Instance path:   caxi4interconnect_DependenceChecker_Z11.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z15_0
=================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z11.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_Z15_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z16_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_2>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_2   ######## 
Instance path:   caxi4interconnect_MasterControl_Z16_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_2
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.07830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterControl_Z16_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_2:	11 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.1140 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z16_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_2:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z3.caxi4interconnect_MasterControl_Z16_1>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterControl_Z16_1   ########  
Instance path:   caxi4interconnect_AddressController_Z3.caxi4interconnect_MasterControl_Z16_1
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z3.caxi4interconnect_MasterControl_Z16_1:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.07390 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z3.caxi4interconnect_MasterControl_Z16_1:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z16_1.caxi4interconnect_DependenceChecker_Z11_3>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DependenceChecker_Z11_3   ######## 
Instance path:   caxi4interconnect_MasterControl_Z16_1.caxi4interconnect_DependenceChecker_Z11_3
================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01710 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z16_1.caxi4interconnect_DependenceChecker_Z11_3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z16_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_1>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_1   ######## 
Instance path:   caxi4interconnect_MasterControl_Z16_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_1
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterControl_Z16_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_1:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.05690 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z16_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_1:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z3.caxi4interconnect_RoundRobinArb_3s_2s_1s_0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RoundRobinArb_3s_2s_1s_0   ########  
Instance path:   caxi4interconnect_AddressController_Z3.caxi4interconnect_RoundRobinArb_3s_2s_1s_0
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.07830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z3.caxi4interconnect_RoundRobinArb_3s_2s_1s_0:	11 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      31                 0.1760 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z3.caxi4interconnect_RoundRobinArb_3s_2s_1s_0:	31 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z3.caxi4interconnect_TargetMuxController_Z2_0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TargetMuxController_Z2_0   ########  
Instance path:   caxi4interconnect_AddressController_Z3.caxi4interconnect_TargetMuxController_Z2_0
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      61                 0.4340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z3.caxi4interconnect_TargetMuxController_Z2_0:	61 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      105                0.5970 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z3.caxi4interconnect_TargetMuxController_Z2_0:	105 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_DERR_Slave_6s_64s_1s_3>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DERR_Slave_6s_64s_1s_3   ########
Instance path:   caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_DERR_Slave_6s_64s_1s_3   
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      38                 0.270 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_DERR_Slave_6s_64s_1s_3:	38 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      33                 0.1880 %             
ARI1     9                  0.2110 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_DERR_Slave_6s_64s_1s_3:	42 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_RDataController_Z17>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RDataController_Z17   ########
Instance path:   caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_RDataController_Z17   
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      93                 0.6620 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_RDataController_Z17:	93 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      872                4.96 %               
ARI1     241                5.65 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_RDataController_Z17:	1113 (2.96 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RDataController_Z17.caxi4interconnect_ReadDataController_Z18>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ReadDataController_Z18   ######## 
Instance path:   caxi4interconnect_RDataController_Z17.caxi4interconnect_ReadDataController_Z18
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.2210 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RDataController_Z17.caxi4interconnect_ReadDataController_Z18:	31 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      291                1.66 %               
ARI1     83                 1.94 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RDataController_Z17.caxi4interconnect_ReadDataController_Z18:	374 (1.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z18.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0   ########    
Instance path:   caxi4interconnect_ReadDataController_Z18.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.1710 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_ReadDataController_Z18.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0:	24 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      29                 0.1650 %             
ARI1     8                  0.1870 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z18.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0:	37 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s   ########              
Instance path:   caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.1070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s:	15 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
ARI1     6                  0.1410 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z18.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s   ########    
Instance path:   caxi4interconnect_ReadDataController_Z18.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.04980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_ReadDataController_Z18.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      257                1.46 %               
ARI1     75                 1.76 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z18.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s:	332 (0.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z18.caxi4interconnect_RequestQual_6s_2s_4s_1s_6s_0>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RequestQual_6s_2s_4s_1s_6s_0   ########    
Instance path:   caxi4interconnect_ReadDataController_Z18.caxi4interconnect_RequestQual_6s_2s_4s_1s_6s_0
========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z18.caxi4interconnect_RequestQual_6s_2s_4s_1s_6s_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RDataController_Z17.caxi4interconnect_ReadDataController_Z19>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ReadDataController_Z19   ######## 
Instance path:   caxi4interconnect_RDataController_Z17.caxi4interconnect_ReadDataController_Z19
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.2210 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RDataController_Z17.caxi4interconnect_ReadDataController_Z19:	31 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      329                1.87 %               
ARI1     64                 1.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RDataController_Z17.caxi4interconnect_ReadDataController_Z19:	393 (1.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z19.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2   ########    
Instance path:   caxi4interconnect_ReadDataController_Z19.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.1710 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_ReadDataController_Z19.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2:	24 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      27                 0.1540 %             
ARI1     6                  0.1410 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z19.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2:	33 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_0   ########            
Instance path:   caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_0
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.1070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_0:	15 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
ARI1     6                  0.1410 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_0:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z19.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s   ########    
Instance path:   caxi4interconnect_ReadDataController_Z19.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.04980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_ReadDataController_Z19.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      280                1.59 %               
ARI1     58                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z19.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s:	338 (0.90 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z19.caxi4interconnect_RequestQual_6s_2s_4s_1s_6s_1>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RequestQual_6s_2s_4s_1s_6s_1   ########    
Instance path:   caxi4interconnect_ReadDataController_Z19.caxi4interconnect_RequestQual_6s_2s_4s_1s_6s_1
========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z19.caxi4interconnect_RequestQual_6s_2s_4s_1s_6s_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RDataController_Z17.caxi4interconnect_ReadDataController_Z20>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ReadDataController_Z20   ######## 
Instance path:   caxi4interconnect_RDataController_Z17.caxi4interconnect_ReadDataController_Z20
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.2210 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RDataController_Z17.caxi4interconnect_ReadDataController_Z20:	31 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      252                1.43 %               
ARI1     94                 2.2 %                
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RDataController_Z17.caxi4interconnect_ReadDataController_Z20:	346 (0.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z20.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1   ########    
Instance path:   caxi4interconnect_ReadDataController_Z20.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.1710 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_ReadDataController_Z20.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1:	24 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      30                 0.1710 %             
ARI1     6                  0.1410 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z20.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1:	36 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_1>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_1   ########              
Instance path:   caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_1
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.1070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_1:	15 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
ARI1     6                  0.1410 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_1:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z20.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s_0>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s_0   ########    
Instance path:   caxi4interconnect_ReadDataController_Z20.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s_0
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.04980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_ReadDataController_Z20.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s_0:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      220                1.25 %               
ARI1     88                 2.06 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z20.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s_0:	308 (0.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z20.caxi4interconnect_RequestQual_6s_2s_4s_1s_6s_2>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RequestQual_6s_2s_4s_1s_6s_2   ########    
Instance path:   caxi4interconnect_ReadDataController_Z20.caxi4interconnect_RequestQual_6s_2s_4s_1s_6s_2
========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z20.caxi4interconnect_RequestQual_6s_2s_4s_1s_6s_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_RespController_Z26>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RespController_Z26   ########
Instance path:   caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_RespController_Z26   
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      23                 0.1640 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_RespController_Z26:	23 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      80                 0.4550 %             
ARI1     10                 0.2340 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_RespController_Z26:	90 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RespController_Z26.caxi4interconnect_RoundRobinArb_6s_3s_0s_0>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RoundRobinArb_6s_3s_0s_0   ########
Instance path:   caxi4interconnect_RespController_Z26.caxi4interconnect_RoundRobinArb_6s_3s_0s_0
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RespController_Z26.caxi4interconnect_RoundRobinArb_6s_3s_0s_0:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 0.2450 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RespController_Z26.caxi4interconnect_RoundRobinArb_6s_3s_0s_0:	43 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RespController_Z26.caxi4interconnect_SlaveDataMuxController_Z25>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveDataMuxController_Z25   ########
Instance path:   caxi4interconnect_RespController_Z26.caxi4interconnect_SlaveDataMuxController_Z25
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.04980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RespController_Z26.caxi4interconnect_SlaveDataMuxController_Z25:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.210 %              
ARI1     10                 0.2340 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RespController_Z26.caxi4interconnect_SlaveDataMuxController_Z25:	47 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_WDataController_Z22>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_WDataController_Z22   ########
Instance path:   caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_WDataController_Z22   
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      120                0.8540 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_WDataController_Z22:	120 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1133               6.44 %               
ARI1     24                 0.5620 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_Axi4CrossBar_Z1.caxi4interconnect_WDataController_Z22:	1157 (3.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2   ######## 
Instance path:   caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.1420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      36                 0.2050 %             
ARI1     4                  0.09370 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2:	40 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s   ########       
Instance path:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.07120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
ARI1     4                  0.09370 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0   ######## 
Instance path:   caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.1420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      22                 0.1250 %             
ARI1     4                  0.09370 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0:	26 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_0>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_0   ########         
Instance path:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_0
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.07120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_0:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
ARI1     4                  0.09370 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_0:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1   ######## 
Instance path:   caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.1420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      21                 0.1190 %             
ARI1     4                  0.09370 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1:	25 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_1>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_1   ########         
Instance path:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_1
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.07120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_1:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
ARI1     4                  0.09370 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_1:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2   ######## 
Instance path:   caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.1420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      21                 0.1190 %             
ARI1     4                  0.09370 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2:	25 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_2>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_2   ########         
Instance path:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_2
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.07120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_2:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
ARI1     4                  0.09370 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_2:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3   ######## 
Instance path:   caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.1420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      21                 0.1190 %             
ARI1     4                  0.09370 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3:	25 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_3>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_3   ########         
Instance path:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_3
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.07120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_3:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
ARI1     4                  0.09370 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_3:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4   ######## 
Instance path:   caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.1420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      956                5.44 %               
ARI1     4                  0.09370 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z22.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4:	960 (2.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_4>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_4   ########         
Instance path:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_4
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.07120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_4:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      219                1.25 %               
ARI1     4                  0.09370 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_4:	223 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z23>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_WriteDataMux_Z23   ######## 
Instance path:   caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z23
=========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.1020 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z23:	18 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z23_0>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_WriteDataMux_Z23_0   ######## 
Instance path:   caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z23_0
===========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.03410 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z23_0:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z23_1>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_WriteDataMux_Z23_1   ######## 
Instance path:   caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z23_1
===========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.03410 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z23_1:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z23_2>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_WriteDataMux_Z23_2   ######## 
Instance path:   caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z23_2
===========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.03980 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z23_2:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z24>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_WriteDataMux_Z24   ######## 
Instance path:   caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z24
=========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.03410 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z24:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z24_0>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_WriteDataMux_Z24_0   ######## 
Instance path:   caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z24_0
===========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.03980 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z22.caxi4interconnect_WriteDataMux_Z24_0:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z27.caxi4interconnect_MasterConvertor_Z28>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterConvertor_Z28   ########
Instance path:   COREAXI4INTERCONNECT_Z27.caxi4interconnect_MasterConvertor_Z28            
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      478                3.4 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_MasterConvertor_Z28:	478 (1.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      276                1.57 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_MasterConvertor_Z28:	276 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterConvertor_Z28.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0   ######## 
Instance path:   caxi4interconnect_MasterConvertor_Z28.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      478                3.4 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterConvertor_Z28.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0:	478 (1.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      276                1.57 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterConvertor_Z28.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0:	276 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      90                 0.640 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_2:	90 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      54                 0.3070 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_2:	54 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_3>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_3   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_3
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      86                 0.6120 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_3:	86 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      50                 0.2840 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_3:	50 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_72s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_72s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_72s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      144                1.02 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_72s_0_1_3_0:	144 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      81                 0.4610 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_72s_0_1_3_0:	81 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_9>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_9   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_9
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                1.05 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_9:	148 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      83                 0.4720 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_9:	83 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_7s_0_1_3_2>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_7s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_7s_0_1_3_2
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.07120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_7s_0_1_3_2:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.04550 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_7s_0_1_3_2:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z27.caxi4interconnect_MasterConvertor_Z29>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterConvertor_Z29   ########
Instance path:   COREAXI4INTERCONNECT_Z27.caxi4interconnect_MasterConvertor_Z29            
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      458                3.26 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_MasterConvertor_Z29:	458 (1.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      247                1.4 %                
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_MasterConvertor_Z29:	247 (0.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterConvertor_Z29.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2   ######## 
Instance path:   caxi4interconnect_MasterConvertor_Z29.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      458                3.26 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterConvertor_Z29.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2:	458 (1.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      247                1.4 %                
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterConvertor_Z29.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2:	247 (0.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_1>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      86                 0.6120 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_1:	86 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 0.2620 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_1:	46 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_4>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_4   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_4
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      86                 0.6120 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_4:	86 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 0.2620 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_4:	46 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_72s_0_1_3_1>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_72s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_72s_0_1_3_1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      132                0.9390 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_72s_0_1_3_1:	132 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      69                 0.3920 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_72s_0_1_3_1:	69 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                1.05 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_0:	148 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      80                 0.4550 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_0:	80 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_7s_0_1_3_0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_7s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_7s_0_1_3_0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_7s_0_1_3_0:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.03410 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_7s_0_1_3_0:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z27.caxi4interconnect_MasterConvertor_Z30>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterConvertor_Z30   ########
Instance path:   COREAXI4INTERCONNECT_Z27.caxi4interconnect_MasterConvertor_Z30            
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      405                2.88 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_MasterConvertor_Z30:	405 (1.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      214                1.22 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_MasterConvertor_Z30:	214 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterConvertor_Z30.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1   ######## 
Instance path:   caxi4interconnect_MasterConvertor_Z30.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      405                2.88 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterConvertor_Z30.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1:	405 (1.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      214                1.22 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterConvertor_Z30.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1:	214 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.4840 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_0:	68 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.210 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_0:	37 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_6>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_6   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_6
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.4840 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_6:	68 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.210 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_6:	37 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_72s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_72s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_72s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      132                0.9390 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_72s_0_1_3_2:	132 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      69                 0.3920 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_72s_0_1_3_2:	69 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_4>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_4   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_4
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      134                0.9540 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_4:	134 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      70                 0.3980 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_4:	70 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_7s_0_1_3_3>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_7s_0_1_3_3   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_7s_0_1_3_3
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_7s_0_1_3_3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_7s_0_1_3_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z27.caxi4interconnect_ResetSycnc_2>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ResetSycnc_2   ########
Instance path:   COREAXI4INTERCONNECT_Z27.caxi4interconnect_ResetSycnc_2            
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01420 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_ResetSycnc_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  4.17 %               
===================================================
Total GLOBAL BUFFERS in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_ResetSycnc_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z33>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveConvertor_Z33   ########
Instance path:   COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z33            
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      831                5.91 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z33:	831 (2.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      821                4.67 %               
ARI1     225                5.27 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z33:	1046 (2.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     39                 21.5 %               
=====================================================
Total MEMORY ELEMENTS in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z33:	39 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      502                3.57 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1:	502 (1.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      275                1.56 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1:	275 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_1>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      96                 0.6830 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_1:	96 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      51                 0.290 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_1:	51 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_9>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_9   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_9
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      100                0.7120 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_9:	100 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      53                 0.3010 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_9:	53 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_5>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_5   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_5
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                1.05 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_5:	148 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.4380 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_5:	77 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_8>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_8   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_8
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      146                1.04 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_8:	146 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      79                 0.4490 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_8:	79 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_9s_0_1_3_1>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_9s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_9s_0_1_3_1
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.08540 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_9s_0_1_3_1:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.08530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_9s_0_1_3_1:	15 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_ResetSycnc_0>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ResetSycnc_0   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_ResetSycnc_0
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01420 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_ResetSycnc_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      150                1.07 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0:	150 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      154                0.8760 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0:	154 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     23                 12.7 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0:	23 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0   ########                                        
Instance path:   caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.2130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0:	30 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      31                 0.1760 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0:	31 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     5                  2.76 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_1>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_1   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_1
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_1.caxi4interconnect_Bin2Gray_2s_9>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_9   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_1.caxi4interconnect_Bin2Gray_2s_9
===================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_1.caxi4interconnect_Bin2Gray_2s_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_1>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_1   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_1
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_1.caxi4interconnect_Bin2Gray_2s_12>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_12   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_1.caxi4interconnect_Bin2Gray_2s_12
====================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_1.caxi4interconnect_Bin2Gray_2s_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_1>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_1   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_1
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_1>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_1   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_1
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_1>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_1   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_1
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_rdCtrl_2s_1_1>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_2s_1_1   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_rdCtrl_2s_1_1
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_rdCtrl_2s_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_rdCtrl_2s_1_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_wrCtrl_2s_1_1>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_2s_1_1   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_wrCtrl_2s_1_1
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_wrCtrl_2s_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_CDC_wrCtrl_2s_1_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_RAM_BLOCK_4s_2s_69s_1_1>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_4s_2s_69s_1_1   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_RAM_BLOCK_4s_2s_69s_1_1
===================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     5                  2.76 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0.caxi4interconnect_RAM_BLOCK_4s_2s_69s_1_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1   ########                                        
Instance path:   caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.2130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1:	30 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      31                 0.1760 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1:	31 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  2.21 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0.caxi4interconnect_Bin2Gray_2s>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s   ########            
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0.caxi4interconnect_Bin2Gray_2s
===============================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0.caxi4interconnect_Bin2Gray_2s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1.caxi4interconnect_Bin2Gray_2s_2>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_2   ########            
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1.caxi4interconnect_Bin2Gray_2s_2
=================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1.caxi4interconnect_Bin2Gray_2s_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_rdCtrl_2s_1>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_2s_1   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_rdCtrl_2s_1
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_rdCtrl_2s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_rdCtrl_2s_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_wrCtrl_2s_1>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_2s_1   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_wrCtrl_2s_1
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_wrCtrl_2s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_CDC_wrCtrl_2s_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_RAM_BLOCK_4s_2s_69s_1_0>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_4s_2s_69s_1_0   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_RAM_BLOCK_4s_2s_69s_1_0
===================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  2.21 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1.caxi4interconnect_RAM_BLOCK_4s_2s_69s_1_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0   ########                                        
Instance path:   caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.2130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0:	30 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      31                 0.1760 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0:	31 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.31 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_2>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_2   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_2
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_2.caxi4interconnect_Bin2Gray_2s_17>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_17   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_2.caxi4interconnect_Bin2Gray_2s_17
====================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_2.caxi4interconnect_Bin2Gray_2s_17:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_2>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_2   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_2
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_2.caxi4interconnect_Bin2Gray_2s_14>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_14   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_2.caxi4interconnect_Bin2Gray_2s_14
====================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_2.caxi4interconnect_Bin2Gray_2s_14:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_2>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_2   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_2
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_2>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_2   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_2
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_0>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_0   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_0
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_rdCtrl_2s_0>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_2s_0   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_rdCtrl_2s_0
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_rdCtrl_2s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_rdCtrl_2s_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_wrCtrl_2s_0>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_2s_0   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_wrCtrl_2s_0
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_wrCtrl_2s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_CDC_wrCtrl_2s_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_RAM_BLOCK_4s_2s_74s_1_1>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_4s_2s_74s_1_1   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_RAM_BLOCK_4s_2s_74s_1_1
===================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.31 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0.caxi4interconnect_RAM_BLOCK_4s_2s_74s_1_1:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1   ########                                        
Instance path:   caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.2130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1:	30 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      30                 0.1710 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1:	30 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  3.87 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_0>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_0   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_0
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_0.caxi4interconnect_Bin2Gray_2s_4>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_4   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_0.caxi4interconnect_Bin2Gray_2s_4
===================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_0.caxi4interconnect_Bin2Gray_2s_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_0>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_0   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_0
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_0.caxi4interconnect_Bin2Gray_2s_7>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_7   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_0.caxi4interconnect_Bin2Gray_2s_7
===================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_0.caxi4interconnect_Bin2Gray_2s_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_0>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_0   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_0
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_0>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_0   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_0
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_0>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_0   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_0
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_rdCtrl_2s_1_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_2s_1_0   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_rdCtrl_2s_1_0
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_rdCtrl_2s_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01710 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_rdCtrl_2s_1_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_wrCtrl_2s_1_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_2s_1_0   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_wrCtrl_2s_1_0
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_wrCtrl_2s_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_CDC_wrCtrl_2s_1_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_RAM_BLOCK_4s_2s_74s>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_4s_2s_74s   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_RAM_BLOCK_4s_2s_74s
===============================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  3.87 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1.caxi4interconnect_RAM_BLOCK_4s_2s_74s:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_9s_2s_0>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_4s_9s_2s_0   ########                                        
Instance path:   caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_9s_2s_0
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.2130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_9s_2s_0:	30 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      31                 0.1760 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_9s_2s_0:	31 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.caxi4interconnect_CDC_FIFO_4s_9s_2s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_3>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_3   ######## 
Instance path:   caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_3
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_3.caxi4interconnect_Bin2Gray_2s_22>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_22   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_3.caxi4interconnect_Bin2Gray_2s_22
====================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_3.caxi4interconnect_Bin2Gray_2s_22:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_3>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_3   ######## 
Instance path:   caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_3
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_3:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_3.caxi4interconnect_Bin2Gray_2s_19>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_19   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_3.caxi4interconnect_Bin2Gray_2s_19
====================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1_3.caxi4interconnect_Bin2Gray_2s_19:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_3>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_3   ######## 
Instance path:   caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_3
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_3:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_3>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_3   ######## 
Instance path:   caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_3
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_1_3:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_0_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_0_0   ######## 
Instance path:   caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_0_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_0_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_0_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_0_0>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_2s_0_0   ######## 
Instance path:   caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_0_0
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_0_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_wrCtrl_2s_0_0>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_2s_0_0   ######## 
Instance path:   caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_wrCtrl_2s_0_0
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_wrCtrl_2s_0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_CDC_wrCtrl_2s_0_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_RAM_BLOCK_4s_2s_9s_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_4s_2s_9s_0   ######## 
Instance path:   caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_RAM_BLOCK_4s_2s_9s_0
=============================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_0.caxi4interconnect_RAM_BLOCK_4s_2s_9s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_SlvProtocolConverter_Z32>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvProtocolConverter_Z32   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_SlvProtocolConverter_Z32
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      177                1.26 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_SlvProtocolConverter_Z32:	177 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      392                2.23 %               
ARI1     225                5.27 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_SlvProtocolConverter_Z32:	617 (1.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     16                 8.84 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z33.caxi4interconnect_SlvProtocolConverter_Z32:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z32.caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s   ########      
Instance path:   caxi4interconnect_SlvProtocolConverter_Z32.caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      177                1.26 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z32.caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s:	177 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      392                2.23 %               
ARI1     225                5.27 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z32.caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s:	617 (1.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     16                 8.84 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z32.caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16   ########                          
Instance path:   caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      83                 0.5910 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16:	83 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      191                1.09 %               
ARI1     117                2.74 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16:	308 (0.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     8                  4.42 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_14s_1>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_14s_1   ########                                
Instance path:   caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_14s_1
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.1070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_14s_1:	15 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      148                0.8420 %             
ARI1     26                 0.6090 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_14s_1:	174 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.1 %                
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_14s_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_14s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_14s_0s_16s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_14s_0s_16s   ########        
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_14s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_14s_0s_16s
========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.1 %                
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_14s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_14s_0s_16s:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_72s_1>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_72s_1   ########                                
Instance path:   caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_72s_1
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.1070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_72s_1:	15 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      32                 0.1820 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_72s_1:	32 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.31 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_72s_1:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_72s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_72s_0s_16s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_72s_0s_16s   ########        
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_72s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_72s_0s_16s
========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.31 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_72s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_72s_0s_16s:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16   ########                          
Instance path:   caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      94                 0.6690 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16:	94 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      201                1.14 %               
ARI1     108                2.53 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16:	309 (0.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     8                  4.42 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_10s_1   ########                                 
Instance path:   caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.1070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1:	15 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      146                0.830 %              
ARI1     26                 0.6090 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1:	172 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_10s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s   ########        
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_10s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s
========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_10s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_73s_1   ########                                 
Instance path:   caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.1070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1:	15 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      42                 0.2390 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1:	42 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  3.87 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_73s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s   ########        
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_73s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s
========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  3.87 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_73s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z36>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveConvertor_Z36   ########
Instance path:   COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z36            
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      310                2.21 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z36:	310 (0.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      249                1.42 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z36:	249 (0.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.1 %                
=====================================================
Total MEMORY ELEMENTS in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z36:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z36.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z36.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      278                1.98 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z36.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4:	278 (0.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      159                0.9040 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z36.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4:	159 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_69s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_69s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.2130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_69s_0_1_3_0:	30 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.1020 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_69s_0_1_3_0:	18 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_69s_0_1_3_10>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_10   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_69s_0_1_3_10
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      26                 0.1850 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_69s_0_1_3_10:	26 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 0.0910 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_69s_0_1_3_10:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_74s_0_1_3_1>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_74s_0_1_3_1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.4840 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_74s_0_1_3_1:	68 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.210 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_74s_0_1_3_1:	37 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_74s_0_1_3_12>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_12   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_74s_0_1_3_12
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      144                1.02 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_74s_0_1_3_12:	144 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      75                 0.4270 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_74s_0_1_3_12:	75 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_9s_0_1_3_4>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_9s_0_1_3_4   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_9s_0_1_3_4
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.07120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_9s_0_1_3_4:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.07390 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.caxi4interconnect_RegSliceFull_9s_0_1_3_4:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z36.caxi4interconnect_SlvProtocolConverter_Z35>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvProtocolConverter_Z35   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z36.caxi4interconnect_SlvProtocolConverter_Z35
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.2280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z36.caxi4interconnect_SlvProtocolConverter_Z35:	32 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      90                 0.5120 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z36.caxi4interconnect_SlvProtocolConverter_Z35:	90 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.1 %                
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z36.caxi4interconnect_SlvProtocolConverter_Z35:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z35.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_7>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_7   ########      
Instance path:   caxi4interconnect_SlvProtocolConverter_Z35.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_7
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z35.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_7:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      45                 0.2560 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z35.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_7:	45 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z35.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_7.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_1>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_1   ########             
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_7.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_1
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_7.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_1:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_7.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_1:	39 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_7.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_3>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_3   ########                                  
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_3
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_3:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_3:	39 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_1.caxi4interconnect_RAM_BLOCK_16s_4s_6s_1>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_6s_1   ########                                  
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_1.caxi4interconnect_RAM_BLOCK_16s_4s_6s_1
===============================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_1.caxi4interconnect_RAM_BLOCK_16s_4s_6s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z35.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_1>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_1   ########      
Instance path:   caxi4interconnect_SlvProtocolConverter_Z35.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_1
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z35.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_1:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      45                 0.2560 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z35.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_1:	45 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z35.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_2>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_2   ########                          
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_2
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_2:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_2:	39 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_2.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_4>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_4   ########                                
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_2.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_4
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_2.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_4:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_2.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_4:	39 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_2.caxi4interconnect_RAM_BLOCK_16s_4s_6s_6_1>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_6s_6_1   ########                                
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_2.caxi4interconnect_RAM_BLOCK_16s_4s_6s_6_1
===============================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_2.caxi4interconnect_RAM_BLOCK_16s_4s_6s_6_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z39>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveConvertor_Z39   ########
Instance path:   COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z39            
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      682                4.85 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z39:	682 (1.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      509                2.9 %                
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z39:	509 (1.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     25                 13.8 %               
=====================================================
Total MEMORY ELEMENTS in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z39:	25 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      498                3.54 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3:	498 (1.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      272                1.55 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3:	272 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_4>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_4   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_4
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      94                 0.6690 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_4:	94 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      50                 0.2840 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_4:	50 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_5>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_5   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_5
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      98                 0.6970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_5:	98 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      52                 0.2960 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_5:	52 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_74s_0_1_3_10>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_10   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_74s_0_1_3_10
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                1.05 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_74s_0_1_3_10:	148 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      80                 0.4550 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_74s_0_1_3_10:	80 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_74s_0_1_3_11>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_11   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_74s_0_1_3_11
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                1.05 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_74s_0_1_3_11:	148 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.4380 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_74s_0_1_3_11:	77 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_9s_0_1_3_3>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_9s_0_1_3_3   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_9s_0_1_3_3
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.07120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_9s_0_1_3_3:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.07390 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_9s_0_1_3_3:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_ResetSycnc_1>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ResetSycnc_1   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_ResetSycnc_1
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01420 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_ResetSycnc_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      150                1.07 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1:	150 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      157                0.8930 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1:	157 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     23                 12.7 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1:	23 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_69s_2s_0>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_4s_69s_2s_0   ########                                        
Instance path:   caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_69s_2s_0
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.2130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_69s_2s_0:	30 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      32                 0.1820 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_69s_2s_0:	32 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  2.21 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_69s_2s_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_6>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_6   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_6
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_6:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_6:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_6.caxi4interconnect_Bin2Gray_2s_34>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_34   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_6.caxi4interconnect_Bin2Gray_2s_34
====================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_6.caxi4interconnect_Bin2Gray_2s_34:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3.caxi4interconnect_Bin2Gray_2s_37>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_37   ########            
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3.caxi4interconnect_Bin2Gray_2s_37
==================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3.caxi4interconnect_Bin2Gray_2s_37:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_6>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_6   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_6
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_6:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_6:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_3>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_3   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_3
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_3:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_4>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_4   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_4
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_4:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_4:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_3>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_2s_3   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_3
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_3:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_wrCtrl_2s_1_4>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_2s_1_4   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_wrCtrl_2s_1_4
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_wrCtrl_2s_1_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_CDC_wrCtrl_2s_1_4:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_RAM_BLOCK_4s_2s_69s_1_2>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_4s_2s_69s_1_2   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_RAM_BLOCK_4s_2s_69s_1_2
=================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  2.21 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_0.caxi4interconnect_RAM_BLOCK_4s_2s_69s_1_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2   ########                                        
Instance path:   caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.2130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2:	30 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      31                 0.1760 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2:	31 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  2.21 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s.caxi4interconnect_Bin2Gray_2s_27>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_27   ########          
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s.caxi4interconnect_Bin2Gray_2s_27
================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s.caxi4interconnect_Bin2Gray_2s_27:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_4>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_4   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_4
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_4:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_4:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_4.caxi4interconnect_Bin2Gray_2s_24>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_24   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_4.caxi4interconnect_Bin2Gray_2s_24
====================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_4.caxi4interconnect_Bin2Gray_2s_24:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_4>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_4   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_4
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_4:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_4:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_2>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_2   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_2
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_rdCtrl_2s>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_2s   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_rdCtrl_2s
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_rdCtrl_2s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_rdCtrl_2s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_wrCtrl_2s_1_2>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_2s_1_2   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_wrCtrl_2s_1_2
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_wrCtrl_2s_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_CDC_wrCtrl_2s_1_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_RAM_BLOCK_4s_2s_69s_0>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_4s_2s_69s_0   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_RAM_BLOCK_4s_2s_69s_0
=================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  2.21 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2.caxi4interconnect_RAM_BLOCK_4s_2s_69s_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_74s_2s_0>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_4s_74s_2s_0   ########                                        
Instance path:   caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_74s_2s_0
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.2130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_74s_2s_0:	30 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      31                 0.1760 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_74s_2s_0:	31 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  3.87 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_74s_2s_0:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_7>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_7   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_7
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_7:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_7:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_7.caxi4interconnect_Bin2Gray_2s_42>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_42   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_7.caxi4interconnect_Bin2Gray_2s_42
====================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_7.caxi4interconnect_Bin2Gray_2s_42:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4.caxi4interconnect_Bin2Gray_2s_39>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_39   ########            
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4.caxi4interconnect_Bin2Gray_2s_39
==================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4.caxi4interconnect_Bin2Gray_2s_39:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_7>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_7   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_7
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_7:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_7:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_4>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_4   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_4
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_4:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_4:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_0_1>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_2s_0_1   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_0_1
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_0_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_0_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_wrCtrl_2s>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_2s   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_wrCtrl_2s
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_wrCtrl_2s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_CDC_wrCtrl_2s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_RAM_BLOCK_4s_2s_74s_1_2>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_4s_2s_74s_1_2   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_RAM_BLOCK_4s_2s_74s_1_2
=================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  3.87 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_0.caxi4interconnect_RAM_BLOCK_4s_2s_74s_1_2:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2   ########                                        
Instance path:   caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.2130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2:	30 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      32                 0.1820 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2:	32 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  3.87 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_5>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_5   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_5
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_5:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_5:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_5.caxi4interconnect_Bin2Gray_2s_29>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_29   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_5.caxi4interconnect_Bin2Gray_2s_29
====================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_5.caxi4interconnect_Bin2Gray_2s_29:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_2>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_2   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_2
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_2.caxi4interconnect_Bin2Gray_2s_32>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_32   ########            
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_2.caxi4interconnect_Bin2Gray_2s_32
==================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_2.caxi4interconnect_Bin2Gray_2s_32:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_5>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_5   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_5
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_5:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_5:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_2>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_2   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_2
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_3>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_3   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_3
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_1_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_rdCtrl_2s_2>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_2s_2   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_rdCtrl_2s_2
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_rdCtrl_2s_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_rdCtrl_2s_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_wrCtrl_2s_1_3>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_2s_1_3   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_wrCtrl_2s_1_3
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_wrCtrl_2s_1_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_CDC_wrCtrl_2s_1_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_RAM_BLOCK_4s_2s_74s_0>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_4s_2s_74s_0   ########    
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_RAM_BLOCK_4s_2s_74s_0
=================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  3.87 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2.caxi4interconnect_RAM_BLOCK_4s_2s_74s_0:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_9s_2s_1>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_4s_9s_2s_1   ########                                        
Instance path:   caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_9s_2s_1
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.2130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_9s_2s_1:	30 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      31                 0.1760 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_9s_2s_1:	31 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.caxi4interconnect_CDC_FIFO_4s_9s_2s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_8>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_8   ######## 
Instance path:   caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_8
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_8:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_8:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_8.caxi4interconnect_Bin2Gray_2s_47>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_47   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_8.caxi4interconnect_Bin2Gray_2s_47
====================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_8.caxi4interconnect_Bin2Gray_2s_47:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_5>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_5   ######## 
Instance path:   caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_5
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_5:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_5:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_5.caxi4interconnect_Bin2Gray_2s_44>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_44   ########            
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_5.caxi4interconnect_Bin2Gray_2s_44
==================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_5.caxi4interconnect_Bin2Gray_2s_44:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_8>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_8   ######## 
Instance path:   caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_8
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_8:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_0_8:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_5>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_5   ######## 
Instance path:   caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_5
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_5:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_PCIe_EP_Demo_5:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_2>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_2   ######## 
Instance path:   caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_2
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_PCIe_EP_Demo_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_rdCtrl_2s_0_2>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_2s_0_2   ######## 
Instance path:   caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_rdCtrl_2s_0_2
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_rdCtrl_2s_0_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_rdCtrl_2s_0_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_wrCtrl_2s_2>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_2s_2   ######## 
Instance path:   caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_wrCtrl_2s_2
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_wrCtrl_2s_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_CDC_wrCtrl_2s_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_RAM_BLOCK_4s_2s_9s_1>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_4s_2s_9s_1   ######## 
Instance path:   caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_RAM_BLOCK_4s_2s_9s_1
=============================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_9s_2s_1.caxi4interconnect_RAM_BLOCK_4s_2s_9s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_SlvProtocolConverter_Z38>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvProtocolConverter_Z38   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_SlvProtocolConverter_Z38
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.2280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_SlvProtocolConverter_Z38:	32 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      80                 0.4550 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_SlvProtocolConverter_Z38:	80 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.1 %                
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z39.caxi4interconnect_SlvProtocolConverter_Z38:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z38.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_4>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_4   ########      
Instance path:   caxi4interconnect_SlvProtocolConverter_Z38.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_4
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z38.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_4:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z38.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_4:	40 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z38.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_4.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5   ########             
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_4.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_4.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_4.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5:	39 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_4.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_7_1_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_7_1_0   ########                   
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_7_1_0
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_7_1_0:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_7_1_0:	39 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5.caxi4interconnect_RAM_BLOCK_16s_4s_6s_5>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_6s_5   ########                   
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5.caxi4interconnect_RAM_BLOCK_16s_4s_6s_5
================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5.caxi4interconnect_RAM_BLOCK_16s_4s_6s_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z38.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_5>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_5   ########      
Instance path:   caxi4interconnect_SlvProtocolConverter_Z38.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_5
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z38.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_5:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z38.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_5:	40 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z38.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_5.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4   ########             
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_5.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_5.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 0.2160 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_5.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4:	38 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_5.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_7_1>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_7_1   ########                   
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_7_1
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_7_1:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 0.2160 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_7_1:	38 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4.caxi4interconnect_RAM_BLOCK_16s_4s_6s_4>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_6s_4   ########                   
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4.caxi4interconnect_RAM_BLOCK_16s_4s_6s_4
================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4.caxi4interconnect_RAM_BLOCK_16s_4s_6s_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z42>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveConvertor_Z42   ########
Instance path:   COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z42            
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      430                3.06 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z42:	430 (1.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      305                1.73 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z42:	305 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.1 %                
=====================================================
Total MEMORY ELEMENTS in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z42:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z42.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z42.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      398                2.83 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z42.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2:	398 (1.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      219                1.25 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z42.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2:	219 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_6>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_6   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_6
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      58                 0.4130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_6:	58 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      32                 0.1820 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_6:	32 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_7>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_7   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_7
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      38                 0.270 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_7:	38 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      22                 0.1250 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_7:	22 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      144                1.02 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_2:	144 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      75                 0.4270 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_2:	75 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_7>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_7   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_7
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                1.05 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_7:	148 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.4380 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_7:	77 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_9s_0_1_3_0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_9s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_9s_0_1_3_0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.07120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_9s_0_1_3_0:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.07390 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_9s_0_1_3_0:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z42.caxi4interconnect_SlvProtocolConverter_Z41>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvProtocolConverter_Z41   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z42.caxi4interconnect_SlvProtocolConverter_Z41
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.2280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z42.caxi4interconnect_SlvProtocolConverter_Z41:	32 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      86                 0.4890 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z42.caxi4interconnect_SlvProtocolConverter_Z41:	86 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.1 %                
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z42.caxi4interconnect_SlvProtocolConverter_Z41:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z41.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1_0>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1_0   ########      
Instance path:   caxi4interconnect_SlvProtocolConverter_Z41.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1_0
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z41.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1_0:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 0.2450 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z41.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1_0:	43 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z41.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1_0.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_0>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_0   ########               
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1_0.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_0
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1_0.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_0:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1_0.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_0:	39 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1_0.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_1>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_1   ########                                  
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_1
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_1:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_1:	39 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_0.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_6s_0   ########                                  
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_0.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0
===============================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0_0.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z41.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_0>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_0   ########      
Instance path:   caxi4interconnect_SlvProtocolConverter_Z41.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_0
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z41.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_0:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 0.2450 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z41.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_0:	43 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z41.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_0.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_1>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_1   ########                          
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_0.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_1
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_0.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_1:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_0.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_1:	39 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo_0.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_2>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_2   ########                                
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_2
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_2:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_2:	39 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_1.caxi4interconnect_RAM_BLOCK_16s_4s_6s_6_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_6s_6_0   ########                                
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_1.caxi4interconnect_RAM_BLOCK_16s_4s_6s_6_0
===============================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_1.caxi4interconnect_RAM_BLOCK_16s_4s_6s_6_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z45>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveConvertor_Z45   ########
Instance path:   COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z45            
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      528                3.76 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z45:	528 (1.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      358                2.04 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z45:	358 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.1 %                
=====================================================
Total MEMORY ELEMENTS in the block COREAXI4INTERCONNECT_Z27.caxi4interconnect_SlaveConvertor_Z45:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z45.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z45.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      496                3.53 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z45.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0:	496 (1.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      268                1.52 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z45.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0:	268 (0.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      98                 0.6970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_2:	98 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      52                 0.2960 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_2:	52 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_3>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_3   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_3
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      94                 0.6690 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_3:	94 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      50                 0.2840 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_3:	50 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_3>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_3   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_3
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                1.05 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_3:	148 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.4380 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_3:	77 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_6>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_6   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_6
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      146                1.04 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_6:	146 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      76                 0.4320 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_6:	76 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_9s_0_1_3_2>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_9s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_9s_0_1_3_2
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.07120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_9s_0_1_3_2:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.07390 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_9s_0_1_3_2:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z45.caxi4interconnect_SlvProtocolConverter_Z44>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvProtocolConverter_Z44   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z45.caxi4interconnect_SlvProtocolConverter_Z44
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.2280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z45.caxi4interconnect_SlvProtocolConverter_Z44:	32 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      90                 0.5120 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z45.caxi4interconnect_SlvProtocolConverter_Z44:	90 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.1 %                
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z45.caxi4interconnect_SlvProtocolConverter_Z44:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z44.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1   ########      
Instance path:   caxi4interconnect_SlvProtocolConverter_Z44.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z44.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      45                 0.2560 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z44.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1:	45 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z44.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0   ########             
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0:	39 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2   ########                                
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2:	39 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0.caxi4interconnect_RAM_BLOCK_16s_4s_6s>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_6s   ########                                
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0.caxi4interconnect_RAM_BLOCK_16s_4s_6s
===========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0.caxi4interconnect_RAM_BLOCK_16s_4s_6s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z44.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo   ########      
Instance path:   caxi4interconnect_SlvProtocolConverter_Z44.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z44.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      45                 0.2560 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z44.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo:	45 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z44.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo   ########                        
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo:	39 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_PCIe_EP_Demo.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_0>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_0   ########                              
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_0
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_0:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_2_0:	39 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo.caxi4interconnect_RAM_BLOCK_16s_4s_6s_6>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_6s_6   ########                              
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo.caxi4interconnect_RAM_BLOCK_16s_4s_6s_6
===========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo.caxi4interconnect_RAM_BLOCK_16s_4s_6s_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP_Demo.AXItoAPB>
--------------------------------------------------------------
########   Utilization report for  cell:   AXItoAPB   ########
Instance path:   PCIe_EP_Demo.AXItoAPB                        
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      603                4.29 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block PCIe_EP_Demo.AXItoAPB:	603 (1.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1504               8.55 %               
ARI1     105                2.46 %               
=================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP_Demo.AXItoAPB:	1609 (4.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     12                 6.63 %               
=====================================================
Total MEMORY ELEMENTS in the block PCIe_EP_Demo.AXItoAPB:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAPB.AHBtoAPB>
--------------------------------------------------------------
########   Utilization report for  cell:   AHBtoAPB   ########
Instance path:   AXItoAPB.AHBtoAPB                            
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      133                0.9460 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block AXItoAPB.AHBtoAPB:	133 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      92                 0.5230 %             
=================================================
Total COMBINATIONAL LOGIC in the block AXItoAPB.AHBtoAPB:	92 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AHBtoAPB.COREAHBTOAPB3_26s_0s>
--------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBTOAPB3_26s_0s   ########
Instance path:   AHBtoAPB.COREAHBTOAPB3_26s_0s                            
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      133                0.9460 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block AHBtoAPB.COREAHBTOAPB3_26s_0s:	133 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      92                 0.5230 %             
=================================================
Total COMBINATIONAL LOGIC in the block AHBtoAPB.COREAHBTOAPB3_26s_0s:	92 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4   ########
Instance path:   COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4                
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.07830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4:	11 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      61                 0.3470 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4:	61 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_ApbAddrData_0s>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_ApbAddrData_0s   ########
Instance path:   COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_ApbAddrData_0s                
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      120                0.8540 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_ApbAddrData_0s:	120 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      29                 0.1650 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_ApbAddrData_0s:	29 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_PenableScheduler_0s_0_1_2   ########
Instance path:   COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2                
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01420 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAPB.AXItoAHBL>
---------------------------------------------------------------
########   Utilization report for  cell:   AXItoAHBL   ########
Instance path:   AXItoAPB.AXItoAHBL                            
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      417                2.97 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block AXItoAPB.AXItoAHBL:	417 (1.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1264               7.19 %               
ARI1     105                2.46 %               
=================================================
Total COMBINATIONAL LOGIC in the block AXItoAPB.AXItoAHBL:	1369 (3.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     12                 6.63 %               
=====================================================
Total MEMORY ELEMENTS in the block AXItoAPB.AXItoAHBL:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAHBL.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s   ########
Instance path:   AXItoAHBL.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s                           
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      417                2.97 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block AXItoAHBL.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s:	417 (1.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1264               7.19 %               
ARI1     105                2.46 %               
=================================================
Total COMBINATIONAL LOGIC in the block AXItoAHBL.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s:	1369 (3.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     12                 6.63 %               
=====================================================
Total MEMORY ELEMENTS in the block AXItoAHBL.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AHBMasterCtrl_Z47>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_AHBMasterCtrl_Z47   ########                           
Instance path:   AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AHBMasterCtrl_Z47
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      198                1.41 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AHBMasterCtrl_Z47:	198 (0.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      903                5.14 %               
ARI1     40                 0.9370 %             
=================================================
Total COMBINATIONAL LOGIC in the block AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AHBMasterCtrl_Z47:	943 (2.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXIOutReg_6s_64s_8s>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_AXIOutReg_6s_64s_8s   ########                           
Instance path:   AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXIOutReg_6s_64s_8s
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXIOutReg_6s_64s_8s:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXISlaveCtrl_Z46>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_AXISlaveCtrl_Z46   ########                           
Instance path:   AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXISlaveCtrl_Z46
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      75                 0.5340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXISlaveCtrl_Z46:	75 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      361                2.05 %               
ARI1     65                 1.52 %               
=================================================
Total COMBINATIONAL LOGIC in the block AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXISlaveCtrl_Z46:	426 (1.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXITOAHBL_AXISlaveCtrl_Z46.COREAXITOAHBL_WSRTBAddrOffset_64s_8s>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_WSRTBAddrOffset_64s_8s   ########
Instance path:   COREAXITOAHBL_AXISlaveCtrl_Z46.COREAXITOAHBL_WSRTBAddrOffset_64s_8s      
==========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02840 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREAXITOAHBL_AXISlaveCtrl_Z46.COREAXITOAHBL_WSRTBAddrOffset_64s_8s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXITOAHBL_AXISlaveCtrl_Z46.COREAXITOAHBL_WSTRBPopCntr_64s_8s>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_WSTRBPopCntr_64s_8s   ########
Instance path:   COREAXITOAHBL_AXISlaveCtrl_Z46.COREAXITOAHBL_WSTRBPopCntr_64s_8s      
=======================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      35                 0.1990 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAXITOAHBL_AXISlaveCtrl_Z46.COREAXITOAHBL_WSTRBPopCntr_64s_8s:	35 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXITOAHBL_AXISlaveCtrl_Z46.COREAXITOAHBL_readByteCnt>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_readByteCnt   ########
Instance path:   COREAXITOAHBL_AXISlaveCtrl_Z46.COREAXITOAHBL_readByteCnt      
===============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 0.2620 %             
ARI1     10                 0.2340 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAXITOAHBL_AXISlaveCtrl_Z46.COREAXITOAHBL_readByteCnt:	56 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s   ########                           
Instance path:   AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      69                 0.4910 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s:	69 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.31 %               
=====================================================
Total MEMORY ELEMENTS in the block AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0   ########                           
Instance path:   AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      69                 0.4910 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0:	69 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.31 %               
=====================================================
Total MEMORY ELEMENTS in the block AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAPB.Core_AHBL>
---------------------------------------------------------------
########   Utilization report for  cell:   Core_AHBL   ########
Instance path:   AXItoAPB.Core_AHBL                            
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      53                 0.3770 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block AXItoAPB.Core_AHBL:	53 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      146                0.830 %              
=================================================
Total COMBINATIONAL LOGIC in the block AXItoAPB.Core_AHBL:	146 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_AHBL.Core_AHBL_Core_AHBL_0_CoreAHBLite_Z51>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Core_AHBL_Core_AHBL_0_CoreAHBLite_Z51   ########
Instance path:   Core_AHBL.Core_AHBL_Core_AHBL_0_CoreAHBLite_Z51                           
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      53                 0.3770 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_AHBL.Core_AHBL_Core_AHBL_0_CoreAHBLite_Z51:	53 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      146                0.830 %              
=================================================
Total COMBINATIONAL LOGIC in the block Core_AHBL.Core_AHBL_Core_AHBL_0_CoreAHBLite_Z51:	146 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_AHBL_Core_AHBL_0_CoreAHBLite_Z51.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s   ######## 
Instance path:   Core_AHBL_Core_AHBL_0_CoreAHBLite_Z51.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      53                 0.3770 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_AHBL_Core_AHBL_0_CoreAHBLite_Z51.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s:	53 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      146                0.830 %              
=================================================
Total COMBINATIONAL LOGIC in the block Core_AHBL_Core_AHBL_0_CoreAHBLite_Z51.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s:	146 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0   ########   
Instance path:   COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      49                 0.3490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0:	49 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      79                 0.4490 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0:	79 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0   ########    
Instance path:   COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVESTAGE_0s_0_0_1   ########   
Instance path:   COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      67                 0.3810 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1:	67 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z50_0>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVEARBITER_Z50_0   ########
Instance path:   COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z50_0     
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z50_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01710 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z50_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAPB.Core_APB>
--------------------------------------------------------------
########   Utilization report for  cell:   Core_APB   ########
Instance path:   AXItoAPB.Core_APB                            
==============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block AXItoAPB.Core_APB:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_APB.CoreAPB3_Z52>
------------------------------------------------------------------
########   Utilization report for  cell:   CoreAPB3_Z52   ########
Instance path:   Core_APB.CoreAPB3_Z52                            
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block Core_APB.CoreAPB3_Z52:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP_Demo.CCC_111MHz>
----------------------------------------------------------------
########   Utilization report for  cell:   CCC_111MHz   ########
Instance path:   PCIe_EP_Demo.CCC_111MHz                        
================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP_Demo.CCC_111MHz:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  4.17 %               
===================================================
Total GLOBAL BUFFERS in the block PCIe_EP_Demo.CCC_111MHz:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CCC_111MHz.CCC_111MHz_CCC_111MHz_0_PF_CCC>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   CCC_111MHz_CCC_111MHz_0_PF_CCC   ########
Instance path:   CCC_111MHz.CCC_111MHz_CCC_111MHz_0_PF_CCC                          
====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block CCC_111MHz.CCC_111MHz_CCC_111MHz_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  4.17 %               
===================================================
Total GLOBAL BUFFERS in the block CCC_111MHz.CCC_111MHz_CCC_111MHz_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP_Demo.CoreDMA_IO_CTRL>
---------------------------------------------------------------------
########   Utilization report for  cell:   CoreDMA_IO_CTRL   ########
Instance path:   PCIe_EP_Demo.CoreDMA_IO_CTRL                        
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3629               25.8 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block PCIe_EP_Demo.CoreDMA_IO_CTRL:	3629 (9.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4158               23.6 %               
ARI1     1755               41.1 %               
=================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP_Demo.CoreDMA_IO_CTRL:	5913 (15.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      7                  77.8 %               
RAM64X12     71                 39.2 %               
=====================================================
Total MEMORY ELEMENTS in the block PCIe_EP_Demo.CoreDMA_IO_CTRL:	78 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_IO_CTRL.CoreAXI4_Lite>
-------------------------------------------------------------------
########   Utilization report for  cell:   CoreAXI4_Lite   ########
Instance path:   CoreDMA_IO_CTRL.CoreAXI4_Lite                     
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      363                2.58 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_IO_CTRL.CoreAXI4_Lite:	363 (0.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      338                1.92 %               
ARI1     58                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_IO_CTRL.CoreAXI4_Lite:	396 (1.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  2.21 %               
=====================================================
Total MEMORY ELEMENTS in the block CoreDMA_IO_CTRL.CoreAXI4_Lite:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreAXI4_Lite.COREAXI4INTERCONNECT_Z54>
------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXI4INTERCONNECT_Z54   ########
Instance path:   CoreAXI4_Lite.COREAXI4INTERCONNECT_Z54                       
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      363                2.58 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreAXI4_Lite.COREAXI4INTERCONNECT_Z54:	363 (0.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      338                1.92 %               
ARI1     58                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreAXI4_Lite.COREAXI4INTERCONNECT_Z54:	396 (1.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  2.21 %               
=====================================================
Total MEMORY ELEMENTS in the block CoreAXI4_Lite.COREAXI4INTERCONNECT_Z54:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z54.caxi4interconnect_MasterConvertor_Z55>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterConvertor_Z55   ########
Instance path:   COREAXI4INTERCONNECT_Z54.caxi4interconnect_MasterConvertor_Z55            
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      128                0.9110 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z54.caxi4interconnect_MasterConvertor_Z55:	128 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.4380 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z54.caxi4interconnect_MasterConvertor_Z55:	77 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterConvertor_Z55.caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s   ######## 
Instance path:   caxi4interconnect_MasterConvertor_Z55.caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      128                0.9110 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterConvertor_Z55.caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s:	128 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.4380 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterConvertor_Z55.caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s:	77 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_38s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_38s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_38s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.4840 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_38s_0_1_3_0:	68 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.210 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_38s_0_1_3_0:	37 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_39s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_39s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_39s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.1280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_39s_0_1_3_2:	18 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.06830 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_39s_0_1_3_2:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_50s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.1420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_0:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.07390 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_0:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_50s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.1420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_2:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.07390 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_2:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_6s_0_1_3_2>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_6s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_6s_0_1_3_2
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01420 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_6s_0_1_3_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_6s_0_1_3_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z54.caxi4interconnect_ResetSycnc_3>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ResetSycnc_3   ########
Instance path:   COREAXI4INTERCONNECT_Z54.caxi4interconnect_ResetSycnc_3            
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01420 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z54.caxi4interconnect_ResetSycnc_3:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z54.caxi4interconnect_SlaveConvertor_Z58>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveConvertor_Z58   ########
Instance path:   COREAXI4INTERCONNECT_Z54.caxi4interconnect_SlaveConvertor_Z58            
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      233                1.66 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z54.caxi4interconnect_SlaveConvertor_Z58:	233 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      261                1.48 %               
ARI1     58                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z54.caxi4interconnect_SlaveConvertor_Z58:	319 (0.85 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  2.21 %               
=====================================================
Total MEMORY ELEMENTS in the block COREAXI4INTERCONNECT_Z54.caxi4interconnect_SlaveConvertor_Z58:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z58.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z58.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      128                0.9110 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z58.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s:	128 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.4380 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z58.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s:	77 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_38s_0_1_3_1>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_38s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_38s_0_1_3_1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.4840 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_38s_0_1_3_1:	68 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.210 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_38s_0_1_3_1:	37 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_40s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_40s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_40s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.1280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_40s_0_1_3_2:	18 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.06830 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_40s_0_1_3_2:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_51s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.1420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_0:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.07390 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_0:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_51s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.1420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_2:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.07390 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_2:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_4>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_7s_0_1_3_4   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_4
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01420 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_4:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_4:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z58.caxi4interconnect_SlvProtocolConverter_Z57>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvProtocolConverter_Z57   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z58.caxi4interconnect_SlvProtocolConverter_Z57
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      105                0.7470 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z58.caxi4interconnect_SlvProtocolConverter_Z57:	105 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      184                1.05 %               
ARI1     58                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z58.caxi4interconnect_SlvProtocolConverter_Z57:	242 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  2.21 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z58.caxi4interconnect_SlvProtocolConverter_Z57:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z57.caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s   ########      
Instance path:   caxi4interconnect_SlvProtocolConverter_Z57.caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      105                0.7470 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z57.caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s:	105 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      184                1.05 %               
ARI1     58                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z57.caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s:	242 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  2.21 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z57.caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1   ########                          
Instance path:   caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 0.370 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1:	52 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      91                 0.5180 %             
ARI1     29                 0.6790 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1:	120 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0   ########                               
Instance path:   caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.04980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      21                 0.1190 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0:	21 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_38s_1   ########                               
Instance path:   caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.1070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1:	15 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      42                 0.2390 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1:	42 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_38s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_38s_0s_16s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_38s_0s_16s   ########        
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_38s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_38s_0s_16s
========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5520 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_38s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_38s_0s_16s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s.caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1   ########                          
Instance path:   caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s.caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      53                 0.3770 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s.caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1:	53 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      93                 0.5290 %             
ARI1     29                 0.6790 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s.caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1:	122 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  1.66 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s.caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_12s_1   ########                                
Instance path:   caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.04980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.1370 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1:	24 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_37s_1>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_37s_1   ########                                
Instance path:   caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_37s_1
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.1070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_37s_1:	15 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 0.2160 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_37s_1:	38 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  1.66 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1.caxi4interconnect_FifoDualPort_0_2s_4s_37s_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_37s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s   ########        
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_37s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s
========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  1.66 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_37s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_IO_CTRL.CoreDMA_Controller>
------------------------------------------------------------------------
########   Utilization report for  cell:   CoreDMA_Controller   ########
Instance path:   CoreDMA_IO_CTRL.CoreDMA_Controller                     
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1864               13.3 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_IO_CTRL.CoreDMA_Controller:	1864 (4.96 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2580               14.7 %               
ARI1     796                18.7 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_IO_CTRL.CoreDMA_Controller:	3376 (8.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      5                  55.6 %               
RAM64X12     67                 37 %                 
=====================================================
Total MEMORY ELEMENTS in the block CoreDMA_IO_CTRL.CoreDMA_Controller:	72 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_Controller.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69   ########
Instance path:   CoreDMA_Controller.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69                  
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1864               13.3 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_Controller.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69:	1864 (4.96 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2580               14.7 %               
ARI1     796                18.7 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_Controller.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69:	3376 (8.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      5                  55.6 %               
RAM64X12     67                 37 %                 
=====================================================
Total MEMORY ELEMENTS in the block CoreDMA_Controller.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69:	72 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAI1OOI>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAI1OOI   ########                             
Instance path:   CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAI1OOI
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 0.4630 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAI1OOI:	65 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAI1OOI:	40 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAI1lOI_2s_0s_100s_4s_0_4>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAI1lOI_2s_0s_100s_4s_0_4   ########                             
Instance path:   CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAI1lOI_2s_0s_100s_4s_0_4
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAI1lOI_2s_0s_100s_4s_0_4:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.04550 %            
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAI1lOI_2s_0s_100s_4s_0_4:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s   ########                             
Instance path:   CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      58                 0.4130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s:	58 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      103                0.5860 %             
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s:	103 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  2.21 %               
=====================================================
Total MEMORY ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAOlIll_1s_0_1   ########       
Instance path:   CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      29                 0.2060 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1:	29 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      33                 0.1880 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1:	33 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.1 %                
=====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAOlIll_1s_0_1.CAXI4DMAII10_42s_1s_4s_2s>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAII10_42s_1s_4s_2s   ########
Instance path:   CAXI4DMAOlIll_1s_0_1.CAXI4DMAII10_42s_1s_4s_2s                
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.04980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAOlIll_1s_0_1.CAXI4DMAII10_42s_1s_4s_2s:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.07390 %            
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAOlIll_1s_0_1.CAXI4DMAII10_42s_1s_4s_2s:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.1 %                
=====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAOlIll_1s_0_1.CAXI4DMAII10_42s_1s_4s_2s:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1_0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAOlIll_1s_0_1_0   ########       
Instance path:   CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1_0
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      29                 0.2060 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1_0:	29 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      31                 0.1760 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1_0:	31 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.1 %                
=====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAOlIll_1s_0_1_0.CAXI4DMAII10_42s_1s_4s_2s_0>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAII10_42s_1s_4s_2s_0   ########
Instance path:   CAXI4DMAOlIll_1s_0_1_0.CAXI4DMAII10_42s_1s_4s_2s_0              
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.04980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAOlIll_1s_0_1_0.CAXI4DMAII10_42s_1s_4s_2s_0:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.07390 %            
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAOlIll_1s_0_1_0.CAXI4DMAII10_42s_1s_4s_2s_0:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.1 %                
=====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAOlIll_1s_0_1_0.CAXI4DMAII10_42s_1s_4s_2s_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAIOIOI>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAIOIOI   ########                             
Instance path:   CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAIOIOI
================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.1140 %             
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAIOIOI:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s   ########                             
Instance path:   CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.1710 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s:	24 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      66                 0.3750 %             
ARI1     310                7.26 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s:	376 (1.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     48                 26.5 %               
=====================================================
Total MEMORY ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s:	48 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAO_Z68>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAO_Z68   ########                             
Instance path:   CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAO_Z68
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      523                3.72 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAO_Z68:	523 (1.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      722                4.11 %               
ARI1     313                7.33 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAO_Z68:	1035 (2.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAl1IOI_Z67>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAl1IOI_Z67   ########                             
Instance path:   CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAl1IOI_Z67
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      927                6.6 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAl1IOI_Z67:	927 (2.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1318               7.5 %                
ARI1     167                3.91 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAl1IOI_Z67:	1485 (3.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     15                 8.29 %               
=====================================================
Total MEMORY ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAl1IOI_Z67:	15 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1IOI_Z67.CAXI4DMAI110I_4s_2s>
-------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAI110I_4s_2s   ########
Instance path:   CAXI4DMAl1IOI_Z67.CAXI4DMAI110I_4s_2s                   
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.1210 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1IOI_Z67.CAXI4DMAI110I_4s_2s:	17 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      29                 0.1650 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1IOI_Z67.CAXI4DMAI110I_4s_2s:	29 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAI110I_4s_2s.CAXI4DMAOI11I_4s_1_2>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAOI11I_4s_1_2   ########
Instance path:   CAXI4DMAI110I_4s_2s.CAXI4DMAOI11I_4s_1_2                 
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.09250 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAI110I_4s_2s.CAXI4DMAOI11I_4s_1_2:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      21                 0.1190 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAI110I_4s_2s.CAXI4DMAOI11I_4s_1_2:	21 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1IOI_Z67.CAXI4DMAO0I1I_2s_1_2>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAO0I1I_2s_1_2   ########
Instance path:   CAXI4DMAl1IOI_Z67.CAXI4DMAO0I1I_2s_1_2                   
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1IOI_Z67.CAXI4DMAO0I1I_2s_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      21                 0.1190 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1IOI_Z67.CAXI4DMAO0I1I_2s_1_2:	21 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1IOI_Z67.CAXI4DMAO0IlI_Z62>
-----------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAO0IlI_Z62   ########
Instance path:   CAXI4DMAl1IOI_Z67.CAXI4DMAO0IlI_Z62                   
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      23                 0.1640 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1IOI_Z67.CAXI4DMAO0IlI_Z62:	23 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      281                1.6 %                
ARI1     10                 0.2340 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1IOI_Z67.CAXI4DMAO0IlI_Z62:	291 (0.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     15                 8.29 %               
=====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAl1IOI_Z67.CAXI4DMAO0IlI_Z62:	15 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAO0IlI_Z62.CAXI4DMAII1lI_4s_2s_1s_0s_1s>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAII1lI_4s_2s_1s_0s_1s   ########
Instance path:   CAXI4DMAO0IlI_Z62.CAXI4DMAII1lI_4s_2s_1s_0s_1s                   
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.03560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAO0IlI_Z62.CAXI4DMAII1lI_4s_2s_1s_0s_1s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01710 %            
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAO0IlI_Z62.CAXI4DMAII1lI_4s_2s_1s_0s_1s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAO0IlI_Z62.CAXI4DMAIIO0I_4s>
----------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAIIO0I_4s   ########
Instance path:   CAXI4DMAO0IlI_Z62.CAXI4DMAIIO0I_4s                   
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAO0IlI_Z62.CAXI4DMAIIO0I_4s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.07390 %            
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAO0IlI_Z62.CAXI4DMAIIO0I_4s:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAO0IlI_Z62.CAXI4DMAIOI0I_4s_2s_24s_134s_167s>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAIOI0I_4s_2s_24s_134s_167s   ########
Instance path:   CAXI4DMAO0IlI_Z62.CAXI4DMAIOI0I_4s_2s_24s_134s_167s                   
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.05690 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAO0IlI_Z62.CAXI4DMAIOI0I_4s_2s_24s_134s_167s:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      263                1.5 %                
ARI1     10                 0.2340 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAO0IlI_Z62.CAXI4DMAIOI0I_4s_2s_24s_134s_167s:	273 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     15                 8.29 %               
=====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAO0IlI_Z62.CAXI4DMAIOI0I_4s_2s_24s_134s_167s:	15 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1IOI_Z67.CAXI4DMAOOO1I_Z60>
-----------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAOOO1I_Z60   ########
Instance path:   CAXI4DMAl1IOI_Z67.CAXI4DMAOOO1I_Z60                   
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.1710 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1IOI_Z67.CAXI4DMAOOO1I_Z60:	24 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      114                0.6480 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1IOI_Z67.CAXI4DMAOOO1I_Z60:	114 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAOOO1I_Z60.CAXI4DMAOI11I_3s_1_2>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAOI11I_3s_1_2   ########
Instance path:   CAXI4DMAOOO1I_Z60.CAXI4DMAOI11I_3s_1_2                   
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.04980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAOOO1I_Z60.CAXI4DMAOI11I_3s_1_2:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.07390 %            
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAOOO1I_Z60.CAXI4DMAOI11I_3s_1_2:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1IOI_Z67.CAXI4DMAl1I1I_Z66>
-----------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAl1I1I_Z66   ########
Instance path:   CAXI4DMAl1IOI_Z67.CAXI4DMAl1I1I_Z66                   
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      688                4.9 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1IOI_Z67.CAXI4DMAl1I1I_Z66:	688 (1.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      649                3.69 %               
ARI1     124                2.91 %               
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1IOI_Z67.CAXI4DMAl1I1I_Z66:	773 (2.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1I1I_Z66.CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1   ########
Instance path:   CAXI4DMAl1I1I_Z66.CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1                   
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      95                 0.6760 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1I1I_Z66.CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1:	95 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      107                0.6090 %             
ARI1     100                2.34 %               
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1I1I_Z66.CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1:	207 (0.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1I1I_Z66.CAXI4DMAIlIIl_4s_2s_1s_24s>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAIlIIl_4s_2s_1s_24s   ########
Instance path:   CAXI4DMAl1I1I_Z66.CAXI4DMAIlIIl_4s_2s_1s_24s                   
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      139                0.9890 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1I1I_Z66.CAXI4DMAIlIIl_4s_2s_1s_24s:	139 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      116                0.660 %              
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1I1I_Z66.CAXI4DMAIlIIl_4s_2s_1s_24s:	116 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1I1I_Z66.CAXI4DMAO01Ol_4s_2s_1s_24s>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAO01Ol_4s_2s_1s_24s   ########
Instance path:   CAXI4DMAl1I1I_Z66.CAXI4DMAO01Ol_4s_2s_1s_24s                   
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      200                1.42 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1I1I_Z66.CAXI4DMAO01Ol_4s_2s_1s_24s:	200 (0.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      72                 0.410 %              
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1I1I_Z66.CAXI4DMAO01Ol_4s_2s_1s_24s:	72 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1I1I_Z66.CAXI4DMAl0IIl_Z65>
-----------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAl0IIl_Z65   ########
Instance path:   CAXI4DMAl1I1I_Z66.CAXI4DMAl0IIl_Z65                   
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      56                 0.3990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1I1I_Z66.CAXI4DMAl0IIl_Z65:	56 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      64                 0.3640 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1I1I_Z66.CAXI4DMAl0IIl_Z65:	64 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1I1I_Z66.CAXI4DMAlO1Ol_Z63>
-----------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAlO1Ol_Z63   ########
Instance path:   CAXI4DMAl1I1I_Z66.CAXI4DMAlO1Ol_Z63                   
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      70                 0.4980 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1I1I_Z66.CAXI4DMAlO1Ol_Z63:	70 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      202                1.15 %               
ARI1     24                 0.5620 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1I1I_Z66.CAXI4DMAlO1Ol_Z63:	226 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1I1I_Z66.CAXI4DMAllOIl_Z64>
-----------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAllOIl_Z64   ########
Instance path:   CAXI4DMAl1I1I_Z66.CAXI4DMAllOIl_Z64                   
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      101                0.7190 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1I1I_Z66.CAXI4DMAllOIl_Z64:	101 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      66                 0.3750 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1I1I_Z66.CAXI4DMAllOIl_Z64:	66 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1IOI_Z67.CAXI4DMAllO1I_Z61>
-----------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAllO1I_Z61   ########
Instance path:   CAXI4DMAl1IOI_Z67.CAXI4DMAllO1I_Z61                   
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      174                1.24 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1IOI_Z67.CAXI4DMAllO1I_Z61:	174 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      224                1.27 %               
ARI1     33                 0.7730 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1IOI_Z67.CAXI4DMAllO1I_Z61:	257 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAllIOI_Z59>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAllIOI_Z59   ########                             
Instance path:   CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAllIOI_Z59
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      263                1.87 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAllIOI_Z59:	263 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      303                1.72 %               
ARI1     6                  0.1410 %             
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAllIOI_Z59:	309 (0.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  55.6 %               
====================================================
Total MEMORY ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.CAXI4DMAllIOI_Z59:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1>
------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAI1OlI_2s_1   ########
Instance path:   CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1                   
========================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  11.1 %               
====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAI1OlI_2s_1_0   ########
Instance path:   CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1_0                   
==========================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  11.1 %               
====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1_1>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAI1OlI_2s_1_1   ########
Instance path:   CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1_1                   
==========================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  11.1 %               
====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1_2>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAI1OlI_2s_1_2   ########
Instance path:   CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1_2                   
==========================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  11.1 %               
====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1_3>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAI1OlI_2s_1_3   ########
Instance path:   CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1_3                   
==========================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  11.1 %               
====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAllIOI_Z59.CAXI4DMAI1OlI_2s_1_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_IO_CTRL.UART_SD>
-------------------------------------------------------------
########   Utilization report for  cell:   UART_SD   ########
Instance path:   CoreDMA_IO_CTRL.UART_SD                     
=============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      923                6.57 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_IO_CTRL.UART_SD:	923 (2.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      890                5.06 %               
ARI1     799                18.7 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_IO_CTRL.UART_SD:	1689 (4.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  22.2 %               
====================================================
Total MEMORY ELEMENTS in the block CoreDMA_IO_CTRL.UART_SD:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_SD.Core_UART>
---------------------------------------------------------------
########   Utilization report for  cell:   Core_UART   ########
Instance path:   UART_SD.Core_UART                             
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 0.5620 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_SD.Core_UART:	79 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      82                 0.4660 %             
ARI1     18                 0.4220 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_SD.Core_UART:	100 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_UART.Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s   ########
Instance path:   Core_UART.Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s                           
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 0.5620 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_UART.Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s:	79 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      82                 0.4660 %             
ARI1     18                 0.4220 %             
=================================================
Total COMBINATIONAL LOGIC in the block Core_UART.Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s:	100 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Clock_gen_0s_0s>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Core_UART_Core_UART_0_Clock_gen_0s_0s   ########             
Instance path:   Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Clock_gen_0s_0s
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.1350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Clock_gen_0s_0s:	19 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.1370 %             
ARI1     13                 0.3050 %             
=================================================
Total COMBINATIONAL LOGIC in the block Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Clock_gen_0s_0s:	37 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s   ########             
Instance path:   Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.2280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s:	32 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      42                 0.2390 %             
=================================================
Total COMBINATIONAL LOGIC in the block Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s:	42 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s   ########             
Instance path:   Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.1350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s:	19 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.08530 %            
ARI1     5                  0.1170 %             
=================================================
Total COMBINATIONAL LOGIC in the block Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_SD.cmd_ctrlr>
---------------------------------------------------------------
########   Utilization report for  cell:   cmd_ctrlr   ########
Instance path:   UART_SD.cmd_ctrlr                             
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      325                2.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_SD.cmd_ctrlr:	325 (0.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      236                1.34 %               
ARI1     53                 1.24 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_SD.cmd_ctrlr:	289 (0.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_SD.pattern_gen_checker>
-------------------------------------------------------------------------
########   Utilization report for  cell:   pattern_gen_checker   ########
Instance path:   UART_SD.pattern_gen_checker                             
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      519                3.69 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_SD.pattern_gen_checker:	519 (1.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      572                3.25 %               
ARI1     728                17.1 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_SD.pattern_gen_checker:	1300 (3.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  22.2 %               
====================================================
Total MEMORY ELEMENTS in the block UART_SD.pattern_gen_checker:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pattern_gen_checker.tpsram>
------------------------------------------------------------
########   Utilization report for  cell:   tpsram   ########
Instance path:   pattern_gen_checker.tpsram                 
============================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  22.2 %               
====================================================
Total MEMORY ELEMENTS in the block pattern_gen_checker.tpsram:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=tpsram.tpsram_tpsram_0_PF_TPSRAM>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   tpsram_tpsram_0_PF_TPSRAM   ########
Instance path:   tpsram.tpsram_tpsram_0_PF_TPSRAM                              
===============================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  22.2 %               
====================================================
Total MEMORY ELEMENTS in the block tpsram.tpsram_tpsram_0_PF_TPSRAM:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_IO_CTRL.axi4dma_init>
------------------------------------------------------------------
########   Utilization report for  cell:   axi4dma_init   ########
Instance path:   CoreDMA_IO_CTRL.axi4dma_init                     
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      195                1.39 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_IO_CTRL.axi4dma_init:	195 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      182                1.04 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_IO_CTRL.axi4dma_init:	182 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_IO_CTRL.axi_io_ctrl>
-----------------------------------------------------------------
########   Utilization report for  cell:   axi_io_ctrl   ########
Instance path:   CoreDMA_IO_CTRL.axi_io_ctrl                     
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      284                2.02 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_IO_CTRL.axi_io_ctrl:	284 (0.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      168                0.9560 %             
ARI1     102                2.39 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_IO_CTRL.axi_io_ctrl:	270 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP_Demo.PCIe_EP>
-------------------------------------------------------------
########   Utilization report for  cell:   PCIe_EP   ########
Instance path:   PCIe_EP_Demo.PCIe_EP                        
=============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      151                1.07 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block PCIe_EP_Demo.PCIe_EP:	151 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           65                 0.370 %              
ARI1          68                 1.59 %               
BLACK BOX     21                 13.2 %               
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP_Demo.PCIe_EP:	154 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  8.33 %               
===================================================
Total GLOBAL BUFFERS in the block PCIe_EP_Demo.PCIe_EP:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP.PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK   ########
Instance path:   PCIe_EP.PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK                             
============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP.PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP.PCIe_EP_PCIex4_0_PF_PCIE>
------------------------------------------------------------------------------
########   Utilization report for  cell:   PCIe_EP_PCIex4_0_PF_PCIE   ########
Instance path:   PCIe_EP.PCIe_EP_PCIex4_0_PF_PCIE                             
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 0.5620 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block PCIe_EP.PCIe_EP_PCIex4_0_PF_PCIE:	79 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           53                 0.3010 %             
ARI1          12                 0.2810 %             
BLACK BOX     7                  4.4 %                
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP.PCIe_EP_PCIex4_0_PF_PCIE:	72 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  4.17 %               
===================================================
Total GLOBAL BUFFERS in the block PCIe_EP.PCIe_EP_PCIex4_0_PF_PCIE:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP_PCIex4_0_PF_PCIE.G5_APBLINK_MASTER_Z70>
---------------------------------------------------------------------------
########   Utilization report for  cell:   G5_APBLINK_MASTER_Z70   ########
Instance path:   PCIe_EP_PCIex4_0_PF_PCIE.G5_APBLINK_MASTER_Z70            
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 0.5620 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block PCIe_EP_PCIex4_0_PF_PCIE.G5_APBLINK_MASTER_Z70:	79 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      53                 0.3010 %             
ARI1     12                 0.2810 %             
=================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP_PCIex4_0_PF_PCIE.G5_APBLINK_MASTER_Z70:	65 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP.PCIe_TL_CLK>
-----------------------------------------------------------------
########   Utilization report for  cell:   PCIe_TL_CLK   ########
Instance path:   PCIe_EP.PCIe_TL_CLK                             
=================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     12                 7.55 %               
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP.PCIe_TL_CLK:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  4.17 %               
===================================================
Total GLOBAL BUFFERS in the block PCIe_EP.PCIe_TL_CLK:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_TL_CLK.CLK_DIV2>
--------------------------------------------------------------
########   Utilization report for  cell:   CLK_DIV2   ########
Instance path:   PCIe_TL_CLK.CLK_DIV2                         
==============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_TL_CLK.CLK_DIV2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CLK_DIV2.CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV   ########
Instance path:   CLK_DIV2.CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV                            
====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block CLK_DIV2.CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_TL_CLK.NGMUX>
-----------------------------------------------------------
########   Utilization report for  cell:   NGMUX   ########
Instance path:   PCIe_TL_CLK.NGMUX                         
===========================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_TL_CLK.NGMUX:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  4.17 %               
===================================================
Total GLOBAL BUFFERS in the block PCIe_TL_CLK.NGMUX:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=NGMUX.NGMUX_NGMUX_0_PF_NGMUX>
----------------------------------------------------------------------------
########   Utilization report for  cell:   NGMUX_NGMUX_0_PF_NGMUX   ########
Instance path:   NGMUX.NGMUX_NGMUX_0_PF_NGMUX                               
============================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block NGMUX.NGMUX_NGMUX_0_PF_NGMUX:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  4.17 %               
===================================================
Total GLOBAL BUFFERS in the block NGMUX.NGMUX_NGMUX_0_PF_NGMUX:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_TL_CLK.OSC_160MHz>
----------------------------------------------------------------
########   Utilization report for  cell:   OSC_160MHz   ########
Instance path:   PCIe_TL_CLK.OSC_160MHz                         
================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_TL_CLK.OSC_160MHz:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OSC_160MHz.OSC_160MHz_OSC_160MHz_0_PF_OSC>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   OSC_160MHz_OSC_160MHz_0_PF_OSC   ########
Instance path:   OSC_160MHz.OSC_160MHz_OSC_160MHz_0_PF_OSC                          
====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block OSC_160MHz.OSC_160MHz_OSC_160MHz_0_PF_OSC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_TL_CLK.PCIe_INIT_MONITOR>
-----------------------------------------------------------------------
########   Utilization report for  cell:   PCIe_INIT_MONITOR   ########
Instance path:   PCIe_TL_CLK.PCIe_INIT_MONITOR                         
=======================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     8                  5.03 %               
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_TL_CLK.PCIe_INIT_MONITOR:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_INIT_MONITOR.PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR   ########
Instance path:   PCIe_INIT_MONITOR.PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR                   
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     8                  5.03 %               
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_INIT_MONITOR.PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP.PCIe_TX_PLL>
-----------------------------------------------------------------
########   Utilization report for  cell:   PCIe_TX_PLL   ########
Instance path:   PCIe_EP.PCIe_TX_PLL                             
=================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP.PCIe_TX_PLL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_TX_PLL.PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL   ########
Instance path:   PCIe_TX_PLL.PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL                         
=========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_TX_PLL.PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP.sw_debounce>
-----------------------------------------------------------------
########   Utilization report for  cell:   sw_debounce   ########
Instance path:   PCIe_EP.sw_debounce                             
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      72                 0.5120 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block PCIe_EP.sw_debounce:	72 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.06830 %            
ARI1     56                 1.31 %               
=================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP.sw_debounce:	68 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=sw_debounce.debounce_PCIe_EP_Demo>
---------------------------------------------------------------------------
########   Utilization report for  cell:   debounce_PCIe_EP_Demo   ########
Instance path:   sw_debounce.debounce_PCIe_EP_Demo                         
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.1280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block sw_debounce.debounce_PCIe_EP_Demo:	18 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01710 %            
ARI1     14                 0.3280 %             
=================================================
Total COMBINATIONAL LOGIC in the block sw_debounce.debounce_PCIe_EP_Demo:	17 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=sw_debounce.debounce_PCIe_EP_Demo_0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   debounce_PCIe_EP_Demo_0   ########
Instance path:   sw_debounce.debounce_PCIe_EP_Demo_0                         
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.1280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block sw_debounce.debounce_PCIe_EP_Demo_0:	18 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01710 %            
ARI1     14                 0.3280 %             
=================================================
Total COMBINATIONAL LOGIC in the block sw_debounce.debounce_PCIe_EP_Demo_0:	17 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=sw_debounce.debounce_PCIe_EP_Demo_1>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   debounce_PCIe_EP_Demo_1   ########
Instance path:   sw_debounce.debounce_PCIe_EP_Demo_1                         
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.1280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block sw_debounce.debounce_PCIe_EP_Demo_1:	18 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01710 %            
ARI1     14                 0.3280 %             
=================================================
Total COMBINATIONAL LOGIC in the block sw_debounce.debounce_PCIe_EP_Demo_1:	17 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=sw_debounce.debounce_PCIe_EP_Demo_2>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   debounce_PCIe_EP_Demo_2   ########
Instance path:   sw_debounce.debounce_PCIe_EP_Demo_2                         
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.1280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block sw_debounce.debounce_PCIe_EP_Demo_2:	18 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01710 %            
ARI1     14                 0.3280 %             
=================================================
Total COMBINATIONAL LOGIC in the block sw_debounce.debounce_PCIe_EP_Demo_2:	17 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP_Demo.PF_DDR3_SS>
----------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS   ########
Instance path:   PCIe_EP_Demo.PF_DDR3_SS                        
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2233               15.9 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block PCIe_EP_Demo.PF_DDR3_SS:	2233 (5.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2934               16.7 %               
ARI1          925                21.7 %               
BLACK BOX     67                 42.1 %               
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP_Demo.PF_DDR3_SS:	3926 (10.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     14                 7.73 %               
=====================================================
Total MEMORY ELEMENTS in the block PCIe_EP_Demo.PF_DDR3_SS:	14 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     9                  37.5 %               
===================================================
Total GLOBAL BUFFERS in the block PCIe_EP_Demo.PF_DDR3_SS:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       43                 38.4 %               
=================================================
Total IO PADS in the block PCIe_EP_Demo.PF_DDR3_SS:	43 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS.PF_DDR3_SS_CCC_0_PF_CCC>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_CCC_0_PF_CCC   ########
Instance path:   PF_DDR3_SS.PF_DDR3_SS_CCC_0_PF_CCC                          
=============================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     3                  1.89 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS.PF_DDR3_SS_CCC_0_PF_CCC:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     3                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR3_SS.PF_DDR3_SS_CCC_0_PF_CCC:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS.PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125   ########
Instance path:   PF_DDR3_SS.PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125                          
===============================================================================================
<a name=PF_DDR3_SS.PF_DDR3_SS_DDRPHY_BLK>
---------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK   ########
Instance path:   PF_DDR3_SS.PF_DDR3_SS_DDRPHY_BLK                          
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2233               15.9 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_DDR3_SS.PF_DDR3_SS_DDRPHY_BLK:	2233 (5.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2934               16.7 %               
ARI1          925                21.7 %               
BLACK BOX     63                 39.6 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS.PF_DDR3_SS_DDRPHY_BLK:	3922 (10.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     14                 7.73 %               
=====================================================
Total MEMORY ELEMENTS in the block PF_DDR3_SS.PF_DDR3_SS_DDRPHY_BLK:	14 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     6                  25 %                 
===================================================
Total GLOBAL BUFFERS in the block PF_DDR3_SS.PF_DDR3_SS_DDRPHY_BLK:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       43                 38.4 %               
=================================================
Total IO PADS in the block PF_DDR3_SS.PF_DDR3_SS_DDRPHY_BLK:	43 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.COREDDR_TIP_Z130>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREDDR_TIP_Z130   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.COREDDR_TIP_Z130               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2233               15.9 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_DDR3_SS_DDRPHY_BLK.COREDDR_TIP_Z130:	2233 (5.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2934               16.7 %               
ARI1     925                21.7 %               
=================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.COREDDR_TIP_Z130:	3859 (10.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     14                 7.73 %               
=====================================================
Total MEMORY ELEMENTS in the block PF_DDR3_SS_DDRPHY_BLK.COREDDR_TIP_Z130:	14 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  4.17 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR3_SS_DDRPHY_BLK.COREDDR_TIP_Z130:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_Z130.COREDDR_TIP_INT_Z129>
--------------------------------------------------------------------------
########   Utilization report for  cell:   COREDDR_TIP_INT_Z129   ########
Instance path:   COREDDR_TIP_Z130.COREDDR_TIP_INT_Z129                    
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2233               15.9 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_Z130.COREDDR_TIP_INT_Z129:	2233 (5.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2934               16.7 %               
ARI1     925                21.7 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_Z130.COREDDR_TIP_INT_Z129:	3859 (10.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     14                 7.73 %               
=====================================================
Total MEMORY ELEMENTS in the block COREDDR_TIP_Z130.COREDDR_TIP_INT_Z129:	14 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  4.17 %               
===================================================
Total GLOBAL BUFFERS in the block COREDDR_TIP_Z130.COREDDR_TIP_INT_Z129:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z129.LANE_ALIGNMENT_2s_2s_3s_7s_0>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   LANE_ALIGNMENT_2s_2s_3s_7s_0   ########
Instance path:   COREDDR_TIP_INT_Z129.LANE_ALIGNMENT_2s_2s_3s_7s_0                
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      146                1.04 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z129.LANE_ALIGNMENT_2s_2s_3s_7s_0:	146 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.1020 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_INT_Z129.LANE_ALIGNMENT_2s_2s_3s_7s_0:	18 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     12                 6.63 %               
=====================================================
Total MEMORY ELEMENTS in the block COREDDR_TIP_INT_Z129.LANE_ALIGNMENT_2s_2s_3s_7s_0:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_2s_2s_3s_7s_0.FIFO_BLK_3s_2s_1>
----------------------------------------------------------------------
########   Utilization report for  cell:   FIFO_BLK_3s_2s_1   ########
Instance path:   LANE_ALIGNMENT_2s_2s_3s_7s_0.FIFO_BLK_3s_2s_1        
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s_0.FIFO_BLK_3s_2s_1:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.03980 %            
=================================================
Total COMBINATIONAL LOGIC in the block LANE_ALIGNMENT_2s_2s_3s_7s_0.FIFO_BLK_3s_2s_1:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.31 %               
=====================================================
Total MEMORY ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s_0.FIFO_BLK_3s_2s_1:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FIFO_BLK_3s_2s_1.ram_simple_dp_3s_64s_2s_2s_1>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   ram_simple_dp_3s_64s_2s_2s_1   ########
Instance path:   FIFO_BLK_3s_2s_1.ram_simple_dp_3s_64s_2s_2s_1                    
==================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.31 %               
=====================================================
Total MEMORY ELEMENTS in the block FIFO_BLK_3s_2s_1.ram_simple_dp_3s_64s_2s_2s_1:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_2s_2s_3s_7s_0.FIFO_BLK_3s_2s_1_0>
------------------------------------------------------------------------
########   Utilization report for  cell:   FIFO_BLK_3s_2s_1_0   ########
Instance path:   LANE_ALIGNMENT_2s_2s_3s_7s_0.FIFO_BLK_3s_2s_1_0        
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s_0.FIFO_BLK_3s_2s_1_0:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.03980 %            
=================================================
Total COMBINATIONAL LOGIC in the block LANE_ALIGNMENT_2s_2s_3s_7s_0.FIFO_BLK_3s_2s_1_0:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.31 %               
=====================================================
Total MEMORY ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s_0.FIFO_BLK_3s_2s_1_0:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FIFO_BLK_3s_2s_1_0.ram_simple_dp_3s_64s_2s_2s_0_0>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   ram_simple_dp_3s_64s_2s_2s_0_0   ########
Instance path:   FIFO_BLK_3s_2s_1_0.ram_simple_dp_3s_64s_2s_2s_0_0                  
====================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.31 %               
=====================================================
Total MEMORY ELEMENTS in the block FIFO_BLK_3s_2s_1_0.ram_simple_dp_3s_64s_2s_2s_0_0:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_2s_2s_3s_7s_0.LANE_CTRL_2s_1s_0>
-----------------------------------------------------------------------
########   Utilization report for  cell:   LANE_CTRL_2s_1s_0   ########
Instance path:   LANE_ALIGNMENT_2s_2s_3s_7s_0.LANE_CTRL_2s_1s_0        
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s_0.LANE_CTRL_2s_1s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block LANE_ALIGNMENT_2s_2s_3s_7s_0.LANE_CTRL_2s_1s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z129.TIP_CTRL_BLK_Z128_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   TIP_CTRL_BLK_Z128_0   ########
Instance path:   COREDDR_TIP_INT_Z129.TIP_CTRL_BLK_Z128_0                
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1974               14 %                 
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z129.TIP_CTRL_BLK_Z128_0:	1974 (5.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2829               16.1 %               
ARI1     902                21.1 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_INT_Z129.TIP_CTRL_BLK_Z128_0:	3731 (9.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.1 %                
=====================================================
Total MEMORY ELEMENTS in the block COREDDR_TIP_INT_Z129.TIP_CTRL_BLK_Z128_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z128_0.LEVELLING_2s_8_8_8_8_8_8_8_8_0>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   LEVELLING_2s_8_8_8_8_8_8_8_8_0   ########
Instance path:   TIP_CTRL_BLK_Z128_0.LEVELLING_2s_8_8_8_8_8_8_8_8_0                 
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1134               8.07 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z128_0.LEVELLING_2s_8_8_8_8_8_8_8_8_0:	1134 (3.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1619               9.21 %               
ARI1     663                15.5 %               
=================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z128_0.LEVELLING_2s_8_8_8_8_8_8_8_8_0:	2282 (6.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_0.DELAY_CTRL_8s_1s_PF_DDR3_SS>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   DELAY_CTRL_8s_1s_PF_DDR3_SS   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_0.DELAY_CTRL_8s_1s_PF_DDR3_SS      
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.07120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_0.DELAY_CTRL_8s_1s_PF_DDR3_SS:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.03980 %            
ARI1     8                  0.1870 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_0.DELAY_CTRL_8s_1s_PF_DDR3_SS:	15 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_0.DELAY_CTRL_8s_1s_PF_DDR3_SS_0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   DELAY_CTRL_8s_1s_PF_DDR3_SS_0   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_0.DELAY_CTRL_8s_1s_PF_DDR3_SS_0      
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.07120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_0.DELAY_CTRL_8s_1s_PF_DDR3_SS_0:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.03980 %            
ARI1     8                  0.1870 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_0.DELAY_CTRL_8s_1s_PF_DDR3_SS_0:	15 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_0.IOG_IF_2s_18s_0_1_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   IOG_IF_2s_18s_0_1_0   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_0.IOG_IF_2s_18s_0_1_0      
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 0.3270 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_0.IOG_IF_2s_18s_0_1_0:	46 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      42                 0.2390 %             
ARI1     9                  0.2110 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_0.IOG_IF_2s_18s_0_1_0:	51 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IOG_IF_2s_18s_0_1_0.APB_IOG_CTRL_SM_0>
-----------------------------------------------------------------------
########   Utilization report for  cell:   APB_IOG_CTRL_SM_0   ########
Instance path:   IOG_IF_2s_18s_0_1_0.APB_IOG_CTRL_SM_0                 
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.1210 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block IOG_IF_2s_18s_0_1_0.APB_IOG_CTRL_SM_0:	17 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.07390 %            
ARI1     9                  0.2110 %             
=================================================
Total COMBINATIONAL LOGIC in the block IOG_IF_2s_18s_0_1_0.APB_IOG_CTRL_SM_0:	22 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_0.RDLVL_2s_8_8_8_8_8_8_8_8_0>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_2s_8_8_8_8_8_8_8_8_0   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_0.RDLVL_2s_8_8_8_8_8_8_8_8_0      
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      950                6.76 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_0.RDLVL_2s_8_8_8_8_8_8_8_8_0:	950 (2.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1442               8.2 %                
ARI1     610                14.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_0.RDLVL_2s_8_8_8_8_8_8_8_8_0:	2052 (5.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_2s_8_8_8_8_8_8_8_8_0.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_0>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_SMS_2s_8_8_8_8_8_8_8_8_0   ########
Instance path:   RDLVL_2s_8_8_8_8_8_8_8_8_0.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_0          
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      950                6.76 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_2s_8_8_8_8_8_8_8_8_0.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_0:	950 (2.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1442               8.2 %                
ARI1     610                14.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_2s_8_8_8_8_8_8_8_8_0.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_0:	2052 (5.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_SMS_2s_8_8_8_8_8_8_8_8_0.RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN   ########
Instance path:   RDLVL_SMS_2s_8_8_8_8_8_8_8_8_0.RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN      
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      475                3.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_0.RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN:	475 (1.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      721                4.1 %                
ARI1     305                7.15 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_0.RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN:	1026 (2.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN.dq_align_dqs_optimization_0_0>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_align_dqs_optimization_0_0   ########                     
Instance path:   RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN.dq_align_dqs_optimization_0_0
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      213                1.52 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN.dq_align_dqs_optimization_0_0:	213 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      342                1.95 %               
ARI1     248                5.81 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN.dq_align_dqs_optimization_0_0:	590 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN.gate_training_0_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   gate_training_0_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN   ########                     
Instance path:   RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN.gate_training_0_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      262                1.86 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN.gate_training_0_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN:	262 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      377                2.14 %               
ARI1     57                 1.34 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN.gate_training_0_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN:	434 (1.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_SMS_2s_8_8_8_8_8_8_8_8_0.RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN   ########
Instance path:   RDLVL_SMS_2s_8_8_8_8_8_8_8_8_0.RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN      
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      475                3.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_0.RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN:	475 (1.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      721                4.1 %                
ARI1     305                7.15 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_0.RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN:	1026 (2.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN.dq_align_dqs_optimization_1_0>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_align_dqs_optimization_1_0   ########                     
Instance path:   RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN.dq_align_dqs_optimization_1_0
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      213                1.52 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN.dq_align_dqs_optimization_1_0:	213 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      342                1.95 %               
ARI1     248                5.81 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN.dq_align_dqs_optimization_1_0:	590 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN.gate_training_0_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   gate_training_0_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN   ########                     
Instance path:   RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN.gate_training_0_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      262                1.86 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN.gate_training_0_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN:	262 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      377                2.14 %               
ARI1     57                 1.34 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN.gate_training_0_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN:	434 (1.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_0.TRN_COMPLETE_Z126_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   TRN_COMPLETE_Z126_0   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_0.TRN_COMPLETE_Z126_0      
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.0640 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_0.TRN_COMPLETE_Z126_0:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 0.0910 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_0.TRN_COMPLETE_Z126_0:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_0.VREF_TR_2s_0>
------------------------------------------------------------------
########   Utilization report for  cell:   VREF_TR_2s_0   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_0.VREF_TR_2s_0      
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.03560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_0.VREF_TR_2s_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.03410 %            
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_0.VREF_TR_2s_0:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_0.WRLVL_2s_0>
----------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_2s_0   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_0.WRLVL_2s_0      
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                0.740 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_0.WRLVL_2s_0:	104 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      88                 0.5010 %             
ARI1     28                 0.6560 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_0.WRLVL_2s_0:	116 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=WRLVL_2s_0.WRLVL_BOT_PF_DDR3_SS>
--------------------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_BOT_PF_DDR3_SS   ########
Instance path:   WRLVL_2s_0.WRLVL_BOT_PF_DDR3_SS                          
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 0.370 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block WRLVL_2s_0.WRLVL_BOT_PF_DDR3_SS:	52 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      44                 0.250 %              
ARI1     14                 0.3280 %             
=================================================
Total COMBINATIONAL LOGIC in the block WRLVL_2s_0.WRLVL_BOT_PF_DDR3_SS:	58 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=WRLVL_2s_0.WRLVL_BOT_PF_DDR3_SS_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_BOT_PF_DDR3_SS_0   ########
Instance path:   WRLVL_2s_0.WRLVL_BOT_PF_DDR3_SS_0                          
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 0.370 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block WRLVL_2s_0.WRLVL_BOT_PF_DDR3_SS_0:	52 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      44                 0.250 %              
ARI1     14                 0.3280 %             
=================================================
Total COMBINATIONAL LOGIC in the block WRLVL_2s_0.WRLVL_BOT_PF_DDR3_SS_0:	58 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z128_0.PHY_SIG_MOD_2s_2s_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   PHY_SIG_MOD_2s_2s_0   ########
Instance path:   TIP_CTRL_BLK_Z128_0.PHY_SIG_MOD_2s_2s_0                 
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      274                1.95 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z128_0.PHY_SIG_MOD_2s_2s_0:	274 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      638                3.63 %               
=================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z128_0.PHY_SIG_MOD_2s_2s_0:	638 (1.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z128_0.TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0   ########
Instance path:   TIP_CTRL_BLK_Z128_0.TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0                 
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      307                2.18 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z128_0.TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0:	307 (0.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      396                2.25 %               
ARI1     198                4.64 %               
=================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z128_0.TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0:	594 (1.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.1 %                
=====================================================
Total MEMORY ELEMENTS in the block TIP_CTRL_BLK_Z128_0.TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_PF_DDR3_SS   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS      
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR3_SS.data_transition_detector_1s_0_4>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_0_4   ########
Instance path:   flag_generator_1s_PF_DDR3_SS.data_transition_detector_1s_0_4        
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR3_SS.data_transition_detector_1s_0_4:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR3_SS.data_transition_detector_1s_0_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR3_SS.noisy_data_detector_1s_4>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_4   ########
Instance path:   flag_generator_1s_PF_DDR3_SS.noisy_data_detector_1s_4        
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR3_SS.noisy_data_detector_1s_4:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR3_SS.noisy_data_detector_1s_4:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_0>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_PF_DDR3_SS_0   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_0      
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_0:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR3_SS_0.data_transition_detector_1s_0_4_0>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_0_4_0   ########
Instance path:   flag_generator_1s_PF_DDR3_SS_0.data_transition_detector_1s_0_4_0      
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR3_SS_0.data_transition_detector_1s_0_4_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR3_SS_0.data_transition_detector_1s_0_4_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR3_SS_0.noisy_data_detector_1s_0_0>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_0_0   ########
Instance path:   flag_generator_1s_PF_DDR3_SS_0.noisy_data_detector_1s_0_0      
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR3_SS_0.noisy_data_detector_1s_0_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR3_SS_0.noisy_data_detector_1s_0_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_1>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_PF_DDR3_SS_1   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_1      
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_1:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR3_SS_1.data_transition_detector_1s_0_4_1>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_0_4_1   ########
Instance path:   flag_generator_1s_PF_DDR3_SS_1.data_transition_detector_1s_0_4_1      
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR3_SS_1.data_transition_detector_1s_0_4_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR3_SS_1.data_transition_detector_1s_0_4_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR3_SS_1.noisy_data_detector_1s_0_1>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_0_1   ########
Instance path:   flag_generator_1s_PF_DDR3_SS_1.noisy_data_detector_1s_0_1      
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR3_SS_1.noisy_data_detector_1s_0_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR3_SS_1.noisy_data_detector_1s_0_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_2>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_PF_DDR3_SS_2   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_2      
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_2:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR3_SS_2.data_transition_detector_1s_0_4_2>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_0_4_2   ########
Instance path:   flag_generator_1s_PF_DDR3_SS_2.data_transition_detector_1s_0_4_2      
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR3_SS_2.data_transition_detector_1s_0_4_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR3_SS_2.data_transition_detector_1s_0_4_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR3_SS_2.noisy_data_detector_1s_0_2>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_0_2   ########
Instance path:   flag_generator_1s_PF_DDR3_SS_2.noisy_data_detector_1s_0_2      
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR3_SS_2.noisy_data_detector_1s_0_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR3_SS_2.noisy_data_detector_1s_0_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_3>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_PF_DDR3_SS_3   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_3      
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_3:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.flag_generator_1s_PF_DDR3_SS_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR3_SS_3.data_transition_detector_1s_0_4_3>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_0_4_3   ########
Instance path:   flag_generator_1s_PF_DDR3_SS_3.data_transition_detector_1s_0_4_3      
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR3_SS_3.data_transition_detector_1s_0_4_3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR3_SS_3.data_transition_detector_1s_0_4_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR3_SS_3.noisy_data_detector_1s_0_3>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_0_3   ########
Instance path:   flag_generator_1s_PF_DDR3_SS_3.noisy_data_detector_1s_0_3      
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR3_SS_3.noisy_data_detector_1s_0_3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR3_SS_3.noisy_data_detector_1s_0_3:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_bclksclk_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   trn_bclksclk_0   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_bclksclk_0      
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      50                 0.3560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_bclksclk_0:	50 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      50                 0.2840 %             
ARI1     19                 0.4450 %             
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_bclksclk_0:	69 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_cmd_addr_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   trn_cmd_addr_0   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_cmd_addr_0      
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      99                 0.7050 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_cmd_addr_0:	99 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      111                0.6310 %             
ARI1     61                 1.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_cmd_addr_0:	172 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.1 %                
=====================================================
Total MEMORY ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_cmd_addr_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_dqsw_PF_DDR3_SS>
-------------------------------------------------------------------------
########   Utilization report for  cell:   trn_dqsw_PF_DDR3_SS   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_dqsw_PF_DDR3_SS      
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      61                 0.4340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_dqsw_PF_DDR3_SS:	61 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      101                0.5740 %             
ARI1     59                 1.38 %               
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_dqsw_PF_DDR3_SS:	160 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_dqsw_PF_DDR3_SS_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   trn_dqsw_PF_DDR3_SS_0   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_dqsw_PF_DDR3_SS_0      
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      61                 0.4340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_dqsw_PF_DDR3_SS_0:	61 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      114                0.6480 %             
ARI1     59                 1.38 %               
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0.trn_dqsw_PF_DDR3_SS_0:	173 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z128_0.ddr4_vref_0>
-----------------------------------------------------------------
########   Utilization report for  cell:   ddr4_vref_0   ########
Instance path:   TIP_CTRL_BLK_Z128_0.ddr4_vref_0                 
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z128_0.ddr4_vref_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z128_0.write_callibrator_Z127_0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   write_callibrator_Z127_0   ########
Instance path:   TIP_CTRL_BLK_Z128_0.write_callibrator_Z127_0                 
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      86                 0.6120 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z128_0.write_callibrator_Z127_0:	86 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      157                0.8930 %             
ARI1     41                 0.9610 %             
=================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z128_0.write_callibrator_Z127_0:	198 (0.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z129.ddr_init_iterator_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   ddr_init_iterator_0   ########
Instance path:   COREDDR_TIP_INT_Z129.ddr_init_iterator_0                
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      29                 0.2060 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z129.ddr_init_iterator_0:	29 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.1020 %             
ARI1     23                 0.5390 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_INT_Z129.ddr_init_iterator_0:	41 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD               
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     12                 7.55 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       12                 10.7 %               
=================================================
Total IO PADS in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD               
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD               
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8930 %             
=================================================
Total IO PADS in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD               
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8930 %             
=================================================
Total IO PADS in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD               
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8930 %             
=================================================
Total IO PADS in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD               
=========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     3                  1.89 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       3                  2.68 %               
=================================================
Total IO PADS in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD               
====================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD               
============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8930 %             
=================================================
Total IO PADS in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD               
==========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8930 %             
=================================================
Total IO PADS in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD               
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8930 %             
=================================================
Total IO PADS in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD               
==========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8930 %             
=================================================
Total IO PADS in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD               
============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8930 %             
=================================================
Total IO PADS in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD               
=======================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD               
==============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8930 %             
=================================================
Total IO PADS in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD               
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8930 %             
=================================================
Total IO PADS in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL               
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  4.17 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0   ########                 
Instance path:   PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0
=========================================================================================================================================
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL               
===================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  8.33 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD               
================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.26 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD               
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD               
=================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.26 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD               
================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     8                  5.03 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       8                  7.14 %               
=================================================
Total IO PADS in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD               
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL               
===================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  8.33 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD               
================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.26 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD               
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD               
=================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.26 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD               
================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     8                  5.03 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       8                  7.14 %               
=================================================
Total IO PADS in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD   ########
Instance path:   PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD               
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS_DDRPHY_BLK.PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR3_SS.PF_DDR3_SS_DLL_0_PF_CCC>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR3_SS_DLL_0_PF_CCC   ########
Instance path:   PF_DDR3_SS.PF_DDR3_SS_DLL_0_PF_CCC                          
=============================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR3_SS.PF_DDR3_SS_DLL_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP_Demo.PF_DDR4_SS>
----------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS   ########
Instance path:   PCIe_EP_Demo.PF_DDR4_SS                        
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2623               18.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block PCIe_EP_Demo.PF_DDR4_SS:	2623 (6.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3137               17.8 %               
ARI1          858                20.1 %               
BLACK BOX     67                 42.1 %               
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP_Demo.PF_DDR4_SS:	4062 (10.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     14                 7.73 %               
=====================================================
Total MEMORY ELEMENTS in the block PCIe_EP_Demo.PF_DDR4_SS:	14 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     9                  37.5 %               
===================================================
Total GLOBAL BUFFERS in the block PCIe_EP_Demo.PF_DDR4_SS:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       43                 38.4 %               
=================================================
Total IO PADS in the block PCIe_EP_Demo.PF_DDR4_SS:	43 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS.PF_DDR4_SS_CCC_0_PF_CCC>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_CCC_0_PF_CCC   ########
Instance path:   PF_DDR4_SS.PF_DDR4_SS_CCC_0_PF_CCC                          
=============================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     3                  1.89 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS.PF_DDR4_SS_CCC_0_PF_CCC:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     3                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR4_SS.PF_DDR4_SS_CCC_0_PF_CCC:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186   ########
Instance path:   PF_DDR4_SS.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186                          
===============================================================================================
<a name=PF_DDR4_SS.PF_DDR4_SS_DDRPHY_BLK>
---------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK   ########
Instance path:   PF_DDR4_SS.PF_DDR4_SS_DDRPHY_BLK                          
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2623               18.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_DDR4_SS.PF_DDR4_SS_DDRPHY_BLK:	2623 (6.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3137               17.8 %               
ARI1          858                20.1 %               
BLACK BOX     63                 39.6 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS.PF_DDR4_SS_DDRPHY_BLK:	4058 (10.80 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     14                 7.73 %               
=====================================================
Total MEMORY ELEMENTS in the block PF_DDR4_SS.PF_DDR4_SS_DDRPHY_BLK:	14 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     6                  25 %                 
===================================================
Total GLOBAL BUFFERS in the block PF_DDR4_SS.PF_DDR4_SS_DDRPHY_BLK:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       43                 38.4 %               
=================================================
Total IO PADS in the block PF_DDR4_SS.PF_DDR4_SS_DDRPHY_BLK:	43 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.COREDDR_TIP_Z188>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREDDR_TIP_Z188   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.COREDDR_TIP_Z188               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2623               18.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_DDR4_SS_DDRPHY_BLK.COREDDR_TIP_Z188:	2623 (6.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3137               17.8 %               
ARI1     858                20.1 %               
=================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.COREDDR_TIP_Z188:	3995 (10.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     14                 7.73 %               
=====================================================
Total MEMORY ELEMENTS in the block PF_DDR4_SS_DDRPHY_BLK.COREDDR_TIP_Z188:	14 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  4.17 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR4_SS_DDRPHY_BLK.COREDDR_TIP_Z188:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_Z188.COREDDR_TIP_INT_Z187>
--------------------------------------------------------------------------
########   Utilization report for  cell:   COREDDR_TIP_INT_Z187   ########
Instance path:   COREDDR_TIP_Z188.COREDDR_TIP_INT_Z187                    
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2623               18.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_Z188.COREDDR_TIP_INT_Z187:	2623 (6.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3137               17.8 %               
ARI1     858                20.1 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_Z188.COREDDR_TIP_INT_Z187:	3995 (10.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     14                 7.73 %               
=====================================================
Total MEMORY ELEMENTS in the block COREDDR_TIP_Z188.COREDDR_TIP_INT_Z187:	14 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  4.17 %               
===================================================
Total GLOBAL BUFFERS in the block COREDDR_TIP_Z188.COREDDR_TIP_INT_Z187:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z187.LANE_ALIGNMENT_2s_2s_3s_7s_1>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   LANE_ALIGNMENT_2s_2s_3s_7s_1   ########
Instance path:   COREDDR_TIP_INT_Z187.LANE_ALIGNMENT_2s_2s_3s_7s_1                
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      146                1.04 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z187.LANE_ALIGNMENT_2s_2s_3s_7s_1:	146 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.1020 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_INT_Z187.LANE_ALIGNMENT_2s_2s_3s_7s_1:	18 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     12                 6.63 %               
=====================================================
Total MEMORY ELEMENTS in the block COREDDR_TIP_INT_Z187.LANE_ALIGNMENT_2s_2s_3s_7s_1:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_2s_2s_3s_7s_1.FIFO_BLK_3s_2s>
--------------------------------------------------------------------
########   Utilization report for  cell:   FIFO_BLK_3s_2s   ########
Instance path:   LANE_ALIGNMENT_2s_2s_3s_7s_1.FIFO_BLK_3s_2s        
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s_1.FIFO_BLK_3s_2s:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.03980 %            
=================================================
Total COMBINATIONAL LOGIC in the block LANE_ALIGNMENT_2s_2s_3s_7s_1.FIFO_BLK_3s_2s:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.31 %               
=====================================================
Total MEMORY ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s_1.FIFO_BLK_3s_2s:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   ram_simple_dp_3s_64s_2s_2s   ########
Instance path:   FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s                      
================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.31 %               
=====================================================
Total MEMORY ELEMENTS in the block FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_2s_2s_3s_7s_1.FIFO_BLK_3s_2s_0>
----------------------------------------------------------------------
########   Utilization report for  cell:   FIFO_BLK_3s_2s_0   ########
Instance path:   LANE_ALIGNMENT_2s_2s_3s_7s_1.FIFO_BLK_3s_2s_0        
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s_1.FIFO_BLK_3s_2s_0:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.03980 %            
=================================================
Total COMBINATIONAL LOGIC in the block LANE_ALIGNMENT_2s_2s_3s_7s_1.FIFO_BLK_3s_2s_0:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.31 %               
=====================================================
Total MEMORY ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s_1.FIFO_BLK_3s_2s_0:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   ram_simple_dp_3s_64s_2s_2s_0   ########
Instance path:   FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0                    
==================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.31 %               
=====================================================
Total MEMORY ELEMENTS in the block FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_2s_2s_3s_7s_1.LANE_CTRL_2s_1s_1>
-----------------------------------------------------------------------
########   Utilization report for  cell:   LANE_CTRL_2s_1s_1   ########
Instance path:   LANE_ALIGNMENT_2s_2s_3s_7s_1.LANE_CTRL_2s_1s_1        
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.007120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s_1.LANE_CTRL_2s_1s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block LANE_ALIGNMENT_2s_2s_3s_7s_1.LANE_CTRL_2s_1s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z187.TIP_CTRL_BLK_Z128_1>
-------------------------------------------------------------------------
########   Utilization report for  cell:   TIP_CTRL_BLK_Z128_1   ########
Instance path:   COREDDR_TIP_INT_Z187.TIP_CTRL_BLK_Z128_1                
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1975               14.1 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z187.TIP_CTRL_BLK_Z128_1:	1975 (5.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3026               17.2 %               
ARI1     835                19.6 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_INT_Z187.TIP_CTRL_BLK_Z128_1:	3861 (10.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.1 %                
=====================================================
Total MEMORY ELEMENTS in the block COREDDR_TIP_INT_Z187.TIP_CTRL_BLK_Z128_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z128_1.LEVELLING_2s_8_8_8_8_8_8_8_8_1>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   LEVELLING_2s_8_8_8_8_8_8_8_8_1   ########
Instance path:   TIP_CTRL_BLK_Z128_1.LEVELLING_2s_8_8_8_8_8_8_8_8_1                 
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1134               8.07 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z128_1.LEVELLING_2s_8_8_8_8_8_8_8_8_1:	1134 (3.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1759               10 %                 
ARI1     601                14.1 %               
=================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z128_1.LEVELLING_2s_8_8_8_8_8_8_8_8_1:	2360 (6.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_1.DELAY_CTRL_8s_1s_PF_DDR4_SS>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   DELAY_CTRL_8s_1s_PF_DDR4_SS   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_1.DELAY_CTRL_8s_1s_PF_DDR4_SS      
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.07120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_1.DELAY_CTRL_8s_1s_PF_DDR4_SS:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.03410 %            
ARI1     8                  0.1870 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_1.DELAY_CTRL_8s_1s_PF_DDR4_SS:	14 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_1.DELAY_CTRL_8s_1s_PF_DDR4_SS_0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   DELAY_CTRL_8s_1s_PF_DDR4_SS_0   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_1.DELAY_CTRL_8s_1s_PF_DDR4_SS_0      
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.07120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_1.DELAY_CTRL_8s_1s_PF_DDR4_SS_0:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.03410 %            
ARI1     8                  0.1870 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_1.DELAY_CTRL_8s_1s_PF_DDR4_SS_0:	14 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_1.IOG_IF_2s_18s_0_1_1>
-------------------------------------------------------------------------
########   Utilization report for  cell:   IOG_IF_2s_18s_0_1_1   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_1.IOG_IF_2s_18s_0_1_1      
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 0.3270 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_1.IOG_IF_2s_18s_0_1_1:	46 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      42                 0.2390 %             
ARI1     9                  0.2110 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_1.IOG_IF_2s_18s_0_1_1:	51 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IOG_IF_2s_18s_0_1_1.APB_IOG_CTRL_SM_1>
-----------------------------------------------------------------------
########   Utilization report for  cell:   APB_IOG_CTRL_SM_1   ########
Instance path:   IOG_IF_2s_18s_0_1_1.APB_IOG_CTRL_SM_1                 
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.1210 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block IOG_IF_2s_18s_0_1_1.APB_IOG_CTRL_SM_1:	17 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.07390 %            
ARI1     9                  0.2110 %             
=================================================
Total COMBINATIONAL LOGIC in the block IOG_IF_2s_18s_0_1_1.APB_IOG_CTRL_SM_1:	22 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_1.RDLVL_2s_8_8_8_8_8_8_8_8_1>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_2s_8_8_8_8_8_8_8_8_1   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_1.RDLVL_2s_8_8_8_8_8_8_8_8_1      
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      950                6.76 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_1.RDLVL_2s_8_8_8_8_8_8_8_8_1:	950 (2.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1582               9 %                  
ARI1     548                12.8 %               
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_1.RDLVL_2s_8_8_8_8_8_8_8_8_1:	2130 (5.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_2s_8_8_8_8_8_8_8_8_1.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1   ########
Instance path:   RDLVL_2s_8_8_8_8_8_8_8_8_1.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1          
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      950                6.76 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_2s_8_8_8_8_8_8_8_8_1.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1:	950 (2.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1582               9 %                  
ARI1     548                12.8 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_2s_8_8_8_8_8_8_8_8_1.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1:	2130 (5.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1.RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0   ########
Instance path:   RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1.RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0      
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      475                3.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1.RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0:	475 (1.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      791                4.5 %                
ARI1     274                6.42 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1.RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0:	1065 (2.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0.dq_align_dqs_optimization_0_1>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_align_dqs_optimization_0_1   ########                       
Instance path:   RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0.dq_align_dqs_optimization_0_1
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      213                1.52 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0.dq_align_dqs_optimization_0_1:	213 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      396                2.25 %               
ARI1     219                5.13 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0.dq_align_dqs_optimization_0_1:	615 (1.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0.gate_training_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   gate_training_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0   ########                       
Instance path:   RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0.gate_training_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      262                1.86 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0.gate_training_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0:	262 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      394                2.24 %               
ARI1     55                 1.29 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0.gate_training_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0:	449 (1.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1.RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0   ########
Instance path:   RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1.RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0      
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      475                3.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1.RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0:	475 (1.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      791                4.5 %                
ARI1     274                6.42 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1.RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0:	1065 (2.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0.dq_align_dqs_optimization_1_1>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_align_dqs_optimization_1_1   ########                       
Instance path:   RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0.dq_align_dqs_optimization_1_1
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      213                1.52 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0.dq_align_dqs_optimization_1_1:	213 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      396                2.25 %               
ARI1     219                5.13 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0.dq_align_dqs_optimization_1_1:	615 (1.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0.gate_training_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   gate_training_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0   ########                       
Instance path:   RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0.gate_training_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      262                1.86 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0.gate_training_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0:	262 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      394                2.24 %               
ARI1     55                 1.29 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0.gate_training_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0:	449 (1.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_1.TRN_COMPLETE_Z126_1>
-------------------------------------------------------------------------
########   Utilization report for  cell:   TRN_COMPLETE_Z126_1   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_1.TRN_COMPLETE_Z126_1      
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.0640 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_1.TRN_COMPLETE_Z126_1:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 0.0910 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_1.TRN_COMPLETE_Z126_1:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_1.VREF_TR_2s_1>
------------------------------------------------------------------
########   Utilization report for  cell:   VREF_TR_2s_1   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_1.VREF_TR_2s_1      
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.03560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_1.VREF_TR_2s_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.03410 %            
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_1.VREF_TR_2s_1:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_1.WRLVL_2s_1>
----------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_2s_1   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_1.WRLVL_2s_1      
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                0.740 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_1.WRLVL_2s_1:	104 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      88                 0.5010 %             
ARI1     28                 0.6560 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_1.WRLVL_2s_1:	116 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=WRLVL_2s_1.WRLVL_BOT_PF_DDR4_SS>
--------------------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_BOT_PF_DDR4_SS   ########
Instance path:   WRLVL_2s_1.WRLVL_BOT_PF_DDR4_SS                          
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 0.370 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block WRLVL_2s_1.WRLVL_BOT_PF_DDR4_SS:	52 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      44                 0.250 %              
ARI1     14                 0.3280 %             
=================================================
Total COMBINATIONAL LOGIC in the block WRLVL_2s_1.WRLVL_BOT_PF_DDR4_SS:	58 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=WRLVL_2s_1.WRLVL_BOT_PF_DDR4_SS_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_BOT_PF_DDR4_SS_0   ########
Instance path:   WRLVL_2s_1.WRLVL_BOT_PF_DDR4_SS_0                          
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 0.370 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block WRLVL_2s_1.WRLVL_BOT_PF_DDR4_SS_0:	52 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      44                 0.250 %              
ARI1     14                 0.3280 %             
=================================================
Total COMBINATIONAL LOGIC in the block WRLVL_2s_1.WRLVL_BOT_PF_DDR4_SS_0:	58 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z128_1.PHY_SIG_MOD_2s_2s_1>
-------------------------------------------------------------------------
########   Utilization report for  cell:   PHY_SIG_MOD_2s_2s_1   ########
Instance path:   TIP_CTRL_BLK_Z128_1.PHY_SIG_MOD_2s_2s_1                 
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      274                1.95 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z128_1.PHY_SIG_MOD_2s_2s_1:	274 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      642                3.65 %               
=================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z128_1.PHY_SIG_MOD_2s_2s_1:	642 (1.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z128_1.TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1   ########
Instance path:   TIP_CTRL_BLK_Z128_1.TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1                 
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      307                2.18 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z128_1.TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1:	307 (0.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      441                2.51 %               
ARI1     193                4.52 %               
=================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z128_1.TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1:	634 (1.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.1 %                
=====================================================
Total MEMORY ELEMENTS in the block TIP_CTRL_BLK_Z128_1.TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_PF_DDR4_SS   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS      
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR4_SS.data_transition_detector_1s_4>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4   ########
Instance path:   flag_generator_1s_PF_DDR4_SS.data_transition_detector_1s_4        
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR4_SS.data_transition_detector_1s_4:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR4_SS.data_transition_detector_1s_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR4_SS.noisy_data_detector_1s>
----------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s   ########
Instance path:   flag_generator_1s_PF_DDR4_SS.noisy_data_detector_1s        
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR4_SS.noisy_data_detector_1s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR4_SS.noisy_data_detector_1s:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_0>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_PF_DDR4_SS_0   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_0      
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_0:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR4_SS_0.data_transition_detector_1s_4_0>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4_0   ########
Instance path:   flag_generator_1s_PF_DDR4_SS_0.data_transition_detector_1s_4_0      
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR4_SS_0.data_transition_detector_1s_4_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR4_SS_0.data_transition_detector_1s_4_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR4_SS_0.noisy_data_detector_1s_0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_0   ########
Instance path:   flag_generator_1s_PF_DDR4_SS_0.noisy_data_detector_1s_0      
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR4_SS_0.noisy_data_detector_1s_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR4_SS_0.noisy_data_detector_1s_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_1>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_PF_DDR4_SS_1   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_1      
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_1:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR4_SS_1.data_transition_detector_1s_4_1>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4_1   ########
Instance path:   flag_generator_1s_PF_DDR4_SS_1.data_transition_detector_1s_4_1      
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR4_SS_1.data_transition_detector_1s_4_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR4_SS_1.data_transition_detector_1s_4_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR4_SS_1.noisy_data_detector_1s_1>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_1   ########
Instance path:   flag_generator_1s_PF_DDR4_SS_1.noisy_data_detector_1s_1      
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR4_SS_1.noisy_data_detector_1s_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR4_SS_1.noisy_data_detector_1s_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_2>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_PF_DDR4_SS_2   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_2      
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_2:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR4_SS_2.data_transition_detector_1s_4_2>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4_2   ########
Instance path:   flag_generator_1s_PF_DDR4_SS_2.data_transition_detector_1s_4_2      
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR4_SS_2.data_transition_detector_1s_4_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR4_SS_2.data_transition_detector_1s_4_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR4_SS_2.noisy_data_detector_1s_2>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_2   ########
Instance path:   flag_generator_1s_PF_DDR4_SS_2.noisy_data_detector_1s_2      
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR4_SS_2.noisy_data_detector_1s_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR4_SS_2.noisy_data_detector_1s_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_3>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_PF_DDR4_SS_3   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_3      
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_3:	6 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.02280 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.flag_generator_1s_PF_DDR4_SS_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR4_SS_3.data_transition_detector_1s_4_3>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4_3   ########
Instance path:   flag_generator_1s_PF_DDR4_SS_3.data_transition_detector_1s_4_3      
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR4_SS_3.data_transition_detector_1s_4_3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR4_SS_3.data_transition_detector_1s_4_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_PF_DDR4_SS_3.noisy_data_detector_1s_3>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_3   ########
Instance path:   flag_generator_1s_PF_DDR4_SS_3.noisy_data_detector_1s_3      
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_PF_DDR4_SS_3.noisy_data_detector_1s_3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01140 %            
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_PF_DDR4_SS_3.noisy_data_detector_1s_3:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_bclksclk_1>
--------------------------------------------------------------------
########   Utilization report for  cell:   trn_bclksclk_1   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_bclksclk_1      
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      50                 0.3560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_bclksclk_1:	50 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      50                 0.2840 %             
ARI1     19                 0.4450 %             
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_bclksclk_1:	69 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_cmd_addr_1>
--------------------------------------------------------------------
########   Utilization report for  cell:   trn_cmd_addr_1   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_cmd_addr_1      
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      99                 0.7050 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_cmd_addr_1:	99 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      123                0.70 %               
ARI1     60                 1.41 %               
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_cmd_addr_1:	183 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.1 %                
=====================================================
Total MEMORY ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_cmd_addr_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_dqsw_PF_DDR4_SS>
-------------------------------------------------------------------------
########   Utilization report for  cell:   trn_dqsw_PF_DDR4_SS   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_dqsw_PF_DDR4_SS      
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      61                 0.4340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_dqsw_PF_DDR4_SS:	61 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      119                0.6770 %             
ARI1     57                 1.34 %               
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_dqsw_PF_DDR4_SS:	176 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_dqsw_PF_DDR4_SS_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   trn_dqsw_PF_DDR4_SS_0   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_dqsw_PF_DDR4_SS_0      
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      61                 0.4340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_dqsw_PF_DDR4_SS_0:	61 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      129                0.7340 %             
ARI1     57                 1.34 %               
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1.trn_dqsw_PF_DDR4_SS_0:	186 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z128_1.ddr4_vref_1>
-----------------------------------------------------------------
########   Utilization report for  cell:   ddr4_vref_1   ########
Instance path:   TIP_CTRL_BLK_Z128_1.ddr4_vref_1                 
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.07120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z128_1.ddr4_vref_1:	10 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.05120 %            
=================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z128_1.ddr4_vref_1:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z128_1.write_callibrator_Z127_1>
------------------------------------------------------------------------------
########   Utilization report for  cell:   write_callibrator_Z127_1   ########
Instance path:   TIP_CTRL_BLK_Z128_1.write_callibrator_Z127_1                 
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      78                 0.5550 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z128_1.write_callibrator_Z127_1:	78 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      156                0.8870 %             
ARI1     41                 0.9610 %             
=================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z128_1.write_callibrator_Z127_1:	197 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z187.ddr_init_iterator_1>
-------------------------------------------------------------------------
########   Utilization report for  cell:   ddr_init_iterator_1   ########
Instance path:   COREDDR_TIP_INT_Z187.ddr_init_iterator_1                
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      29                 0.2060 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z187.ddr_init_iterator_1:	29 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.1020 %             
ARI1     23                 0.5390 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_INT_Z187.ddr_init_iterator_1:	41 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z187.register_bank_1s_2s>
-------------------------------------------------------------------------
########   Utilization report for  cell:   register_bank_1s_2s   ########
Instance path:   COREDDR_TIP_INT_Z187.register_bank_1s_2s                
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      389                2.77 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z187.register_bank_1s_2s:	389 (1.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD               
============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8930 %             
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD               
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     12                 7.55 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       12                 10.7 %               
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD               
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD               
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8930 %             
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD               
=========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.26 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       2                  1.79 %               
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD               
====================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD               
=========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.26 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       2                  1.79 %               
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD               
============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8930 %             
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD               
==========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8930 %             
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD               
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8930 %             
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD               
==========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8930 %             
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD               
============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8930 %             
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD               
=======================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD               
==============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8930 %             
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD               
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8930 %             
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL               
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  4.17 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0   ########                 
Instance path:   PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0
=========================================================================================================================================
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL               
===================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  8.33 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD               
================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.26 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD               
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD               
=================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.26 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD               
================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     8                  5.03 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       8                  7.14 %               
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD               
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL               
===================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  8.33 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD               
================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.26 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD               
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD               
=================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.26 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD               
================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     8                  5.03 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       8                  7.14 %               
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD               
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS.PF_DDR4_SS_DLL_0_PF_CCC>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DLL_0_PF_CCC   ########
Instance path:   PF_DDR4_SS.PF_DDR4_SS_DLL_0_PF_CCC                          
=============================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.6290 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS.PF_DDR4_SS_DLL_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP_Demo.PF_RESET>
--------------------------------------------------------------
########   Utilization report for  cell:   PF_RESET   ########
Instance path:   PCIe_EP_Demo.PF_RESET                        
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block PCIe_EP_Demo.PF_RESET:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP_Demo.PF_RESET:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  4.17 %               
===================================================
Total GLOBAL BUFFERS in the block PCIe_EP_Demo.PF_RESET:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_RESET.PF_RESET_PF_RESET_0_CORERESET_PF>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_RESET_PF_RESET_0_CORERESET_PF   ########
Instance path:   PF_RESET.PF_RESET_PF_RESET_0_CORERESET_PF                            
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.02130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_RESET.PF_RESET_PF_RESET_0_CORERESET_PF:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.005690 %           
=================================================
Total COMBINATIONAL LOGIC in the block PF_RESET.PF_RESET_PF_RESET_0_CORERESET_PF:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  4.17 %               
===================================================
Total GLOBAL BUFFERS in the block PF_RESET.PF_RESET_PF_RESET_0_CORERESET_PF:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP_Demo.SRAM_AXI>
--------------------------------------------------------------
########   Utilization report for  cell:   SRAM_AXI   ########
Instance path:   PCIe_EP_Demo.SRAM_AXI                        
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      217                1.54 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block PCIe_EP_Demo.SRAM_AXI:	217 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           250                1.42 %               
ARI1          48                 1.12 %               
BLACK BOX     2                  1.26 %               
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP_Demo.SRAM_AXI:	300 (0.80 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  22.2 %               
====================================================
Total MEMORY ELEMENTS in the block PCIe_EP_Demo.SRAM_AXI:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SRAM_AXI.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190   ########
Instance path:   SRAM_AXI.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190                            
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      217                1.54 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block SRAM_AXI.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190:	217 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      250                1.42 %               
ARI1     48                 1.12 %               
=================================================
Total COMBINATIONAL LOGIC in the block SRAM_AXI.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190:	298 (0.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z191>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z191   ########     
Instance path:   SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z191
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      209                1.49 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z191:	209 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      249                1.42 %               
ARI1     48                 1.12 %               
=================================================
Total COMBINATIONAL LOGIC in the block SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z191:	297 (0.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_512s_1s_6s>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_512s_1s_6s   ########     
Instance path:   SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_512s_1s_6s
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.05690 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_512s_1s_6s:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SRAM_AXI.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM   ########
Instance path:   SRAM_AXI.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM                            
============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.26 %               
======================================================
Total COMBINATIONAL LOGIC in the block SRAM_AXI.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  22.2 %               
====================================================
Total MEMORY ELEMENTS in the block SRAM_AXI.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
