INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:26:58 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.459ns  (required time - arrival time)
  Source:                 buffer93/dataReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.890ns period=5.780ns})
  Destination:            buffer93/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.890ns period=5.780ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.780ns  (clk rise@5.780ns - clk rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.363ns (19.510%)  route 5.623ns (80.490%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.263 - 5.780 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2405, unset)         0.508     0.508    buffer93/clk
                         FDRE                                         r  buffer93/dataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer93/dataReg_reg[4]/Q
                         net (fo=4, unplaced)         0.412     1.146    buffer93/control/Q[4]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.265 r  buffer93/control/Memory[0][4]_i_1__13/O
                         net (fo=12, unplaced)        0.753     2.018    buffer93/control/dataReg_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.061 r  buffer93/control/Memory[0][6]_i_2__3/O
                         net (fo=2, unplaced)         0.255     2.316    buffer93/control/Memory[0][6]_i_2__3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.359 r  buffer93/control/Memory[0][7]_i_5/O
                         net (fo=3, unplaced)         0.262     2.621    buffer93/control/Memory[0][7]_i_5_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     2.664 f  buffer93/control/Memory[0][7]_i_2__7/O
                         net (fo=5, unplaced)         0.272     2.936    buffer261/fifo/ins[7]
                         LUT5 (Prop_lut5_I4_O)        0.046     2.982 r  buffer261/fifo/transmitValue_i_8__9/O
                         net (fo=1, unplaced)         0.000     2.982    cmpi1/DI[1]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.194     3.176 r  cmpi1/transmitValue_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.007     3.183    cmpi1/transmitValue_reg_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     3.318 f  cmpi1/transmitValue_reg_i_4/CO[0]
                         net (fo=123, unplaced)       0.277     3.595    fork98/control/generateBlocks[3].regblock/result[0]
                         LUT6 (Prop_lut6_I1_O)        0.127     3.722 r  fork98/control/generateBlocks[3].regblock/Memory[0][8]_i_34/O
                         net (fo=1, unplaced)         0.244     3.966    buffer16/control/Memory[0][8]_i_31
                         LUT6 (Prop_lut6_I4_O)        0.043     4.009 f  buffer16/control/Memory[0][8]_i_32/O
                         net (fo=1, unplaced)         0.377     4.386    fork95/control/generateBlocks[2].regblock/Memory[0][8]_i_30
                         LUT6 (Prop_lut6_I1_O)        0.043     4.429 f  fork95/control/generateBlocks[2].regblock/Memory[0][8]_i_31/O
                         net (fo=1, unplaced)         0.377     4.806    fork98/control/generateBlocks[3].regblock/Memory[0][8]_i_27_0
                         LUT6 (Prop_lut6_I2_O)        0.043     4.849 r  fork98/control/generateBlocks[3].regblock/Memory[0][8]_i_30/O
                         net (fo=1, unplaced)         0.705     5.554    fork98/control/generateBlocks[3].regblock/Memory[0][8]_i_30_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.597 f  fork98/control/generateBlocks[3].regblock/Memory[0][8]_i_27/O
                         net (fo=1, unplaced)         0.244     5.841    buffer106/control/Memory[0][8]_i_6_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.884 r  buffer106/control/Memory[0][8]_i_13/O
                         net (fo=1, unplaced)         0.244     6.128    fork94/control/generateBlocks[10].regblock/Memory[0][8]_i_4_2
                         LUT6 (Prop_lut6_I3_O)        0.043     6.171 r  fork94/control/generateBlocks[10].regblock/Memory[0][8]_i_6/O
                         net (fo=1, unplaced)         0.377     6.548    fork94/control/generateBlocks[10].regblock/Memory[0][8]_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     6.591 r  fork94/control/generateBlocks[10].regblock/Memory[0][8]_i_4/O
                         net (fo=7, unplaced)         0.279     6.870    buffer260/fifo/dataReg_reg[7]
                         LUT5 (Prop_lut5_I2_O)        0.043     6.913 r  buffer260/fifo/fullReg_i_2__13/O
                         net (fo=6, unplaced)         0.254     7.167    fork73/control/generateBlocks[2].regblock/dataReg_reg[7]
                         LUT6 (Prop_lut6_I2_O)        0.043     7.210 r  fork73/control/generateBlocks[2].regblock/dataReg[7]_i_1__1/O
                         net (fo=8, unplaced)         0.284     7.494    buffer93/E[0]
                         FDRE                                         r  buffer93/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.780     5.780 r  
                                                      0.000     5.780 r  clk (IN)
                         net (fo=2405, unset)         0.483     6.263    buffer93/clk
                         FDRE                                         r  buffer93/dataReg_reg[0]/C
                         clock pessimism              0.000     6.263    
                         clock uncertainty           -0.035     6.227    
                         FDRE (Setup_fdre_C_CE)      -0.192     6.035    buffer93/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 -1.459    




