// Seed: 4288422336
module module_0;
  wire id_1;
  module_2(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    input  logic id_0,
    input  wor   id_1
    , id_7,
    output logic id_2,
    output tri1  id_3,
    input  tri   id_4,
    input  wand  id_5
);
  always @(*) begin
    case (1)
      1'b0: id_2 <= id_0;
      1: begin
        id_7 <= id_7 == 1;
      end
      default: id_3 = 1;
    endcase
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [7:0] id_5;
  id_6(
      .id_0(id_5[1]),
      .id_1(~id_3),
      .id_2((1)),
      .id_3(1),
      .id_4(1'b0),
      .id_5(id_4++ == 1),
      .id_6(id_5),
      .id_7(id_4),
      .id_8(id_3)
  );
endmodule
