// Seed: 2187217522
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  uwire id_6;
  assign id_6 = 1;
  wire id_7;
  initial begin
    id_2 = 1;
    assume #1  (id_3)
    else $display(1);
    id_7 = id_1;
  end : id_8
endprogram
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    output uwire id_2,
    input wor module_1,
    output wor id_4,
    output uwire id_5,
    output uwire id_6,
    input tri id_7,
    input tri id_8,
    output supply1 id_9,
    input wire id_10,
    input wire id_11,
    input tri1 id_12,
    input supply1 id_13,
    inout tri1 id_14,
    input tri id_15,
    input wand id_16,
    output uwire id_17
);
  wire id_19;
  wire id_20, id_21, id_22;
  wire id_23;
  xor (
      id_2,
      id_15,
      id_14,
      id_23,
      id_11,
      id_22,
      id_24,
      id_20,
      id_21,
      id_13,
      id_10,
      id_0,
      id_8,
      id_25,
      id_7,
      id_19
  );
  wire id_24;
  wire id_25;
  module_0(
      id_20, id_19, id_20, id_20, id_23
  ); id_26(
      "", 1 > 1'b0, 1 > id_16
  );
endmodule
