// ttl_74x561 - synchronous 4-bit binary counter.
module ttl_74x561 (
    input  logic       clk, ce_n, load_n, clr_n,
    input  logic [3:0] d,
    output logic [3:0] q,
    output logic       tc
);
    always_ff @(posedge clk or negedge clr_n) begin
        if (!clr_n)       q <= 0;
        else if (!load_n) q <= d;
        else if (!ce_n)   q <= q + 1;
    end
    assign tc = (&q) && !ce_n;
endmodule
