TimeQuest Timing Analyzer report for sc_computer
Fri Jun 17 09:15:21 2016
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'double_clk'
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Hold: 'double_clk'
 15. Slow Model Minimum Pulse Width: 'double_clk'
 16. Slow Model Minimum Pulse Width: 'clock'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'double_clk'
 27. Fast Model Setup: 'clock'
 28. Fast Model Hold: 'clock'
 29. Fast Model Hold: 'double_clk'
 30. Fast Model Minimum Pulse Width: 'double_clk'
 31. Fast Model Minimum Pulse Width: 'clock'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; sc_computer                                        ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }      ;
; double_clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { double_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 17.8 MHz  ; 17.8 MHz        ; clock      ;      ;
; 19.89 MHz ; 19.89 MHz       ; double_clk ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow Model Setup Summary             ;
+------------+---------+---------------+
; Clock      ; Slack   ; End Point TNS ;
+------------+---------+---------------+
; double_clk ; -29.919 ; -29802.640    ;
; clock      ; -27.596 ; -1015.939     ;
+------------+---------+---------------+


+-------------------------------------+
; Slow Model Hold Summary             ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clock      ; -3.192 ; -11.921       ;
; double_clk ; -2.084 ; -11.860       ;
+------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; double_clk ; -2.000 ; -1357.076        ;
; clock      ; -2.000 ; -335.456         ;
+------------+--------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'double_clk'                                                                                                                                                                                                                                                                             ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                 ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -29.919 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[12]             ; clock        ; double_clk  ; 0.500        ; -2.470     ; 27.985     ;
; -29.919 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[12]             ; clock        ; double_clk  ; 0.500        ; -2.470     ; 27.985     ;
; -29.919 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[12]             ; clock        ; double_clk  ; 0.500        ; -2.470     ; 27.985     ;
; -29.919 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[12]             ; clock        ; double_clk  ; 0.500        ; -2.470     ; 27.985     ;
; -29.919 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[12]             ; clock        ; double_clk  ; 0.500        ; -2.470     ; 27.985     ;
; -29.919 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[12]             ; clock        ; double_clk  ; 0.500        ; -2.470     ; 27.985     ;
; -29.660 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[26][1] ; clock        ; double_clk  ; 0.500        ; -2.483     ; 27.713     ;
; -29.660 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[18][1] ; clock        ; double_clk  ; 0.500        ; -2.483     ; 27.713     ;
; -29.660 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[26][1] ; clock        ; double_clk  ; 0.500        ; -2.483     ; 27.713     ;
; -29.660 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[26][1] ; clock        ; double_clk  ; 0.500        ; -2.483     ; 27.713     ;
; -29.660 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[26][1] ; clock        ; double_clk  ; 0.500        ; -2.483     ; 27.713     ;
; -29.660 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[26][1] ; clock        ; double_clk  ; 0.500        ; -2.483     ; 27.713     ;
; -29.660 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[26][1] ; clock        ; double_clk  ; 0.500        ; -2.483     ; 27.713     ;
; -29.660 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[18][1] ; clock        ; double_clk  ; 0.500        ; -2.483     ; 27.713     ;
; -29.660 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[18][1] ; clock        ; double_clk  ; 0.500        ; -2.483     ; 27.713     ;
; -29.660 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[18][1] ; clock        ; double_clk  ; 0.500        ; -2.483     ; 27.713     ;
; -29.660 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[18][1] ; clock        ; double_clk  ; 0.500        ; -2.483     ; 27.713     ;
; -29.660 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[18][1] ; clock        ; double_clk  ; 0.500        ; -2.483     ; 27.713     ;
; -29.645 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[18]             ; clock        ; double_clk  ; 0.500        ; -2.466     ; 27.715     ;
; -29.645 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[18]             ; clock        ; double_clk  ; 0.500        ; -2.466     ; 27.715     ;
; -29.645 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[18]             ; clock        ; double_clk  ; 0.500        ; -2.466     ; 27.715     ;
; -29.645 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[18]             ; clock        ; double_clk  ; 0.500        ; -2.466     ; 27.715     ;
; -29.645 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[18]             ; clock        ; double_clk  ; 0.500        ; -2.466     ; 27.715     ;
; -29.645 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[18]             ; clock        ; double_clk  ; 0.500        ; -2.466     ; 27.715     ;
; -29.639 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[14]             ; clock        ; double_clk  ; 0.500        ; -2.466     ; 27.709     ;
; -29.639 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[14]             ; clock        ; double_clk  ; 0.500        ; -2.466     ; 27.709     ;
; -29.639 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[14]             ; clock        ; double_clk  ; 0.500        ; -2.466     ; 27.709     ;
; -29.639 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[14]             ; clock        ; double_clk  ; 0.500        ; -2.466     ; 27.709     ;
; -29.639 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[14]             ; clock        ; double_clk  ; 0.500        ; -2.466     ; 27.709     ;
; -29.639 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[14]             ; clock        ; double_clk  ; 0.500        ; -2.466     ; 27.709     ;
; -29.636 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[13]             ; clock        ; double_clk  ; 0.500        ; -2.478     ; 27.694     ;
; -29.636 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[13]             ; clock        ; double_clk  ; 0.500        ; -2.478     ; 27.694     ;
; -29.636 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[13]             ; clock        ; double_clk  ; 0.500        ; -2.478     ; 27.694     ;
; -29.636 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[13]             ; clock        ; double_clk  ; 0.500        ; -2.478     ; 27.694     ;
; -29.636 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[13]             ; clock        ; double_clk  ; 0.500        ; -2.478     ; 27.694     ;
; -29.636 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[13]             ; clock        ; double_clk  ; 0.500        ; -2.478     ; 27.694     ;
; -29.560 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[5][1]  ; clock        ; double_clk  ; 0.500        ; -2.493     ; 27.603     ;
; -29.560 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[5][1]  ; clock        ; double_clk  ; 0.500        ; -2.493     ; 27.603     ;
; -29.560 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[5][1]  ; clock        ; double_clk  ; 0.500        ; -2.493     ; 27.603     ;
; -29.560 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[5][1]  ; clock        ; double_clk  ; 0.500        ; -2.493     ; 27.603     ;
; -29.560 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[5][1]  ; clock        ; double_clk  ; 0.500        ; -2.493     ; 27.603     ;
; -29.560 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[5][1]  ; clock        ; double_clk  ; 0.500        ; -2.493     ; 27.603     ;
; -29.486 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[4]              ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.522     ;
; -29.486 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[4]              ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.522     ;
; -29.486 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[4]              ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.522     ;
; -29.486 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[4]              ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.522     ;
; -29.486 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[4]              ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.522     ;
; -29.486 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[4]              ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.522     ;
; -29.484 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[9]              ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.520     ;
; -29.484 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[9]              ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.520     ;
; -29.484 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[9]              ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.520     ;
; -29.484 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[9]              ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.520     ;
; -29.484 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[9]              ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.520     ;
; -29.484 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[9]              ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.520     ;
; -29.483 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[23]             ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.519     ;
; -29.483 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[23]             ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.519     ;
; -29.483 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[23]             ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.519     ;
; -29.483 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[23]             ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.519     ;
; -29.483 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[23]             ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.519     ;
; -29.483 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[23]             ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.519     ;
; -29.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[24]             ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.518     ;
; -29.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[24]             ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.518     ;
; -29.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[24]             ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.518     ;
; -29.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[24]             ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.518     ;
; -29.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[24]             ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.518     ;
; -29.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[24]             ; clock        ; double_clk  ; 0.500        ; -2.500     ; 27.518     ;
; -29.480 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[1][1]  ; clock        ; double_clk  ; 0.500        ; -2.494     ; 27.522     ;
; -29.480 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[1][1]  ; clock        ; double_clk  ; 0.500        ; -2.494     ; 27.522     ;
; -29.480 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[1][1]  ; clock        ; double_clk  ; 0.500        ; -2.494     ; 27.522     ;
; -29.480 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[1][1]  ; clock        ; double_clk  ; 0.500        ; -2.494     ; 27.522     ;
; -29.480 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[1][1]  ; clock        ; double_clk  ; 0.500        ; -2.494     ; 27.522     ;
; -29.480 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[1][1]  ; clock        ; double_clk  ; 0.500        ; -2.494     ; 27.522     ;
; -29.479 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][1] ; clock        ; double_clk  ; 0.500        ; -2.489     ; 27.526     ;
; -29.479 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][1] ; clock        ; double_clk  ; 0.500        ; -2.489     ; 27.526     ;
; -29.479 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][1] ; clock        ; double_clk  ; 0.500        ; -2.489     ; 27.526     ;
; -29.479 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][1] ; clock        ; double_clk  ; 0.500        ; -2.489     ; 27.526     ;
; -29.479 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][1] ; clock        ; double_clk  ; 0.500        ; -2.489     ; 27.526     ;
; -29.479 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][1] ; clock        ; double_clk  ; 0.500        ; -2.489     ; 27.526     ;
; -29.477 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[2][1]  ; clock        ; double_clk  ; 0.500        ; -2.494     ; 27.519     ;
; -29.477 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[2][1]  ; clock        ; double_clk  ; 0.500        ; -2.494     ; 27.519     ;
; -29.477 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[2][1]  ; clock        ; double_clk  ; 0.500        ; -2.494     ; 27.519     ;
; -29.477 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[2][1]  ; clock        ; double_clk  ; 0.500        ; -2.494     ; 27.519     ;
; -29.477 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[2][1]  ; clock        ; double_clk  ; 0.500        ; -2.494     ; 27.519     ;
; -29.477 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[2][1]  ; clock        ; double_clk  ; 0.500        ; -2.494     ; 27.519     ;
; -29.464 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][1]  ; clock        ; double_clk  ; 0.500        ; -2.492     ; 27.508     ;
; -29.464 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][1]  ; clock        ; double_clk  ; 0.500        ; -2.492     ; 27.508     ;
; -29.464 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][1]  ; clock        ; double_clk  ; 0.500        ; -2.492     ; 27.508     ;
; -29.464 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][1]  ; clock        ; double_clk  ; 0.500        ; -2.492     ; 27.508     ;
; -29.464 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][1]  ; clock        ; double_clk  ; 0.500        ; -2.492     ; 27.508     ;
; -29.464 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][1]  ; clock        ; double_clk  ; 0.500        ; -2.492     ; 27.508     ;
; -29.413 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[8]              ; clock        ; double_clk  ; 0.500        ; -2.484     ; 27.465     ;
; -29.413 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[8]              ; clock        ; double_clk  ; 0.500        ; -2.484     ; 27.465     ;
; -29.413 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[8]              ; clock        ; double_clk  ; 0.500        ; -2.484     ; 27.465     ;
; -29.413 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[8]              ; clock        ; double_clk  ; 0.500        ; -2.484     ; 27.465     ;
; -29.413 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[8]              ; clock        ; double_clk  ; 0.500        ; -2.484     ; 27.465     ;
; -29.413 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[8]              ; clock        ; double_clk  ; 0.500        ; -2.484     ; 27.465     ;
; -29.407 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[11]             ; clock        ; double_clk  ; 0.500        ; -2.501     ; 27.442     ;
; -29.407 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[11]             ; clock        ; double_clk  ; 0.500        ; -2.501     ; 27.442     ;
; -29.407 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[11]             ; clock        ; double_clk  ; 0.500        ; -2.501     ; 27.442     ;
; -29.407 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[11]             ; clock        ; double_clk  ; 0.500        ; -2.501     ; 27.442     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                 ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -27.596 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; clock        ; clock       ; 0.500        ; -2.773     ; 25.359     ;
; -26.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; 0.500        ; -2.696     ; 24.251     ;
; -26.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg       ; clock        ; clock       ; 0.500        ; -2.696     ; 24.251     ;
; -26.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; 0.500        ; -2.696     ; 24.251     ;
; -26.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; 0.500        ; -2.696     ; 24.251     ;
; -26.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; 0.500        ; -2.696     ; 24.251     ;
; -26.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; 0.500        ; -2.696     ; 24.251     ;
; -26.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; 0.500        ; -2.696     ; 24.251     ;
; -26.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg       ; clock        ; clock       ; 0.500        ; -2.696     ; 24.251     ;
; -26.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg       ; clock        ; clock       ; 0.500        ; -2.696     ; 24.251     ;
; -26.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg       ; clock        ; clock       ; 0.500        ; -2.696     ; 24.251     ;
; -26.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg       ; clock        ; clock       ; 0.500        ; -2.696     ; 24.251     ;
; -26.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg       ; clock        ; clock       ; 0.500        ; -2.696     ; 24.251     ;
; -25.950 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.719     ;
; -25.950 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.719     ;
; -25.950 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.719     ;
; -25.950 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.719     ;
; -25.950 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.719     ;
; -25.950 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.719     ;
; -25.950 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.719     ;
; -25.950 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.719     ;
; -25.950 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.719     ;
; -25.950 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.719     ;
; -25.950 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.719     ;
; -25.950 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.719     ;
; -25.907 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.676     ;
; -25.907 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.676     ;
; -25.907 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.676     ;
; -25.907 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.676     ;
; -25.907 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.676     ;
; -25.907 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.676     ;
; -25.907 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.676     ;
; -25.907 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.676     ;
; -25.907 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.676     ;
; -25.907 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.676     ;
; -25.907 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.676     ;
; -25.907 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.676     ;
; -25.609 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.378     ;
; -25.609 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.378     ;
; -25.609 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.378     ;
; -25.609 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.378     ;
; -25.609 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.378     ;
; -25.609 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.378     ;
; -25.609 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.378     ;
; -25.609 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.378     ;
; -25.609 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.378     ;
; -25.609 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.378     ;
; -25.609 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.378     ;
; -25.609 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.378     ;
; -25.411 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.180     ;
; -25.411 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.180     ;
; -25.411 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.180     ;
; -25.411 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.180     ;
; -25.411 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.180     ;
; -25.411 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.180     ;
; -25.402 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.171     ;
; -25.402 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.171     ;
; -25.402 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.171     ;
; -25.402 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.171     ;
; -25.402 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.171     ;
; -25.402 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.171     ;
; -25.262 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.031     ;
; -25.262 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.031     ;
; -25.262 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.031     ;
; -25.262 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.031     ;
; -25.262 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.031     ;
; -25.262 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.031     ;
; -25.262 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.031     ;
; -25.262 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.031     ;
; -25.262 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.031     ;
; -25.262 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.031     ;
; -25.262 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.031     ;
; -25.262 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -2.696     ; 23.031     ;
; -24.752 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; double_clk   ; clock       ; 1.000        ; -0.429     ; 25.359     ;
; -24.752 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; double_clk   ; clock       ; 1.000        ; -0.429     ; 25.359     ;
; -24.752 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; double_clk   ; clock       ; 1.000        ; -0.429     ; 25.359     ;
; -24.752 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; double_clk   ; clock       ; 1.000        ; -0.429     ; 25.359     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.192 ; double_clk                                                                                                                                                   ; double_clk                                                                                                                                                   ; double_clk   ; clock       ; 0.000        ; 3.333      ; 0.657      ;
; -2.692 ; double_clk                                                                                                                                                   ; double_clk                                                                                                                                                   ; double_clk   ; clock       ; -0.500       ; 3.333      ; 0.657      ;
; -1.474 ; double_clk                                                                                                                                                   ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; double_clk   ; clock       ; 0.000        ; 3.618      ; 2.660      ;
; -1.474 ; double_clk                                                                                                                                                   ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; double_clk   ; clock       ; 0.000        ; 3.618      ; 2.660      ;
; -1.474 ; double_clk                                                                                                                                                   ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; double_clk   ; clock       ; 0.000        ; 3.618      ; 2.660      ;
; -1.474 ; double_clk                                                                                                                                                   ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; double_clk   ; clock       ; 0.000        ; 3.618      ; 2.660      ;
; -1.152 ; double_clk                                                                                                                                                   ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ; double_clk   ; clock       ; 0.000        ; 3.695      ; 3.027      ;
; -1.152 ; double_clk                                                                                                                                                   ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg       ; double_clk   ; clock       ; 0.000        ; 3.695      ; 3.027      ;
; -0.974 ; double_clk                                                                                                                                                   ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; double_clk   ; clock       ; -0.500       ; 3.618      ; 2.660      ;
; -0.974 ; double_clk                                                                                                                                                   ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; double_clk   ; clock       ; -0.500       ; 3.618      ; 2.660      ;
; -0.974 ; double_clk                                                                                                                                                   ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; double_clk   ; clock       ; -0.500       ; 3.618      ; 2.660      ;
; -0.974 ; double_clk                                                                                                                                                   ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; double_clk   ; clock       ; -0.500       ; 3.618      ; 2.660      ;
; -0.652 ; double_clk                                                                                                                                                   ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ; double_clk   ; clock       ; -0.500       ; 3.695      ; 3.027      ;
; -0.652 ; double_clk                                                                                                                                                   ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg       ; double_clk   ; clock       ; -0.500       ; 3.695      ; 3.027      ;
; -0.267 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[7]                                                                                                            ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5    ; double_clk   ; clock       ; -0.500       ; 2.472      ; 1.939      ;
; -0.206 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[3]                                                                                                            ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1    ; double_clk   ; clock       ; -0.500       ; 2.472      ; 2.000      ;
; -0.038 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[6]                                                                                                            ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4    ; double_clk   ; clock       ; -0.500       ; 2.472      ; 2.168      ;
; -0.018 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[4]                                                                                                            ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2    ; double_clk   ; clock       ; -0.500       ; 2.500      ; 2.216      ;
; 0.004  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[2]                                                                                                            ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0    ; double_clk   ; clock       ; -0.500       ; 2.501      ; 2.239      ;
; 0.125  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[5]                                                                                                            ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3    ; double_clk   ; clock       ; -0.500       ; 2.501      ; 2.360      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg0  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg1  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg2  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg3  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg4  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg5  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg6  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg7  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg8  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg9  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg10 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg11 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg12 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg13 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg0  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg1  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg2  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg3  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg4  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg5  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg6  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg7  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg8  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg9  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg10 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg11 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg12 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg13 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg14 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg15 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg16 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg17 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 3.312  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[13][14]                                                                                              ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg10 ; double_clk   ; clock       ; 0.000        ; -0.220     ; 3.326      ;
; 3.470  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[15][2]                                                                                               ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg2  ; double_clk   ; clock       ; 0.000        ; -0.219     ; 3.485      ;
; 3.506  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[15][2]                                                                                               ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; double_clk   ; clock       ; 0.000        ; -0.295     ; 3.477      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg0  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_memory_reg0  ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg1  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a1~porta_memory_reg0  ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg2  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a2~porta_memory_reg0  ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg3  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a4~porta_memory_reg0  ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg4  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a20~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg5  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a21~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg6  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a22~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg7  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a23~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg8  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a24~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg9  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a25~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg10 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a26~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg11 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a27~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg12 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a30~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg13 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a31~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg0  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_memory_reg0  ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg1  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a5~porta_memory_reg0  ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg2  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a6~porta_memory_reg0  ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg3  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a7~porta_memory_reg0  ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg4  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a8~porta_memory_reg0  ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg5  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a9~porta_memory_reg0  ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg6  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a10~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg7  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a11~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg8  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a12~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg9  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a13~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg10 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a14~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg11 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a15~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg12 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a16~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg13 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a17~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg14 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a18~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg15 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a19~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg16 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a28~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.755  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg17 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a29~porta_memory_reg0 ; double_clk   ; clock       ; -0.500       ; -0.635     ; 2.854      ;
; 3.882  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[15][8]                                                                                               ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg4  ; double_clk   ; clock       ; 0.000        ; -0.213     ; 3.903      ;
; 3.998  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[13][8]                                                                                               ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg4  ; double_clk   ; clock       ; 0.000        ; -0.215     ; 4.017      ;
; 4.024  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[15][0]                                                                                               ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg0  ; double_clk   ; clock       ; 0.000        ; -0.203     ; 4.055      ;
; 4.029  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[15][14]                                                                                              ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg10 ; double_clk   ; clock       ; 0.000        ; -0.218     ; 4.045      ;
; 4.087  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[22][9]                                                                                               ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg5  ; double_clk   ; clock       ; 0.000        ; -0.200     ; 4.121      ;
; 4.095  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[10][12]                                                                                              ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg8  ; double_clk   ; clock       ; 0.000        ; -0.216     ; 4.113      ;
; 4.112  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[12][14]                                                                                              ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg10 ; double_clk   ; clock       ; 0.000        ; -0.220     ; 4.126      ;
; 4.197  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[22][3]                                                                                               ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; double_clk   ; clock       ; 0.000        ; -0.268     ; 4.195      ;
; 4.235  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[15][0]                                                                                               ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; double_clk   ; clock       ; 0.000        ; -0.279     ; 4.222      ;
; 4.237  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[14][9]                                                                                               ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg5  ; double_clk   ; clock       ; 0.000        ; -0.228     ; 4.243      ;
; 4.240  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[30][3]                                                                                               ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; double_clk   ; clock       ; 0.000        ; -0.268     ; 4.238      ;
; 4.271  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[22][3]                                                                                               ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg0  ; double_clk   ; clock       ; 0.000        ; -0.192     ; 4.313      ;
; 4.314  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[30][3]                                                                                               ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg0  ; double_clk   ; clock       ; 0.000        ; -0.192     ; 4.356      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'double_clk'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.084 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                       ; double_clk   ; double_clk  ; 0.000        ; 4.228      ; 2.660      ;
; -2.084 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                       ; double_clk   ; double_clk  ; 0.000        ; 4.228      ; 2.660      ;
; -2.084 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                       ; double_clk   ; double_clk  ; 0.000        ; 4.228      ; 2.660      ;
; -2.084 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                       ; double_clk   ; double_clk  ; 0.000        ; 4.228      ; 2.660      ;
; -1.762 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg    ; double_clk   ; double_clk  ; 0.000        ; 4.305      ; 3.027      ;
; -1.762 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg    ; double_clk   ; double_clk  ; 0.000        ; 4.305      ; 3.027      ;
; -1.584 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                       ; double_clk   ; double_clk  ; -0.500       ; 4.228      ; 2.660      ;
; -1.584 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                       ; double_clk   ; double_clk  ; -0.500       ; 4.228      ; 2.660      ;
; -1.584 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                       ; double_clk   ; double_clk  ; -0.500       ; 4.228      ; 2.660      ;
; -1.584 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                       ; double_clk   ; double_clk  ; -0.500       ; 4.228      ; 2.660      ;
; -1.262 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg    ; double_clk   ; double_clk  ; -0.500       ; 4.305      ; 3.027      ;
; -1.262 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg    ; double_clk   ; double_clk  ; -0.500       ; 4.305      ; 3.027      ;
; 0.520  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[10][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.281      ; 1.067      ;
; 1.047  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[15][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.281      ; 1.594      ;
; 1.236  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[18][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.277      ; 1.779      ;
; 1.239  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[29][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.253      ; 1.758      ;
; 1.250  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[0]                                    ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[18][0]                                                                                            ; double_clk   ; double_clk  ; 0.000        ; -0.001     ; 1.515      ;
; 1.251  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[0]                                    ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[22][0]                                                                                            ; double_clk   ; double_clk  ; 0.000        ; -0.001     ; 1.516      ;
; 1.256  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[25][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.280      ; 1.802      ;
; 1.259  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[15][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.280      ; 1.805      ;
; 1.321  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[2] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[9][2]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.303      ; 1.890      ;
; 1.335  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[20][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.265      ; 1.866      ;
; 1.367  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[25][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.271      ; 1.904      ;
; 1.382  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[22][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.277      ; 1.925      ;
; 1.393  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[7][4]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.274      ; 1.933      ;
; 1.394  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[6][4]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.274      ; 1.934      ;
; 1.437  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[31][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.259      ; 1.962      ;
; 1.445  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[8][4]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.268      ; 1.979      ;
; 1.454  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[1] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[10][1]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.269      ; 1.989      ;
; 1.454  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[11][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.268      ; 1.988      ;
; 1.454  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[9][4]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.268      ; 1.988      ;
; 1.457  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[1] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[11][1]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.269      ; 1.992      ;
; 1.475  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[22][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.253      ; 1.994      ;
; 1.551  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[23][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.260      ; 2.077      ;
; 1.563  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[13][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.259      ; 2.088      ;
; 1.564  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[9][5]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.279      ; 2.109      ;
; 1.577  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[7]                                    ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; double_clk   ; double_clk  ; 0.000        ; 0.128      ; 1.939      ;
; 1.579  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[29][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.293      ; 2.138      ;
; 1.580  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[28][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.257      ; 2.103      ;
; 1.580  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[30][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.257      ; 2.103      ;
; 1.603  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[12][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.268      ; 2.137      ;
; 1.630  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[10][4]                                                                                            ; double_clk   ; double_clk  ; -0.500       ; -0.329     ; 1.067      ;
; 1.636  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[16][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.279      ; 2.181      ;
; 1.638  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[3]                                    ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; double_clk   ; double_clk  ; 0.000        ; 0.128      ; 2.000      ;
; 1.670  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[4][3]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.284      ; 2.220      ;
; 1.681  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[19][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.262      ; 2.209      ;
; 1.681  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.262      ; 2.209      ;
; 1.690  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[4][4]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.275      ; 2.231      ;
; 1.691  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[5][4]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.275      ; 2.232      ;
; 1.729  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[26][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.247      ; 2.242      ;
; 1.737  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[13][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.273      ; 2.276      ;
; 1.740  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[12][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.273      ; 2.279      ;
; 1.740  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[7] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[18][7]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.286      ; 2.292      ;
; 1.743  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[19][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.270      ; 2.279      ;
; 1.749  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.270      ; 2.285      ;
; 1.751  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[2][4]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.256      ; 2.273      ;
; 1.753  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[19][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.257      ; 2.276      ;
; 1.754  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[24][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.279      ; 2.299      ;
; 1.770  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[14][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.256      ; 2.292      ;
; 1.770  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[15][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.256      ; 2.292      ;
; 1.773  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[1][4]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.280      ; 2.319      ;
; 1.777  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[17][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.286      ; 2.329      ;
; 1.777  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][4]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.280      ; 2.323      ;
; 1.782  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[21][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.286      ; 2.334      ;
; 1.793  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[14][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.272      ; 2.331      ;
; 1.793  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[12][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.272      ; 2.331      ;
; 1.805  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[13][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.273      ; 2.344      ;
; 1.806  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[6]                                    ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; double_clk   ; double_clk  ; 0.000        ; 0.128      ; 2.168      ;
; 1.824  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[2][3]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.272      ; 2.362      ;
; 1.824  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][3]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.272      ; 2.362      ;
; 1.826  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[4]                                    ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; double_clk   ; double_clk  ; 0.000        ; 0.156      ; 2.216      ;
; 1.845  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][5]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.272      ; 2.383      ;
; 1.848  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[2]                                    ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; double_clk   ; double_clk  ; 0.000        ; 0.157      ; 2.239      ;
; 1.856  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[11][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.267      ; 2.389      ;
; 1.860  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[9][3]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.267      ; 2.393      ;
; 1.860  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[6][3]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.282      ; 2.408      ;
; 1.862  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[7][3]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.282      ; 2.410      ;
; 1.873  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[11][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.267      ; 2.406      ;
; 1.883  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[23][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.267      ; 2.416      ;
; 1.886  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[14][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.264      ; 2.416      ;
; 1.887  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[31][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.267      ; 2.420      ;
; 1.888  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[23][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.265      ; 2.419      ;
; 1.891  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[30][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.253      ; 2.410      ;
; 1.902  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.258      ; 2.426      ;
; 1.903  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[24][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.258      ; 2.427      ;
; 1.907  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[26][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.254      ; 2.427      ;
; 1.909  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[17][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.277      ; 2.452      ;
; 1.911  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[21][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.277      ; 2.454      ;
; 1.912  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[1] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[23][1]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.265      ; 2.443      ;
; 1.912  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[1] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[31][1]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.265      ; 2.443      ;
; 1.955  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[10][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.274      ; 2.495      ;
; 1.958  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[8][5]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.274      ; 2.498      ;
; 1.960  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[20][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.273      ; 2.499      ;
; 1.961  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[22][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.273      ; 2.500      ;
; 1.969  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[5]                                    ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; double_clk   ; double_clk  ; 0.000        ; 0.157      ; 2.360      ;
; 1.971  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[7] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[19][7]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.281      ; 2.518      ;
; 1.975  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[7] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[31][7]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.281      ; 2.522      ;
; 1.997  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[29][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.291      ; 2.554      ;
; 2.004  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[24][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.287      ; 2.557      ;
; 2.004  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[16][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.287      ; 2.557      ;
+--------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'double_clk'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; switch[*]  ; clock      ; 0.326  ; 0.326  ; Rise       ; clock           ;
;  switch[0] ; clock      ; -0.881 ; -0.881 ; Rise       ; clock           ;
;  switch[1] ; clock      ; 0.326  ; 0.326  ; Rise       ; clock           ;
;  switch[2] ; clock      ; -0.955 ; -0.955 ; Rise       ; clock           ;
;  switch[3] ; clock      ; -0.189 ; -0.189 ; Rise       ; clock           ;
;  switch[4] ; clock      ; -0.980 ; -0.980 ; Rise       ; clock           ;
;  switch[5] ; clock      ; -0.145 ; -0.145 ; Rise       ; clock           ;
;  switch[6] ; clock      ; -1.040 ; -1.040 ; Rise       ; clock           ;
;  switch[7] ; clock      ; -0.182 ; -0.182 ; Rise       ; clock           ;
; switch[*]  ; double_clk ; -0.284 ; -0.284 ; Fall       ; double_clk      ;
;  switch[0] ; double_clk ; -1.491 ; -1.491 ; Fall       ; double_clk      ;
;  switch[1] ; double_clk ; -0.284 ; -0.284 ; Fall       ; double_clk      ;
;  switch[2] ; double_clk ; -1.565 ; -1.565 ; Fall       ; double_clk      ;
;  switch[3] ; double_clk ; -0.799 ; -0.799 ; Fall       ; double_clk      ;
;  switch[4] ; double_clk ; -1.590 ; -1.590 ; Fall       ; double_clk      ;
;  switch[5] ; double_clk ; -0.755 ; -0.755 ; Fall       ; double_clk      ;
;  switch[6] ; double_clk ; -1.650 ; -1.650 ; Fall       ; double_clk      ;
;  switch[7] ; double_clk ; -0.792 ; -0.792 ; Fall       ; double_clk      ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; switch[*]  ; clock      ; 1.270  ; 1.270  ; Rise       ; clock           ;
;  switch[0] ; clock      ; 1.111  ; 1.111  ; Rise       ; clock           ;
;  switch[1] ; clock      ; -0.096 ; -0.096 ; Rise       ; clock           ;
;  switch[2] ; clock      ; 1.185  ; 1.185  ; Rise       ; clock           ;
;  switch[3] ; clock      ; 0.419  ; 0.419  ; Rise       ; clock           ;
;  switch[4] ; clock      ; 1.210  ; 1.210  ; Rise       ; clock           ;
;  switch[5] ; clock      ; 0.375  ; 0.375  ; Rise       ; clock           ;
;  switch[6] ; clock      ; 1.270  ; 1.270  ; Rise       ; clock           ;
;  switch[7] ; clock      ; 0.412  ; 0.412  ; Rise       ; clock           ;
; switch[*]  ; double_clk ; 1.880  ; 1.880  ; Fall       ; double_clk      ;
;  switch[0] ; double_clk ; 1.721  ; 1.721  ; Fall       ; double_clk      ;
;  switch[1] ; double_clk ; 0.514  ; 0.514  ; Fall       ; double_clk      ;
;  switch[2] ; double_clk ; 1.795  ; 1.795  ; Fall       ; double_clk      ;
;  switch[3] ; double_clk ; 1.029  ; 1.029  ; Fall       ; double_clk      ;
;  switch[4] ; double_clk ; 1.820  ; 1.820  ; Fall       ; double_clk      ;
;  switch[5] ; double_clk ; 0.985  ; 0.985  ; Fall       ; double_clk      ;
;  switch[6] ; double_clk ; 1.880  ; 1.880  ; Fall       ; double_clk      ;
;  switch[7] ; double_clk ; 1.022  ; 1.022  ; Fall       ; double_clk      ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; out_digit0_high[*]  ; clock      ; 11.157 ; 11.157 ; Rise       ; clock           ;
;  out_digit0_high[0] ; clock      ; 11.108 ; 11.108 ; Rise       ; clock           ;
;  out_digit0_high[1] ; clock      ; 11.132 ; 11.132 ; Rise       ; clock           ;
;  out_digit0_high[2] ; clock      ; 11.088 ; 11.088 ; Rise       ; clock           ;
;  out_digit0_high[3] ; clock      ; 11.102 ; 11.102 ; Rise       ; clock           ;
;  out_digit0_high[4] ; clock      ; 11.090 ; 11.090 ; Rise       ; clock           ;
;  out_digit0_high[5] ; clock      ; 11.126 ; 11.126 ; Rise       ; clock           ;
;  out_digit0_high[6] ; clock      ; 11.157 ; 11.157 ; Rise       ; clock           ;
; out_digit0_high[*]  ; double_clk ; 11.767 ; 11.767 ; Fall       ; double_clk      ;
;  out_digit0_high[0] ; double_clk ; 11.718 ; 11.718 ; Fall       ; double_clk      ;
;  out_digit0_high[1] ; double_clk ; 11.742 ; 11.742 ; Fall       ; double_clk      ;
;  out_digit0_high[2] ; double_clk ; 11.698 ; 11.698 ; Fall       ; double_clk      ;
;  out_digit0_high[3] ; double_clk ; 11.712 ; 11.712 ; Fall       ; double_clk      ;
;  out_digit0_high[4] ; double_clk ; 11.700 ; 11.700 ; Fall       ; double_clk      ;
;  out_digit0_high[5] ; double_clk ; 11.736 ; 11.736 ; Fall       ; double_clk      ;
;  out_digit0_high[6] ; double_clk ; 11.767 ; 11.767 ; Fall       ; double_clk      ;
+---------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; out_digit0_high[*]  ; clock      ; 10.302 ; 10.302 ; Rise       ; clock           ;
;  out_digit0_high[0] ; clock      ; 10.319 ; 10.319 ; Rise       ; clock           ;
;  out_digit0_high[1] ; clock      ; 10.340 ; 10.340 ; Rise       ; clock           ;
;  out_digit0_high[2] ; clock      ; 10.302 ; 10.302 ; Rise       ; clock           ;
;  out_digit0_high[3] ; clock      ; 10.315 ; 10.315 ; Rise       ; clock           ;
;  out_digit0_high[4] ; clock      ; 10.302 ; 10.302 ; Rise       ; clock           ;
;  out_digit0_high[5] ; clock      ; 10.336 ; 10.336 ; Rise       ; clock           ;
;  out_digit0_high[6] ; clock      ; 10.365 ; 10.365 ; Rise       ; clock           ;
; out_digit0_high[*]  ; double_clk ; 10.912 ; 10.912 ; Fall       ; double_clk      ;
;  out_digit0_high[0] ; double_clk ; 10.929 ; 10.929 ; Fall       ; double_clk      ;
;  out_digit0_high[1] ; double_clk ; 10.950 ; 10.950 ; Fall       ; double_clk      ;
;  out_digit0_high[2] ; double_clk ; 10.912 ; 10.912 ; Fall       ; double_clk      ;
;  out_digit0_high[3] ; double_clk ; 10.925 ; 10.925 ; Fall       ; double_clk      ;
;  out_digit0_high[4] ; double_clk ; 10.912 ; 10.912 ; Fall       ; double_clk      ;
;  out_digit0_high[5] ; double_clk ; 10.946 ; 10.946 ; Fall       ; double_clk      ;
;  out_digit0_high[6] ; double_clk ; 10.975 ; 10.975 ; Fall       ; double_clk      ;
+---------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------+
; Fast Model Setup Summary             ;
+------------+---------+---------------+
; Clock      ; Slack   ; End Point TNS ;
+------------+---------+---------------+
; double_clk ; -13.631 ; -13592.147    ;
; clock      ; -12.638 ; -502.210      ;
+------------+---------+---------------+


+-------------------------------------+
; Fast Model Hold Summary             ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clock      ; -1.707 ; -8.144        ;
; double_clk ; -1.304 ; -7.752        ;
+------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; double_clk ; -2.000 ; -1357.076        ;
; clock      ; -2.000 ; -335.456         ;
+------------+--------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'double_clk'                                                                                                                                                                                                                                                                             ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                 ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.631 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[12]             ; clock        ; double_clk  ; 0.500        ; -1.315     ; 12.848     ;
; -13.631 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[12]             ; clock        ; double_clk  ; 0.500        ; -1.315     ; 12.848     ;
; -13.631 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[12]             ; clock        ; double_clk  ; 0.500        ; -1.315     ; 12.848     ;
; -13.631 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[12]             ; clock        ; double_clk  ; 0.500        ; -1.315     ; 12.848     ;
; -13.631 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[12]             ; clock        ; double_clk  ; 0.500        ; -1.315     ; 12.848     ;
; -13.631 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[12]             ; clock        ; double_clk  ; 0.500        ; -1.315     ; 12.848     ;
; -13.507 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[26][1] ; clock        ; double_clk  ; 0.500        ; -1.326     ; 12.713     ;
; -13.507 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[26][1] ; clock        ; double_clk  ; 0.500        ; -1.326     ; 12.713     ;
; -13.507 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[26][1] ; clock        ; double_clk  ; 0.500        ; -1.326     ; 12.713     ;
; -13.507 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[26][1] ; clock        ; double_clk  ; 0.500        ; -1.326     ; 12.713     ;
; -13.507 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[26][1] ; clock        ; double_clk  ; 0.500        ; -1.326     ; 12.713     ;
; -13.507 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[26][1] ; clock        ; double_clk  ; 0.500        ; -1.326     ; 12.713     ;
; -13.506 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[18][1] ; clock        ; double_clk  ; 0.500        ; -1.326     ; 12.712     ;
; -13.506 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[18][1] ; clock        ; double_clk  ; 0.500        ; -1.326     ; 12.712     ;
; -13.506 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[18][1] ; clock        ; double_clk  ; 0.500        ; -1.326     ; 12.712     ;
; -13.506 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[18][1] ; clock        ; double_clk  ; 0.500        ; -1.326     ; 12.712     ;
; -13.506 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[18][1] ; clock        ; double_clk  ; 0.500        ; -1.326     ; 12.712     ;
; -13.506 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[18][1] ; clock        ; double_clk  ; 0.500        ; -1.326     ; 12.712     ;
; -13.497 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[18]             ; clock        ; double_clk  ; 0.500        ; -1.310     ; 12.719     ;
; -13.497 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[18]             ; clock        ; double_clk  ; 0.500        ; -1.310     ; 12.719     ;
; -13.497 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[18]             ; clock        ; double_clk  ; 0.500        ; -1.310     ; 12.719     ;
; -13.497 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[18]             ; clock        ; double_clk  ; 0.500        ; -1.310     ; 12.719     ;
; -13.497 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[18]             ; clock        ; double_clk  ; 0.500        ; -1.310     ; 12.719     ;
; -13.497 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[18]             ; clock        ; double_clk  ; 0.500        ; -1.310     ; 12.719     ;
; -13.490 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[14]             ; clock        ; double_clk  ; 0.500        ; -1.309     ; 12.713     ;
; -13.490 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[14]             ; clock        ; double_clk  ; 0.500        ; -1.309     ; 12.713     ;
; -13.490 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[14]             ; clock        ; double_clk  ; 0.500        ; -1.309     ; 12.713     ;
; -13.490 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[14]             ; clock        ; double_clk  ; 0.500        ; -1.309     ; 12.713     ;
; -13.490 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[14]             ; clock        ; double_clk  ; 0.500        ; -1.309     ; 12.713     ;
; -13.490 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[14]             ; clock        ; double_clk  ; 0.500        ; -1.309     ; 12.713     ;
; -13.489 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[13]             ; clock        ; double_clk  ; 0.500        ; -1.320     ; 12.701     ;
; -13.489 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[13]             ; clock        ; double_clk  ; 0.500        ; -1.320     ; 12.701     ;
; -13.489 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[13]             ; clock        ; double_clk  ; 0.500        ; -1.320     ; 12.701     ;
; -13.489 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[13]             ; clock        ; double_clk  ; 0.500        ; -1.320     ; 12.701     ;
; -13.489 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[13]             ; clock        ; double_clk  ; 0.500        ; -1.320     ; 12.701     ;
; -13.489 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[13]             ; clock        ; double_clk  ; 0.500        ; -1.320     ; 12.701     ;
; -13.450 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[5][1]  ; clock        ; double_clk  ; 0.500        ; -1.336     ; 12.646     ;
; -13.450 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[4]              ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.641     ;
; -13.450 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[5][1]  ; clock        ; double_clk  ; 0.500        ; -1.336     ; 12.646     ;
; -13.450 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[5][1]  ; clock        ; double_clk  ; 0.500        ; -1.336     ; 12.646     ;
; -13.450 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[5][1]  ; clock        ; double_clk  ; 0.500        ; -1.336     ; 12.646     ;
; -13.450 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[5][1]  ; clock        ; double_clk  ; 0.500        ; -1.336     ; 12.646     ;
; -13.450 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[5][1]  ; clock        ; double_clk  ; 0.500        ; -1.336     ; 12.646     ;
; -13.450 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[4]              ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.641     ;
; -13.450 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[4]              ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.641     ;
; -13.450 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[4]              ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.641     ;
; -13.450 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[4]              ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.641     ;
; -13.450 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[4]              ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.641     ;
; -13.449 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[24]             ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.640     ;
; -13.449 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[24]             ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.640     ;
; -13.449 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[24]             ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.640     ;
; -13.449 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[24]             ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.640     ;
; -13.449 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[24]             ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.640     ;
; -13.449 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[24]             ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.640     ;
; -13.448 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[9]              ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.639     ;
; -13.448 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[9]              ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.639     ;
; -13.448 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[9]              ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.639     ;
; -13.448 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[9]              ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.639     ;
; -13.448 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[9]              ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.639     ;
; -13.448 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[9]              ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.639     ;
; -13.445 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[1][1]  ; clock        ; double_clk  ; 0.500        ; -1.337     ; 12.640     ;
; -13.445 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[23]             ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.636     ;
; -13.445 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[1][1]  ; clock        ; double_clk  ; 0.500        ; -1.337     ; 12.640     ;
; -13.445 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[1][1]  ; clock        ; double_clk  ; 0.500        ; -1.337     ; 12.640     ;
; -13.445 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[1][1]  ; clock        ; double_clk  ; 0.500        ; -1.337     ; 12.640     ;
; -13.445 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[1][1]  ; clock        ; double_clk  ; 0.500        ; -1.337     ; 12.640     ;
; -13.445 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[1][1]  ; clock        ; double_clk  ; 0.500        ; -1.337     ; 12.640     ;
; -13.445 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[23]             ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.636     ;
; -13.445 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[23]             ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.636     ;
; -13.445 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[23]             ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.636     ;
; -13.445 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[23]             ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.636     ;
; -13.445 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[23]             ; clock        ; double_clk  ; 0.500        ; -1.341     ; 12.636     ;
; -13.441 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[2][1]  ; clock        ; double_clk  ; 0.500        ; -1.337     ; 12.636     ;
; -13.441 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[2][1]  ; clock        ; double_clk  ; 0.500        ; -1.337     ; 12.636     ;
; -13.441 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[2][1]  ; clock        ; double_clk  ; 0.500        ; -1.337     ; 12.636     ;
; -13.441 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[2][1]  ; clock        ; double_clk  ; 0.500        ; -1.337     ; 12.636     ;
; -13.441 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[2][1]  ; clock        ; double_clk  ; 0.500        ; -1.337     ; 12.636     ;
; -13.441 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[2][1]  ; clock        ; double_clk  ; 0.500        ; -1.337     ; 12.636     ;
; -13.427 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][1] ; clock        ; double_clk  ; 0.500        ; -1.333     ; 12.626     ;
; -13.427 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][1] ; clock        ; double_clk  ; 0.500        ; -1.333     ; 12.626     ;
; -13.427 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][1] ; clock        ; double_clk  ; 0.500        ; -1.333     ; 12.626     ;
; -13.427 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][1] ; clock        ; double_clk  ; 0.500        ; -1.333     ; 12.626     ;
; -13.427 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][1] ; clock        ; double_clk  ; 0.500        ; -1.333     ; 12.626     ;
; -13.427 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][1] ; clock        ; double_clk  ; 0.500        ; -1.333     ; 12.626     ;
; -13.420 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][1]  ; clock        ; double_clk  ; 0.500        ; -1.334     ; 12.618     ;
; -13.420 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][1]  ; clock        ; double_clk  ; 0.500        ; -1.334     ; 12.618     ;
; -13.420 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][1]  ; clock        ; double_clk  ; 0.500        ; -1.334     ; 12.618     ;
; -13.420 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][1]  ; clock        ; double_clk  ; 0.500        ; -1.334     ; 12.618     ;
; -13.420 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][1]  ; clock        ; double_clk  ; 0.500        ; -1.334     ; 12.618     ;
; -13.420 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][1]  ; clock        ; double_clk  ; 0.500        ; -1.334     ; 12.618     ;
; -13.404 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[11]             ; clock        ; double_clk  ; 0.500        ; -1.339     ; 12.597     ;
; -13.404 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[11]             ; clock        ; double_clk  ; 0.500        ; -1.339     ; 12.597     ;
; -13.404 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[11]             ; clock        ; double_clk  ; 0.500        ; -1.339     ; 12.597     ;
; -13.404 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[11]             ; clock        ; double_clk  ; 0.500        ; -1.339     ; 12.597     ;
; -13.404 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[11]             ; clock        ; double_clk  ; 0.500        ; -1.339     ; 12.597     ;
; -13.404 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[11]             ; clock        ; double_clk  ; 0.500        ; -1.339     ; 12.597     ;
; -13.401 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[21]             ; clock        ; double_clk  ; 0.500        ; -1.320     ; 12.613     ;
; -13.401 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[21]             ; clock        ; double_clk  ; 0.500        ; -1.320     ; 12.613     ;
; -13.401 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[21]             ; clock        ; double_clk  ; 0.500        ; -1.320     ; 12.613     ;
; -13.401 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[21]             ; clock        ; double_clk  ; 0.500        ; -1.320     ; 12.613     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                 ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -12.638 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; clock        ; clock       ; 0.500        ; -1.431     ; 11.739     ;
; -11.998 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; 0.500        ; -1.351     ; 11.146     ;
; -11.998 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg       ; clock        ; clock       ; 0.500        ; -1.351     ; 11.146     ;
; -11.998 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; 0.500        ; -1.351     ; 11.146     ;
; -11.998 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; 0.500        ; -1.351     ; 11.146     ;
; -11.998 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; 0.500        ; -1.351     ; 11.146     ;
; -11.998 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; 0.500        ; -1.351     ; 11.146     ;
; -11.998 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; 0.500        ; -1.351     ; 11.146     ;
; -11.998 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg       ; clock        ; clock       ; 0.500        ; -1.351     ; 11.146     ;
; -11.998 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg       ; clock        ; clock       ; 0.500        ; -1.351     ; 11.146     ;
; -11.998 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg       ; clock        ; clock       ; 0.500        ; -1.351     ; 11.146     ;
; -11.998 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg       ; clock        ; clock       ; 0.500        ; -1.351     ; 11.146     ;
; -11.998 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg       ; clock        ; clock       ; 0.500        ; -1.351     ; 11.146     ;
; -11.787 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.935     ;
; -11.787 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.935     ;
; -11.787 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.935     ;
; -11.787 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.935     ;
; -11.787 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.935     ;
; -11.787 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.935     ;
; -11.787 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.935     ;
; -11.787 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.935     ;
; -11.787 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.935     ;
; -11.787 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.935     ;
; -11.787 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.935     ;
; -11.787 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.935     ;
; -11.742 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.890     ;
; -11.742 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.890     ;
; -11.742 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.890     ;
; -11.742 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.890     ;
; -11.742 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.890     ;
; -11.742 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.890     ;
; -11.742 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.890     ;
; -11.742 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.890     ;
; -11.742 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.890     ;
; -11.742 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.890     ;
; -11.742 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.890     ;
; -11.742 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.890     ;
; -11.625 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.773     ;
; -11.625 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.773     ;
; -11.625 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.773     ;
; -11.625 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.773     ;
; -11.625 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.773     ;
; -11.625 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.773     ;
; -11.625 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.773     ;
; -11.625 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.773     ;
; -11.625 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.773     ;
; -11.625 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.773     ;
; -11.625 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.773     ;
; -11.625 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.773     ;
; -11.542 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.690     ;
; -11.542 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.690     ;
; -11.542 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.690     ;
; -11.542 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.690     ;
; -11.542 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.690     ;
; -11.542 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.690     ;
; -11.537 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.685     ;
; -11.537 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.685     ;
; -11.537 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.685     ;
; -11.537 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.685     ;
; -11.537 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.685     ;
; -11.537 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.685     ;
; -11.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.630     ;
; -11.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.630     ;
; -11.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.630     ;
; -11.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.630     ;
; -11.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.630     ;
; -11.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.630     ;
; -11.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.630     ;
; -11.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.630     ;
; -11.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.630     ;
; -11.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.630     ;
; -11.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.630     ;
; -11.482 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 0.500        ; -1.351     ; 10.630     ;
; -10.874 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; double_clk   ; clock       ; 1.000        ; -0.167     ; 11.739     ;
; -10.874 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; double_clk   ; clock       ; 1.000        ; -0.167     ; 11.739     ;
; -10.874 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; double_clk   ; clock       ; 1.000        ; -0.167     ; 11.739     ;
; -10.874 ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; double_clk   ; clock       ; 1.000        ; -0.167     ; 11.739     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.707 ; double_clk                                                      ; double_clk                                                                                                                                                   ; double_clk   ; clock       ; 0.000        ; 1.781      ; 0.367      ;
; -1.207 ; double_clk                                                      ; double_clk                                                                                                                                                   ; double_clk   ; clock       ; -0.500       ; 1.781      ; 0.367      ;
; -1.082 ; double_clk                                                      ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; double_clk   ; clock       ; 0.000        ; 2.097      ; 1.308      ;
; -1.082 ; double_clk                                                      ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; double_clk   ; clock       ; 0.000        ; 2.097      ; 1.308      ;
; -1.082 ; double_clk                                                      ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; double_clk   ; clock       ; 0.000        ; 2.097      ; 1.308      ;
; -1.082 ; double_clk                                                      ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; double_clk   ; clock       ; 0.000        ; 2.097      ; 1.308      ;
; -1.046 ; double_clk                                                      ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ; double_clk   ; clock       ; 0.000        ; 2.177      ; 1.410      ;
; -1.046 ; double_clk                                                      ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg       ; double_clk   ; clock       ; 0.000        ; 2.177      ; 1.410      ;
; -0.582 ; double_clk                                                      ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; double_clk   ; clock       ; -0.500       ; 2.097      ; 1.308      ;
; -0.582 ; double_clk                                                      ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; double_clk   ; clock       ; -0.500       ; 2.097      ; 1.308      ;
; -0.582 ; double_clk                                                      ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; double_clk   ; clock       ; -0.500       ; 2.097      ; 1.308      ;
; -0.582 ; double_clk                                                      ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; double_clk   ; clock       ; -0.500       ; 2.097      ; 1.308      ;
; -0.546 ; double_clk                                                      ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ; double_clk   ; clock       ; -0.500       ; 2.177      ; 1.410      ;
; -0.546 ; double_clk                                                      ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg       ; double_clk   ; clock       ; -0.500       ; 2.177      ; 1.410      ;
; -0.017 ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[7]               ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5    ; double_clk   ; clock       ; -0.500       ; 1.315      ; 0.936      ;
; 0.029  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[3]               ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1    ; double_clk   ; clock       ; -0.500       ; 1.315      ; 0.982      ;
; 0.077  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[6]               ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4    ; double_clk   ; clock       ; -0.500       ; 1.315      ; 1.030      ;
; 0.089  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[4]               ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2    ; double_clk   ; clock       ; -0.500       ; 1.341      ; 1.068      ;
; 0.110  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[2]               ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0    ; double_clk   ; clock       ; -0.500       ; 1.339      ; 1.087      ;
; 0.135  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[5]               ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3    ; double_clk   ; clock       ; -0.500       ; 1.339      ; 1.112      ;
; 1.405  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[13][14] ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg10 ; double_clk   ; clock       ; 0.000        ; -0.031     ; 1.512      ;
; 1.495  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[15][2]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg2  ; double_clk   ; clock       ; 0.000        ; -0.032     ; 1.601      ;
; 1.539  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[15][2]  ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; double_clk   ; clock       ; 0.000        ; -0.111     ; 1.580      ;
; 1.680  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[15][8]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg4  ; double_clk   ; clock       ; 0.000        ; -0.027     ; 1.791      ;
; 1.716  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[15][14] ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg10 ; double_clk   ; clock       ; 0.000        ; -0.029     ; 1.825      ;
; 1.730  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[15][0]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg0  ; double_clk   ; clock       ; 0.000        ; -0.015     ; 1.853      ;
; 1.730  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[22][9]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg5  ; double_clk   ; clock       ; 0.000        ; -0.016     ; 1.852      ;
; 1.736  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[13][8]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg4  ; double_clk   ; clock       ; 0.000        ; -0.028     ; 1.846      ;
; 1.739  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[12][14] ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg10 ; double_clk   ; clock       ; 0.000        ; -0.031     ; 1.846      ;
; 1.763  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[10][12] ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg8  ; double_clk   ; clock       ; 0.000        ; -0.029     ; 1.872      ;
; 1.808  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[22][3]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg0  ; double_clk   ; clock       ; 0.000        ; -0.005     ; 1.941      ;
; 1.824  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[30][3]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg0  ; double_clk   ; clock       ; 0.000        ; -0.005     ; 1.957      ;
; 1.829  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[14][9]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg5  ; double_clk   ; clock       ; 0.000        ; -0.040     ; 1.927      ;
; 1.841  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[22][3]  ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; double_clk   ; clock       ; 0.000        ; -0.084     ; 1.909      ;
; 1.842  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][8]   ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg4  ; double_clk   ; clock       ; 0.000        ; -0.001     ; 1.979      ;
; 1.855  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[14][0]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg0  ; double_clk   ; clock       ; 0.000        ; -0.015     ; 1.978      ;
; 1.857  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[14][14] ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg10 ; double_clk   ; clock       ; 0.000        ; -0.029     ; 1.966      ;
; 1.857  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[30][3]  ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; double_clk   ; clock       ; 0.000        ; -0.084     ; 1.925      ;
; 1.877  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[10][6]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg2  ; double_clk   ; clock       ; 0.000        ; -0.011     ; 2.004      ;
; 1.885  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[15][0]  ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; double_clk   ; clock       ; 0.000        ; -0.094     ; 1.943      ;
; 1.910  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[9][12]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg8  ; double_clk   ; clock       ; 0.000        ; -0.029     ; 2.019      ;
; 1.944  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[15][9]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg5  ; double_clk   ; clock       ; 0.000        ; -0.040     ; 2.042      ;
; 1.970  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[31][3]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg0  ; double_clk   ; clock       ; 0.000        ; -0.019     ; 2.089      ;
; 1.980  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[31][5]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg1  ; double_clk   ; clock       ; 0.000        ; 0.002      ; 2.120      ;
; 1.982  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[11][8]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg4  ; double_clk   ; clock       ; 0.000        ; -0.027     ; 2.093      ;
; 1.983  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[11][3]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg0  ; double_clk   ; clock       ; 0.000        ; -0.018     ; 2.103      ;
; 1.984  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[14][2]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg2  ; double_clk   ; clock       ; 0.000        ; -0.026     ; 2.096      ;
; 1.986  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[2][14]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg10 ; double_clk   ; clock       ; 0.000        ; -0.022     ; 2.102      ;
; 2.003  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[31][3]  ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; double_clk   ; clock       ; 0.000        ; -0.098     ; 2.057      ;
; 2.010  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[14][0]  ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; double_clk   ; clock       ; 0.000        ; -0.094     ; 2.068      ;
; 2.016  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[11][3]  ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; double_clk   ; clock       ; 0.000        ; -0.097     ; 2.071      ;
; 2.028  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[14][2]  ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; double_clk   ; clock       ; 0.000        ; -0.105     ; 2.075      ;
; 2.043  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[2][12]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg8  ; double_clk   ; clock       ; 0.000        ; -0.028     ; 2.153      ;
; 2.071  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[10][2]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg2  ; double_clk   ; clock       ; 0.000        ; -0.027     ; 2.182      ;
; 2.072  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[8][12]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg8  ; double_clk   ; clock       ; 0.000        ; -0.046     ; 2.164      ;
; 2.074  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[31][9]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg5  ; double_clk   ; clock       ; 0.000        ; -0.033     ; 2.179      ;
; 2.082  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[9][6]   ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg2  ; double_clk   ; clock       ; 0.000        ; -0.030     ; 2.190      ;
; 2.095  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[8][2]   ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg2  ; double_clk   ; clock       ; 0.000        ; -0.027     ; 2.206      ;
; 2.096  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[11][10] ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg6  ; double_clk   ; clock       ; 0.000        ; -0.046     ; 2.188      ;
; 2.115  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[10][2]  ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; double_clk   ; clock       ; 0.000        ; -0.106     ; 2.161      ;
; 2.122  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][3]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg0  ; double_clk   ; clock       ; 0.000        ; -0.011     ; 2.249      ;
; 2.125  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[11][18] ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg14 ; double_clk   ; clock       ; 0.000        ; -0.046     ; 2.217      ;
; 2.126  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][3]   ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg0  ; double_clk   ; clock       ; 0.000        ; -0.023     ; 2.241      ;
; 2.129  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[9][3]   ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg0  ; double_clk   ; clock       ; 0.000        ; -0.018     ; 2.249      ;
; 2.138  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[12][6]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg2  ; double_clk   ; clock       ; 0.000        ; -0.022     ; 2.254      ;
; 2.139  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[8][2]   ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; double_clk   ; clock       ; 0.000        ; -0.106     ; 2.185      ;
; 2.142  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[10][22] ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg6  ; double_clk   ; clock       ; 0.000        ; -0.014     ; 2.266      ;
; 2.155  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][3]  ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; double_clk   ; clock       ; 0.000        ; -0.090     ; 2.217      ;
; 2.156  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[29][9]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg5  ; double_clk   ; clock       ; 0.000        ; -0.021     ; 2.273      ;
; 2.159  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][3]   ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; double_clk   ; clock       ; 0.000        ; -0.102     ; 2.209      ;
; 2.162  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[9][3]   ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; double_clk   ; clock       ; 0.000        ; -0.097     ; 2.217      ;
; 2.168  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[9][7]   ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg3  ; double_clk   ; clock       ; 0.000        ; -0.029     ; 2.277      ;
; 2.169  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[14][24] ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg8  ; double_clk   ; clock       ; 0.000        ; -0.026     ; 2.281      ;
; 2.172  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[14][28] ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg16 ; double_clk   ; clock       ; 0.000        ; -0.029     ; 2.281      ;
; 2.179  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[9][8]   ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg4  ; double_clk   ; clock       ; 0.000        ; -0.018     ; 2.299      ;
; 2.180  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[30][5]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg1  ; double_clk   ; clock       ; 0.000        ; 0.002      ; 2.320      ;
; 2.184  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[14][3]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg0  ; double_clk   ; clock       ; 0.000        ; -0.022     ; 2.300      ;
; 2.194  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[23][3]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg0  ; double_clk   ; clock       ; 0.000        ; -0.019     ; 2.313      ;
; 2.200  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[31][0]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg0  ; double_clk   ; clock       ; 0.000        ; -0.017     ; 2.321      ;
; 2.206  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[20][9]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg5  ; double_clk   ; clock       ; 0.000        ; -0.021     ; 2.323      ;
; 2.217  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[14][3]  ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; double_clk   ; clock       ; 0.000        ; -0.101     ; 2.268      ;
; 2.227  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[30][9]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg5  ; double_clk   ; clock       ; 0.000        ; -0.044     ; 2.321      ;
; 2.227  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][14]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg10 ; double_clk   ; clock       ; 0.000        ; -0.022     ; 2.343      ;
; 2.227  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[23][3]  ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; double_clk   ; clock       ; 0.000        ; -0.098     ; 2.281      ;
; 2.235  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[6][7]   ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg3  ; double_clk   ; clock       ; 0.000        ; -0.047     ; 2.326      ;
; 2.235  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[12][28] ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg16 ; double_clk   ; clock       ; 0.000        ; -0.024     ; 2.349      ;
; 2.236  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[2][4]   ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg3  ; double_clk   ; clock       ; 0.000        ; -0.015     ; 2.359      ;
; 2.237  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[11][14] ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg10 ; double_clk   ; clock       ; 0.000        ; -0.046     ; 2.329      ;
; 2.238  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[21][12] ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg8  ; double_clk   ; clock       ; 0.000        ; -0.027     ; 2.349      ;
; 2.248  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][5]   ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg1  ; double_clk   ; clock       ; 0.000        ; -0.023     ; 2.363      ;
; 2.252  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[12][8]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg4  ; double_clk   ; clock       ; 0.000        ; -0.018     ; 2.372      ;
; 2.255  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[9][9]   ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg5  ; double_clk   ; clock       ; 0.000        ; -0.029     ; 2.364      ;
; 2.256  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[1][12]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg8  ; double_clk   ; clock       ; 0.000        ; -0.028     ; 2.366      ;
; 2.257  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][13]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg9  ; double_clk   ; clock       ; 0.000        ; -0.019     ; 2.376      ;
; 2.272  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[9][18]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg14 ; double_clk   ; clock       ; 0.000        ; -0.046     ; 2.364      ;
; 2.283  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[9][5]   ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_datain_reg1  ; double_clk   ; clock       ; 0.000        ; -0.030     ; 2.391      ;
; 2.287  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[12][2]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg2  ; double_clk   ; clock       ; 0.000        ; -0.026     ; 2.399      ;
; 2.293  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[11][4]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg3  ; double_clk   ; clock       ; 0.000        ; -0.028     ; 2.403      ;
; 2.305  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[13][2]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg2  ; double_clk   ; clock       ; 0.000        ; -0.026     ; 2.417      ;
; 2.305  ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][0]  ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg0  ; double_clk   ; clock       ; 0.000        ; -0.021     ; 2.422      ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'double_clk'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.304 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                       ; double_clk   ; double_clk  ; 0.000        ; 2.319      ; 1.308      ;
; -1.304 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                       ; double_clk   ; double_clk  ; 0.000        ; 2.319      ; 1.308      ;
; -1.304 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                       ; double_clk   ; double_clk  ; 0.000        ; 2.319      ; 1.308      ;
; -1.304 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                       ; double_clk   ; double_clk  ; 0.000        ; 2.319      ; 1.308      ;
; -1.268 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg    ; double_clk   ; double_clk  ; 0.000        ; 2.399      ; 1.410      ;
; -1.268 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg    ; double_clk   ; double_clk  ; 0.000        ; 2.399      ; 1.410      ;
; -0.804 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[0]                                                                       ; double_clk   ; double_clk  ; -0.500       ; 2.319      ; 1.308      ;
; -0.804 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[1]                                                                       ; double_clk   ; double_clk  ; -0.500       ; 2.319      ; 1.308      ;
; -0.804 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[2]                                                                       ; double_clk   ; double_clk  ; -0.500       ; 2.319      ; 1.308      ;
; -0.804 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|io_output_reg:io_output_regx2|out_port0[3]                                                                       ; double_clk   ; double_clk  ; -0.500       ; 2.319      ; 1.308      ;
; -0.768 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg    ; double_clk   ; double_clk  ; -0.500       ; 2.399      ; 1.410      ;
; -0.768 ; double_clk                                                                           ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_we_reg    ; double_clk   ; double_clk  ; -0.500       ; 2.399      ; 1.410      ;
; 0.290  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[10][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.097      ; 0.539      ;
; 0.536  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[15][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.097      ; 0.785      ;
; 0.547  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[0]                                    ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[18][0]                                                                                            ; double_clk   ; double_clk  ; 0.000        ; 0.000      ; 0.699      ;
; 0.548  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[0]                                    ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[22][0]                                                                                            ; double_clk   ; double_clk  ; 0.000        ; 0.000      ; 0.700      ;
; 0.607  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[18][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.093      ; 0.852      ;
; 0.627  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[29][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.073      ; 0.852      ;
; 0.629  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[25][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.096      ; 0.877      ;
; 0.630  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[2] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[9][2]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.116      ; 0.898      ;
; 0.632  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[15][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.096      ; 0.880      ;
; 0.686  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[20][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.081      ; 0.919      ;
; 0.699  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[22][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.093      ; 0.944      ;
; 0.704  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[25][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.086      ; 0.942      ;
; 0.708  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[1] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[10][1]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.086      ; 0.946      ;
; 0.711  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[1] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[11][1]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.086      ; 0.949      ;
; 0.719  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[6][4]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.089      ; 0.960      ;
; 0.719  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[7][4]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.089      ; 0.960      ;
; 0.733  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[22][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.070      ; 0.955      ;
; 0.743  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[31][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.076      ; 0.971      ;
; 0.744  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[9][5]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.095      ; 0.991      ;
; 0.747  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[7]                                    ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg5 ; double_clk   ; double_clk  ; 0.000        ; 0.051      ; 0.936      ;
; 0.750  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[8][4]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.084      ; 0.986      ;
; 0.756  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[11][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.085      ; 0.993      ;
; 0.756  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[9][4]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.085      ; 0.993      ;
; 0.775  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[23][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.077      ; 1.004      ;
; 0.786  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[13][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.075      ; 1.013      ;
; 0.788  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[29][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.107      ; 1.047      ;
; 0.793  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[3]                                    ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg1 ; double_clk   ; double_clk  ; 0.000        ; 0.051      ; 0.982      ;
; 0.802  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[28][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.073      ; 1.027      ;
; 0.802  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[30][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.073      ; 1.027      ;
; 0.803  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[4][3]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.099      ; 1.054      ;
; 0.813  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[12][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.083      ; 1.048      ;
; 0.828  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[16][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.093      ; 1.073      ;
; 0.841  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[6]                                    ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg4 ; double_clk   ; double_clk  ; 0.000        ; 0.051      ; 1.030      ;
; 0.849  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[7] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[18][7]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.102      ; 1.103      ;
; 0.852  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[13][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.089      ; 1.093      ;
; 0.853  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[4][4]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.090      ; 1.095      ;
; 0.853  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[4]                                    ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg2 ; double_clk   ; double_clk  ; 0.000        ; 0.077      ; 1.068      ;
; 0.855  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[5][4]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.090      ; 1.097      ;
; 0.856  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[12][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.089      ; 1.097      ;
; 0.861  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[19][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.078      ; 1.091      ;
; 0.861  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.078      ; 1.091      ;
; 0.861  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[19][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.086      ; 1.099      ;
; 0.865  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[19][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.075      ; 1.092      ;
; 0.868  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.086      ; 1.106      ;
; 0.870  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[17][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.102      ; 1.124      ;
; 0.871  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][5]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.088      ; 1.111      ;
; 0.874  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[2]                                    ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg0 ; double_clk   ; double_clk  ; 0.000        ; 0.075      ; 1.087      ;
; 0.877  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[21][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.102      ; 1.131      ;
; 0.890  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[14][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.087      ; 1.129      ;
; 0.891  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[12][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.087      ; 1.130      ;
; 0.893  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[11][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.083      ; 1.128      ;
; 0.895  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[2][3]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.088      ; 1.135      ;
; 0.895  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[26][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.064      ; 1.111      ;
; 0.897  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][3]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.088      ; 1.137      ;
; 0.897  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[13][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.089      ; 1.138      ;
; 0.899  ; sc_computer_original:SCO|sc_cpu:cpu|dff32:ip|q[5]                                    ; sc_computer_original:SCO|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_csc1:auto_generated|ram_block1a0~porta_address_reg3 ; double_clk   ; double_clk  ; 0.000        ; 0.075      ; 1.112      ;
; 0.902  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[23][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.082      ; 1.136      ;
; 0.903  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[14][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.080      ; 1.135      ;
; 0.906  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[24][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.093      ; 1.151      ;
; 0.913  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[1][4]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.094      ; 1.159      ;
; 0.915  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[3][4]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.094      ; 1.161      ;
; 0.916  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[14][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.072      ; 1.140      ;
; 0.917  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[15][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.072      ; 1.141      ;
; 0.919  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[1] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[23][1]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.082      ; 1.153      ;
; 0.919  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[1] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[31][1]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.082      ; 1.153      ;
; 0.920  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[6][3]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.097      ; 1.169      ;
; 0.920  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[2][4]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.072      ; 1.144      ;
; 0.921  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[7][3]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.097      ; 1.170      ;
; 0.924  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[11][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.083      ; 1.159      ;
; 0.925  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[26][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.071      ; 1.148      ;
; 0.928  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[9][3]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.083      ; 1.163      ;
; 0.944  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[23][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.084      ; 1.180      ;
; 0.948  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[31][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.084      ; 1.184      ;
; 0.948  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[17][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.091      ; 1.191      ;
; 0.949  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[22][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.089      ; 1.190      ;
; 0.949  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[20][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.089      ; 1.190      ;
; 0.950  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[4] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[21][4]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.091      ; 1.193      ;
; 0.952  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[10][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.089      ; 1.193      ;
; 0.954  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[8][5]                                                                                             ; clock        ; double_clk  ; 0.000        ; 0.089      ; 1.195      ;
; 0.955  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[30][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.070      ; 1.177      ;
; 0.957  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[7] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[19][7]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.098      ; 1.207      ;
; 0.959  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[27][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.076      ; 1.187      ;
; 0.961  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[3] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[24][3]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.076      ; 1.189      ;
; 0.962  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[7] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[31][7]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.098      ; 1.212      ;
; 0.967  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[29][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.106      ; 1.225      ;
; 0.979  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[24][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.101      ; 1.232      ;
; 0.979  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[16][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.101      ; 1.232      ;
; 0.982  ; sc_computer_original:SCO|sc_datamem:dmem|io_input_reg:io_input_regx2|io_read_data[5] ; sc_computer_original:SCO|sc_cpu:cpu|regfile:rf|register[21][5]                                                                                            ; clock        ; double_clk  ; 0.000        ; 0.101      ; 1.235      ;
+--------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'double_clk'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; double_clk ; Fall       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sc_computer_original:SCO|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_pag1:auto_generated|ram_block1a3~porta_address_reg4 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; switch[*]  ; clock      ; -0.109 ; -0.109 ; Rise       ; clock           ;
;  switch[0] ; clock      ; -0.684 ; -0.684 ; Rise       ; clock           ;
;  switch[1] ; clock      ; -0.109 ; -0.109 ; Rise       ; clock           ;
;  switch[2] ; clock      ; -0.750 ; -0.750 ; Rise       ; clock           ;
;  switch[3] ; clock      ; -0.376 ; -0.376 ; Rise       ; clock           ;
;  switch[4] ; clock      ; -0.736 ; -0.736 ; Rise       ; clock           ;
;  switch[5] ; clock      ; -0.307 ; -0.307 ; Rise       ; clock           ;
;  switch[6] ; clock      ; -0.838 ; -0.838 ; Rise       ; clock           ;
;  switch[7] ; clock      ; -0.267 ; -0.267 ; Rise       ; clock           ;
; switch[*]  ; double_clk ; -0.331 ; -0.331 ; Fall       ; double_clk      ;
;  switch[0] ; double_clk ; -0.906 ; -0.906 ; Fall       ; double_clk      ;
;  switch[1] ; double_clk ; -0.331 ; -0.331 ; Fall       ; double_clk      ;
;  switch[2] ; double_clk ; -0.972 ; -0.972 ; Fall       ; double_clk      ;
;  switch[3] ; double_clk ; -0.598 ; -0.598 ; Fall       ; double_clk      ;
;  switch[4] ; double_clk ; -0.958 ; -0.958 ; Fall       ; double_clk      ;
;  switch[5] ; double_clk ; -0.529 ; -0.529 ; Fall       ; double_clk      ;
;  switch[6] ; double_clk ; -1.060 ; -1.060 ; Fall       ; double_clk      ;
;  switch[7] ; double_clk ; -0.489 ; -0.489 ; Fall       ; double_clk      ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; switch[*]  ; clock      ; 0.958 ; 0.958 ; Rise       ; clock           ;
;  switch[0] ; clock      ; 0.804 ; 0.804 ; Rise       ; clock           ;
;  switch[1] ; clock      ; 0.229 ; 0.229 ; Rise       ; clock           ;
;  switch[2] ; clock      ; 0.870 ; 0.870 ; Rise       ; clock           ;
;  switch[3] ; clock      ; 0.496 ; 0.496 ; Rise       ; clock           ;
;  switch[4] ; clock      ; 0.856 ; 0.856 ; Rise       ; clock           ;
;  switch[5] ; clock      ; 0.427 ; 0.427 ; Rise       ; clock           ;
;  switch[6] ; clock      ; 0.958 ; 0.958 ; Rise       ; clock           ;
;  switch[7] ; clock      ; 0.387 ; 0.387 ; Rise       ; clock           ;
; switch[*]  ; double_clk ; 1.180 ; 1.180 ; Fall       ; double_clk      ;
;  switch[0] ; double_clk ; 1.026 ; 1.026 ; Fall       ; double_clk      ;
;  switch[1] ; double_clk ; 0.451 ; 0.451 ; Fall       ; double_clk      ;
;  switch[2] ; double_clk ; 1.092 ; 1.092 ; Fall       ; double_clk      ;
;  switch[3] ; double_clk ; 0.718 ; 0.718 ; Fall       ; double_clk      ;
;  switch[4] ; double_clk ; 1.078 ; 1.078 ; Fall       ; double_clk      ;
;  switch[5] ; double_clk ; 0.649 ; 0.649 ; Fall       ; double_clk      ;
;  switch[6] ; double_clk ; 1.180 ; 1.180 ; Fall       ; double_clk      ;
;  switch[7] ; double_clk ; 0.609 ; 0.609 ; Fall       ; double_clk      ;
+------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; out_digit0_high[*]  ; clock      ; 5.824 ; 5.824 ; Rise       ; clock           ;
;  out_digit0_high[0] ; clock      ; 5.793 ; 5.793 ; Rise       ; clock           ;
;  out_digit0_high[1] ; clock      ; 5.806 ; 5.806 ; Rise       ; clock           ;
;  out_digit0_high[2] ; clock      ; 5.768 ; 5.768 ; Rise       ; clock           ;
;  out_digit0_high[3] ; clock      ; 5.775 ; 5.775 ; Rise       ; clock           ;
;  out_digit0_high[4] ; clock      ; 5.770 ; 5.770 ; Rise       ; clock           ;
;  out_digit0_high[5] ; clock      ; 5.805 ; 5.805 ; Rise       ; clock           ;
;  out_digit0_high[6] ; clock      ; 5.824 ; 5.824 ; Rise       ; clock           ;
; out_digit0_high[*]  ; double_clk ; 6.046 ; 6.046 ; Fall       ; double_clk      ;
;  out_digit0_high[0] ; double_clk ; 6.015 ; 6.015 ; Fall       ; double_clk      ;
;  out_digit0_high[1] ; double_clk ; 6.028 ; 6.028 ; Fall       ; double_clk      ;
;  out_digit0_high[2] ; double_clk ; 5.990 ; 5.990 ; Fall       ; double_clk      ;
;  out_digit0_high[3] ; double_clk ; 5.997 ; 5.997 ; Fall       ; double_clk      ;
;  out_digit0_high[4] ; double_clk ; 5.992 ; 5.992 ; Fall       ; double_clk      ;
;  out_digit0_high[5] ; double_clk ; 6.027 ; 6.027 ; Fall       ; double_clk      ;
;  out_digit0_high[6] ; double_clk ; 6.046 ; 6.046 ; Fall       ; double_clk      ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; out_digit0_high[*]  ; clock      ; 5.490 ; 5.490 ; Rise       ; clock           ;
;  out_digit0_high[0] ; clock      ; 5.512 ; 5.512 ; Rise       ; clock           ;
;  out_digit0_high[1] ; clock      ; 5.523 ; 5.523 ; Rise       ; clock           ;
;  out_digit0_high[2] ; clock      ; 5.490 ; 5.490 ; Rise       ; clock           ;
;  out_digit0_high[3] ; clock      ; 5.497 ; 5.497 ; Rise       ; clock           ;
;  out_digit0_high[4] ; clock      ; 5.492 ; 5.492 ; Rise       ; clock           ;
;  out_digit0_high[5] ; clock      ; 5.523 ; 5.523 ; Rise       ; clock           ;
;  out_digit0_high[6] ; clock      ; 5.541 ; 5.541 ; Rise       ; clock           ;
; out_digit0_high[*]  ; double_clk ; 5.712 ; 5.712 ; Fall       ; double_clk      ;
;  out_digit0_high[0] ; double_clk ; 5.734 ; 5.734 ; Fall       ; double_clk      ;
;  out_digit0_high[1] ; double_clk ; 5.745 ; 5.745 ; Fall       ; double_clk      ;
;  out_digit0_high[2] ; double_clk ; 5.712 ; 5.712 ; Fall       ; double_clk      ;
;  out_digit0_high[3] ; double_clk ; 5.719 ; 5.719 ; Fall       ; double_clk      ;
;  out_digit0_high[4] ; double_clk ; 5.714 ; 5.714 ; Fall       ; double_clk      ;
;  out_digit0_high[5] ; double_clk ; 5.745 ; 5.745 ; Fall       ; double_clk      ;
;  out_digit0_high[6] ; double_clk ; 5.763 ; 5.763 ; Fall       ; double_clk      ;
+---------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+------------------+------------+---------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack ; -29.919    ; -3.192  ; N/A      ; N/A     ; -2.000              ;
;  clock           ; -27.596    ; -3.192  ; N/A      ; N/A     ; -2.000              ;
;  double_clk      ; -29.919    ; -2.084  ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -30818.579 ; -23.781 ; 0.0      ; 0.0     ; -1692.532           ;
;  clock           ; -1015.939  ; -11.921 ; N/A      ; N/A     ; -335.456            ;
;  double_clk      ; -29802.640 ; -11.860 ; N/A      ; N/A     ; -1357.076           ;
+------------------+------------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; switch[*]  ; clock      ; 0.326  ; 0.326  ; Rise       ; clock           ;
;  switch[0] ; clock      ; -0.684 ; -0.684 ; Rise       ; clock           ;
;  switch[1] ; clock      ; 0.326  ; 0.326  ; Rise       ; clock           ;
;  switch[2] ; clock      ; -0.750 ; -0.750 ; Rise       ; clock           ;
;  switch[3] ; clock      ; -0.189 ; -0.189 ; Rise       ; clock           ;
;  switch[4] ; clock      ; -0.736 ; -0.736 ; Rise       ; clock           ;
;  switch[5] ; clock      ; -0.145 ; -0.145 ; Rise       ; clock           ;
;  switch[6] ; clock      ; -0.838 ; -0.838 ; Rise       ; clock           ;
;  switch[7] ; clock      ; -0.182 ; -0.182 ; Rise       ; clock           ;
; switch[*]  ; double_clk ; -0.284 ; -0.284 ; Fall       ; double_clk      ;
;  switch[0] ; double_clk ; -0.906 ; -0.906 ; Fall       ; double_clk      ;
;  switch[1] ; double_clk ; -0.284 ; -0.284 ; Fall       ; double_clk      ;
;  switch[2] ; double_clk ; -0.972 ; -0.972 ; Fall       ; double_clk      ;
;  switch[3] ; double_clk ; -0.598 ; -0.598 ; Fall       ; double_clk      ;
;  switch[4] ; double_clk ; -0.958 ; -0.958 ; Fall       ; double_clk      ;
;  switch[5] ; double_clk ; -0.529 ; -0.529 ; Fall       ; double_clk      ;
;  switch[6] ; double_clk ; -1.060 ; -1.060 ; Fall       ; double_clk      ;
;  switch[7] ; double_clk ; -0.489 ; -0.489 ; Fall       ; double_clk      ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; switch[*]  ; clock      ; 1.270 ; 1.270 ; Rise       ; clock           ;
;  switch[0] ; clock      ; 1.111 ; 1.111 ; Rise       ; clock           ;
;  switch[1] ; clock      ; 0.229 ; 0.229 ; Rise       ; clock           ;
;  switch[2] ; clock      ; 1.185 ; 1.185 ; Rise       ; clock           ;
;  switch[3] ; clock      ; 0.496 ; 0.496 ; Rise       ; clock           ;
;  switch[4] ; clock      ; 1.210 ; 1.210 ; Rise       ; clock           ;
;  switch[5] ; clock      ; 0.427 ; 0.427 ; Rise       ; clock           ;
;  switch[6] ; clock      ; 1.270 ; 1.270 ; Rise       ; clock           ;
;  switch[7] ; clock      ; 0.412 ; 0.412 ; Rise       ; clock           ;
; switch[*]  ; double_clk ; 1.880 ; 1.880 ; Fall       ; double_clk      ;
;  switch[0] ; double_clk ; 1.721 ; 1.721 ; Fall       ; double_clk      ;
;  switch[1] ; double_clk ; 0.514 ; 0.514 ; Fall       ; double_clk      ;
;  switch[2] ; double_clk ; 1.795 ; 1.795 ; Fall       ; double_clk      ;
;  switch[3] ; double_clk ; 1.029 ; 1.029 ; Fall       ; double_clk      ;
;  switch[4] ; double_clk ; 1.820 ; 1.820 ; Fall       ; double_clk      ;
;  switch[5] ; double_clk ; 0.985 ; 0.985 ; Fall       ; double_clk      ;
;  switch[6] ; double_clk ; 1.880 ; 1.880 ; Fall       ; double_clk      ;
;  switch[7] ; double_clk ; 1.022 ; 1.022 ; Fall       ; double_clk      ;
+------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; out_digit0_high[*]  ; clock      ; 11.157 ; 11.157 ; Rise       ; clock           ;
;  out_digit0_high[0] ; clock      ; 11.108 ; 11.108 ; Rise       ; clock           ;
;  out_digit0_high[1] ; clock      ; 11.132 ; 11.132 ; Rise       ; clock           ;
;  out_digit0_high[2] ; clock      ; 11.088 ; 11.088 ; Rise       ; clock           ;
;  out_digit0_high[3] ; clock      ; 11.102 ; 11.102 ; Rise       ; clock           ;
;  out_digit0_high[4] ; clock      ; 11.090 ; 11.090 ; Rise       ; clock           ;
;  out_digit0_high[5] ; clock      ; 11.126 ; 11.126 ; Rise       ; clock           ;
;  out_digit0_high[6] ; clock      ; 11.157 ; 11.157 ; Rise       ; clock           ;
; out_digit0_high[*]  ; double_clk ; 11.767 ; 11.767 ; Fall       ; double_clk      ;
;  out_digit0_high[0] ; double_clk ; 11.718 ; 11.718 ; Fall       ; double_clk      ;
;  out_digit0_high[1] ; double_clk ; 11.742 ; 11.742 ; Fall       ; double_clk      ;
;  out_digit0_high[2] ; double_clk ; 11.698 ; 11.698 ; Fall       ; double_clk      ;
;  out_digit0_high[3] ; double_clk ; 11.712 ; 11.712 ; Fall       ; double_clk      ;
;  out_digit0_high[4] ; double_clk ; 11.700 ; 11.700 ; Fall       ; double_clk      ;
;  out_digit0_high[5] ; double_clk ; 11.736 ; 11.736 ; Fall       ; double_clk      ;
;  out_digit0_high[6] ; double_clk ; 11.767 ; 11.767 ; Fall       ; double_clk      ;
+---------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; out_digit0_high[*]  ; clock      ; 5.490 ; 5.490 ; Rise       ; clock           ;
;  out_digit0_high[0] ; clock      ; 5.512 ; 5.512 ; Rise       ; clock           ;
;  out_digit0_high[1] ; clock      ; 5.523 ; 5.523 ; Rise       ; clock           ;
;  out_digit0_high[2] ; clock      ; 5.490 ; 5.490 ; Rise       ; clock           ;
;  out_digit0_high[3] ; clock      ; 5.497 ; 5.497 ; Rise       ; clock           ;
;  out_digit0_high[4] ; clock      ; 5.492 ; 5.492 ; Rise       ; clock           ;
;  out_digit0_high[5] ; clock      ; 5.523 ; 5.523 ; Rise       ; clock           ;
;  out_digit0_high[6] ; clock      ; 5.541 ; 5.541 ; Rise       ; clock           ;
; out_digit0_high[*]  ; double_clk ; 5.712 ; 5.712 ; Fall       ; double_clk      ;
;  out_digit0_high[0] ; double_clk ; 5.734 ; 5.734 ; Fall       ; double_clk      ;
;  out_digit0_high[1] ; double_clk ; 5.745 ; 5.745 ; Fall       ; double_clk      ;
;  out_digit0_high[2] ; double_clk ; 5.712 ; 5.712 ; Fall       ; double_clk      ;
;  out_digit0_high[3] ; double_clk ; 5.719 ; 5.719 ; Fall       ; double_clk      ;
;  out_digit0_high[4] ; double_clk ; 5.714 ; 5.714 ; Fall       ; double_clk      ;
;  out_digit0_high[5] ; double_clk ; 5.745 ; 5.745 ; Fall       ; double_clk      ;
;  out_digit0_high[6] ; double_clk ; 5.763 ; 5.763 ; Fall       ; double_clk      ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+------------+------------+--------------+--------------+----------+----------+
; From Clock ; To Clock   ; RR Paths     ; FR Paths     ; RF Paths ; FF Paths ;
+------------+------------+--------------+--------------+----------+----------+
; clock      ; clock      ; 32           ; 61346316     ; 0        ; 0        ;
; double_clk ; clock      ; 66972823     ; 39           ; 6        ; 0        ;
; clock      ; double_clk ; 6200         ; > 2147483647 ; 32       ; 61346316 ;
; double_clk ; double_clk ; > 2147483647 ; 6200         ; 66972822 ; 38       ;
+------------+------------+--------------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+------------+------------+--------------+--------------+----------+----------+
; From Clock ; To Clock   ; RR Paths     ; FR Paths     ; RF Paths ; FF Paths ;
+------------+------------+--------------+--------------+----------+----------+
; clock      ; clock      ; 32           ; 61346316     ; 0        ; 0        ;
; double_clk ; clock      ; 66972823     ; 39           ; 6        ; 0        ;
; clock      ; double_clk ; 6200         ; > 2147483647 ; 32       ; 61346316 ;
; double_clk ; double_clk ; > 2147483647 ; 6200         ; 66972822 ; 38       ;
+------------+------------+--------------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 1036  ; 1036 ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Fri Jun 17 09:15:18 2016
Info: Command: quartus_sta sc_computer -c sc_computer
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sc_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name double_clk double_clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -29.919
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -29.919    -29802.640 double_clk 
    Info (332119):   -27.596     -1015.939 clock 
Info (332146): Worst-case hold slack is -3.192
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.192       -11.921 clock 
    Info (332119):    -2.084       -11.860 double_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1357.076 double_clk 
    Info (332119):    -2.000      -335.456 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -13.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -13.631    -13592.147 double_clk 
    Info (332119):   -12.638      -502.210 clock 
Info (332146): Worst-case hold slack is -1.707
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.707        -8.144 clock 
    Info (332119):    -1.304        -7.752 double_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1357.076 double_clk 
    Info (332119):    -2.000      -335.456 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 462 megabytes
    Info: Processing ended: Fri Jun 17 09:15:21 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


