Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: topLevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topLevel.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topLevel"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : topLevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" into library work
Parsing entity <registerFile>.
Parsing architecture <Behavioral> of entity <registerfile>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/programMemory.vhd" into library work
Parsing entity <programMemory>.
Parsing architecture <Behavioral> of entity <programmemory>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/programCounter.vhd" into library work
Parsing entity <programCounter>.
Parsing architecture <Behavioral> of entity <programcounter>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/pcIncrementor.vhd" into library work
Parsing entity <pcIncrementor>.
Parsing architecture <Behavioral> of entity <pcincrementor>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/topLevel.vhd" into library work
Parsing entity <topLevel>.
Parsing architecture <Behavioral> of entity <toplevel>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <topLevel> (architecture <Behavioral>) from library <work>.

Elaborating entity <programCounter> (architecture <Behavioral>) from library <work>.

Elaborating entity <pcIncrementor> (architecture <Behavioral>) from library <work>.

Elaborating entity <programMemory> (architecture <Behavioral>) from library <work>.

Elaborating entity <registerFile> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 16: Using initial value "00000000000000000000000000000001" for x0 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 17: Using initial value "00000000000000000000000000000010" for x1 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 18: Using initial value "00000000000000000000000000000011" for x2 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 19: Using initial value "00000000000000000000000000000100" for x3 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 20: Using initial value "00000000000000000000000000000101" for x4 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 21: Using initial value "00000000000000000000000000000110" for x5 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 22: Using initial value "00000000000000000000000000000111" for x6 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 23: Using initial value "00000000000000000000000000001000" for x7 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 24: Using initial value "00000000000000000000000000001001" for x8 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 25: Using initial value "00000000000000000000000000001010" for x9 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 26: Using initial value "00000000000000000000000000001011" for x10 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 27: Using initial value "00000000000000000000000000001100" for x11 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 28: Using initial value "00000000000000000000000000001101" for x12 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 29: Using initial value "00000000000000000000000000001110" for x13 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 30: Using initial value "00000000000000000000000000001111" for x14 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 31: Using initial value "00000000000000000000000000000000" for x15 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 32: Using initial value "00000000000000000000000000000000" for x16 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 33: Using initial value "00000000000000000000000000000000" for x17 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 34: Using initial value "00000000000000000000000000000000" for x18 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 35: Using initial value "00000000000000000000000000000000" for x19 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 36: Using initial value "00000000000000000000000000000000" for x20 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 37: Using initial value "00000000000000000000000000000000" for x21 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 38: Using initial value "00000000000000000000000000000000" for x22 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 39: Using initial value "00000000000000000000000000000000" for x23 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 40: Using initial value "00000000000000000000000000000000" for x24 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 41: Using initial value "00000000000000000000000000000000" for x25 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 42: Using initial value "00000000000000000000000000000000" for x26 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 43: Using initial value "00000000000000000000000000000000" for x27 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 44: Using initial value "00000000000000000000000000000000" for x28 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 45: Using initial value "00000000000000000000000000000000" for x29 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 46: Using initial value "00000000000000000000000000000000" for x30 since it is never assigned
WARNING:HDLCompiler:871 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 47: Using initial value "00000000000000000000000000000000" for x31 since it is never assigned
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 55: x0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 57: x1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 59: x2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 61: x3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 63: x4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 65: x5 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 67: x6 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 69: x7 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 71: x8 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 73: x9 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 75: x10 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 77: x11 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 79: x12 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 81: x13 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 83: x14 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 85: x15 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 87: x16 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 89: x17 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 91: x18 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 93: x19 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 95: x20 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 97: x21 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 99: x22 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 101: x23 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 103: x24 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 105: x25 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 107: x26 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 109: x27 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 111: x28 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 113: x29 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 115: x30 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 117: x31 should be on the sensitivity list of the process
WARNING:HDLCompiler:321 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 124: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 127: x1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 129: x2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 131: x3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 133: x4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 135: x5 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 137: x6 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 139: x7 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 141: x8 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 143: x9 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 145: x10 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 147: x11 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 149: x12 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 151: x13 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 153: x14 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 155: x15 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 157: x16 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 159: x17 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 161: x18 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 163: x19 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 165: x20 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 167: x21 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 169: x22 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 171: x23 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 173: x24 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 175: x25 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 177: x26 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 179: x27 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 181: x28 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 183: x29 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 185: x30 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" Line 187: x31 should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <topLevel>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/topLevel.vhd".
INFO:Xst:3210 - "/home/Alex/Documents/dailyprojects/RV32Icore/topLevel.vhd" line 41: Output port <rd2> of the instance <INSTANCE_REGFILE> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <topLevel> synthesized.

Synthesizing Unit <programCounter>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/programCounter.vhd".
    Found 32-bit register for signal <Output>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <programCounter> synthesized.

Synthesizing Unit <pcIncrementor>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/pcIncrementor.vhd".
    Found 32-bit adder for signal <Output> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <pcIncrementor> synthesized.

Synthesizing Unit <programMemory>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/programMemory.vhd".
WARNING:Xst:647 - Input <pc<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  12 Latch(s).
	inferred  25 Multiplexer(s).
Unit <programMemory> synthesized.

Synthesizing Unit <registerFile>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <rd1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rd1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rd1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rd1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rd2<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rd2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rd2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rd2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
	inferred  30 Multiplexer(s).
Unit <registerFile> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 1
 32-bit register                                       : 1
# Latches                                              : 20
 1-bit latch                                           : 20
# Multiplexers                                         : 55
 1-bit 2-to-1 multiplexer                              : 55

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 55
 1-bit 2-to-1 multiplexer                              : 55

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <INSTANCE_PC/Output_0> (without init value) has a constant value of 0 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INSTANCE_PC/Output_1> (without init value) has a constant value of 0 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    rd2_0 in unit <registerFile>
    rd2_1 in unit <registerFile>
    rd2_2 in unit <registerFile>
    rd2_3 in unit <registerFile>
    rd1_0 in unit <registerFile>
    rd1_1 in unit <registerFile>
    rd1_2 in unit <registerFile>
    rd1_3 in unit <registerFile>
    instruction_2 in unit <programMemory>
    instruction_3 in unit <programMemory>
    instruction_4 in unit <programMemory>
    instruction_5 in unit <programMemory>
    instruction_6 in unit <programMemory>
    instruction_7 in unit <programMemory>
    instruction_16 in unit <programMemory>
    instruction_17 in unit <programMemory>
    instruction_15 in unit <programMemory>
    instruction_0 in unit <programMemory>
    instruction_1 in unit <programMemory>
    instruction_18 in unit <programMemory>


Optimizing unit <topLevel> ...

Optimizing unit <programMemory> ...

Optimizing unit <registerFile> ...
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_6> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_7> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_8> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_9> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_10> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_11> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_12> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_13> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_14> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_15> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_16> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_17> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_18> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_19> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_20> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_21> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_22> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_23> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_24> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_25> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_26> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_27> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_28> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_29> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_30> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PC/Output_31> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PROGMEM/instruction_2> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PROGMEM/instruction_3> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PROGMEM/instruction_4> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PROGMEM/instruction_5> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PROGMEM/instruction_6> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PROGMEM/instruction_7> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PROGMEM/instruction_0> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_PROGMEM/instruction_1> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_REGFILE/rd2_0> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_REGFILE/rd2_1> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_REGFILE/rd2_2> of sequential type is unconnected in block <topLevel>.
WARNING:Xst:2677 - Node <INSTANCE_REGFILE/rd2_3> of sequential type is unconnected in block <topLevel>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topLevel, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : topLevel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 17
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 3
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT4                        : 1
#      MUXCY                       : 3
#      VCC                         : 1
#      XORCY                       : 4
# FlipFlops/Latches                : 12
#      FDE                         : 4
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:               8  out of  11440     0%  
 Number of Slice LUTs:                    8  out of   5720     0%  
    Number used as Logic:                 8  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     16
   Number with an unused Flip Flop:       8  out of     16    50%  
   Number with an unused LUT:             8  out of     16    50%  
   Number of fully used LUT-FF pairs:     0  out of     16     0%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    200    17%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                | Load  |
-----------------------------------+--------------------------------------+-------+
clk                                | BUFGP                                | 4     |
N1                                 | NONE(INSTANCE_PROGMEM/instruction_16)| 8     |
-----------------------------------+--------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.046ns (Maximum Frequency: 488.639MHz)
   Minimum input arrival time before clock: 2.433ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.046ns (frequency: 488.639MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.046ns (Levels of Logic = 5)
  Source:            INSTANCE_PC/Output_2 (FF)
  Destination:       INSTANCE_PC/Output_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: INSTANCE_PC/Output_2 to INSTANCE_PC/Output_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.525   0.725  INSTANCE_PC/Output_2 (INSTANCE_PC/Output_2)
     INV:I->O              1   0.255   0.000  INSTANCE_PCINC/Madd_Output_lut<2>1_INV_0 (INSTANCE_PCINC/Madd_Output_lut<2>1)
     MUXCY:S->O            1   0.215   0.000  INSTANCE_PCINC/Madd_Output_cy<2> (INSTANCE_PCINC/Madd_Output_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  INSTANCE_PCINC/Madd_Output_cy<3> (INSTANCE_PCINC/Madd_Output_cy<3>)
     MUXCY:CI->O           0   0.023   0.000  INSTANCE_PCINC/Madd_Output_cy<4> (INSTANCE_PCINC/Madd_Output_cy<4>)
     XORCY:CI->O           1   0.206   0.000  INSTANCE_PCINC/Madd_Output_xor<5> (pcNext<5>)
     FDE:D                     0.074          INSTANCE_PC/Output_5
    ----------------------------------------
    Total                      2.046ns (1.321ns logic, 0.725ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.433ns (Levels of Logic = 1)
  Source:            enable (PAD)
  Destination:       INSTANCE_PC/Output_2 (FF)
  Destination Clock: clk rising

  Data Path: enable to INSTANCE_PC/Output_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   0.803  enable_IBUF (enable_IBUF)
     FDE:CE                    0.302          INSTANCE_PC/Output_2
    ----------------------------------------
    Total                      2.433ns (1.630ns logic, 0.803ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.046|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.11 secs
 
--> 


Total memory usage is 375536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  158 (   0 filtered)
Number of infos    :    2 (   0 filtered)

