// Seed: 2966946929
module module_0 ();
  assign module_2.type_36 = 0;
  wire id_2;
  wire id_3;
endmodule
module module_1;
  timeprecision 1ps;
  module_0 modCall_1 ();
  wire id_1;
endmodule
macromodule module_2 (
    output supply0 id_0,
    output tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply1 id_6,
    input wire id_7,
    output wor id_8,
    output tri id_9,
    output wire id_10,
    output tri id_11,
    input tri0 id_12,
    output wire id_13,
    output tri id_14,
    output wor id_15,
    input tri1 id_16,
    output wire id_17,
    input tri0 id_18,
    output tri0 id_19,
    input tri0 id_20,
    input tri id_21,
    input supply0 id_22,
    output wor id_23,
    input wor id_24,
    input supply1 id_25
);
  wire id_27;
  assign id_9 = 1;
  tri1 id_28, id_29;
  wire id_30;
  wire id_31;
  integer \id_32 = id_20 - 1;
  module_0 modCall_1 ();
  uwire id_33, id_34;
  assign id_14 = 1'b0;
  id_35(
      -1, id_3 || id_12, 1, id_22, id_34
  );
  assign id_13 = id_28;
endmodule
