#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Apr 23 09:10:38 2021
# Process ID: 10612
# Log file: D:/Document FPGA/ThayThuy/FPGA/Virtex_4_ML402/project_ISE_counterN/planAhead_run_2/planAhead.log
# Journal file: D:/Document FPGA/ThayThuy/FPGA/Virtex_4_ML402/project_ISE_counterN/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source {D:/Document FPGA/ThayThuy/FPGA/Virtex_4_ML402/project_ISE_counterN/pa.fromNetlist.tcl}
startgroup
set_property package_pin F9 [get_ports {cnt[6]}]
endgroup
startgroup
set_property package_pin C6 [get_ports {cnt[5]}]
endgroup
startgroup
set_property package_pin E10 [get_ports {cnt[4]}]
endgroup
startgroup
set_property package_pin G5 [get_ports {cnt[3]}]
endgroup
startgroup
set_property package_pin G6 [get_ports {cnt[2]}]
endgroup
startgroup
set_property package_pin A11 [get_ports {cnt[1]}]
endgroup
startgroup
set_property package_pin A12 [get_ports {cnt[0]}]
endgroup
startgroup
set_property package_pin AE14 [get_ports clk]
endgroup
startgroup
set_property package_pin R19 [get_ports enable]
endgroup
startgroup
set_property package_pin R20 [get_ports nreset]
endgroup
save_constraints
