

================================================================
== Vivado HLS Report for 'app_to_eth'
================================================================
* Date:           Sun Jun 17 22:50:50 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        ethernet_bridge
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      1.77|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%state_V_load = load i3* @state_V, align 1" [../hlsSources/srcs/ethernet_bridge.cpp:147]
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%lhs_V = load i64* @app_packet_in_data_V, align 8" [../hlsSources/srcs/ethernet_bridge.cpp:172]
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%app_packet_in_last_V_1 = load i1* @app_packet_in_last_V, align 1" [../hlsSources/srcs/ethernet_bridge.cpp:174]
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%app_packet_in_tkeep_1 = load i8* @app_packet_in_tkeep_s, align 1" [../hlsSources/srcs/ethernet_bridge.cpp:171]
ST_1 : Operation 7 [1/1] (0.90ns)   --->   "switch i3 %state_V_load, label %.exit [
    i3 0, label %0
    i3 1, label %2
    i3 2, label %3
    i3 3, label %4
    i3 -4, label %5
  ]" [../hlsSources/srcs/ethernet_bridge.cpp:147]
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i81P(i81* %from_app_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_4_1 = call i81 @_ssdm_op_Read.ap_fifo.volatile.i81P(i81* %from_app_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%lhs_V_1 = trunc i81 %tmp_4_1 to i64" [../hlsSources/srcs/ethernet_bridge.cpp:14->../hlsSources/srcs/ethernet_bridge.cpp:181]
ST_1 : Operation 11 [1/1] (0.83ns)   --->   "store i64 %lhs_V_1, i64* @app_packet_in_data_V, align 8" [../hlsSources/srcs/ethernet_bridge.cpp:14->../hlsSources/srcs/ethernet_bridge.cpp:181]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp_4_1, i32 64)" [../hlsSources/srcs/ethernet_bridge.cpp:14->../hlsSources/srcs/ethernet_bridge.cpp:181]
ST_1 : Operation 13 [1/1] (0.83ns)   --->   "store i1 %tmp_42, i1* @app_packet_in_last_V, align 8" [../hlsSources/srcs/ethernet_bridge.cpp:14->../hlsSources/srcs/ethernet_bridge.cpp:181]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_tdest_V_1_load_n = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp_4_1, i32 65, i32 72)" [../hlsSources/srcs/ethernet_bridge.cpp:14->../hlsSources/srcs/ethernet_bridge.cpp:181]
ST_1 : Operation 15 [1/1] (0.83ns)   --->   "store i8 %tmp_tdest_V_1_load_n, i8* @app_packet_in_tdest_s, align 1" [../hlsSources/srcs/ethernet_bridge.cpp:14->../hlsSources/srcs/ethernet_bridge.cpp:181]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0_new_i = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp_4_1, i32 73, i32 80)" [../hlsSources/srcs/ethernet_bridge.cpp:14->../hlsSources/srcs/ethernet_bridge.cpp:181]
ST_1 : Operation 17 [1/1] (0.83ns)   --->   "store i8 %p_0_new_i, i8* @app_packet_in_tkeep_s, align 2" [../hlsSources/srcs/ethernet_bridge.cpp:14->../hlsSources/srcs/ethernet_bridge.cpp:181]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i81 %tmp_4_1 to i8"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp_4_1, i32 56, i32 63)"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp_4_1, i32 8, i32 15)"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp_4_1, i32 16, i32 23)"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp_4_1, i32 32, i32 39)"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp_4_1, i32 48, i32 55)"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp_4_1, i32 24, i32 31)"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp_4_1, i32 40, i32 47)"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp_4_1, i32 80, i32 73)" [../hlsSources/srcs/ethernet_bridge.cpp:184]
ST_1 : Operation 27 [1/1] (0.19ns)   --->   "%storemerge_i = select i1 %tmp_42, i3 0, i3 -4" [../hlsSources/srcs/ethernet_bridge.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.08ns)   --->   "store i3 %storemerge_i, i3* @state_V, align 1" [../hlsSources/srcs/ethernet_bridge.cpp:186]
ST_1 : Operation 29 [1/1] (0.19ns)   --->   "%storemerge3_i = select i1 %app_packet_in_last_V_1, i3 0, i3 -4" [../hlsSources/srcs/ethernet_bridge.cpp:174]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.08ns)   --->   "store i3 %storemerge3_i, i3* @state_V, align 1" [../hlsSources/srcs/ethernet_bridge.cpp:175]
ST_1 : Operation 31 [1/1] (1.08ns)   --->   "store i3 3, i3* @state_V, align 1" [../hlsSources/srcs/ethernet_bridge.cpp:168]
ST_1 : Operation 32 [1/1] (1.08ns)   --->   "store i3 2, i3* @state_V, align 1" [../hlsSources/srcs/ethernet_bridge.cpp:162]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i81P(i81* %from_app_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp27 = call i81 @_ssdm_op_Read.ap_fifo.volatile.i81P(i81* %from_app_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i81 %tmp27 to i64" [../hlsSources/srcs/ethernet_bridge.cpp:14->../hlsSources/srcs/ethernet_bridge.cpp:152]
ST_1 : Operation 36 [1/1] (0.83ns)   --->   "store i64 %tmp_39, i64* @app_packet_in_data_V, align 8" [../hlsSources/srcs/ethernet_bridge.cpp:14->../hlsSources/srcs/ethernet_bridge.cpp:152]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp27, i32 64)" [../hlsSources/srcs/ethernet_bridge.cpp:14->../hlsSources/srcs/ethernet_bridge.cpp:152]
ST_1 : Operation 38 [1/1] (0.83ns)   --->   "store i1 %tmp_40, i1* @app_packet_in_last_V, align 8" [../hlsSources/srcs/ethernet_bridge.cpp:14->../hlsSources/srcs/ethernet_bridge.cpp:152]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_tdest_V_load_new = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp27, i32 65, i32 72)" [../hlsSources/srcs/ethernet_bridge.cpp:14->../hlsSources/srcs/ethernet_bridge.cpp:152]
ST_1 : Operation 40 [1/1] (0.83ns)   --->   "store i8 %tmp_tdest_V_load_new, i8* @app_packet_in_tdest_s, align 1" [../hlsSources/srcs/ethernet_bridge.cpp:14->../hlsSources/srcs/ethernet_bridge.cpp:152]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_tkeep_V_7_load_n = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp27, i32 73, i32 80)" [../hlsSources/srcs/ethernet_bridge.cpp:14->../hlsSources/srcs/ethernet_bridge.cpp:152]
ST_1 : Operation 42 [1/1] (0.83ns)   --->   "store i8 %tmp_tkeep_V_7_load_n, i8* @app_packet_in_tkeep_s, align 2" [../hlsSources/srcs/ethernet_bridge.cpp:14->../hlsSources/srcs/ethernet_bridge.cpp:152]
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_i = zext i8 %tmp_tdest_V_load_new to i64" [../hlsSources/srcs/ethernet_bridge.cpp:153]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mac_table_V_addr = getelementptr [256 x i48]* @mac_table_V, i64 0, i64 %tmp_i" [../hlsSources/srcs/ethernet_bridge.cpp:153]
ST_1 : Operation 45 [2/2] (1.77ns)   --->   "%mac_table_V_load = load i48* %mac_table_V_addr, align 8" [../hlsSources/srcs/ethernet_bridge.cpp:153]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_1 : Operation 46 [1/1] (1.08ns)   --->   "store i3 1, i3* @state_V, align 1" [../hlsSources/srcs/ethernet_bridge.cpp:154]

 <State 2> : 1.77ns
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i73* %to_eth_V, [1 x i8]* @p_str, [11 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i81* %from_app_V, [1 x i8]* @p_str, [11 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i81* %from_app_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i73* %to_eth_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %src_mac_address_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 52 [1/1] (1.75ns)   --->   "%p_Repl2_1 = call i48 @_ssdm_op_Read.ap_fifo.i48P(i48* %src_mac_address_V)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../hlsSources/srcs/ethernet_bridge.cpp:135]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_Val2_s = load i96* @eth_dst_src_V, align 8" [../hlsSources/srcs/ethernet_bridge.cpp:144]
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%temp_V = trunc i96 %p_Val2_s to i32" [../hlsSources/srcs/ethernet_bridge.cpp:144]
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_Repl2_2 = load i48* @dest_mac_address_V, align 8" [../hlsSources/srcs/ethernet_bridge.cpp:158]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %6, label %._crit_edge302.i" [../hlsSources/srcs/ethernet_bridge.cpp:180]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_520 = call i73 @_ssdm_op_BitConcatenate.i73.i8.i1.i8.i8.i8.i8.i8.i8.i8.i8(i8 %tmp_34, i1 false, i8 %tmp_43, i8 %tmp_28, i8 %tmp_29, i8 %tmp_32, i8 %tmp_30, i8 %tmp_33, i8 %tmp_31, i8 %tmp_27)" [../hlsSources/srcs/ethernet_bridge.cpp:184]
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_eth_V, i73 %tmp_520)" [../hlsSources/srcs/ethernet_bridge.cpp:184]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br label %._crit_edge302.i" [../hlsSources/srcs/ethernet_bridge.cpp:189]
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %.exit" [../hlsSources/srcs/ethernet_bridge.cpp:190]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i64 %lhs_V to i8" [../hlsSources/srcs/ethernet_bridge.cpp:172]
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %lhs_V, i32 56, i32 63)" [../hlsSources/srcs/ethernet_bridge.cpp:172]
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %lhs_V, i32 8, i32 15)" [../hlsSources/srcs/ethernet_bridge.cpp:172]
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %lhs_V, i32 16, i32 23)" [../hlsSources/srcs/ethernet_bridge.cpp:172]
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %lhs_V, i32 32, i32 39)" [../hlsSources/srcs/ethernet_bridge.cpp:172]
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %lhs_V, i32 48, i32 55)" [../hlsSources/srcs/ethernet_bridge.cpp:172]
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %lhs_V, i32 24, i32 31)" [../hlsSources/srcs/ethernet_bridge.cpp:172]
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %lhs_V, i32 40, i32 47)" [../hlsSources/srcs/ethernet_bridge.cpp:172]
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i8.i32.i32(i8 %app_packet_in_tkeep_1, i32 7, i32 0)" [../hlsSources/srcs/ethernet_bridge.cpp:173]
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_3 = call i73 @_ssdm_op_BitConcatenate.i73.i8.i1.i8.i8.i8.i8.i8.i8.i8.i8(i8 %tmp_26, i1 false, i8 %tmp_38, i8 %tmp_20, i8 %tmp_21, i8 %tmp_24, i8 %tmp_22, i8 %tmp_25, i8 %tmp_23, i8 %tmp_s)" [../hlsSources/srcs/ethernet_bridge.cpp:173]
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_eth_V, i73 %tmp_3)" [../hlsSources/srcs/ethernet_bridge.cpp:173]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "br label %.exit" [../hlsSources/srcs/ethernet_bridge.cpp:178]
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_Repl2_3 = load i8* @app_packet_in_tdest_s, align 1" [../hlsSources/srcs/ethernet_bridge.cpp:166]
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_1 = call i56 @_ssdm_op_BitConcatenate.i56.i32.i16.i8(i32 %temp_V, i16 29696, i8 %p_Repl2_3)" [../hlsSources/srcs/ethernet_bridge.cpp:166]
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_data_V = zext i56 %p_Result_1 to i64" [../hlsSources/srcs/ethernet_bridge.cpp:166]
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_2 = call i73 @_ssdm_op_BitConcatenate.i73.i9.i64(i9 -2, i64 %tmp_data_V)" [../hlsSources/srcs/ethernet_bridge.cpp:167]
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_eth_V, i73 %tmp_2)" [../hlsSources/srcs/ethernet_bridge.cpp:167]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br label %.exit" [../hlsSources/srcs/ethernet_bridge.cpp:169]
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_s = call i96 @_ssdm_op_BitConcatenate.i96.i48.i48(i48 %p_Repl2_2, i48 %p_Repl2_1)" [../hlsSources/srcs/ethernet_bridge.cpp:158]
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "store i96 %p_Result_s, i96* @eth_dst_src_V, align 8" [../hlsSources/srcs/ethernet_bridge.cpp:158]
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_5_i = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %p_Repl2_1, i32 32, i32 47)"
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_1 = call i73 @_ssdm_op_BitConcatenate.i73.i9.i48.i16(i9 -2, i48 %p_Repl2_2, i16 %tmp_5_i)" [../hlsSources/srcs/ethernet_bridge.cpp:161]
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_eth_V, i73 %tmp_1)" [../hlsSources/srcs/ethernet_bridge.cpp:161]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "br label %.exit" [../hlsSources/srcs/ethernet_bridge.cpp:163]
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge301.i" [../hlsSources/srcs/ethernet_bridge.cpp:151]
ST_2 : Operation 87 [1/2] (1.77ns)   --->   "%mac_table_V_load = load i48* %mac_table_V_addr, align 8" [../hlsSources/srcs/ethernet_bridge.cpp:153]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "store i48 %mac_table_V_load, i48* @dest_mac_address_V, align 8" [../hlsSources/srcs/ethernet_bridge.cpp:153]
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "br label %._crit_edge301.i" [../hlsSources/srcs/ethernet_bridge.cpp:155]
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "br label %.exit" [../hlsSources/srcs/ethernet_bridge.cpp:156]
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "ret void"


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	fifo read on port 'from_app_V' [91]  (0 ns)
	'getelementptr' operation ('mac_table_V_addr', ../hlsSources/srcs/ethernet_bridge.cpp:153) [101]  (0 ns)
	'load' operation ('mac_table_V_load', ../hlsSources/srcs/ethernet_bridge.cpp:153) on array 'mac_table_V' [102]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'load' operation ('mac_table_V_load', ../hlsSources/srcs/ethernet_bridge.cpp:153) on array 'mac_table_V' [102]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
