Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:17:10 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.237        0.000                      0                 1850        0.144        0.000                      0                 1850        3.000        0.000                       0                   817  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.237        0.000                      0                 1850        0.144        0.000                      0                 1850        3.000        0.000                       0                   817  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 1.336ns (21.376%)  route 4.914ns (78.624%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y75         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.859     2.251    fsm3/fsm3_out[28]
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.297     2.548 f  fsm3/A_addr0[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.565     3.114    fsm3/A_addr0[3]_INST_0_i_28_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I0_O)        0.124     3.238 f  fsm3/A_addr0[3]_INST_0_i_18/O
                         net (fo=5, routed)           0.832     4.070    fsm3/A_addr0[3]_INST_0_i_18_n_0
    SLICE_X41Y72         LUT5 (Prop_lut5_I0_O)        0.124     4.194 f  fsm3/A_addr0[1]_INST_0_i_5/O
                         net (fo=10, routed)          0.627     4.821    fsm5/out_reg[1]_6
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.124     4.945 r  fsm5/out[31]_i_5/O
                         net (fo=66, routed)          0.621     5.566    fsm3/incr3_left1
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.690 r  fsm3/out[31]_i_2/O
                         net (fo=33, routed)          0.671     6.361    fsm3/fsm3_write_en
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.485 r  fsm3/out[31]_i_1/O
                         net (fo=30, routed)          0.738     7.223    fsm3/out[31]_i_1_n_0
    SLICE_X40Y70         FDRE                                         r  fsm3/out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=818, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y70         FDRE                                         r  fsm3/out_reg[4]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y70         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 1.336ns (21.376%)  route 4.914ns (78.624%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y75         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.859     2.251    fsm3/fsm3_out[28]
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.297     2.548 f  fsm3/A_addr0[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.565     3.114    fsm3/A_addr0[3]_INST_0_i_28_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I0_O)        0.124     3.238 f  fsm3/A_addr0[3]_INST_0_i_18/O
                         net (fo=5, routed)           0.832     4.070    fsm3/A_addr0[3]_INST_0_i_18_n_0
    SLICE_X41Y72         LUT5 (Prop_lut5_I0_O)        0.124     4.194 f  fsm3/A_addr0[1]_INST_0_i_5/O
                         net (fo=10, routed)          0.627     4.821    fsm5/out_reg[1]_6
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.124     4.945 r  fsm5/out[31]_i_5/O
                         net (fo=66, routed)          0.621     5.566    fsm3/incr3_left1
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.690 r  fsm3/out[31]_i_2/O
                         net (fo=33, routed)          0.671     6.361    fsm3/fsm3_write_en
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.485 r  fsm3/out[31]_i_1/O
                         net (fo=30, routed)          0.738     7.223    fsm3/out[31]_i_1_n_0
    SLICE_X40Y70         FDRE                                         r  fsm3/out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=818, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y70         FDRE                                         r  fsm3/out_reg[5]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y70         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 1.336ns (21.376%)  route 4.914ns (78.624%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y75         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.859     2.251    fsm3/fsm3_out[28]
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.297     2.548 f  fsm3/A_addr0[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.565     3.114    fsm3/A_addr0[3]_INST_0_i_28_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I0_O)        0.124     3.238 f  fsm3/A_addr0[3]_INST_0_i_18/O
                         net (fo=5, routed)           0.832     4.070    fsm3/A_addr0[3]_INST_0_i_18_n_0
    SLICE_X41Y72         LUT5 (Prop_lut5_I0_O)        0.124     4.194 f  fsm3/A_addr0[1]_INST_0_i_5/O
                         net (fo=10, routed)          0.627     4.821    fsm5/out_reg[1]_6
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.124     4.945 r  fsm5/out[31]_i_5/O
                         net (fo=66, routed)          0.621     5.566    fsm3/incr3_left1
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.690 r  fsm3/out[31]_i_2/O
                         net (fo=33, routed)          0.671     6.361    fsm3/fsm3_write_en
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.485 r  fsm3/out[31]_i_1/O
                         net (fo=30, routed)          0.738     7.223    fsm3/out[31]_i_1_n_0
    SLICE_X40Y70         FDRE                                         r  fsm3/out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=818, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y70         FDRE                                         r  fsm3/out_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y70         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 1.336ns (21.376%)  route 4.914ns (78.624%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y75         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.859     2.251    fsm3/fsm3_out[28]
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.297     2.548 f  fsm3/A_addr0[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.565     3.114    fsm3/A_addr0[3]_INST_0_i_28_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I0_O)        0.124     3.238 f  fsm3/A_addr0[3]_INST_0_i_18/O
                         net (fo=5, routed)           0.832     4.070    fsm3/A_addr0[3]_INST_0_i_18_n_0
    SLICE_X41Y72         LUT5 (Prop_lut5_I0_O)        0.124     4.194 f  fsm3/A_addr0[1]_INST_0_i_5/O
                         net (fo=10, routed)          0.627     4.821    fsm5/out_reg[1]_6
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.124     4.945 r  fsm5/out[31]_i_5/O
                         net (fo=66, routed)          0.621     5.566    fsm3/incr3_left1
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.690 r  fsm3/out[31]_i_2/O
                         net (fo=33, routed)          0.671     6.361    fsm3/fsm3_write_en
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.485 r  fsm3/out[31]_i_1/O
                         net (fo=30, routed)          0.738     7.223    fsm3/out[31]_i_1_n_0
    SLICE_X40Y70         FDRE                                         r  fsm3/out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=818, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y70         FDRE                                         r  fsm3/out_reg[7]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y70         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.645ns (41.059%)  route 3.797ns (58.941%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y75         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.859     2.251    fsm3/fsm3_out[28]
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.297     2.548 f  fsm3/A_addr0[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.565     3.114    fsm3/A_addr0[3]_INST_0_i_28_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I0_O)        0.124     3.238 f  fsm3/A_addr0[3]_INST_0_i_18/O
                         net (fo=5, routed)           0.832     4.070    fsm3/A_addr0[3]_INST_0_i_18_n_0
    SLICE_X41Y72         LUT5 (Prop_lut5_I0_O)        0.124     4.194 f  fsm3/A_addr0[1]_INST_0_i_5/O
                         net (fo=10, routed)          0.627     4.821    fsm5/out_reg[1]_6
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.124     4.945 r  fsm5/out[31]_i_5/O
                         net (fo=66, routed)          0.531     5.476    fsm3/incr3_left1
    SLICE_X40Y69         LUT2 (Prop_lut2_I1_O)        0.124     5.600 r  fsm3/out[2]_i_8__1/O
                         net (fo=1, routed)           0.000     5.600    incr3/left[0]
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.150 r  incr3/out_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.150    incr3/out_reg[2]_i_1_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.264 r  incr3/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.264    incr3/out_reg[7]_i_1_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.378 r  incr3/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.378    incr3/out_reg[11]_i_1_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.492 r  incr3/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.492    incr3/out_reg[15]_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.606 r  incr3/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.606    incr3/out_reg[19]_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.720 r  incr3/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.729    incr3/out_reg[23]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.042 r  incr3/out_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.373     7.415    fsm3/out[27]
    SLICE_X40Y74         FDRE                                         r  fsm3/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=818, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y74         FDRE                                         r  fsm3/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y74         FDRE (Setup_fdre_C_D)       -0.225     7.664    fsm3/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 1.336ns (21.424%)  route 4.900ns (78.576%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y75         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.859     2.251    fsm3/fsm3_out[28]
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.297     2.548 f  fsm3/A_addr0[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.565     3.114    fsm3/A_addr0[3]_INST_0_i_28_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I0_O)        0.124     3.238 f  fsm3/A_addr0[3]_INST_0_i_18/O
                         net (fo=5, routed)           0.832     4.070    fsm3/A_addr0[3]_INST_0_i_18_n_0
    SLICE_X41Y72         LUT5 (Prop_lut5_I0_O)        0.124     4.194 f  fsm3/A_addr0[1]_INST_0_i_5/O
                         net (fo=10, routed)          0.627     4.821    fsm5/out_reg[1]_6
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.124     4.945 r  fsm5/out[31]_i_5/O
                         net (fo=66, routed)          0.621     5.566    fsm3/incr3_left1
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.690 r  fsm3/out[31]_i_2/O
                         net (fo=33, routed)          0.671     6.361    fsm3/fsm3_write_en
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.485 r  fsm3/out[31]_i_1/O
                         net (fo=30, routed)          0.723     7.209    fsm3/out[31]_i_1_n_0
    SLICE_X40Y71         FDRE                                         r  fsm3/out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=818, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y71         FDRE                                         r  fsm3/out_reg[10]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y71         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 1.336ns (21.424%)  route 4.900ns (78.576%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y75         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.859     2.251    fsm3/fsm3_out[28]
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.297     2.548 f  fsm3/A_addr0[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.565     3.114    fsm3/A_addr0[3]_INST_0_i_28_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I0_O)        0.124     3.238 f  fsm3/A_addr0[3]_INST_0_i_18/O
                         net (fo=5, routed)           0.832     4.070    fsm3/A_addr0[3]_INST_0_i_18_n_0
    SLICE_X41Y72         LUT5 (Prop_lut5_I0_O)        0.124     4.194 f  fsm3/A_addr0[1]_INST_0_i_5/O
                         net (fo=10, routed)          0.627     4.821    fsm5/out_reg[1]_6
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.124     4.945 r  fsm5/out[31]_i_5/O
                         net (fo=66, routed)          0.621     5.566    fsm3/incr3_left1
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.690 r  fsm3/out[31]_i_2/O
                         net (fo=33, routed)          0.671     6.361    fsm3/fsm3_write_en
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.485 r  fsm3/out[31]_i_1/O
                         net (fo=30, routed)          0.723     7.209    fsm3/out[31]_i_1_n_0
    SLICE_X40Y71         FDRE                                         r  fsm3/out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=818, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y71         FDRE                                         r  fsm3/out_reg[11]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y71         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 1.336ns (21.424%)  route 4.900ns (78.576%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y75         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.859     2.251    fsm3/fsm3_out[28]
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.297     2.548 f  fsm3/A_addr0[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.565     3.114    fsm3/A_addr0[3]_INST_0_i_28_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I0_O)        0.124     3.238 f  fsm3/A_addr0[3]_INST_0_i_18/O
                         net (fo=5, routed)           0.832     4.070    fsm3/A_addr0[3]_INST_0_i_18_n_0
    SLICE_X41Y72         LUT5 (Prop_lut5_I0_O)        0.124     4.194 f  fsm3/A_addr0[1]_INST_0_i_5/O
                         net (fo=10, routed)          0.627     4.821    fsm5/out_reg[1]_6
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.124     4.945 r  fsm5/out[31]_i_5/O
                         net (fo=66, routed)          0.621     5.566    fsm3/incr3_left1
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.690 r  fsm3/out[31]_i_2/O
                         net (fo=33, routed)          0.671     6.361    fsm3/fsm3_write_en
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.485 r  fsm3/out[31]_i_1/O
                         net (fo=30, routed)          0.723     7.209    fsm3/out[31]_i_1_n_0
    SLICE_X40Y71         FDRE                                         r  fsm3/out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=818, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y71         FDRE                                         r  fsm3/out_reg[8]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y71         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 1.336ns (21.424%)  route 4.900ns (78.576%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y75         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.859     2.251    fsm3/fsm3_out[28]
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.297     2.548 f  fsm3/A_addr0[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.565     3.114    fsm3/A_addr0[3]_INST_0_i_28_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I0_O)        0.124     3.238 f  fsm3/A_addr0[3]_INST_0_i_18/O
                         net (fo=5, routed)           0.832     4.070    fsm3/A_addr0[3]_INST_0_i_18_n_0
    SLICE_X41Y72         LUT5 (Prop_lut5_I0_O)        0.124     4.194 f  fsm3/A_addr0[1]_INST_0_i_5/O
                         net (fo=10, routed)          0.627     4.821    fsm5/out_reg[1]_6
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.124     4.945 r  fsm5/out[31]_i_5/O
                         net (fo=66, routed)          0.621     5.566    fsm3/incr3_left1
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.690 r  fsm3/out[31]_i_2/O
                         net (fo=33, routed)          0.671     6.361    fsm3/fsm3_write_en
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.485 r  fsm3/out[31]_i_1/O
                         net (fo=30, routed)          0.723     7.209    fsm3/out[31]_i_1_n_0
    SLICE_X40Y71         FDRE                                         r  fsm3/out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=818, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y71         FDRE                                         r  fsm3/out_reg[9]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y71         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 1.336ns (21.488%)  route 4.881ns (78.512%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y75         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.859     2.251    fsm3/fsm3_out[28]
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.297     2.548 f  fsm3/A_addr0[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.565     3.114    fsm3/A_addr0[3]_INST_0_i_28_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I0_O)        0.124     3.238 f  fsm3/A_addr0[3]_INST_0_i_18/O
                         net (fo=5, routed)           0.832     4.070    fsm3/A_addr0[3]_INST_0_i_18_n_0
    SLICE_X41Y72         LUT5 (Prop_lut5_I0_O)        0.124     4.194 f  fsm3/A_addr0[1]_INST_0_i_5/O
                         net (fo=10, routed)          0.627     4.821    fsm5/out_reg[1]_6
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.124     4.945 r  fsm5/out[31]_i_5/O
                         net (fo=66, routed)          0.621     5.566    fsm3/incr3_left1
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.690 r  fsm3/out[31]_i_2/O
                         net (fo=33, routed)          0.671     6.361    fsm3/fsm3_write_en
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.485 r  fsm3/out[31]_i_1/O
                         net (fo=30, routed)          0.705     7.190    fsm3/out[31]_i_1_n_0
    SLICE_X40Y76         FDRE                                         r  fsm3/out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=818, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y76         FDRE                                         r  fsm3/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y76         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                  0.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 div0/divisor_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/divisor_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.410     0.410    div0/clk
    SLICE_X35Y61         FDRE                                         r  div0/divisor_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/divisor_reg[33]/Q
                         net (fo=2, routed)           0.099     0.650    div0/divisor_reg_n_0_[33]
    SLICE_X34Y61         LUT4 (Prop_lut4_I3_O)        0.045     0.695 r  div0/divisor[32]_i_1/O
                         net (fo=1, routed)           0.000     0.695    div0/p_0_in[32]
    SLICE_X34Y61         FDRE                                         r  div0/divisor_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.432     0.432    div0/clk
    SLICE_X34Y61         FDRE                                         r  div0/divisor_reg[32]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y61         FDRE (Hold_fdre_C_D)         0.120     0.552    div0/divisor_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.410     0.410    mult1/clk
    SLICE_X42Y75         FDRE                                         r  mult1/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult1/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.055     0.614    mult1/p_1_in[7]
    SLICE_X42Y75         FDRE                                         r  mult1/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.432     0.432    mult1/clk
    SLICE_X42Y75         FDRE                                         r  mult1/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y75         FDRE (Hold_fdre_C_D)         0.023     0.455    mult1/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 div0/quotient_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.410     0.410    div0/clk
    SLICE_X47Y75         FDRE                                         r  div0/quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/quotient_reg[5]/Q
                         net (fo=2, routed)           0.112     0.663    div0/quotient_reg_n_0_[5]
    SLICE_X44Y75         FDRE                                         r  div0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.432     0.432    div0/clk
    SLICE_X44Y75         FDRE                                         r  div0/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y75         FDRE (Hold_fdre_C_D)         0.070     0.502    div0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.410     0.410    mult0/clk
    SLICE_X37Y70         FDRE                                         r  mult0/out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.113     0.664    mult0/p_1_in[14]
    SLICE_X37Y70         FDRE                                         r  mult0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.432     0.432    mult0/clk
    SLICE_X37Y70         FDRE                                         r  mult0/out_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.070     0.502    mult0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 div0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite10/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.410     0.410    div0/clk
    SLICE_X44Y75         FDRE                                         r  div0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/out_reg[7]/Q
                         net (fo=1, routed)           0.119     0.670    AWrite10/Q[7]
    SLICE_X43Y75         FDRE                                         r  AWrite10/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.432     0.432    AWrite10/clk
    SLICE_X43Y75         FDRE                                         r  AWrite10/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.072     0.504    AWrite10/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 div0/quotient_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.447%)  route 0.118ns (45.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.410     0.410    div0/clk
    SLICE_X47Y75         FDRE                                         r  div0/quotient_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/quotient_reg[1]/Q
                         net (fo=2, routed)           0.118     0.669    div0/quotient_reg_n_0_[1]
    SLICE_X44Y75         FDRE                                         r  div0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.432     0.432    div0/clk
    SLICE_X44Y75         FDRE                                         r  div0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y75         FDRE (Hold_fdre_C_D)         0.070     0.502    div0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.410     0.410    mult0/clk
    SLICE_X37Y67         FDRE                                         r  mult0/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.055     0.593    mult0/p_1_in[3]
    SLICE_X37Y67         FDRE                                         r  mult0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.432     0.432    mult0/clk
    SLICE_X37Y67         FDRE                                         r  mult0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.410     0.410    mult0/clk
    SLICE_X37Y69         FDRE                                         r  mult0/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.055     0.593    mult0/p_1_in[6]
    SLICE_X37Y69         FDRE                                         r  mult0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.432     0.432    mult0/clk
    SLICE_X37Y69         FDRE                                         r  mult0/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.410     0.410    mult1/clk
    SLICE_X43Y74         FDRE                                         r  mult1/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult1/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.055     0.593    mult1/p_1_in[3]
    SLICE_X43Y74         FDRE                                         r  mult1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.432     0.432    mult1/clk
    SLICE_X43Y74         FDRE                                         r  mult1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.410     0.410    mult0/clk
    SLICE_X37Y67         FDRE                                         r  mult0/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.054     0.593    mult0/p_1_in[0]
    SLICE_X37Y67         FDRE                                         r  mult0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=818, unset)          0.432     0.432    mult0/clk
    SLICE_X37Y67         FDRE                                         r  mult0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)        -0.008     0.424    mult0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y29   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y32   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y26   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y31   mult1/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y71  AWrite00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y73  AWrite00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y73  AWrite00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y74  AWrite00/out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y74  AWrite00/out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y74  AWrite00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y71  AWrite00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y73  AWrite00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y73  AWrite00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y74  AWrite00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y74  AWrite00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y74  AWrite00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y74  AWrite00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y75  AWrite00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y75  AWrite00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y75  AWrite00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y71  AWrite00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y73  AWrite00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y73  AWrite00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y74  AWrite00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y74  AWrite00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y74  AWrite00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y74  AWrite00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y75  AWrite00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y75  AWrite00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y75  AWrite00/out_reg[18]/C



