  Setting attribute of root '/': 'stdout_log' = genus.log.24-05-16_12-05
  Setting attribute of root '/': 'command_log' = genus.cmd.24-05-16_12-05
@genus:root: 1> set top_design ORCA_TOP
ORCA_TOP
@genus:root: 2> source ../scripts/genus-phys.tcl
Sourcing '../scripts/genus-phys.tcl' (Thu May 16 12:37:48 PDT 2024)...
#@ Begin verbose source ../scripts/genus-phys.tcl
@file(genus-phys.tcl) 1: history keep 100
@file(genus-phys.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus-phys.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../ORCA_TOP.design_config.tcl' (Thu May 16 12:37:48 PDT 2024)...
#@ Begin verbose source ../../ORCA_TOP.design_config.tcl
@file(ORCA_TOP.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(ORCA_TOP.design_config.tcl) 2: set hack_lef_dir /u/bcruik2/hacked_lefs
set hack_lef_dir /u/bcruik2/hacked_lefs
@file(ORCA_TOP.design_config.tcl) 29: set top_design ORCA_TOP
set top_design ORCA_TOP
@file(ORCA_TOP.design_config.tcl) 30: set FCL 0
set FCL 0
@file(ORCA_TOP.design_config.tcl) 31: set add_ios 0
set add_ios 0
@file(ORCA_TOP.design_config.tcl) 32: set pad_design 0
set pad_design 0
@file(ORCA_TOP.design_config.tcl) 33: set design_size {1000 644 }
set design_size {1000 644 }
@file(ORCA_TOP.design_config.tcl) 34: set design_io_border 10
set design_io_border 10
@file(ORCA_TOP.design_config.tcl) 35: set dc_floorplanning 1
set dc_floorplanning 1
@file(ORCA_TOP.design_config.tcl) 36: set enable_dft  1
set enable_dft  1
@file(ORCA_TOP.design_config.tcl) 37: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(ORCA_TOP.design_config.tcl) 38: set split_constraints 0
set split_constraints 0
@file(ORCA_TOP.design_config.tcl) 43: set rtl_list [list ../../syn/rtl/$top_design.sv ]
set rtl_list [list ../../syn/rtl/$top_design.sv ]
@file(ORCA_TOP.design_config.tcl) 45: set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
@file(ORCA_TOP.design_config.tcl) 46: set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
@file(ORCA_TOP.design_config.tcl) 47: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(ORCA_TOP.design_config.tcl) 48: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(ORCA_TOP.design_config.tcl) 49: set slow_metal Cmax.tlup_-40
set slow_metal Cmax.tlup_-40
@file(ORCA_TOP.design_config.tcl) 50: set fast_metal Cmin.tlup_-40
set fast_metal Cmin.tlup_-40
@file(ORCA_TOP.design_config.tcl) 52: set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_lvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_lvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
@file(ORCA_TOP.design_config.tcl) 53: set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_lvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_lvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(ORCA_TOP.design_config.tcl) 54: set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
@file(ORCA_TOP.design_config.tcl) 55: set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_ saed32?vt_ulvl_ saed32?vt_dlvl_"
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_ saed32?vt_ulvl_ saed32?vt_dlvl_"
@file(ORCA_TOP.design_config.tcl) 56: set sub_lib_type_target "saed32rvt_"
set sub_lib_type_target "saed32rvt_"
@file(ORCA_TOP.design_config.tcl) 57: set synth_corners_target "ss0p95vn40c ss0p75vn40c" 
set synth_corners_target "ss0p95vn40c ss0p75vn40c" 
@file(ORCA_TOP.design_config.tcl) 59: set tech_lef ${hack_lef_dir}/tech.lef 
set tech_lef ${hack_lef_dir}/tech.lef 
@file(ORCA_TOP.design_config.tcl) 62: set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(ORCA_TOP.design_config.tcl) 69: set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32io_std_wb saed32_PLL.lef"
@file(ORCA_TOP.design_config.tcl) 71: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(ORCA_TOP.design_config.tcl) 72: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(ORCA_TOP.design_config.tcl) 73: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(ORCA_TOP.design_config.tcl) 74: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
@file(ORCA_TOP.design_config.tcl) 80: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(ORCA_TOP.design_config.tcl) 87: if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
@file(ORCA_TOP.design_config.tcl) 101: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(ORCA_TOP.design_config.tcl) 104: set sub_block {SDRAM_TOP 
				BLENDER_0 
				PCI_TOP 
				CONTEXT_MEM 
				RISC_CORE 
				CLOCKING 
				BLENDER_1 
				PARSER 
				}
set sub_block {SDRAM_TOP 
				BLENDER_0 
				PCI_TOP 
				CONTEXT_MEM 
				RISC_CORE 
				CLOCKING 
				BLENDER_1 
				PARSER 
				}
@file(ORCA_TOP.design_config.tcl) 113: 				
				
@file(ORCA_TOP.design_config.tcl) 114: set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
@file(ORCA_TOP.design_config.tcl) 115: 				
				
@file(ORCA_TOP.design_config.tcl) 116: set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
@file(ORCA_TOP.design_config.tcl) 119: if {[info exists synopsys_program_name]} {
        if { $synopsys_program_name == "dc_shell" } {
           set_host_options -max_cores 4
        } 
        if { ( $synopsys_program_name == "icc2_shell" ) || ($synopsys_program_name == "fc_shell" ) } {
           set_host_options -max_cores 4
        }
} elseif {[get_db root: .program_short_name] == "innovus"} {
        if [is_common_ui_mode ] {set_multi_cpu_usage -local_cpu 4  
        } else { setMultiCpuUsage -localCpu 4 }
} elseif {[get_db root: .program_short_name] == "genus"} {
  set_db / .max_cpus_per_server 4 
}
if {[info exists synopsys_program_name]} {
        if { $synopsys_program_name == "dc_shell" } {
           set_host_options -max_cores 4
        } 
        if { ( $synopsys_program_name == "icc2_shell" ) || ($synopsys_program_name == "fc_shell" ) } {
           set_host_options -max_cores 4
        }
} elseif {[get_db root: .program_short_name] == "innovus"} {
        if [is_common_ui_mode ] {set_multi_cpu_usage -local_cpu 4  
        } else { setMultiCpuUsage -localCpu 4 }
} elseif {[get_db root: .program_short_name] == "genus"} {
  set_db / .max_cpus_per_server 4 
}
  Setting attribute of root '/': 'max_cpus_per_server' = 4
#@ End verbose source ../../ORCA_TOP.design_config.tcl
@file(genus-phys.tcl) 6: set designs [get_db designs * ]
@file(genus-phys.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus-phys.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu May 16 12:37:49 PDT 2024)...
#@ Begin verbose source ../scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source ../scripts/genus-get-timlibslefs.tcl
@file(genus-phys.tcl) 13: set_db init_lib_search_path $search_path
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus-phys.tcl) 15: set_db library $link_library
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 75616)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 75953)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226658 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226659 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226660 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 75612)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 75949)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 75612)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 75949)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226612 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226613 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-511'.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 75612)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 75949)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 75714)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 76053)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 75616)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 75955)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW1024x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib, Line 1441)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW128x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib, Line 1881)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW128x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib, Line 2321)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW128x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib, Line 2761)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib, Line 3201)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib, Line 3641)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib, Line 4081)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib, Line 4521)
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-525'.

  Message Summary for Library all 19 libraries:
  *********************************************
  Missing clock pin in the sequential cell. [LBR-525]: 47
  Missing a function attribute in the output pin definition. [LBR-518]: 384
  An attribute is used before it is defined. [LBR-511]: 57
  An unsupported construct was detected in this library. [LBR-40]: 180
  *********************************************
 
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32rvt_ss0p75vn40c' and 'saed32rvt_dlvl_ss0p75vn40c_i0p95v'.
        : This is a common source of delay calculation confusion and should be avoided.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32rvt_ss0p75vn40c' and 'saed32rvt_ss0p95vn40c'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32rvt_ss0p75vn40c' and 'saed32rvt_ulvl_ss0p95vn40c_i0p75v'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32rvt_ss0p75vn40c' and 'saed32lvt_dlvl_ss0p75vn40c_i0p95v'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32rvt_ss0p75vn40c' and 'saed32lvt_ss0p95vn40c'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32rvt_ss0p75vn40c' and 'saed32lvt_ulvl_ss0p95vn40c_i0p75v'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32rvt_ss0p75vn40c' and 'saed32hvt_dlvl_ss0p75vn40c_i0p95v'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32rvt_ss0p75vn40c' and 'saed32hvt_ss0p95vn40c'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32rvt_ss0p75vn40c' and 'saed32hvt_ulvl_ss0p95vn40c_i0p75v'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32rvt_ss0p75vn40c' and 'saed32sram_ss0p95vn40c'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, -40.000000) in library 'saed32rvt_ss0p75vn40c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, -40.000000) in library 'saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, -40.000000) in library 'saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, -40.000000) in library 'saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, -40.000000) in library 'saed32rvt_ss0p95vn40c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, -40.000000) in library 'saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, -40.000000) in library 'saed32lvt_ss0p75vn40c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, -40.000000) in library 'saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, -40.000000) in library 'saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, -40.000000) in library 'saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, -40.000000) in library 'saed32lvt_ss0p95vn40c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, -40.000000) in library 'saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, -40.000000) in library 'saed32hvt_ss0p75vn40c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, -40.000000) in library 'saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, -40.000000) in library 'saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, -40.000000) in library 'saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, -40.000000) in library 'saed32hvt_ss0p95vn40c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, -40.000000) in library 'saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, -40.000000) in library 'saed32sram_ss0p95vn40c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_HVT' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BUSKP_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BUSKP_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CLOAD1_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CLOAD1_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLH2_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLH2_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHL2_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHL2_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLHLS11_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLHLS11_HVT' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_HVT'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_HVT'.  Ignoring the test_cell.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL128_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL128_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL1_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL1_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL2_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL2_HVT' must have an output pin.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-9'.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_HVT'.  Ignoring the test_cell.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-64'.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNENCLSSX1_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENCLSSX1_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENCLSSX1_RVT).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNENCLSSX2_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENCLSSX2_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENCLSSX2_RVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNENCLSSX4_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENCLSSX4_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENCLSSX4_RVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNENCLSSX8_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENCLSSX8_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENCLSSX8_RVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNENCLX1_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENCLX1_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENCLX1_RVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNENCLX2_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENCLX2_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENCLX2_RVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNENCLX4_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENCLX4_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENCLX4_RVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNENCLX8_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENCLX8_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENCLX8_RVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNENSSX1_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENSSX1_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENSSX1_RVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNENSSX2_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENSSX2_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENSSX2_RVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNENSSX4_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENSSX4_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENSSX4_RVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNENSSX8_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENSSX8_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENSSX8_RVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNENX1_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENX1_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENX1_RVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNENX2_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENX2_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENX2_RVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNENX4_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENX4_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENX4_RVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNENX8_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENX8_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNENX8_RVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNSSX1_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNSSX1_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNSSX1_RVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNSSX2_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNSSX2_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNSSX2_RVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNSSX4_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNSSX4_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNSSX4_RVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32rvt_dlvl_ss0p75vn40c_i0p95v/LSDNSSX8_RVT and saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNSSX8_RVT).  Deleting (saed32rvt_dlvl_ss0p75vn40c_i0p75v/LSDNSSX8_RVT).
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-22'.
  Setting attribute of root '/': 'library' = saed32rvt_ss0p75vn40c.lib saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib saed32rvt_ss0p95vn40c.lib saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib saed32lvt_ss0p75vn40c.lib saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib saed32lvt_ss0p95vn40c.lib saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib saed32hvt_ss0p75vn40c.lib saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib saed32hvt_ss0p95vn40c.lib saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib saed32sram_ss0p95vn40c.lib saed32rvt_ss0p95vn40c.lib saed32rvt_ss0p75vn40c.lib
@file(genus-phys.tcl) 18: foreach i [glob -nocomplain saed*.lef ] { file delete $i }
@file(genus-phys.tcl) 19: foreach i $lef_path {
   exec grep -v BUSBITCHARS $i > [file tail $i ]
}
@file(genus-phys.tcl) 27: set_db lef_library "$tech_lef [glob saed*.lef]"
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'EN' on cell 'TNBUFFX2_RVT' without MUSTJOINALLPORTS in the pin property.
        : This means that only one port would be connected, which may not be the expected behavior. Should consider adding MUSTJOINALLPORTS property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'Y' on cell 'TNBUFFX2_RVT' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'A' on cell 'TNBUFFX2_RVT' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'A' on cell 'TNBUFFX32_RVT' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'EN' on cell 'TNBUFFX32_RVT' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'Y' on cell 'TNBUFFX32_RVT' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'EN' on cell 'TNBUFFX4_RVT' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'Y' on cell 'TNBUFFX4_RVT' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'A' on cell 'TNBUFFX4_RVT' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'EN' on cell 'TNBUFFX8_RVT' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'Y' on cell 'TNBUFFX8_RVT' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'A' on cell 'TNBUFFX8_RVT' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'A2' on cell 'XNOR2X1_RVT' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'A1' on cell 'XNOR2X1_RVT' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'Y' on cell 'XNOR2X1_RVT' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'A2' on cell 'XNOR2X2_RVT' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'A1' on cell 'XNOR2X2_RVT' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'Y' on cell 'XNOR2X2_RVT' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'A3' on cell 'XNOR3X1_RVT' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'Y' on cell 'XNOR3X1_RVT' without MUSTJOINALLPORTS in the pin property.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-2381'.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M1' [line 247 in file /u/bcruik2/hacked_lefs/tech.lef]
        : Check the wire parameter in LEF technology files.
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M2' [line 277 in file /u/bcruik2/hacked_lefs/tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M3' [line 307 in file /u/bcruik2/hacked_lefs/tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M4' [line 337 in file /u/bcruik2/hacked_lefs/tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M5' [line 367 in file /u/bcruik2/hacked_lefs/tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M6' [line 397 in file /u/bcruik2/hacked_lefs/tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M7' [line 427 in file /u/bcruik2/hacked_lefs/tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M8' [line 457 in file /u/bcruik2/hacked_lefs/tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M9' [line 483 in file /u/bcruik2/hacked_lefs/tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'MRDL' [line 501 in file /u/bcruik2/hacked_lefs/tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M1' [line 247 in file /u/bcruik2/hacked_lefs/tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M2' [line 277 in file /u/bcruik2/hacked_lefs/tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M3' [line 307 in file /u/bcruik2/hacked_lefs/tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M4' [line 337 in file /u/bcruik2/hacked_lefs/tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M5' [line 367 in file /u/bcruik2/hacked_lefs/tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M6' [line 397 in file /u/bcruik2/hacked_lefs/tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M7' [line 427 in file /u/bcruik2/hacked_lefs/tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M8' [line 457 in file /u/bcruik2/hacked_lefs/tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M9' [line 483 in file /u/bcruik2/hacked_lefs/tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'MRDL' [line 501 in file /u/bcruik2/hacked_lefs/tech.lef]
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-15'.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.05, 2) of 'WIDTH' for layers 'M1' and 'MRDL' is too large.
        : Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.
Warning : The value of the wire parameter is too big. [PHYS-13]
        : The 'WIDTH: 2' of layer 'MRDL' is much bigger than others.
        : Check the consistency of the specified wire parameter.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.152, 4.864) of 'PITCH' for layers 'M2' and 'MRDL' is too large.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.076, 2.432) of 'OFFSET' for layers 'M1' and 'MRDL' is too large.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.05, 2) of 'MINSPACING' for layers 'M1' and 'MRDL' is too large.
Warning : The value of the wire parameter is too big. [PHYS-13]
        : The 'MINSPACING: 2' of layer 'MRDL' is much bigger than others.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HEADX2_RVT cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HEADX32_RVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HEADX4_RVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HEADX8_RVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FOOTX16_RVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FOOTX2_RVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FOOTX32_RVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FOOTX4_RVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FOOTX8_RVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HEAD2X16_RVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HEAD2X2_RVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HEAD2X32_RVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HEAD2X4_RVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HEAD2X8_RVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HEADX16_RVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FOOT2X16_RVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FOOT2X2_RVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FOOT2X32_RVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FOOT2X4_RVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FOOT2X8_RVT cannot be found in library.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-279'.
  Setting attribute of root '/': 'lef_library' = /u/bcruik2/hacked_lefs/tech.lef /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/work/saed32nm_rvt_1p9m.lef /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/work/saed32nm_hvt_1p9m.lef /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/work/saed32_PLL.lef /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/work/saed32nm_lvt_1p9m.lef /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/work/saed32sram.lef
@file(genus-phys.tcl) 29: if { [regexp 23 [get_db program_version ] ] } { set_db phys_skip_qrc_check_for_prob_extraction 1 }
  Setting attribute of root '/': 'phys_skip_qrc_check_for_prob_extraction' = true
@file(genus-phys.tcl) 36: set_db cap_table_file $topdir/cadence_cap_tech/saed32nm_1p9m_Cmax.cap

  According to cap_table_file, there are total 10 routing layers [ V(5) / H(5) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.05, 2) of 'WIDTH' for layers 'M1' and 'M10' is too large.
Warning : The value of the wire parameter is too big. [PHYS-13]
        : The 'WIDTH: 2' of layer 'M10' is much bigger than others.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
        : Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_LVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_LVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_LVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_LVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_LVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_LVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_LVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_LVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_LVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_LVT/SI' has no incoming setup arc.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-34'.
  Setting attribute of root '/': 'cap_table_file' = /u/nmallebo/ECE530-2024-SPRING/finalprj-group4//cadence_cap_tech/saed32nm_1p9m_Cmax.cap
@file(genus-phys.tcl) 40: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus-phys.tcl) 55: elaborate $top_design
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ORCA_TOP' from file '../rtl/ORCA_TOP.sv'.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SI' of instance 'R_29' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2670, column 21, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all undriven module input ports. It is better to double confirm with designer if these undriven ports are expected. During syn_gen the undriven ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SE' of instance 'R_29' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2670, column 21, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SI' of instance 'R_25' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2672, column 21, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SE' of instance 'R_25' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2672, column 21, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SI' of instance 'R_24' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2674, column 21, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SE' of instance 'R_24' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2674, column 21, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SI' of instance 'R_22' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2676, column 21, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SE' of instance 'R_22' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2676, column 21, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SI' of instance 'R_21' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2678, column 21, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SE' of instance 'R_21' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2678, column 21, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SI' of instance 'R_20' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2680, column 21, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SE' of instance 'R_20' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2680, column 21, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SI' of instance 'R_19' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2682, column 21, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SE' of instance 'R_19' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2682, column 21, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SI' of instance 'R_17' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2684, column 21, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SE' of instance 'R_17' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2684, column 21, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SI' of instance 'R_16' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2686, column 21, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SE' of instance 'R_16' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2686, column 21, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SI' of instance 'R_15' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2688, column 21, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'SE' of instance 'R_15' of module 'SDFFASX1_LVT' in file '../rtl/ORCA_TOP.sv' on line 2688, column 21, hid = 0.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'ELABUTL-127'.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'result' in module 'BLENDER_1' in file '../rtl/ORCA_TOP.sv' on line 39786, column 23, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'context_cmd' in module 'PARSER' in file '../rtl/ORCA_TOP.sv' on line 74080, column 27, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'sdram_clk' in module 'CLOCKING' in file '../rtl/ORCA_TOP.sv' on line 93187, column 25, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'test_so' in module 'ORCA_TOP' in file '../rtl/ORCA_TOP.sv' on line 93243, column 23, hid = 0.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ORCA_TOP'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       0 |       0 |        0.08 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.01 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: ORCA_TOP, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: ORCA_TOP, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.002s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: ORCA_TOP, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.003s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: ORCA_TOP, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       0 |       0 |        0.00 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus-phys.tcl) 58: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by this command do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of update_names  
      need to be updated manually in the written out SV wrapper module.
        : If user is setting write_sv_port_wrapper = true then the port names affected by this command need to be updated manually in the written out SV wrapper module.
@file(genus-phys.tcl) 59: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by this command do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of update_names  
      need to be updated manually in the written out SV wrapper module.
@file(genus-phys.tcl) 60: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by this command do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of update_names  
      need to be updated manually in the written out SV wrapper module.
@file(genus-phys.tcl) 61: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by this command do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of update_names  
      need to be updated manually in the written out SV wrapper module.
@file(genus-phys.tcl) 62: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
        : The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'icc_clock2568'.
        : Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'icc_clock2569'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'icc_clock2570'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_0'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'I_SDRAM_READ_FIFO\/SD_FIFO_RAM_0'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'icc_clock88'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'icc_clock89'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'icc_clock90'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'icc_clock91'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'icc_clock92'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'icc_clock93'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'icc_clock94'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'icc_clock95'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'icc_clock96'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'icc_clock97'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'icc_clock98'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'icc_clock99'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'icc_clock100'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CHNM-110'.
Warning : Port names affected by this command do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of update_names  
      need to be updated manually in the written out SV wrapper module.
@file(genus-phys.tcl) 63: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Port names affected by this command do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of update_names  
      need to be updated manually in the written out SV wrapper module.
@file(genus-phys.tcl) 66: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/ORCA_TOP.sdc' (Thu May 16 12:38:28 PDT 2024)...
#@ Begin verbose source ../../constraints/ORCA_TOP.sdc
@file(ORCA_TOP.sdc) 1: if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "fc_shell" -
         "icc2_shell"  {
		# If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
		# We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
                if { [ info exists fc_rtl ] && $fc_rtl } {
		    puts " Sourcing the RTL UPF"
		    source ../../constraints/ORCA_TOP.upf
                } elseif { [info exists flow ] } {
		    puts " Sourcing the Physical Synthesis DCT UPF"
		    source ../../syn/outputs/ORCA_TOP.dct.upf
		} else {
		    puts " Sourcing the Logical Synthesis DC UPF"
		    source ../../syn/outputs/ORCA_TOP.dc.upf
		}

		puts " Creating ICC2 MCMM "
		foreach mode { func test } {
		  create_mode $mode
		}
		foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
		  set corner_name [lindex $corner 0 ]
		  set corner_temp [lindex $corner 1 ]
		  set corner_op_cond [ lindex $corner 2 ]
		  create_corner $corner_name
		  # Read the TLUplus file and give it a name.  
		  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
		  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
		  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
		  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
		  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
		  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
		  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
		  # UPF may indicate additional information for the voltage in a multivoltage design.
		  set_operating_condition $corner_op_cond -library saed32lvt_c
		}

		foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} } {
		  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
		  current_scenario [lindex $scenario 0]
		  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
		  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
		}

		set_scenario_status func_worst -active true -hold false -setup true
		set_scenario_status func_best  -active true -hold true  -setup false
		set_scenario_status test_worst -active true -hold false -setup true
		set_scenario_status test_best  -active true -hold true  -setup false

		current_scenario "func_worst"

	 }
	 "dc_shell" {
		 set upf_create_implicit_supply_sets false
		source ../../constraints/ORCA_TOP.upf
		set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		source ../../constraints/ORCA_TOP_func_worst.sdc
		set_false_path -from SDRAM_CLK -to SD_DDR_CLK

		# Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
		# In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
		if { [ info exists mw_lib ] } {
		   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
		}
	 }
	 "pt_shell" {
		source $topdir/apr/outputs/ORCA_TOP.route2.upf
		if [ regexp "max" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		if [ regexp "min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		if [ regexp "max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
		 if [ regexp "cc_min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "cc_max" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		 if [ regexp "cc_min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		 if [ regexp "cc_max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
	 }
	}
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design -1801
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "fc_shell" -
         "icc2_shell"  {
		# If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
		# We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
                if { [ info exists fc_rtl ] && $fc_rtl } {
		    puts " Sourcing the RTL UPF"
		    source ../../constraints/ORCA_TOP.upf
                } elseif { [info exists flow ] } {
		    puts " Sourcing the Physical Synthesis DCT UPF"
		    source ../../syn/outputs/ORCA_TOP.dct.upf
		} else {
		    puts " Sourcing the Logical Synthesis DC UPF"
		    source ../../syn/outputs/ORCA_TOP.dc.upf
		}

		puts " Creating ICC2 MCMM "
		foreach mode { func test } {
		  create_mode $mode
		}
		foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
		  set corner_name [lindex $corner 0 ]
		  set corner_temp [lindex $corner 1 ]
		  set corner_op_cond [ lindex $corner 2 ]
		  create_corner $corner_name
		  # Read the TLUplus file and give it a name.  
		  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
		  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
		  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
		  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
		  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
		  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
		  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
		  # UPF may indicate additional information for the voltage in a multivoltage design.
		  set_operating_condition $corner_op_cond -library saed32lvt_c
		}

		foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} } {
		  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
		  current_scenario [lindex $scenario 0]
		  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
		  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
		}

		set_scenario_status func_worst -active true -hold false -setup true
		set_scenario_status func_best  -active true -hold true  -setup false
		set_scenario_status test_worst -active true -hold false -setup true
		set_scenario_status test_best  -active true -hold true  -setup false

		current_scenario "func_worst"

	 }
	 "dc_shell" {
		 set upf_create_implicit_supply_sets false
		source ../../constraints/ORCA_TOP.upf
		set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		source ../../constraints/ORCA_TOP_func_worst.sdc
		set_false_path -from SDRAM_CLK -to SD_DDR_CLK

		# Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
		# In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
		if { [ info exists mw_lib ] } {
		   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
		}
	 }
	 "pt_shell" {
		source $topdir/apr/outputs/ORCA_TOP.route2.upf
		if [ regexp "max" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		if [ regexp "min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		if [ regexp "max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
		 if [ regexp "cc_min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "cc_max" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		 if [ regexp "cc_min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		 if [ regexp "cc_max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
	 }
	}
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design -1801
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
Checking out license: Genus_Low_Power_Opt
[12:38:28.189363] Periodic Lic check successful
[12:38:28.713705] Feature usage summary:
[12:38:28.713706] Genus_Synthesis
[12:38:28.713712] Genus_Low_Power_Opt

Started reading power intent file(s) '../../constraints/ORCA_TOP.upf'...
========================================================================
Checking file(s) '../../constraints/ORCA_TOP.upf' with 1801 linter (version: 23.10-a124 dated:05.01.2023).
Completed lint check of files (runtime 0.00).
Completed reading power intent file(s) '../../constraints/ORCA_TOP.upf' (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=============================================================================================================================
Started loading library commands in 1801 file(s)...
===================================================
Completed loading library commands in 1801 file(s) (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
========================================================================================================
Started checking and loading power intent for design ORCA_TOP...
================================================================
Checking and loading file : ../../constraints/ORCA_TOP.upf
Completed checking and loading power intent for design ORCA_TOP (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=====================================================================================================================
Started applying power intent constraints on design 'design:ORCA_TOP'...
========================================================================
Completed applying power intent constraints on design 'design:ORCA_TOP' (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=============================================================================================================================
Started analyzing power domain boundaries...
============================================
Completed analyzing power domain boundaries (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=================================================================================================
Tagging rules on existing low power cells...
===========================================
Completed tagging rules on low power cells (runtime  2.00).
==============================================================
Started setting up virtual pg network...
========================================
Completed setting up virtual pg network (runtime:2.00s memory_usage:0.00M peak_memory:0.00M).
=============================================================================================
Started identifying always on net segments...
=============================================
Completed identifying always on net segments (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
==================================================================================================
Started identifying clock pins...
=================================
Completed identifying clock pins (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
======================================================================================
Started inserting place holder instances...
===========================================
Info    : No isolation rules defined. [CPI-502]
        : Design: 'design:ORCA_TOP'.
==========================================
Started inserting isolation cell on zero pin SRPG instances...
====================================
Completed inserting 0 isolation cell(s) on Zero-Pin-SRPG cells.
=================================================
DBG: Port splitting is disabled for LSH insertion in 1801 flow.
 
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/I_RISC_CORE/PD_RISC_CORE_ls_in_0_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_in' on pin 'hpin:ORCA_TOP/I_RISC_CORE/test_se'.
        : Tool inserted a placeholder instance for implementing isolation or level shifter rule. This place holder instance will be replaced with an actual library cell if a suitable library cell is found.
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/I_RISC_CORE/PD_RISC_CORE_ls_in_1_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_in' on pin 'hpin:ORCA_TOP/I_RISC_CORE/test_si'.
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/I_RISC_CORE/PD_RISC_CORE_ls_in_2_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_in' on pin 'hpin:ORCA_TOP/I_RISC_CORE/clk'.
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/PD_RISC_CORE_ls_out_3_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_out' on pin 'hpin:ORCA_TOP/I_RISC_CORE/Rd_Instr'.
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/PD_RISC_CORE_ls_out_4_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_out' on pin 'hpin:ORCA_TOP/I_RISC_CORE/Xecutng_Instrn[2]'.
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/PD_RISC_CORE_ls_out_5_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_out' on pin 'hpin:ORCA_TOP/I_RISC_CORE/EndOfInstrn'.
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/PD_RISC_CORE_ls_out_6_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_out' on pin 'hpin:ORCA_TOP/I_RISC_CORE/test_so'.
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/PD_RISC_CORE_ls_out_7_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_out' on pin 'hpin:ORCA_TOP/I_RISC_CORE/STACK_FULL'.
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/PD_RISC_CORE_ls_out_8_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_out' on pin 'hpin:ORCA_TOP/I_RISC_CORE/PSW[1]'.
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/PD_RISC_CORE_ls_out_9_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_out' on pin 'hpin:ORCA_TOP/I_RISC_CORE/Xecutng_Instrn[3]'.
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/PD_RISC_CORE_ls_out_10_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_out' on pin 'hpin:ORCA_TOP/I_RISC_CORE/OUT_VALID'.
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/PD_RISC_CORE_ls_out_11_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_out' on pin 'hpin:ORCA_TOP/I_RISC_CORE/RESULT_DATA[8]'.
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/PD_RISC_CORE_ls_out_12_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_out' on pin 'hpin:ORCA_TOP/I_RISC_CORE/RESULT_DATA[9]'.
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/PD_RISC_CORE_ls_out_13_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_out' on pin 'hpin:ORCA_TOP/I_RISC_CORE/RESULT_DATA[10]'.
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/PD_RISC_CORE_ls_out_14_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_out' on pin 'hpin:ORCA_TOP/I_RISC_CORE/RESULT_DATA[7]'.
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/PD_RISC_CORE_ls_out_15_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_out' on pin 'hpin:ORCA_TOP/I_RISC_CORE/RESULT_DATA[11]'.
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/PD_RISC_CORE_ls_out_16_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_out' on pin 'hpin:ORCA_TOP/I_RISC_CORE/RESULT_DATA[12]'.
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/PD_RISC_CORE_ls_out_17_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_out' on pin 'hpin:ORCA_TOP/I_RISC_CORE/RESULT_DATA[5]'.
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/PD_RISC_CORE_ls_out_18_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_out' on pin 'hpin:ORCA_TOP/I_RISC_CORE/Xecutng_Instrn[11]'.
Info    : Inserted a placeholder cell. [CPI-552]
        : Inserted instance `inst:ORCA_TOP/PD_RISC_CORE_ls_out_19_UPF_LS` for level shifter rule 'PD_RISC_CORE.ls_out' on pin 'hpin:ORCA_TOP/I_RISC_CORE/Xecutng_Instrn[10]'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CPI-552'.
Info    : Completed isolation cell insertion. [CPI-517]
        : 0 isolation cells inserted.
Info    : Completed level shifter insertion. [CPI-518]
        : Inserted 100 level shifter cell(s).
Completed inserting place holder instances (runtime:1.00s memory_usage:0.00M peak_memory:0.00M).
================================================================================================
Started deleting incorrect insertions...
========================================
Completed deleting incorrect insertions (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=============================================================================================
Started building library cell cache...
======================================
Completed building library cell cache (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
===========================================================================================
Started identifying supplies of place holder instances...
=========================================================
Completed identifying supplies of place holder instances (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
==============================================================================================================
Started optimizing instances based on supply...
===============================================
REMOVED 0 redundant instances on same hnet segments.
Completed optimizing instances based on supply (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
====================================================================================================
Started deleting instances without supply...
============================================
Completed deleting instances without supply (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=================================================================================================
Deleted 0 instances without proper supply.
Started checking generic cells for splitting...
===============================================
Completed checking generic cells for splitting (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
====================================================================================================
Splitted 0 instances.
Started deleting place holder instances without proper library cells...
=======================================================================
Completed deleting place holder instances without proper library cells (runtime:4.00s memory_usage:0.00M peak_memory:0.00M).
============================================================================================================================
Deleted 0 instances without proper library cells.
Started optimizing redundant cells based on supply...
=====================================================
REMOVED 0 redundant level shifters.
Completed optimizing redundant cells based on supply (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
==========================================================================================================
Started mapping place holder instances with proper library cells...
===================================================================
Completed mapping place holder instances with proper library cells (runtime:1.00s memory_usage:0.00M peak_memory:0.00M).
========================================================================================================================
Started optimizing power intent cells...
========================================
REMOVED 0 floating/undriven instances.
REMOVED 0 redundant instances on same hnet segments.
REMOVED 0 redundant instances on same hnet segments.
REMOVED 0 redundant instances.
REMOVED 0 back to back isonor instances.
REMOVED 0 back to back LS instances.
REMOVED 0 redundant instances on same hnet segments.
REMOVED 0 redundant instances on same hnet segments.
REMOVED 0 redundant instances.
Completed optimizing power intent cells (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=============================================================================================
Started checking for redundant always on cells...
=================================================
Completed checking for redundant always on cells (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
======================================================================================================
Started rechecking always on markings...
========================================
Completed rechecking always on markings (runtime:1.00s memory_usage:0.00M peak_memory:0.00M).
=============================================================================================
Started rechecking virtual supply network...
============================================
Completed rechecking virtual supply network (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=================================================================================================
Started identifying no buffering pins on isolation/level shifter paths...
=========================================================================
Completed identifying no buffering pins on isolation/level shifter paths (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
==============================================================================================================================
Writing no isolation on enable policies in /tmp/genus_temp_19952_mo.ece.pdx.edu_nmallebo_w08WTR/19952_add_no_iso_rules_on_en_1/no_iso_on_en.upf.
Reading no isolation policies.

Done reading no isolation policies. Removing /tmp/genus_temp_19952_mo.ece.pdx.edu_nmallebo_w08WTR/19952_add_no_iso_rules_on_en_1/no_iso_on_en.upf
Sourcing '../../constraints/ORCA_TOP_func_worst.sdc' (Thu May 16 12:38:40 PDT 2024)...
#@ Begin verbose source ../../constraints/ORCA_TOP_func_worst.sdc
@file(ORCA_TOP_func_worst.sdc) 6: set sdc_version 2.0
set sdc_version 2.0
@file(ORCA_TOP_func_worst.sdc) 7: if { [info exists synopsys_program_name] == 1} {
	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
if { [info exists synopsys_program_name] == 1} {
	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
@file(ORCA_TOP_func_worst.sdc) 12: set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
@file(ORCA_TOP_func_worst.sdc) 13: set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
@file(ORCA_TOP_func_worst.sdc) 14: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
@file(ORCA_TOP_func_worst.sdc) 15: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
@file(ORCA_TOP_func_worst.sdc) 16: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
@file(ORCA_TOP_func_worst.sdc) 17: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
@file(ORCA_TOP_func_worst.sdc) 18: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
@file(ORCA_TOP_func_worst.sdc) 19: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
@file(ORCA_TOP_func_worst.sdc) 20: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
@file(ORCA_TOP_func_worst.sdc) 21: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
@file(ORCA_TOP_func_worst.sdc) 22: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
@file(ORCA_TOP_func_worst.sdc) 23: set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
@file(ORCA_TOP_func_worst.sdc) 24: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
@file(ORCA_TOP_func_worst.sdc) 25: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
@file(ORCA_TOP_func_worst.sdc) 26: set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
@file(ORCA_TOP_func_worst.sdc) 27: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
@file(ORCA_TOP_func_worst.sdc) 28: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
@file(ORCA_TOP_func_worst.sdc) 29: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
@file(ORCA_TOP_func_worst.sdc) 30: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
@file(ORCA_TOP_func_worst.sdc) 31: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
@file(ORCA_TOP_func_worst.sdc) 32: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
@file(ORCA_TOP_func_worst.sdc) 33: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
@file(ORCA_TOP_func_worst.sdc) 34: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
@file(ORCA_TOP_func_worst.sdc) 35: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
@file(ORCA_TOP_func_worst.sdc) 36: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
@file(ORCA_TOP_func_worst.sdc) 37: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
@file(ORCA_TOP_func_worst.sdc) 38: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
@file(ORCA_TOP_func_worst.sdc) 39: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
@file(ORCA_TOP_func_worst.sdc) 40: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
@file(ORCA_TOP_func_worst.sdc) 41: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
@file(ORCA_TOP_func_worst.sdc) 42: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
@file(ORCA_TOP_func_worst.sdc) 43: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
@file(ORCA_TOP_func_worst.sdc) 44: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
@file(ORCA_TOP_func_worst.sdc) 45: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
@file(ORCA_TOP_func_worst.sdc) 46: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
@file(ORCA_TOP_func_worst.sdc) 47: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
@file(ORCA_TOP_func_worst.sdc) 48: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
@file(ORCA_TOP_func_worst.sdc) 49: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
@file(ORCA_TOP_func_worst.sdc) 50: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
@file(ORCA_TOP_func_worst.sdc) 51: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
@file(ORCA_TOP_func_worst.sdc) 52: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
@file(ORCA_TOP_func_worst.sdc) 53: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
@file(ORCA_TOP_func_worst.sdc) 54: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
@file(ORCA_TOP_func_worst.sdc) 55: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
@file(ORCA_TOP_func_worst.sdc) 56: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
@file(ORCA_TOP_func_worst.sdc) 57: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
@file(ORCA_TOP_func_worst.sdc) 58: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
@file(ORCA_TOP_func_worst.sdc) 59: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
@file(ORCA_TOP_func_worst.sdc) 60: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
@file(ORCA_TOP_func_worst.sdc) 61: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
@file(ORCA_TOP_func_worst.sdc) 62: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
@file(ORCA_TOP_func_worst.sdc) 63: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
@file(ORCA_TOP_func_worst.sdc) 64: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
@file(ORCA_TOP_func_worst.sdc) 65: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
@file(ORCA_TOP_func_worst.sdc) 66: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
@file(ORCA_TOP_func_worst.sdc) 67: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
@file(ORCA_TOP_func_worst.sdc) 68: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
@file(ORCA_TOP_func_worst.sdc) 69: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
@file(ORCA_TOP_func_worst.sdc) 70: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
@file(ORCA_TOP_func_worst.sdc) 71: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
@file(ORCA_TOP_func_worst.sdc) 72: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
@file(ORCA_TOP_func_worst.sdc) 73: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
@file(ORCA_TOP_func_worst.sdc) 74: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
@file(ORCA_TOP_func_worst.sdc) 75: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
@file(ORCA_TOP_func_worst.sdc) 76: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
@file(ORCA_TOP_func_worst.sdc) 77: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
@file(ORCA_TOP_func_worst.sdc) 78: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
@file(ORCA_TOP_func_worst.sdc) 79: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
@file(ORCA_TOP_func_worst.sdc) 80: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
@file(ORCA_TOP_func_worst.sdc) 81: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
@file(ORCA_TOP_func_worst.sdc) 82: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
@file(ORCA_TOP_func_worst.sdc) 83: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
@file(ORCA_TOP_func_worst.sdc) 84: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
@file(ORCA_TOP_func_worst.sdc) 85: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
@file(ORCA_TOP_func_worst.sdc) 86: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
@file(ORCA_TOP_func_worst.sdc) 87: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
@file(ORCA_TOP_func_worst.sdc) 88: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
@file(ORCA_TOP_func_worst.sdc) 89: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
@file(ORCA_TOP_func_worst.sdc) 90: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
@file(ORCA_TOP_func_worst.sdc) 91: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
@file(ORCA_TOP_func_worst.sdc) 92: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
@file(ORCA_TOP_func_worst.sdc) 93: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
@file(ORCA_TOP_func_worst.sdc) 94: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
@file(ORCA_TOP_func_worst.sdc) 95: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
@file(ORCA_TOP_func_worst.sdc) 96: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
@file(ORCA_TOP_func_worst.sdc) 97: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
@file(ORCA_TOP_func_worst.sdc) 98: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
@file(ORCA_TOP_func_worst.sdc) 99: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
@file(ORCA_TOP_func_worst.sdc) 100: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
@file(ORCA_TOP_func_worst.sdc) 101: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
@file(ORCA_TOP_func_worst.sdc) 102: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
@file(ORCA_TOP_func_worst.sdc) 103: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
@file(ORCA_TOP_func_worst.sdc) 104: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
@file(ORCA_TOP_func_worst.sdc) 105: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
@file(ORCA_TOP_func_worst.sdc) 106: set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
@file(ORCA_TOP_func_worst.sdc) 107: set_load -pin_load 30 [get_ports {test_so[5]}]
set_load -pin_load 30 [get_ports {test_so[5]}]
@file(ORCA_TOP_func_worst.sdc) 108: set_load -pin_load 30 [get_ports {test_so[4]}]
set_load -pin_load 30 [get_ports {test_so[4]}]
@file(ORCA_TOP_func_worst.sdc) 109: set_load -pin_load 30 [get_ports {test_so[3]}]
set_load -pin_load 30 [get_ports {test_so[3]}]
@file(ORCA_TOP_func_worst.sdc) 110: set_load -pin_load 30 [get_ports {test_so[2]}]
set_load -pin_load 30 [get_ports {test_so[2]}]
@file(ORCA_TOP_func_worst.sdc) 111: set_load -pin_load 30 [get_ports {test_so[1]}]
set_load -pin_load 30 [get_ports {test_so[1]}]
@file(ORCA_TOP_func_worst.sdc) 112: set_load -pin_load 30 [get_ports {test_so[0]}]
set_load -pin_load 30 [get_ports {test_so[0]}]
@file(ORCA_TOP_func_worst.sdc) 113: set_load -pin_load 100 [get_ports {pad_out[31]}]
set_load -pin_load 100 [get_ports {pad_out[31]}]
@file(ORCA_TOP_func_worst.sdc) 114: set_load -pin_load 100 [get_ports {pad_out[30]}]
set_load -pin_load 100 [get_ports {pad_out[30]}]
@file(ORCA_TOP_func_worst.sdc) 115: set_load -pin_load 100 [get_ports {pad_out[29]}]
set_load -pin_load 100 [get_ports {pad_out[29]}]
@file(ORCA_TOP_func_worst.sdc) 116: set_load -pin_load 100 [get_ports {pad_out[28]}]
set_load -pin_load 100 [get_ports {pad_out[28]}]
@file(ORCA_TOP_func_worst.sdc) 117: set_load -pin_load 100 [get_ports {pad_out[27]}]
set_load -pin_load 100 [get_ports {pad_out[27]}]
@file(ORCA_TOP_func_worst.sdc) 118: set_load -pin_load 100 [get_ports {pad_out[26]}]
set_load -pin_load 100 [get_ports {pad_out[26]}]
@file(ORCA_TOP_func_worst.sdc) 119: set_load -pin_load 100 [get_ports {pad_out[25]}]
set_load -pin_load 100 [get_ports {pad_out[25]}]
@file(ORCA_TOP_func_worst.sdc) 120: set_load -pin_load 100 [get_ports {pad_out[24]}]
set_load -pin_load 100 [get_ports {pad_out[24]}]
@file(ORCA_TOP_func_worst.sdc) 121: set_load -pin_load 100 [get_ports {pad_out[23]}]
set_load -pin_load 100 [get_ports {pad_out[23]}]
@file(ORCA_TOP_func_worst.sdc) 122: set_load -pin_load 100 [get_ports {pad_out[22]}]
set_load -pin_load 100 [get_ports {pad_out[22]}]
@file(ORCA_TOP_func_worst.sdc) 123: set_load -pin_load 100 [get_ports {pad_out[21]}]
set_load -pin_load 100 [get_ports {pad_out[21]}]
@file(ORCA_TOP_func_worst.sdc) 124: set_load -pin_load 100 [get_ports {pad_out[20]}]
set_load -pin_load 100 [get_ports {pad_out[20]}]
@file(ORCA_TOP_func_worst.sdc) 125: set_load -pin_load 100 [get_ports {pad_out[19]}]
set_load -pin_load 100 [get_ports {pad_out[19]}]
@file(ORCA_TOP_func_worst.sdc) 126: set_load -pin_load 100 [get_ports {pad_out[18]}]
set_load -pin_load 100 [get_ports {pad_out[18]}]
@file(ORCA_TOP_func_worst.sdc) 127: set_load -pin_load 100 [get_ports {pad_out[17]}]
set_load -pin_load 100 [get_ports {pad_out[17]}]
@file(ORCA_TOP_func_worst.sdc) 128: set_load -pin_load 100 [get_ports {pad_out[16]}]
set_load -pin_load 100 [get_ports {pad_out[16]}]
@file(ORCA_TOP_func_worst.sdc) 129: set_load -pin_load 100 [get_ports {pad_out[15]}]
set_load -pin_load 100 [get_ports {pad_out[15]}]
@file(ORCA_TOP_func_worst.sdc) 130: set_load -pin_load 100 [get_ports {pad_out[14]}]
set_load -pin_load 100 [get_ports {pad_out[14]}]
@file(ORCA_TOP_func_worst.sdc) 131: set_load -pin_load 100 [get_ports {pad_out[13]}]
set_load -pin_load 100 [get_ports {pad_out[13]}]
@file(ORCA_TOP_func_worst.sdc) 132: set_load -pin_load 100 [get_ports {pad_out[12]}]
set_load -pin_load 100 [get_ports {pad_out[12]}]
@file(ORCA_TOP_func_worst.sdc) 133: set_load -pin_load 100 [get_ports {pad_out[11]}]
set_load -pin_load 100 [get_ports {pad_out[11]}]
@file(ORCA_TOP_func_worst.sdc) 134: set_load -pin_load 100 [get_ports {pad_out[10]}]
set_load -pin_load 100 [get_ports {pad_out[10]}]
@file(ORCA_TOP_func_worst.sdc) 135: set_load -pin_load 100 [get_ports {pad_out[9]}]
set_load -pin_load 100 [get_ports {pad_out[9]}]
@file(ORCA_TOP_func_worst.sdc) 136: set_load -pin_load 100 [get_ports {pad_out[8]}]
set_load -pin_load 100 [get_ports {pad_out[8]}]
@file(ORCA_TOP_func_worst.sdc) 137: set_load -pin_load 100 [get_ports {pad_out[7]}]
set_load -pin_load 100 [get_ports {pad_out[7]}]
@file(ORCA_TOP_func_worst.sdc) 138: set_load -pin_load 100 [get_ports {pad_out[6]}]
set_load -pin_load 100 [get_ports {pad_out[6]}]
@file(ORCA_TOP_func_worst.sdc) 139: set_load -pin_load 100 [get_ports {pad_out[5]}]
set_load -pin_load 100 [get_ports {pad_out[5]}]
@file(ORCA_TOP_func_worst.sdc) 140: set_load -pin_load 100 [get_ports {pad_out[4]}]
set_load -pin_load 100 [get_ports {pad_out[4]}]
@file(ORCA_TOP_func_worst.sdc) 141: set_load -pin_load 100 [get_ports {pad_out[3]}]
set_load -pin_load 100 [get_ports {pad_out[3]}]
@file(ORCA_TOP_func_worst.sdc) 142: set_load -pin_load 100 [get_ports {pad_out[2]}]
set_load -pin_load 100 [get_ports {pad_out[2]}]
@file(ORCA_TOP_func_worst.sdc) 143: set_load -pin_load 100 [get_ports {pad_out[1]}]
set_load -pin_load 100 [get_ports {pad_out[1]}]
@file(ORCA_TOP_func_worst.sdc) 144: set_load -pin_load 100 [get_ports {pad_out[0]}]
set_load -pin_load 100 [get_ports {pad_out[0]}]
@file(ORCA_TOP_func_worst.sdc) 145: set_load -pin_load 100 [get_ports pad_en]
set_load -pin_load 100 [get_ports pad_en]
@file(ORCA_TOP_func_worst.sdc) 146: set_load -pin_load 100 [get_ports ppar_out]
set_load -pin_load 100 [get_ports ppar_out]
@file(ORCA_TOP_func_worst.sdc) 147: set_load -pin_load 100 [get_ports ppar_en]
set_load -pin_load 100 [get_ports ppar_en]
@file(ORCA_TOP_func_worst.sdc) 148: set_load -pin_load 100 [get_ports {pc_be_out[3]}]
set_load -pin_load 100 [get_ports {pc_be_out[3]}]
@file(ORCA_TOP_func_worst.sdc) 149: set_load -pin_load 100 [get_ports {pc_be_out[2]}]
set_load -pin_load 100 [get_ports {pc_be_out[2]}]
@file(ORCA_TOP_func_worst.sdc) 150: set_load -pin_load 100 [get_ports {pc_be_out[1]}]
set_load -pin_load 100 [get_ports {pc_be_out[1]}]
@file(ORCA_TOP_func_worst.sdc) 151: set_load -pin_load 100 [get_ports {pc_be_out[0]}]
set_load -pin_load 100 [get_ports {pc_be_out[0]}]
@file(ORCA_TOP_func_worst.sdc) 152: set_load -pin_load 100 [get_ports pc_be_en]
set_load -pin_load 100 [get_ports pc_be_en]
@file(ORCA_TOP_func_worst.sdc) 153: set_load -pin_load 100 [get_ports pframe_n_out]
set_load -pin_load 100 [get_ports pframe_n_out]
@file(ORCA_TOP_func_worst.sdc) 154: set_load -pin_load 100 [get_ports pframe_n_en]
set_load -pin_load 100 [get_ports pframe_n_en]
@file(ORCA_TOP_func_worst.sdc) 155: set_load -pin_load 100 [get_ports ptrdy_n_out]
set_load -pin_load 100 [get_ports ptrdy_n_out]
@file(ORCA_TOP_func_worst.sdc) 156: set_load -pin_load 100 [get_ports ptrdy_n_en]
set_load -pin_load 100 [get_ports ptrdy_n_en]
@file(ORCA_TOP_func_worst.sdc) 157: set_load -pin_load 100 [get_ports pirdy_n_out]
set_load -pin_load 100 [get_ports pirdy_n_out]
@file(ORCA_TOP_func_worst.sdc) 158: set_load -pin_load 100 [get_ports pirdy_n_en]
set_load -pin_load 100 [get_ports pirdy_n_en]
@file(ORCA_TOP_func_worst.sdc) 159: set_load -pin_load 100 [get_ports pdevsel_n_out]
set_load -pin_load 100 [get_ports pdevsel_n_out]
@file(ORCA_TOP_func_worst.sdc) 160: set_load -pin_load 100 [get_ports pdevsel_n_en]
set_load -pin_load 100 [get_ports pdevsel_n_en]
@file(ORCA_TOP_func_worst.sdc) 161: set_load -pin_load 100 [get_ports pstop_n_out]
set_load -pin_load 100 [get_ports pstop_n_out]
@file(ORCA_TOP_func_worst.sdc) 162: set_load -pin_load 100 [get_ports pstop_n_en]
set_load -pin_load 100 [get_ports pstop_n_en]
@file(ORCA_TOP_func_worst.sdc) 163: set_load -pin_load 100 [get_ports pperr_n_out]
set_load -pin_load 100 [get_ports pperr_n_out]
@file(ORCA_TOP_func_worst.sdc) 164: set_load -pin_load 100 [get_ports pperr_n_en]
set_load -pin_load 100 [get_ports pperr_n_en]
@file(ORCA_TOP_func_worst.sdc) 165: set_load -pin_load 100 [get_ports pserr_n_out]
set_load -pin_load 100 [get_ports pserr_n_out]
@file(ORCA_TOP_func_worst.sdc) 166: set_load -pin_load 100 [get_ports pserr_n_en]
set_load -pin_load 100 [get_ports pserr_n_en]
@file(ORCA_TOP_func_worst.sdc) 167: set_load -pin_load 100 [get_ports preq_n]
set_load -pin_load 100 [get_ports preq_n]
@file(ORCA_TOP_func_worst.sdc) 168: set_load -pin_load 100 [get_ports pack_n]
set_load -pin_load 100 [get_ports pack_n]
@file(ORCA_TOP_func_worst.sdc) 169: set_load -pin_load 10 [get_ports {sd_A[9]}]
set_load -pin_load 10 [get_ports {sd_A[9]}]
@file(ORCA_TOP_func_worst.sdc) 170: set_load -pin_load 10 [get_ports {sd_A[8]}]
set_load -pin_load 10 [get_ports {sd_A[8]}]
@file(ORCA_TOP_func_worst.sdc) 171: set_load -pin_load 10 [get_ports {sd_A[7]}]
set_load -pin_load 10 [get_ports {sd_A[7]}]
@file(ORCA_TOP_func_worst.sdc) 172: set_load -pin_load 10 [get_ports {sd_A[6]}]
set_load -pin_load 10 [get_ports {sd_A[6]}]
@file(ORCA_TOP_func_worst.sdc) 173: set_load -pin_load 10 [get_ports {sd_A[5]}]
set_load -pin_load 10 [get_ports {sd_A[5]}]
@file(ORCA_TOP_func_worst.sdc) 174: set_load -pin_load 10 [get_ports {sd_A[4]}]
set_load -pin_load 10 [get_ports {sd_A[4]}]
@file(ORCA_TOP_func_worst.sdc) 175: set_load -pin_load 10 [get_ports {sd_A[3]}]
set_load -pin_load 10 [get_ports {sd_A[3]}]
@file(ORCA_TOP_func_worst.sdc) 176: set_load -pin_load 10 [get_ports {sd_A[2]}]
set_load -pin_load 10 [get_ports {sd_A[2]}]
@file(ORCA_TOP_func_worst.sdc) 177: set_load -pin_load 10 [get_ports {sd_A[1]}]
set_load -pin_load 10 [get_ports {sd_A[1]}]
@file(ORCA_TOP_func_worst.sdc) 178: set_load -pin_load 10 [get_ports {sd_A[0]}]
set_load -pin_load 10 [get_ports {sd_A[0]}]
@file(ORCA_TOP_func_worst.sdc) 179: set_load -pin_load 10 [get_ports sd_LD]
set_load -pin_load 10 [get_ports sd_LD]
@file(ORCA_TOP_func_worst.sdc) 180: set_load -pin_load 10 [get_ports sd_RW]
set_load -pin_load 10 [get_ports sd_RW]
@file(ORCA_TOP_func_worst.sdc) 181: set_load -pin_load 10 [get_ports {sd_BWS[1]}]
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
@file(ORCA_TOP_func_worst.sdc) 182: set_load -pin_load 10 [get_ports {sd_BWS[0]}]
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
@file(ORCA_TOP_func_worst.sdc) 183: set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
@file(ORCA_TOP_func_worst.sdc) 184: set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
@file(ORCA_TOP_func_worst.sdc) 185: set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
@file(ORCA_TOP_func_worst.sdc) 186: set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
@file(ORCA_TOP_func_worst.sdc) 187: set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
@file(ORCA_TOP_func_worst.sdc) 188: set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
@file(ORCA_TOP_func_worst.sdc) 189: set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
@file(ORCA_TOP_func_worst.sdc) 190: set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
@file(ORCA_TOP_func_worst.sdc) 191: set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
@file(ORCA_TOP_func_worst.sdc) 192: set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
@file(ORCA_TOP_func_worst.sdc) 193: set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
@file(ORCA_TOP_func_worst.sdc) 194: set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
@file(ORCA_TOP_func_worst.sdc) 195: set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
@file(ORCA_TOP_func_worst.sdc) 196: set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
@file(ORCA_TOP_func_worst.sdc) 197: set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
@file(ORCA_TOP_func_worst.sdc) 198: set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
@file(ORCA_TOP_func_worst.sdc) 199: set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
@file(ORCA_TOP_func_worst.sdc) 200: set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
@file(ORCA_TOP_func_worst.sdc) 201: set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
@file(ORCA_TOP_func_worst.sdc) 202: set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
@file(ORCA_TOP_func_worst.sdc) 203: set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
@file(ORCA_TOP_func_worst.sdc) 204: set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
@file(ORCA_TOP_func_worst.sdc) 205: set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
@file(ORCA_TOP_func_worst.sdc) 206: set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
@file(ORCA_TOP_func_worst.sdc) 207: set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
@file(ORCA_TOP_func_worst.sdc) 208: set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
@file(ORCA_TOP_func_worst.sdc) 209: set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
@file(ORCA_TOP_func_worst.sdc) 210: set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
@file(ORCA_TOP_func_worst.sdc) 211: set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
@file(ORCA_TOP_func_worst.sdc) 212: set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
@file(ORCA_TOP_func_worst.sdc) 213: set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
@file(ORCA_TOP_func_worst.sdc) 214: set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
@file(ORCA_TOP_func_worst.sdc) 215: set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
@file(ORCA_TOP_func_worst.sdc) 216: set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
@file(ORCA_TOP_func_worst.sdc) 217: set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
@file(ORCA_TOP_func_worst.sdc) 218: set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
@file(ORCA_TOP_func_worst.sdc) 219: set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
@file(ORCA_TOP_func_worst.sdc) 220: set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
@file(ORCA_TOP_func_worst.sdc) 221: set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
@file(ORCA_TOP_func_worst.sdc) 222: set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
@file(ORCA_TOP_func_worst.sdc) 223: set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
@file(ORCA_TOP_func_worst.sdc) 224: set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
@file(ORCA_TOP_func_worst.sdc) 225: set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
@file(ORCA_TOP_func_worst.sdc) 226: set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
@file(ORCA_TOP_func_worst.sdc) 227: set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
@file(ORCA_TOP_func_worst.sdc) 228: set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
@file(ORCA_TOP_func_worst.sdc) 229: set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
@file(ORCA_TOP_func_worst.sdc) 230: set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
@file(ORCA_TOP_func_worst.sdc) 231: set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
@file(ORCA_TOP_func_worst.sdc) 232: set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
@file(ORCA_TOP_func_worst.sdc) 233: set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
@file(ORCA_TOP_func_worst.sdc) 234: set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
@file(ORCA_TOP_func_worst.sdc) 235: set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
@file(ORCA_TOP_func_worst.sdc) 236: set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
@file(ORCA_TOP_func_worst.sdc) 237: set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
@file(ORCA_TOP_func_worst.sdc) 238: set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
@file(ORCA_TOP_func_worst.sdc) 239: set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
@file(ORCA_TOP_func_worst.sdc) 240: set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
@file(ORCA_TOP_func_worst.sdc) 241: set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
@file(ORCA_TOP_func_worst.sdc) 242: set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
@file(ORCA_TOP_func_worst.sdc) 243: set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
@file(ORCA_TOP_func_worst.sdc) 244: set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
@file(ORCA_TOP_func_worst.sdc) 245: set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
@file(ORCA_TOP_func_worst.sdc) 246: set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
@file(ORCA_TOP_func_worst.sdc) 253: set_case_analysis 0 [get_ports test_mode]
set_case_analysis 0 [get_ports test_mode]
@file(ORCA_TOP_func_worst.sdc) 254: set_case_analysis 0 [get_ports scan_enable]
set_case_analysis 0 [get_ports scan_enable]
@file(ORCA_TOP_func_worst.sdc) 256: create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
@file(ORCA_TOP_func_worst.sdc) 257: set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
@file(ORCA_TOP_func_worst.sdc) 258: set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
@file(ORCA_TOP_func_worst.sdc) 259: set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
@file(ORCA_TOP_func_worst.sdc) 260: set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
@file(ORCA_TOP_func_worst.sdc) 261: set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
@file(ORCA_TOP_func_worst.sdc) 262: set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
@file(ORCA_TOP_func_worst.sdc) 263: create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
@file(ORCA_TOP_func_worst.sdc) 264: set_clock_latency 0.5  [get_clocks v_PCI_CLK]
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
@file(ORCA_TOP_func_worst.sdc) 265: set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
@file(ORCA_TOP_func_worst.sdc) 266: set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
@file(ORCA_TOP_func_worst.sdc) 267: create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
@file(ORCA_TOP_func_worst.sdc) 268: set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
@file(ORCA_TOP_func_worst.sdc) 269: set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
@file(ORCA_TOP_func_worst.sdc) 270: set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
@file(ORCA_TOP_func_worst.sdc) 271: set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
@file(ORCA_TOP_func_worst.sdc) 272: set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
@file(ORCA_TOP_func_worst.sdc) 273: set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
@file(ORCA_TOP_func_worst.sdc) 274: create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
@file(ORCA_TOP_func_worst.sdc) 275: set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
@file(ORCA_TOP_func_worst.sdc) 276: set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
@file(ORCA_TOP_func_worst.sdc) 277: set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
@file(ORCA_TOP_func_worst.sdc) 278: set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
@file(ORCA_TOP_func_worst.sdc) 279: set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
@file(ORCA_TOP_func_worst.sdc) 280: set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
@file(ORCA_TOP_func_worst.sdc) 281: create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
@file(ORCA_TOP_func_worst.sdc) 282: set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
@file(ORCA_TOP_func_worst.sdc) 283: set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
@file(ORCA_TOP_func_worst.sdc) 284: set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
@file(ORCA_TOP_func_worst.sdc) 285: set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
@file(ORCA_TOP_func_worst.sdc) 286: set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
@file(ORCA_TOP_func_worst.sdc) 287: set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
@file(ORCA_TOP_func_worst.sdc) 288: create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
@file(ORCA_TOP_func_worst.sdc) 289: set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
@file(ORCA_TOP_func_worst.sdc) 290: set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
@file(ORCA_TOP_func_worst.sdc) 291: create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
@file(ORCA_TOP_func_worst.sdc) 292: set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
@file(ORCA_TOP_func_worst.sdc) 293: set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
@file(ORCA_TOP_func_worst.sdc) 294: set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
@file(ORCA_TOP_func_worst.sdc) 295: set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
@file(ORCA_TOP_func_worst.sdc) 296: set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
@file(ORCA_TOP_func_worst.sdc) 297: set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
@file(ORCA_TOP_func_worst.sdc) 298: create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
@file(ORCA_TOP_func_worst.sdc) 299: set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
@file(ORCA_TOP_func_worst.sdc) 300: set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
@file(ORCA_TOP_func_worst.sdc) 301: set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
@file(ORCA_TOP_func_worst.sdc) 302: set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
@file(ORCA_TOP_func_worst.sdc) 303: set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
@file(ORCA_TOP_func_worst.sdc) 304: set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
@file(ORCA_TOP_func_worst.sdc) 305: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pidsel]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pidsel]
@file(ORCA_TOP_func_worst.sdc) 306: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pidsel]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pidsel]
@file(ORCA_TOP_func_worst.sdc) 307: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pgnt_n]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pgnt_n]
@file(ORCA_TOP_func_worst.sdc) 308: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pgnt_n]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pgnt_n]
@file(ORCA_TOP_func_worst.sdc) 309: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[31]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[31]}]
@file(ORCA_TOP_func_worst.sdc) 310: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[31]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[31]}]
@file(ORCA_TOP_func_worst.sdc) 311: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[30]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[30]}]
@file(ORCA_TOP_func_worst.sdc) 312: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[30]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[30]}]
@file(ORCA_TOP_func_worst.sdc) 313: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[29]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[29]}]
@file(ORCA_TOP_func_worst.sdc) 314: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[29]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[29]}]
@file(ORCA_TOP_func_worst.sdc) 315: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[28]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[28]}]
@file(ORCA_TOP_func_worst.sdc) 316: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[28]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[28]}]
@file(ORCA_TOP_func_worst.sdc) 317: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[27]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[27]}]
@file(ORCA_TOP_func_worst.sdc) 318: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[27]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[27]}]
@file(ORCA_TOP_func_worst.sdc) 319: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[26]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[26]}]
@file(ORCA_TOP_func_worst.sdc) 320: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[26]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[26]}]
@file(ORCA_TOP_func_worst.sdc) 321: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[25]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[25]}]
@file(ORCA_TOP_func_worst.sdc) 322: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[25]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[25]}]
@file(ORCA_TOP_func_worst.sdc) 323: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[24]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[24]}]
@file(ORCA_TOP_func_worst.sdc) 324: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[24]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[24]}]
@file(ORCA_TOP_func_worst.sdc) 325: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[23]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[23]}]
@file(ORCA_TOP_func_worst.sdc) 326: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[23]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[23]}]
@file(ORCA_TOP_func_worst.sdc) 327: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[22]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[22]}]
@file(ORCA_TOP_func_worst.sdc) 328: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[22]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[22]}]
@file(ORCA_TOP_func_worst.sdc) 329: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[21]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[21]}]
@file(ORCA_TOP_func_worst.sdc) 330: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[21]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[21]}]
@file(ORCA_TOP_func_worst.sdc) 331: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[20]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[20]}]
@file(ORCA_TOP_func_worst.sdc) 332: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[20]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[20]}]
@file(ORCA_TOP_func_worst.sdc) 333: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[19]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[19]}]
@file(ORCA_TOP_func_worst.sdc) 334: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[19]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[19]}]
@file(ORCA_TOP_func_worst.sdc) 335: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[18]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[18]}]
@file(ORCA_TOP_func_worst.sdc) 336: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[18]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[18]}]
@file(ORCA_TOP_func_worst.sdc) 337: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[17]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[17]}]
@file(ORCA_TOP_func_worst.sdc) 338: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[17]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[17]}]
@file(ORCA_TOP_func_worst.sdc) 339: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[16]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[16]}]
@file(ORCA_TOP_func_worst.sdc) 340: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[16]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[16]}]
@file(ORCA_TOP_func_worst.sdc) 341: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[15]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[15]}]
@file(ORCA_TOP_func_worst.sdc) 342: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[15]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[15]}]
@file(ORCA_TOP_func_worst.sdc) 343: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[14]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[14]}]
@file(ORCA_TOP_func_worst.sdc) 344: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[14]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[14]}]
@file(ORCA_TOP_func_worst.sdc) 345: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[13]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[13]}]
@file(ORCA_TOP_func_worst.sdc) 346: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[13]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[13]}]
@file(ORCA_TOP_func_worst.sdc) 347: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[12]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[12]}]
@file(ORCA_TOP_func_worst.sdc) 348: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[12]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[12]}]
@file(ORCA_TOP_func_worst.sdc) 349: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[11]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[11]}]
@file(ORCA_TOP_func_worst.sdc) 350: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[11]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[11]}]
@file(ORCA_TOP_func_worst.sdc) 351: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[10]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[10]}]
@file(ORCA_TOP_func_worst.sdc) 352: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[10]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[10]}]
@file(ORCA_TOP_func_worst.sdc) 353: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[9]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[9]}]
@file(ORCA_TOP_func_worst.sdc) 354: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[9]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[9]}]
@file(ORCA_TOP_func_worst.sdc) 355: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[8]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[8]}]
@file(ORCA_TOP_func_worst.sdc) 356: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[8]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[8]}]
@file(ORCA_TOP_func_worst.sdc) 357: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[7]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[7]}]
@file(ORCA_TOP_func_worst.sdc) 358: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[7]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[7]}]
@file(ORCA_TOP_func_worst.sdc) 359: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[6]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[6]}]
@file(ORCA_TOP_func_worst.sdc) 360: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[6]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[6]}]
@file(ORCA_TOP_func_worst.sdc) 361: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[5]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[5]}]
@file(ORCA_TOP_func_worst.sdc) 362: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[5]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[5]}]
@file(ORCA_TOP_func_worst.sdc) 363: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[4]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[4]}]
@file(ORCA_TOP_func_worst.sdc) 364: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[4]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[4]}]
@file(ORCA_TOP_func_worst.sdc) 365: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[3]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[3]}]
@file(ORCA_TOP_func_worst.sdc) 366: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[3]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[3]}]
@file(ORCA_TOP_func_worst.sdc) 367: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[2]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[2]}]
@file(ORCA_TOP_func_worst.sdc) 368: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[2]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[2]}]
@file(ORCA_TOP_func_worst.sdc) 369: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[1]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[1]}]
@file(ORCA_TOP_func_worst.sdc) 370: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[1]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[1]}]
@file(ORCA_TOP_func_worst.sdc) 371: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[0]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[0]}]
@file(ORCA_TOP_func_worst.sdc) 372: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[0]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[0]}]
@file(ORCA_TOP_func_worst.sdc) 373: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ppar_in]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ppar_in]
@file(ORCA_TOP_func_worst.sdc) 374: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ppar_in]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ppar_in]
@file(ORCA_TOP_func_worst.sdc) 375: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[3]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[3]}]
@file(ORCA_TOP_func_worst.sdc) 376: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[3]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[3]}]
@file(ORCA_TOP_func_worst.sdc) 377: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[2]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[2]}]
@file(ORCA_TOP_func_worst.sdc) 378: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[2]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[2]}]
@file(ORCA_TOP_func_worst.sdc) 379: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[1]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[1]}]
@file(ORCA_TOP_func_worst.sdc) 380: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[1]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[1]}]
@file(ORCA_TOP_func_worst.sdc) 381: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[0]}]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[0]}]
@file(ORCA_TOP_func_worst.sdc) 382: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[0]}]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[0]}]
@file(ORCA_TOP_func_worst.sdc) 383: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pframe_n_in]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pframe_n_in]
@file(ORCA_TOP_func_worst.sdc) 384: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pframe_n_in]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pframe_n_in]
@file(ORCA_TOP_func_worst.sdc) 385: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ptrdy_n_in]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ptrdy_n_in]
@file(ORCA_TOP_func_worst.sdc) 386: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ptrdy_n_in]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ptrdy_n_in]
@file(ORCA_TOP_func_worst.sdc) 387: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pirdy_n_in]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pirdy_n_in]
@file(ORCA_TOP_func_worst.sdc) 388: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pirdy_n_in]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pirdy_n_in]
@file(ORCA_TOP_func_worst.sdc) 389: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pdevsel_n_in]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pdevsel_n_in]
@file(ORCA_TOP_func_worst.sdc) 390: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pdevsel_n_in]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pdevsel_n_in]
@file(ORCA_TOP_func_worst.sdc) 391: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pstop_n_in]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pstop_n_in]
@file(ORCA_TOP_func_worst.sdc) 392: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pstop_n_in]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pstop_n_in]
@file(ORCA_TOP_func_worst.sdc) 393: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pperr_n_in]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pperr_n_in]
@file(ORCA_TOP_func_worst.sdc) 394: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pperr_n_in]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pperr_n_in]
@file(ORCA_TOP_func_worst.sdc) 395: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pserr_n_in]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pserr_n_in]
@file(ORCA_TOP_func_worst.sdc) 396: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pserr_n_in]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pserr_n_in]
@file(ORCA_TOP_func_worst.sdc) 397: set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pm66en]
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pm66en]
@file(ORCA_TOP_func_worst.sdc) 398: set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pm66en]
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pm66en]
@file(ORCA_TOP_func_worst.sdc) 399: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
@file(ORCA_TOP_func_worst.sdc) 400: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
@file(ORCA_TOP_func_worst.sdc) 401: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
@file(ORCA_TOP_func_worst.sdc) 402: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
@file(ORCA_TOP_func_worst.sdc) 403: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
@file(ORCA_TOP_func_worst.sdc) 404: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
@file(ORCA_TOP_func_worst.sdc) 405: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
@file(ORCA_TOP_func_worst.sdc) 406: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
@file(ORCA_TOP_func_worst.sdc) 407: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
@file(ORCA_TOP_func_worst.sdc) 408: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
@file(ORCA_TOP_func_worst.sdc) 409: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
@file(ORCA_TOP_func_worst.sdc) 410: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
@file(ORCA_TOP_func_worst.sdc) 411: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
@file(ORCA_TOP_func_worst.sdc) 412: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
@file(ORCA_TOP_func_worst.sdc) 413: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
@file(ORCA_TOP_func_worst.sdc) 414: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
@file(ORCA_TOP_func_worst.sdc) 415: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
@file(ORCA_TOP_func_worst.sdc) 416: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
@file(ORCA_TOP_func_worst.sdc) 417: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
@file(ORCA_TOP_func_worst.sdc) 418: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
@file(ORCA_TOP_func_worst.sdc) 419: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
@file(ORCA_TOP_func_worst.sdc) 420: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
@file(ORCA_TOP_func_worst.sdc) 421: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
@file(ORCA_TOP_func_worst.sdc) 422: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
@file(ORCA_TOP_func_worst.sdc) 423: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
@file(ORCA_TOP_func_worst.sdc) 424: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
@file(ORCA_TOP_func_worst.sdc) 425: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
@file(ORCA_TOP_func_worst.sdc) 426: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
@file(ORCA_TOP_func_worst.sdc) 427: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
@file(ORCA_TOP_func_worst.sdc) 428: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
@file(ORCA_TOP_func_worst.sdc) 429: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
@file(ORCA_TOP_func_worst.sdc) 430: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
@file(ORCA_TOP_func_worst.sdc) 431: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
@file(ORCA_TOP_func_worst.sdc) 432: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
@file(ORCA_TOP_func_worst.sdc) 433: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
@file(ORCA_TOP_func_worst.sdc) 434: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
@file(ORCA_TOP_func_worst.sdc) 435: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
@file(ORCA_TOP_func_worst.sdc) 436: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
@file(ORCA_TOP_func_worst.sdc) 437: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
@file(ORCA_TOP_func_worst.sdc) 438: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
@file(ORCA_TOP_func_worst.sdc) 439: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
@file(ORCA_TOP_func_worst.sdc) 440: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
@file(ORCA_TOP_func_worst.sdc) 441: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
@file(ORCA_TOP_func_worst.sdc) 442: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
@file(ORCA_TOP_func_worst.sdc) 443: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
@file(ORCA_TOP_func_worst.sdc) 444: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
@file(ORCA_TOP_func_worst.sdc) 445: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
@file(ORCA_TOP_func_worst.sdc) 446: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
@file(ORCA_TOP_func_worst.sdc) 447: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
@file(ORCA_TOP_func_worst.sdc) 448: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
@file(ORCA_TOP_func_worst.sdc) 449: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
@file(ORCA_TOP_func_worst.sdc) 450: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
@file(ORCA_TOP_func_worst.sdc) 451: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
@file(ORCA_TOP_func_worst.sdc) 452: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
@file(ORCA_TOP_func_worst.sdc) 453: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
@file(ORCA_TOP_func_worst.sdc) 454: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
@file(ORCA_TOP_func_worst.sdc) 455: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
@file(ORCA_TOP_func_worst.sdc) 456: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
@file(ORCA_TOP_func_worst.sdc) 457: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
@file(ORCA_TOP_func_worst.sdc) 458: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
@file(ORCA_TOP_func_worst.sdc) 459: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
@file(ORCA_TOP_func_worst.sdc) 460: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
@file(ORCA_TOP_func_worst.sdc) 461: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
@file(ORCA_TOP_func_worst.sdc) 462: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
@file(ORCA_TOP_func_worst.sdc) 463: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
@file(ORCA_TOP_func_worst.sdc) 464: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
@file(ORCA_TOP_func_worst.sdc) 465: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
@file(ORCA_TOP_func_worst.sdc) 466: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
@file(ORCA_TOP_func_worst.sdc) 467: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
@file(ORCA_TOP_func_worst.sdc) 468: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
@file(ORCA_TOP_func_worst.sdc) 469: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
@file(ORCA_TOP_func_worst.sdc) 470: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
@file(ORCA_TOP_func_worst.sdc) 471: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
@file(ORCA_TOP_func_worst.sdc) 472: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
@file(ORCA_TOP_func_worst.sdc) 473: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
@file(ORCA_TOP_func_worst.sdc) 474: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
@file(ORCA_TOP_func_worst.sdc) 475: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
@file(ORCA_TOP_func_worst.sdc) 476: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
@file(ORCA_TOP_func_worst.sdc) 477: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
@file(ORCA_TOP_func_worst.sdc) 478: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
@file(ORCA_TOP_func_worst.sdc) 479: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
@file(ORCA_TOP_func_worst.sdc) 480: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
@file(ORCA_TOP_func_worst.sdc) 481: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
@file(ORCA_TOP_func_worst.sdc) 482: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
@file(ORCA_TOP_func_worst.sdc) 483: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
@file(ORCA_TOP_func_worst.sdc) 484: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
@file(ORCA_TOP_func_worst.sdc) 485: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
@file(ORCA_TOP_func_worst.sdc) 486: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
@file(ORCA_TOP_func_worst.sdc) 487: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
@file(ORCA_TOP_func_worst.sdc) 488: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
@file(ORCA_TOP_func_worst.sdc) 489: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
@file(ORCA_TOP_func_worst.sdc) 490: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
@file(ORCA_TOP_func_worst.sdc) 491: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
@file(ORCA_TOP_func_worst.sdc) 492: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
@file(ORCA_TOP_func_worst.sdc) 493: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
@file(ORCA_TOP_func_worst.sdc) 494: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
@file(ORCA_TOP_func_worst.sdc) 495: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
@file(ORCA_TOP_func_worst.sdc) 496: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
@file(ORCA_TOP_func_worst.sdc) 497: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
@file(ORCA_TOP_func_worst.sdc) 498: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
@file(ORCA_TOP_func_worst.sdc) 499: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
@file(ORCA_TOP_func_worst.sdc) 500: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
@file(ORCA_TOP_func_worst.sdc) 501: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
@file(ORCA_TOP_func_worst.sdc) 502: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
@file(ORCA_TOP_func_worst.sdc) 503: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
@file(ORCA_TOP_func_worst.sdc) 504: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
@file(ORCA_TOP_func_worst.sdc) 505: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
@file(ORCA_TOP_func_worst.sdc) 506: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
@file(ORCA_TOP_func_worst.sdc) 507: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
@file(ORCA_TOP_func_worst.sdc) 508: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
@file(ORCA_TOP_func_worst.sdc) 509: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
@file(ORCA_TOP_func_worst.sdc) 510: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
@file(ORCA_TOP_func_worst.sdc) 511: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
@file(ORCA_TOP_func_worst.sdc) 512: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
@file(ORCA_TOP_func_worst.sdc) 513: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
@file(ORCA_TOP_func_worst.sdc) 514: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
@file(ORCA_TOP_func_worst.sdc) 515: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
@file(ORCA_TOP_func_worst.sdc) 516: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
@file(ORCA_TOP_func_worst.sdc) 517: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
@file(ORCA_TOP_func_worst.sdc) 518: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
@file(ORCA_TOP_func_worst.sdc) 519: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
@file(ORCA_TOP_func_worst.sdc) 520: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
@file(ORCA_TOP_func_worst.sdc) 521: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
@file(ORCA_TOP_func_worst.sdc) 522: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
@file(ORCA_TOP_func_worst.sdc) 523: set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
@file(ORCA_TOP_func_worst.sdc) 524: set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
@file(ORCA_TOP_func_worst.sdc) 525: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
@file(ORCA_TOP_func_worst.sdc) 526: set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
@file(ORCA_TOP_func_worst.sdc) 527: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
@file(ORCA_TOP_func_worst.sdc) 528: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
@file(ORCA_TOP_func_worst.sdc) 529: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
@file(ORCA_TOP_func_worst.sdc) 530: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
@file(ORCA_TOP_func_worst.sdc) 531: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
@file(ORCA_TOP_func_worst.sdc) 532: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
@file(ORCA_TOP_func_worst.sdc) 533: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
@file(ORCA_TOP_func_worst.sdc) 534: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
@file(ORCA_TOP_func_worst.sdc) 535: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
@file(ORCA_TOP_func_worst.sdc) 536: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
@file(ORCA_TOP_func_worst.sdc) 537: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
@file(ORCA_TOP_func_worst.sdc) 538: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
@file(ORCA_TOP_func_worst.sdc) 539: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
@file(ORCA_TOP_func_worst.sdc) 540: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
@file(ORCA_TOP_func_worst.sdc) 541: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
@file(ORCA_TOP_func_worst.sdc) 542: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
@file(ORCA_TOP_func_worst.sdc) 543: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
@file(ORCA_TOP_func_worst.sdc) 544: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
@file(ORCA_TOP_func_worst.sdc) 545: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
@file(ORCA_TOP_func_worst.sdc) 546: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
@file(ORCA_TOP_func_worst.sdc) 547: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
@file(ORCA_TOP_func_worst.sdc) 548: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
@file(ORCA_TOP_func_worst.sdc) 549: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
@file(ORCA_TOP_func_worst.sdc) 550: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
@file(ORCA_TOP_func_worst.sdc) 551: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
@file(ORCA_TOP_func_worst.sdc) 552: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
@file(ORCA_TOP_func_worst.sdc) 553: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
@file(ORCA_TOP_func_worst.sdc) 554: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
@file(ORCA_TOP_func_worst.sdc) 555: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
@file(ORCA_TOP_func_worst.sdc) 556: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
@file(ORCA_TOP_func_worst.sdc) 557: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
@file(ORCA_TOP_func_worst.sdc) 558: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
@file(ORCA_TOP_func_worst.sdc) 559: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
@file(ORCA_TOP_func_worst.sdc) 560: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
@file(ORCA_TOP_func_worst.sdc) 561: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
@file(ORCA_TOP_func_worst.sdc) 562: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
@file(ORCA_TOP_func_worst.sdc) 563: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
@file(ORCA_TOP_func_worst.sdc) 564: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
@file(ORCA_TOP_func_worst.sdc) 565: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
@file(ORCA_TOP_func_worst.sdc) 566: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
@file(ORCA_TOP_func_worst.sdc) 567: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
@file(ORCA_TOP_func_worst.sdc) 568: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
@file(ORCA_TOP_func_worst.sdc) 569: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
@file(ORCA_TOP_func_worst.sdc) 570: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
@file(ORCA_TOP_func_worst.sdc) 571: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
@file(ORCA_TOP_func_worst.sdc) 572: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
@file(ORCA_TOP_func_worst.sdc) 573: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
@file(ORCA_TOP_func_worst.sdc) 574: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
@file(ORCA_TOP_func_worst.sdc) 575: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
@file(ORCA_TOP_func_worst.sdc) 576: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
@file(ORCA_TOP_func_worst.sdc) 577: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
@file(ORCA_TOP_func_worst.sdc) 578: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
@file(ORCA_TOP_func_worst.sdc) 579: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
@file(ORCA_TOP_func_worst.sdc) 580: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
@file(ORCA_TOP_func_worst.sdc) 581: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
@file(ORCA_TOP_func_worst.sdc) 582: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
@file(ORCA_TOP_func_worst.sdc) 583: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
@file(ORCA_TOP_func_worst.sdc) 584: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
@file(ORCA_TOP_func_worst.sdc) 585: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
@file(ORCA_TOP_func_worst.sdc) 586: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
@file(ORCA_TOP_func_worst.sdc) 587: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
@file(ORCA_TOP_func_worst.sdc) 588: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
@file(ORCA_TOP_func_worst.sdc) 589: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
@file(ORCA_TOP_func_worst.sdc) 590: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
@file(ORCA_TOP_func_worst.sdc) 591: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
@file(ORCA_TOP_func_worst.sdc) 592: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
@file(ORCA_TOP_func_worst.sdc) 593: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
@file(ORCA_TOP_func_worst.sdc) 594: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
@file(ORCA_TOP_func_worst.sdc) 595: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
@file(ORCA_TOP_func_worst.sdc) 596: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
@file(ORCA_TOP_func_worst.sdc) 597: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
@file(ORCA_TOP_func_worst.sdc) 598: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
@file(ORCA_TOP_func_worst.sdc) 599: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
@file(ORCA_TOP_func_worst.sdc) 600: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
@file(ORCA_TOP_func_worst.sdc) 601: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
@file(ORCA_TOP_func_worst.sdc) 602: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
@file(ORCA_TOP_func_worst.sdc) 603: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
@file(ORCA_TOP_func_worst.sdc) 604: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
@file(ORCA_TOP_func_worst.sdc) 605: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
@file(ORCA_TOP_func_worst.sdc) 606: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
@file(ORCA_TOP_func_worst.sdc) 607: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
@file(ORCA_TOP_func_worst.sdc) 608: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
@file(ORCA_TOP_func_worst.sdc) 609: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
@file(ORCA_TOP_func_worst.sdc) 610: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
@file(ORCA_TOP_func_worst.sdc) 611: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
@file(ORCA_TOP_func_worst.sdc) 612: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
@file(ORCA_TOP_func_worst.sdc) 613: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
@file(ORCA_TOP_func_worst.sdc) 614: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
@file(ORCA_TOP_func_worst.sdc) 615: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
@file(ORCA_TOP_func_worst.sdc) 616: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
@file(ORCA_TOP_func_worst.sdc) 617: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
@file(ORCA_TOP_func_worst.sdc) 618: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
@file(ORCA_TOP_func_worst.sdc) 619: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
@file(ORCA_TOP_func_worst.sdc) 620: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
@file(ORCA_TOP_func_worst.sdc) 621: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
@file(ORCA_TOP_func_worst.sdc) 622: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
@file(ORCA_TOP_func_worst.sdc) 623: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
@file(ORCA_TOP_func_worst.sdc) 624: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
@file(ORCA_TOP_func_worst.sdc) 625: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
@file(ORCA_TOP_func_worst.sdc) 626: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
@file(ORCA_TOP_func_worst.sdc) 627: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
@file(ORCA_TOP_func_worst.sdc) 628: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
@file(ORCA_TOP_func_worst.sdc) 629: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
@file(ORCA_TOP_func_worst.sdc) 630: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
@file(ORCA_TOP_func_worst.sdc) 631: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
@file(ORCA_TOP_func_worst.sdc) 632: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
@file(ORCA_TOP_func_worst.sdc) 633: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
@file(ORCA_TOP_func_worst.sdc) 634: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
@file(ORCA_TOP_func_worst.sdc) 635: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
@file(ORCA_TOP_func_worst.sdc) 636: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
@file(ORCA_TOP_func_worst.sdc) 637: set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
@file(ORCA_TOP_func_worst.sdc) 638: set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
@file(ORCA_TOP_func_worst.sdc) 639: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
@file(ORCA_TOP_func_worst.sdc) 640: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
@file(ORCA_TOP_func_worst.sdc) 641: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
@file(ORCA_TOP_func_worst.sdc) 642: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
@file(ORCA_TOP_func_worst.sdc) 643: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
@file(ORCA_TOP_func_worst.sdc) 644: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
@file(ORCA_TOP_func_worst.sdc) 645: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
@file(ORCA_TOP_func_worst.sdc) 646: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
@file(ORCA_TOP_func_worst.sdc) 647: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
@file(ORCA_TOP_func_worst.sdc) 648: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
@file(ORCA_TOP_func_worst.sdc) 649: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
@file(ORCA_TOP_func_worst.sdc) 650: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
@file(ORCA_TOP_func_worst.sdc) 651: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
@file(ORCA_TOP_func_worst.sdc) 652: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
@file(ORCA_TOP_func_worst.sdc) 653: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
@file(ORCA_TOP_func_worst.sdc) 654: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
@file(ORCA_TOP_func_worst.sdc) 655: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
@file(ORCA_TOP_func_worst.sdc) 656: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
@file(ORCA_TOP_func_worst.sdc) 657: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
@file(ORCA_TOP_func_worst.sdc) 658: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
@file(ORCA_TOP_func_worst.sdc) 659: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
@file(ORCA_TOP_func_worst.sdc) 660: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
@file(ORCA_TOP_func_worst.sdc) 661: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
@file(ORCA_TOP_func_worst.sdc) 662: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
@file(ORCA_TOP_func_worst.sdc) 663: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
@file(ORCA_TOP_func_worst.sdc) 664: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
@file(ORCA_TOP_func_worst.sdc) 665: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
@file(ORCA_TOP_func_worst.sdc) 666: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
@file(ORCA_TOP_func_worst.sdc) 667: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
@file(ORCA_TOP_func_worst.sdc) 668: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
@file(ORCA_TOP_func_worst.sdc) 669: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
@file(ORCA_TOP_func_worst.sdc) 670: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
@file(ORCA_TOP_func_worst.sdc) 671: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
@file(ORCA_TOP_func_worst.sdc) 672: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
@file(ORCA_TOP_func_worst.sdc) 673: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
@file(ORCA_TOP_func_worst.sdc) 674: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
@file(ORCA_TOP_func_worst.sdc) 675: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
@file(ORCA_TOP_func_worst.sdc) 676: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
@file(ORCA_TOP_func_worst.sdc) 677: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
@file(ORCA_TOP_func_worst.sdc) 678: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
@file(ORCA_TOP_func_worst.sdc) 679: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
@file(ORCA_TOP_func_worst.sdc) 680: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
@file(ORCA_TOP_func_worst.sdc) 681: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
@file(ORCA_TOP_func_worst.sdc) 682: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
@file(ORCA_TOP_func_worst.sdc) 683: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
@file(ORCA_TOP_func_worst.sdc) 684: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
@file(ORCA_TOP_func_worst.sdc) 685: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
@file(ORCA_TOP_func_worst.sdc) 686: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
@file(ORCA_TOP_func_worst.sdc) 687: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
@file(ORCA_TOP_func_worst.sdc) 688: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
@file(ORCA_TOP_func_worst.sdc) 689: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
@file(ORCA_TOP_func_worst.sdc) 690: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
@file(ORCA_TOP_func_worst.sdc) 691: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
@file(ORCA_TOP_func_worst.sdc) 692: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
@file(ORCA_TOP_func_worst.sdc) 693: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
@file(ORCA_TOP_func_worst.sdc) 694: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
@file(ORCA_TOP_func_worst.sdc) 695: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
@file(ORCA_TOP_func_worst.sdc) 696: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
@file(ORCA_TOP_func_worst.sdc) 697: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
@file(ORCA_TOP_func_worst.sdc) 698: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
@file(ORCA_TOP_func_worst.sdc) 699: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
@file(ORCA_TOP_func_worst.sdc) 700: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
@file(ORCA_TOP_func_worst.sdc) 701: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
@file(ORCA_TOP_func_worst.sdc) 702: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
@file(ORCA_TOP_func_worst.sdc) 703: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
@file(ORCA_TOP_func_worst.sdc) 704: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
@file(ORCA_TOP_func_worst.sdc) 705: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
@file(ORCA_TOP_func_worst.sdc) 706: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
@file(ORCA_TOP_func_worst.sdc) 707: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
@file(ORCA_TOP_func_worst.sdc) 708: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
@file(ORCA_TOP_func_worst.sdc) 709: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
@file(ORCA_TOP_func_worst.sdc) 710: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
@file(ORCA_TOP_func_worst.sdc) 711: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
@file(ORCA_TOP_func_worst.sdc) 712: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
@file(ORCA_TOP_func_worst.sdc) 713: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
@file(ORCA_TOP_func_worst.sdc) 714: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
@file(ORCA_TOP_func_worst.sdc) 715: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
@file(ORCA_TOP_func_worst.sdc) 716: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
@file(ORCA_TOP_func_worst.sdc) 717: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
@file(ORCA_TOP_func_worst.sdc) 718: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
@file(ORCA_TOP_func_worst.sdc) 719: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
@file(ORCA_TOP_func_worst.sdc) 720: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
@file(ORCA_TOP_func_worst.sdc) 721: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
@file(ORCA_TOP_func_worst.sdc) 722: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
@file(ORCA_TOP_func_worst.sdc) 723: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
@file(ORCA_TOP_func_worst.sdc) 724: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
@file(ORCA_TOP_func_worst.sdc) 725: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
@file(ORCA_TOP_func_worst.sdc) 726: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
@file(ORCA_TOP_func_worst.sdc) 727: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
@file(ORCA_TOP_func_worst.sdc) 728: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
@file(ORCA_TOP_func_worst.sdc) 729: set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
@file(ORCA_TOP_func_worst.sdc) 730: set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
@file(ORCA_TOP_func_worst.sdc) 731: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
@file(ORCA_TOP_func_worst.sdc) 732: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
@file(ORCA_TOP_func_worst.sdc) 733: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
@file(ORCA_TOP_func_worst.sdc) 734: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
@file(ORCA_TOP_func_worst.sdc) 735: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
@file(ORCA_TOP_func_worst.sdc) 736: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
@file(ORCA_TOP_func_worst.sdc) 737: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
@file(ORCA_TOP_func_worst.sdc) 738: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
@file(ORCA_TOP_func_worst.sdc) 739: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
@file(ORCA_TOP_func_worst.sdc) 740: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
@file(ORCA_TOP_func_worst.sdc) 741: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
@file(ORCA_TOP_func_worst.sdc) 742: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
@file(ORCA_TOP_func_worst.sdc) 743: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
@file(ORCA_TOP_func_worst.sdc) 744: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
@file(ORCA_TOP_func_worst.sdc) 745: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
@file(ORCA_TOP_func_worst.sdc) 746: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
@file(ORCA_TOP_func_worst.sdc) 747: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
@file(ORCA_TOP_func_worst.sdc) 748: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
@file(ORCA_TOP_func_worst.sdc) 749: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
@file(ORCA_TOP_func_worst.sdc) 750: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
@file(ORCA_TOP_func_worst.sdc) 751: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
@file(ORCA_TOP_func_worst.sdc) 752: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
@file(ORCA_TOP_func_worst.sdc) 753: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
@file(ORCA_TOP_func_worst.sdc) 754: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
@file(ORCA_TOP_func_worst.sdc) 755: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
@file(ORCA_TOP_func_worst.sdc) 756: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
@file(ORCA_TOP_func_worst.sdc) 757: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
@file(ORCA_TOP_func_worst.sdc) 758: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
@file(ORCA_TOP_func_worst.sdc) 759: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
@file(ORCA_TOP_func_worst.sdc) 760: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
@file(ORCA_TOP_func_worst.sdc) 761: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
@file(ORCA_TOP_func_worst.sdc) 762: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
@file(ORCA_TOP_func_worst.sdc) 763: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
@file(ORCA_TOP_func_worst.sdc) 764: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
@file(ORCA_TOP_func_worst.sdc) 765: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
@file(ORCA_TOP_func_worst.sdc) 766: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
@file(ORCA_TOP_func_worst.sdc) 767: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
@file(ORCA_TOP_func_worst.sdc) 768: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
@file(ORCA_TOP_func_worst.sdc) 769: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
@file(ORCA_TOP_func_worst.sdc) 770: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
@file(ORCA_TOP_func_worst.sdc) 771: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
@file(ORCA_TOP_func_worst.sdc) 772: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
@file(ORCA_TOP_func_worst.sdc) 773: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
@file(ORCA_TOP_func_worst.sdc) 774: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
@file(ORCA_TOP_func_worst.sdc) 775: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
@file(ORCA_TOP_func_worst.sdc) 776: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
@file(ORCA_TOP_func_worst.sdc) 777: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
@file(ORCA_TOP_func_worst.sdc) 778: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
@file(ORCA_TOP_func_worst.sdc) 779: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
@file(ORCA_TOP_func_worst.sdc) 780: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
@file(ORCA_TOP_func_worst.sdc) 781: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
@file(ORCA_TOP_func_worst.sdc) 782: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
@file(ORCA_TOP_func_worst.sdc) 783: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
@file(ORCA_TOP_func_worst.sdc) 784: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
@file(ORCA_TOP_func_worst.sdc) 785: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
@file(ORCA_TOP_func_worst.sdc) 786: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
@file(ORCA_TOP_func_worst.sdc) 787: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
@file(ORCA_TOP_func_worst.sdc) 788: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
@file(ORCA_TOP_func_worst.sdc) 789: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
@file(ORCA_TOP_func_worst.sdc) 790: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
@file(ORCA_TOP_func_worst.sdc) 791: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
@file(ORCA_TOP_func_worst.sdc) 792: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
@file(ORCA_TOP_func_worst.sdc) 793: set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
@file(ORCA_TOP_func_worst.sdc) 794: set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
@file(ORCA_TOP_func_worst.sdc) 795: set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
@file(ORCA_TOP_func_worst.sdc) 797: if { [info exists synopsys_program_name] == 1} {
	set_timing_derate -early -net_delay 0.95 
	set_timing_derate -early -cell_delay 0.95 
	set_voltage 0  -min 0  -object_list VSS
	set_voltage 0.75  -min 0.75  -object_list VDD
	set_voltage 0.95  -min 0.95  -object_list VDDH
}
if { [info exists synopsys_program_name] == 1} {
	set_timing_derate -early -net_delay 0.95 
	set_timing_derate -early -cell_delay 0.95 
	set_voltage 0  -min 0  -object_list VSS
	set_voltage 0.75  -min 0.75  -object_list VDD
	set_voltage 0.95  -min 0.95  -object_list VDDH
}
#@ End verbose source ../../constraints/ORCA_TOP_func_worst.sdc
#@ End verbose source ../../constraints/ORCA_TOP.sdc
@file(genus-phys.tcl) 68: read_def ../../apr/outputs/${top_design}.floorplan.innovus.def
Error   : File error. [FILE-100] [read_def]
        : File '../../apr/outputs/ORCA_TOP.floorplan.innovus.def' not found
        : Make sure that the file is a readable regular file and has the specified name.
Warning : Could not open file. [TUI-504]
        : The DEF file '../../apr/outputs/ORCA_TOP.floorplan.innovus.def' cannot be opened for reading.
        : Check permissions of the file and directory.
#@ End verbose source ../scripts/genus-phys.tcl
1
@genus:root: 3> ls
fv
genus.cmd.24-05-15_22-05
genus.cmd.24-05-16_12-05
genus.log
genus.log.24-05-15_22-05
genus.log.24-05-16_12-05
genus.log1
genus.log2
genus_startup.tcl
saed32_PLL.lef
saed32nm_hvt_1p9m.lef
saed32nm_lvt_1p9m.lef
saed32nm_rvt_1p9m.lef
saed32sram.lef
@genus:root: 4> exit

Lic Summary:
[14:07:23.240280] Cdslmd servers: gashapon
[14:07:23.764616] Feature usage summary:
[14:07:23.764627] Genus_Synthesis
[14:07:23.764627] Genus_Low_Power_Opt

Normal exit.