module AM_MODE(
    input clk,rst_n,
    output signed [13:0] out_data

);



	wire [6:0] mod_signal;












source_data source_data_inst(
    .clk(clk),
    .rst_n(rst_n),
    .out_data(mod_signal)

);


ASKMod ASKMod_inst(



);



endmodule

