#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Jun 21 11:23:58 2023
# Process ID: 21672
# Current directory: C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15584 C:\Users\alexy\Documents\ISML_Research_Summer_2023\FIFO-Pipeline\FIFO-Pipeline.xpr
# Log file: C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/vivado.log
# Journal file: C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline\vivado.jou
# Running On: AlexYuan, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17034 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.xpr
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_w32_1024_r256_128
set_property -dict [list CONFIG.Component_Name {fifo_w32_1024_r256_128} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {32} CONFIG.Output_Data_Width {256} CONFIG.Output_Depth {128} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Valid_Flag {true} CONFIG.Write_Data_Count {true} CONFIG.Read_Data_Count {true} CONFIG.Read_Data_Count_Width {7} CONFIG.Full_Threshold_Assert_Value {1021} CONFIG.Full_Threshold_Negate_Value {1020} CONFIG.Enable_Safety_Circuit {true}] [get_ips fifo_w32_1024_r256_128]
generate_target {instantiation_template} [get_files c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.srcs/sources_1/ip/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128.xci]
generate_target all [get_files  c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.srcs/sources_1/ip/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128.xci]
catch { config_ip_cache -export [get_ips -all fifo_w32_1024_r256_128] }
export_ip_user_files -of_objects [get_files c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.srcs/sources_1/ip/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.srcs/sources_1/ip/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128.xci]
launch_runs fifo_w32_1024_r256_128_synth_1 -jobs 12
wait_on_run fifo_w32_1024_r256_128_synth_1
export_simulation -of_objects [get_files c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.srcs/sources_1/ip/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128.xci] -directory C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.ip_user_files -ipstatic_source_dir C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.cache/compile_simlib/questa} {riviera=C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_w256_128_r32_1024
set_property -dict [list CONFIG.Component_Name {fifo_w256_128_r32_1024} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {256} CONFIG.Input_Depth {128} CONFIG.Output_Data_Width {32} CONFIG.Output_Depth {1024} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Almost_Full_Flag {false} CONFIG.Valid_Flag {true} CONFIG.Data_Count_Width {7} CONFIG.Write_Data_Count {true} CONFIG.Write_Data_Count_Width {7} CONFIG.Read_Data_Count {true} CONFIG.Read_Data_Count_Width {10} CONFIG.Full_Threshold_Assert_Value {125} CONFIG.Full_Threshold_Negate_Value {124} CONFIG.Enable_Safety_Circuit {true}] [get_ips fifo_w256_128_r32_1024]
generate_target {instantiation_template} [get_files c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.srcs/sources_1/ip/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024.xci]
generate_target all [get_files  c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.srcs/sources_1/ip/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024.xci]
catch { config_ip_cache -export [get_ips -all fifo_w256_128_r32_1024] }
export_ip_user_files -of_objects [get_files c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.srcs/sources_1/ip/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.srcs/sources_1/ip/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024.xci]
launch_runs fifo_w256_128_r32_1024_synth_1 -jobs 12
wait_on_run fifo_w256_128_r32_1024_synth_1
export_simulation -of_objects [get_files c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.srcs/sources_1/ip/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024.xci] -directory C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.ip_user_files -ipstatic_source_dir C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.cache/compile_simlib/questa} {riviera=C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_w256_1024_r64_4096_ib
set_property -dict [list CONFIG.Component_Name {fifo_w256_1024_r64_4096_ib} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {256} CONFIG.Output_Data_Width {64} CONFIG.Output_Depth {4096} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Almost_Full_Flag {true} CONFIG.Valid_Flag {true} CONFIG.Write_Data_Count {true} CONFIG.Read_Data_Count {true} CONFIG.Read_Data_Count_Width {12} CONFIG.Full_Threshold_Assert_Value {1021} CONFIG.Full_Threshold_Negate_Value {1020} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {true}] [get_ips fifo_w256_1024_r64_4096_ib]
generate_target {instantiation_template} [get_files c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.srcs/sources_1/ip/fifo_w256_1024_r64_4096_ib/fifo_w256_1024_r64_4096_ib.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.srcs/sources_1/ip/fifo_w256_1024_r64_4096_ib/fifo_w256_1024_r64_4096_ib.xci]
catch { config_ip_cache -export [get_ips -all fifo_w256_1024_r64_4096_ib] }
export_ip_user_files -of_objects [get_files c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.srcs/sources_1/ip/fifo_w256_1024_r64_4096_ib/fifo_w256_1024_r64_4096_ib.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.srcs/sources_1/ip/fifo_w256_1024_r64_4096_ib/fifo_w256_1024_r64_4096_ib.xci]
launch_runs fifo_w256_1024_r64_4096_ib_synth_1 -jobs 12
wait_on_run fifo_w256_1024_r64_4096_ib_synth_1
export_simulation -of_objects [get_files c:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.srcs/sources_1/ip/fifo_w256_1024_r64_4096_ib/fifo_w256_1024_r64_4096_ib.xci] -directory C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.ip_user_files -ipstatic_source_dir C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.cache/compile_simlib/questa} {riviera=C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/FIFO-Pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse C:/Users/alexy/Documents/ISML_Research_Summer_2023/FIFO-Pipeline/Verilog/loadPattern_v0_T4.v
update_compile_order -fileset sources_1
