# SPI_Interface
Serial Peripheral Interface WIth Verilog

CMP 1st Year 2nd Term 
Logic Design 2 Project

1- Master
2- Slave  
3- Integration of a Master with 3 Slaves in a Regular Multi-slave mode
4- Self-Checking Testbenches for the Master, Slave and Integration 

(Additional info in Project Description.pdf)
