Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Mon Apr 13 17:26:53 2020
| Host         : FREDRIK-III running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: SW[10] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[11] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[12] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[13] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[14] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[15] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[8] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[9] (HIGH)

 There are 1332 register/latch pins with no clock driven by root clock pin: clk_div/clkdiv_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: control/alu_cont/alu_con_reg[3]/L7/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: control/u_pc/PC_out_reg[0]/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: control/u_pc/PC_out_reg[1]/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: control/u_pc/PC_out_reg[2]/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: control/u_pc/PC_out_reg[3]/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: control/u_pc/PC_out_reg[4]/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: control/u_pc/PC_out_reg[5]/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: control/u_pc/PC_out_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/PC_register/q_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d1/q_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/d2/q_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/ir_data/f_out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/ir_data/f_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/ir_data/f_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/ir_data/f_out_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/ir_data/f_out_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/ir_data/f_out_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/ir_data/rd_out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/ir_data/rd_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/ir_data/rd_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/ir_data/rd_out_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/ir_data/rd_out_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/ir_data/sh_out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/ir_data/sh_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/ir_data/sh_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/ir_data/sh_out_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: datapath/ir_data/sh_out_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sevseg/clk/clkdiv_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3372 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.178        0.000                      0                    5        0.297        0.000                      0                    5        4.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.178        0.000                      0                    5        0.297        0.000                      0                    5        4.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.178ns  (required time - arrival time)
  Source:                 clk_div/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.580ns (31.948%)  route 1.235ns (68.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.626     5.229    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  clk_div/clkdiv_reg[1]/Q
                         net (fo=4, routed)           1.235     6.920    clk_div/clkdiv_reg_n_1_[1]
    SLICE_X52Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.044 r  clk_div/clkdiv[1]_i_1/O
                         net (fo=1, routed)           0.000     7.044    clk_div/plusOp[1]
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.505    14.928    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[1]/C
                         clock pessimism              0.301    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.029    15.222    clk_div/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  8.178    

Slack (MET) :             8.188ns  (required time - arrival time)
  Source:                 clk_div/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.580ns (32.088%)  route 1.228ns (67.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.626     5.229    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  clk_div/clkdiv_reg[1]/Q
                         net (fo=4, routed)           1.228     6.912    clk_div/clkdiv_reg_n_1_[1]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.036 r  clk_div/clkdiv[3]_i_1/O
                         net (fo=1, routed)           0.000     7.036    clk_div/plusOp[3]
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.505    14.928    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[3]/C
                         clock pessimism              0.301    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.031    15.224    clk_div/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  8.188    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 clk_div/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.606ns (32.909%)  route 1.235ns (67.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.626     5.229    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  clk_div/clkdiv_reg[1]/Q
                         net (fo=4, routed)           1.235     6.920    clk_div/clkdiv_reg_n_1_[1]
    SLICE_X52Y97         LUT3 (Prop_lut3_I1_O)        0.150     7.070 r  clk_div/clkdiv[2]_i_1/O
                         net (fo=1, routed)           0.000     7.070    clk_div/plusOp[2]
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.505    14.928    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[2]/C
                         clock pessimism              0.301    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.075    15.268    clk_div/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                  8.198    

Slack (MET) :             8.204ns  (required time - arrival time)
  Source:                 clk_div/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.608ns (33.124%)  route 1.228ns (66.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.626     5.229    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  clk_div/clkdiv_reg[1]/Q
                         net (fo=4, routed)           1.228     6.912    clk_div/clkdiv_reg_n_1_[1]
    SLICE_X52Y97         LUT5 (Prop_lut5_I2_O)        0.152     7.064 r  clk_div/clkdiv[4]_i_1/O
                         net (fo=1, routed)           0.000     7.064    clk_div/plusOp[4]
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.505    14.928    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[4]/C
                         clock pessimism              0.301    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.075    15.268    clk_div/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -7.064    
  -------------------------------------------------------------------
                         slack                                  8.204    

Slack (MET) :             8.738ns  (required time - arrival time)
  Source:                 clk_div/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.580ns (46.133%)  route 0.677ns (53.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.626     5.229    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clk_div/clkdiv_reg[0]/Q
                         net (fo=5, routed)           0.677     6.362    clk_div/clkdiv_reg_n_1_[0]
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     6.486 r  clk_div/clkdiv[0]_i_1/O
                         net (fo=1, routed)           0.000     6.486    clk_div/plusOp[0]
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.505    14.928    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[0]/C
                         clock pessimism              0.301    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.031    15.224    clk_div/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  8.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clk_div/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.197%)  route 0.173ns (42.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.565     1.484    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  clk_div/clkdiv_reg[2]/Q
                         net (fo=3, routed)           0.173     1.785    clk_div/clkdiv_reg_n_1_[2]
    SLICE_X52Y97         LUT5 (Prop_lut5_I0_O)        0.103     1.888 r  clk_div/clkdiv[4]_i_1/O
                         net (fo=1, routed)           0.000     1.888    clk_div/plusOp[4]
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.835     2.000    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[4]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.107     1.591    clk_div/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 clk_div/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.769%)  route 0.173ns (43.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.565     1.484    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  clk_div/clkdiv_reg[2]/Q
                         net (fo=3, routed)           0.173     1.785    clk_div/clkdiv_reg_n_1_[2]
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.099     1.884 r  clk_div/clkdiv[3]_i_1/O
                         net (fo=1, routed)           0.000     1.884    clk_div/plusOp[3]
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.835     2.000    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[3]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.092     1.576    clk_div/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 clk_div/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.536%)  route 0.241ns (56.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.565     1.484    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  clk_div/clkdiv_reg[0]/Q
                         net (fo=5, routed)           0.241     1.867    clk_div/clkdiv_reg_n_1_[0]
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.912 r  clk_div/clkdiv[0]_i_1/O
                         net (fo=1, routed)           0.000     1.912    clk_div/plusOp[0]
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.835     2.000    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.092     1.576    clk_div/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 clk_div/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.185ns (36.923%)  route 0.316ns (63.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.565     1.484    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_div/clkdiv_reg[0]/Q
                         net (fo=5, routed)           0.316     1.941    clk_div/clkdiv_reg_n_1_[0]
    SLICE_X52Y97         LUT3 (Prop_lut3_I0_O)        0.044     1.985 r  clk_div/clkdiv[2]_i_1/O
                         net (fo=1, routed)           0.000     1.985    clk_div/plusOp[2]
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.835     2.000    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[2]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.107     1.591    clk_div/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 clk_div/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.049%)  route 0.316ns (62.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.565     1.484    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_div/clkdiv_reg[0]/Q
                         net (fo=5, routed)           0.316     1.941    clk_div/clkdiv_reg_n_1_[0]
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.986 r  clk_div/clkdiv[1]_i_1/O
                         net (fo=1, routed)           0.000     1.986    clk_div/plusOp[1]
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.835     2.000    clk_div/top_clk
    SLICE_X52Y97         FDRE                                         r  clk_div/clkdiv_reg[1]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.091     1.575    clk_div/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.411    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clk_div/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clk_div/clkdiv_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clk_div/clkdiv_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clk_div/clkdiv_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clk_div/clkdiv_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div/clkdiv_reg[4]/C



