{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1573681380643 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RV32i EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"RV32i\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573681380861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573681381096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573681381205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573681381205 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573681382080 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573681382127 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573681382721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573681382721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573681382721 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573681382721 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4844 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573681382861 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4846 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573681382861 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4848 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573681382861 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4850 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573681382861 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4852 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573681382861 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1573681382861 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1573681382893 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "123 123 " "No exact pin location assignment(s) for 123 pins of 123 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "we_mem_data_o " "Pin we_mem_data_o not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { we_mem_data_o } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 60 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { we_mem_data_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_data_o\[0\] " "Pin addr_mem_data_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_data_o[0] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_data_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_data_o\[1\] " "Pin addr_mem_data_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_data_o[1] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_data_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_data_o\[2\] " "Pin addr_mem_data_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_data_o[2] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_data_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_data_o\[3\] " "Pin addr_mem_data_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_data_o[3] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_data_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_data_o\[4\] " "Pin addr_mem_data_o\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_data_o[4] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_data_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_data_o\[5\] " "Pin addr_mem_data_o\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_data_o[5] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_data_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_data_o\[6\] " "Pin addr_mem_data_o\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_data_o[6] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_data_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_data_o\[7\] " "Pin addr_mem_data_o\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_data_o[7] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_data_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_data_o\[8\] " "Pin addr_mem_data_o\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_data_o[8] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_data_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_data_o\[9\] " "Pin addr_mem_data_o\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_data_o[9] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_data_o[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[0\] " "Pin val_mem_data_write_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[0] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[1\] " "Pin val_mem_data_write_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[1] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[2\] " "Pin val_mem_data_write_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[2] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[3\] " "Pin val_mem_data_write_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[3] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[4\] " "Pin val_mem_data_write_o\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[4] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[5\] " "Pin val_mem_data_write_o\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[5] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[6\] " "Pin val_mem_data_write_o\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[6] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[7\] " "Pin val_mem_data_write_o\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[7] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[8\] " "Pin val_mem_data_write_o\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[8] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[9\] " "Pin val_mem_data_write_o\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[9] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[10\] " "Pin val_mem_data_write_o\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[10] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[11\] " "Pin val_mem_data_write_o\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[11] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[12\] " "Pin val_mem_data_write_o\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[12] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[13\] " "Pin val_mem_data_write_o\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[13] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[14\] " "Pin val_mem_data_write_o\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[14] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[15\] " "Pin val_mem_data_write_o\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[15] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[16\] " "Pin val_mem_data_write_o\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[16] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[17\] " "Pin val_mem_data_write_o\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[17] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[18\] " "Pin val_mem_data_write_o\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[18] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[19\] " "Pin val_mem_data_write_o\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[19] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[20\] " "Pin val_mem_data_write_o\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[20] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[21\] " "Pin val_mem_data_write_o\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[21] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[22\] " "Pin val_mem_data_write_o\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[22] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[23\] " "Pin val_mem_data_write_o\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[23] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[24\] " "Pin val_mem_data_write_o\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[24] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[25\] " "Pin val_mem_data_write_o\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[25] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[26\] " "Pin val_mem_data_write_o\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[26] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[27\] " "Pin val_mem_data_write_o\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[27] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[28\] " "Pin val_mem_data_write_o\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[28] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[29\] " "Pin val_mem_data_write_o\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[29] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[30\] " "Pin val_mem_data_write_o\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[30] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_write_o\[31\] " "Pin val_mem_data_write_o\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_write_o[31] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_write_o[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_prog_o\[0\] " "Pin addr_mem_prog_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_prog_o[0] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_prog_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_prog_o\[1\] " "Pin addr_mem_prog_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_prog_o[1] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_prog_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_prog_o\[2\] " "Pin addr_mem_prog_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_prog_o[2] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_prog_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_prog_o\[3\] " "Pin addr_mem_prog_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_prog_o[3] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_prog_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_prog_o\[4\] " "Pin addr_mem_prog_o\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_prog_o[4] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_prog_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_prog_o\[5\] " "Pin addr_mem_prog_o\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_prog_o[5] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_prog_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_prog_o\[6\] " "Pin addr_mem_prog_o\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_prog_o[6] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_prog_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_prog_o\[7\] " "Pin addr_mem_prog_o\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_prog_o[7] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_prog_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_prog_o\[8\] " "Pin addr_mem_prog_o\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_prog_o[8] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_prog_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem_prog_o\[9\] " "Pin addr_mem_prog_o\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr_mem_prog_o[9] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_mem_prog_o[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_transfer_mem_data_o\[0\] " "Pin write_transfer_mem_data_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_transfer_mem_data_o[0] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 67 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_transfer_mem_data_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_transfer_mem_data_o\[1\] " "Pin write_transfer_mem_data_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_transfer_mem_data_o[1] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 67 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_transfer_mem_data_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_transfer_mem_data_o\[2\] " "Pin write_transfer_mem_data_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_transfer_mem_data_o[2] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 67 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_transfer_mem_data_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_transfer_mem_data_o\[3\] " "Pin write_transfer_mem_data_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_transfer_mem_data_o[3] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 67 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_transfer_mem_data_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[5\] " "Pin val_mem_prog_i\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[5] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[0\] " "Pin val_mem_prog_i\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[0] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[1\] " "Pin val_mem_prog_i\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[1] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[2\] " "Pin val_mem_prog_i\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[2] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[3\] " "Pin val_mem_prog_i\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[3] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[4\] " "Pin val_mem_prog_i\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[4] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[6\] " "Pin val_mem_prog_i\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[6] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[13\] " "Pin val_mem_prog_i\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[13] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[14\] " "Pin val_mem_prog_i\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[14] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[12\] " "Pin val_mem_prog_i\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[12] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[30\] " "Pin val_mem_prog_i\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[30] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[19\] " "Pin val_mem_prog_i\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[19] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[17\] " "Pin val_mem_prog_i\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[17] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[18\] " "Pin val_mem_prog_i\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[18] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[15\] " "Pin val_mem_prog_i\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[15] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[16\] " "Pin val_mem_prog_i\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[16] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[20\] " "Pin val_mem_prog_i\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[20] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[7\] " "Pin val_mem_prog_i\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[7] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[23\] " "Pin val_mem_prog_i\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[23] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[22\] " "Pin val_mem_prog_i\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[22] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[21\] " "Pin val_mem_prog_i\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[21] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[24\] " "Pin val_mem_prog_i\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[24] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[31\] " "Pin val_mem_prog_i\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[31] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[29\] " "Pin val_mem_prog_i\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[29] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[28\] " "Pin val_mem_prog_i\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[28] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[27\] " "Pin val_mem_prog_i\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[27] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[26\] " "Pin val_mem_prog_i\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[26] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[25\] " "Pin val_mem_prog_i\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[25] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[11\] " "Pin val_mem_prog_i\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[11] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[10\] " "Pin val_mem_prog_i\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[10] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[9\] " "Pin val_mem_prog_i\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[9] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_prog_i\[8\] " "Pin val_mem_prog_i\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_prog_i[8] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_prog_i[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Pin rst_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[0\] " "Pin val_mem_data_read_i\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[0] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[15\] " "Pin val_mem_data_read_i\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[15] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[7\] " "Pin val_mem_data_read_i\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[7] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[31\] " "Pin val_mem_data_read_i\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[31] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[30\] " "Pin val_mem_data_read_i\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[30] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[29\] " "Pin val_mem_data_read_i\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[29] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[28\] " "Pin val_mem_data_read_i\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[28] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[27\] " "Pin val_mem_data_read_i\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[27] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[26\] " "Pin val_mem_data_read_i\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[26] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[25\] " "Pin val_mem_data_read_i\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[25] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[24\] " "Pin val_mem_data_read_i\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[24] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[23\] " "Pin val_mem_data_read_i\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[23] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[22\] " "Pin val_mem_data_read_i\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[22] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[21\] " "Pin val_mem_data_read_i\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[21] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[20\] " "Pin val_mem_data_read_i\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[20] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[19\] " "Pin val_mem_data_read_i\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[19] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[18\] " "Pin val_mem_data_read_i\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[18] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[17\] " "Pin val_mem_data_read_i\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[17] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[16\] " "Pin val_mem_data_read_i\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[16] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[14\] " "Pin val_mem_data_read_i\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[14] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[13\] " "Pin val_mem_data_read_i\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[13] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[12\] " "Pin val_mem_data_read_i\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[12] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[11\] " "Pin val_mem_data_read_i\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[11] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[10\] " "Pin val_mem_data_read_i\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[10] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[9\] " "Pin val_mem_data_read_i\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[9] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[8\] " "Pin val_mem_data_read_i\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[8] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[6\] " "Pin val_mem_data_read_i\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[6] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[5\] " "Pin val_mem_data_read_i\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[5] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[4\] " "Pin val_mem_data_read_i\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[4] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[3\] " "Pin val_mem_data_read_i\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[3] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[2\] " "Pin val_mem_data_read_i\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[2] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_mem_data_read_i\[1\] " "Pin val_mem_data_read_i\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { val_mem_data_read_i[1] } } } { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { val_mem_data_read_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573681385033 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1573681385033 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "160 " "TimeQuest Timing Analyzer is analyzing 160 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1573681386241 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RV32i.sdc " "Synopsys Design Constraints File file not found: 'RV32i.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573681386241 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573681386241 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1573681386396 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1573681386396 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573681386413 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573681387028 ""}  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4806 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573681387028 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "executionUnit:exec_unit_inst\|lis:LIS\|WideOr0~0  " "Automatically promoted node executionUnit:exec_unit_inst\|lis:LIS\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573681387028 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { executionUnit:exec_unit_inst|lis:LIS|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 3796 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573681387028 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "executionUnit:exec_unit_inst\|s2_ALU\[0\]~66  " "Automatically promoted node executionUnit:exec_unit_inst\|s2_ALU\[0\]~66 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573681387028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "executionUnit:exec_unit_inst\|d_o\[21\]~26 " "Destination node executionUnit:exec_unit_inst\|d_o\[21\]~26" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { executionUnit:exec_unit_inst|d_o[21]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4334 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573681387028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "executionUnit:exec_unit_inst\|d_o\[23\]~22 " "Destination node executionUnit:exec_unit_inst\|d_o\[23\]~22" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { executionUnit:exec_unit_inst|d_o[23]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4330 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573681387028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "executionUnit:exec_unit_inst\|d_o\[20\]~28 " "Destination node executionUnit:exec_unit_inst\|d_o\[20\]~28" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { executionUnit:exec_unit_inst|d_o[20]~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4336 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573681387028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "executionUnit:exec_unit_inst\|d_o\[22\]~24 " "Destination node executionUnit:exec_unit_inst\|d_o\[22\]~24" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { executionUnit:exec_unit_inst|d_o[22]~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4332 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573681387028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "executionUnit:exec_unit_inst\|d_o\[17\]~34 " "Destination node executionUnit:exec_unit_inst\|d_o\[17\]~34" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { executionUnit:exec_unit_inst|d_o[17]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4342 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573681387028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "executionUnit:exec_unit_inst\|d_o\[19\]~30 " "Destination node executionUnit:exec_unit_inst\|d_o\[19\]~30" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { executionUnit:exec_unit_inst|d_o[19]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4338 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573681387028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "executionUnit:exec_unit_inst\|d_o\[16\]~36 " "Destination node executionUnit:exec_unit_inst\|d_o\[16\]~36" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { executionUnit:exec_unit_inst|d_o[16]~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4344 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573681387028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "executionUnit:exec_unit_inst\|d_o\[18\]~32 " "Destination node executionUnit:exec_unit_inst\|d_o\[18\]~32" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { executionUnit:exec_unit_inst|d_o[18]~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4340 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573681387028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "executionUnit:exec_unit_inst\|d_o\[31\]~6 " "Destination node executionUnit:exec_unit_inst\|d_o\[31\]~6" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { executionUnit:exec_unit_inst|d_o[31]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4314 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573681387028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "executionUnit:exec_unit_inst\|d_o\[30\]~8 " "Destination node executionUnit:exec_unit_inst\|d_o\[30\]~8" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { executionUnit:exec_unit_inst|d_o[30]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4316 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573681387028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1573681387028 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1573681387028 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { executionUnit:exec_unit_inst|s2_ALU[0]~66 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4698 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573681387028 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "executionUnit:exec_unit_inst\|csr_val_o\[31\]~18  " "Automatically promoted node executionUnit:exec_unit_inst\|csr_val_o\[31\]~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573681387046 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { executionUnit:exec_unit_inst|csr_val_o[31]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4654 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573681387046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node rst_n~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573681387046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "crs_unit:crs_unit_inst\|csr_val_o\[31\]~1 " "Destination node crs_unit:crs_unit_inst\|csr_val_o\[31\]~1" {  } { { "../src/core/core_csr_unit/core_csr_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { crs_unit:crs_unit_inst|csr_val_o[31]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4386 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573681387046 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1573681387046 ""}  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 0 { 0 ""} 0 4807 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573681387046 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573681388232 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573681388249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573681388249 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573681388249 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573681388266 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573681388266 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573681388283 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573681388283 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573681388283 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1573681388300 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573681388300 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "121 unused 2.5V 64 57 0 " "Number of I/O pins in group: 121 (unused VREF, 2.5V VCCIO, 64 input, 57 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1573681388352 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1573681388352 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1573681388352 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573681388369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573681388369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573681388369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573681388369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573681388369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573681388369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573681388369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573681388369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1573681388369 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1573681388369 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573681388730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573681391347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573681393701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573681393839 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573681408777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573681408791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573681409932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 11.4% " "3e+03 ns of routing delay (approximately 11.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1573681415501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "72 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 72% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "X:/RV32i-Verilog/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 72% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 72% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1573681419952 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573681419952 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1573681495540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:08:56 " "Fitter routing operations ending: elapsed time is 00:08:56" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573681946992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1573681946992 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573681946992 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "10.66 " "Total time spent on timing analysis during the Fitter is 10.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1573681947154 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573681947262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573681948432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573681948505 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573681949356 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573681950718 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/RV32i-Verilog/Quartus/RV32i.fit.smsg " "Generated suppressed messages file X:/RV32i-Verilog/Quartus/RV32i.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573681952335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "776 " "Peak virtual memory: 776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573681954110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 22:52:34 2019 " "Processing ended: Wed Nov 13 22:52:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573681954110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:37 " "Elapsed time: 00:09:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573681954110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:23 " "Total CPU time (on all processors): 00:09:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573681954110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573681954110 ""}
