Resource Utilization by Entity report for LimeSDR-Mini_lms7_lelec210x
Wed Nov 13 17:46:35 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Resource Utilization by Entity



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+
; |lms7_trx_top                                                                                                                           ; 9368 (2)            ; 10745 (0)                 ; 244624      ; 1          ; 3            ; 1       ; 1         ; 117  ; 0            ; 0          ; |lms7_trx_top                                                                                                                                                                                                                                                                                                                                                                                                            ; lms7_trx_top                                              ; work         ;
;    |FT601_top:inst2_FT601_top|                                                                                                          ; 394 (0)             ; 504 (0)                   ; 147456      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top                                                                                                                                                                                                                                                                                                                                                                                  ; FT601_top                                                 ; work         ;
;       |FT601:ft_fsm|                                                                                                                    ; 82 (82)             ; 135 (135)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|FT601:ft_fsm                                                                                                                                                                                                                                                                                                                                                                     ; FT601                                                     ; work         ;
;       |FT601_arb:ftdi_arbiter|                                                                                                          ; 35 (35)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|FT601_arb:ftdi_arbiter                                                                                                                                                                                                                                                                                                                                                           ; FT601_arb                                                 ; work         ;
;       |fifo_inst:EP02_fifo|                                                                                                             ; 49 (0)              ; 89 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP02_fifo                                                                                                                                                                                                                                                                                                                                                              ; fifo_inst                                                 ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                            ; 49 (0)              ; 89 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                                                            ; dcfifo_mixed_widths                                       ; work         ;
;             |dcfifo_pcn1:auto_generated|                                                                                                ; 49 (7)              ; 89 (27)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pcn1:auto_generated                                                                                                                                                                                                                                                                                 ; dcfifo_pcn1                                               ; work         ;
;                |a_graycounter_fub:wrptr_g1p|                                                                                            ; 18 (18)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pcn1:auto_generated|a_graycounter_fub:wrptr_g1p                                                                                                                                                                                                                                                     ; a_graycounter_fub                                         ; work         ;
;                |a_graycounter_jg6:rdptr_g1p|                                                                                            ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pcn1:auto_generated|a_graycounter_jg6:rdptr_g1p                                                                                                                                                                                                                                                     ; a_graycounter_jg6                                         ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|                                                                                             ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pcn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                                                                                                                                                                      ; alt_synch_pipe_0ol                                        ; work         ;
;                   |dffpipe_hd9:dffpipe14|                                                                                               ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pcn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14                                                                                                                                                                                                                                ; dffpipe_hd9                                               ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|                                                                                             ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pcn1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                                                                                                                                                      ; alt_synch_pipe_1ol                                        ; work         ;
;                   |dffpipe_id9:dffpipe17|                                                                                               ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pcn1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17                                                                                                                                                                                                                                ; dffpipe_id9                                               ; work         ;
;                |altsyncram_8a61:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pcn1:auto_generated|altsyncram_8a61:fifo_ram                                                                                                                                                                                                                                                        ; altsyncram_8a61                                           ; work         ;
;                |cmpr_5h5:rdempty_eq_comp|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pcn1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                                                                                                                                                                                        ; cmpr_5h5                                                  ; work         ;
;                |cmpr_5h5:wrfull_eq_comp|                                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pcn1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                                                                                                                                                                                         ; cmpr_5h5                                                  ; work         ;
;       |fifo_inst:EP82_fifo|                                                                                                             ; 80 (0)              ; 106 (0)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP82_fifo                                                                                                                                                                                                                                                                                                                                                              ; fifo_inst                                                 ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                            ; 80 (0)              ; 106 (0)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                                                            ; dcfifo_mixed_widths                                       ; work         ;
;             |dcfifo_r9n1:auto_generated|                                                                                                ; 80 (13)             ; 106 (27)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated                                                                                                                                                                                                                                                                                 ; dcfifo_r9n1                                               ; work         ;
;                |a_gray2bin_kra:rdptr_g_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|a_gray2bin_kra:rdptr_g_gray2bin                                                                                                                                                                                                                                                 ; a_gray2bin_kra                                            ; work         ;
;                |a_gray2bin_kra:rs_dgwp_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|a_gray2bin_kra:rs_dgwp_gray2bin                                                                                                                                                                                                                                                 ; a_gray2bin_kra                                            ; work         ;
;                |a_graycounter_fub:wrptr_g1p|                                                                                            ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|a_graycounter_fub:wrptr_g1p                                                                                                                                                                                                                                                     ; a_graycounter_fub                                         ; work         ;
;                |a_graycounter_jg6:rdptr_g1p|                                                                                            ; 20 (20)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|a_graycounter_jg6:rdptr_g1p                                                                                                                                                                                                                                                     ; a_graycounter_jg6                                         ; work         ;
;                |alt_synch_pipe_2ol:rs_dgwp|                                                                                             ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                                                      ; alt_synch_pipe_2ol                                        ; work         ;
;                   |dffpipe_jd9:dffpipe6|                                                                                                ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                                                                                                                                 ; dffpipe_jd9                                               ; work         ;
;                |alt_synch_pipe_3ol:ws_dgrp|                                                                                             ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                                                      ; alt_synch_pipe_3ol                                        ; work         ;
;                   |dffpipe_kd9:dffpipe9|                                                                                                ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9                                                                                                                                                                                                                                 ; dffpipe_kd9                                               ; work         ;
;                |altsyncram_v241:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|altsyncram_v241:fifo_ram                                                                                                                                                                                                                                                        ; altsyncram_v241                                           ; work         ;
;                |cmpr_5h5:rdempty_eq_comp|                                                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                                                                                                                                                                                        ; cmpr_5h5                                                  ; work         ;
;                |cmpr_5h5:rdfull_eq_comp|                                                                                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|cmpr_5h5:rdfull_eq_comp                                                                                                                                                                                                                                                         ; cmpr_5h5                                                  ; work         ;
;                |cmpr_5h5:wrfull_eq_comp|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                                                                                                                                                                                         ; cmpr_5h5                                                  ; work         ;
;                |dffpipe_8d9:rdfull_reg|                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                                                                                                                                                                                          ; dffpipe_8d9                                               ; work         ;
;                |dffpipe_gd9:rs_brp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|dffpipe_gd9:rs_brp                                                                                                                                                                                                                                                              ; dffpipe_gd9                                               ; work         ;
;                |dffpipe_gd9:rs_bwp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|dffpipe_gd9:rs_bwp                                                                                                                                                                                                                                                              ; dffpipe_gd9                                               ; work         ;
;       |fifo_inst:EP83_fifo|                                                                                                             ; 148 (0)             ; 165 (0)                   ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo                                                                                                                                                                                                                                                                                                                                                              ; fifo_inst                                                 ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                            ; 148 (0)             ; 165 (0)                   ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                                                            ; dcfifo_mixed_widths                                       ; work         ;
;             |dcfifo_6en1:auto_generated|                                                                                                ; 148 (32)            ; 165 (37)                  ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated                                                                                                                                                                                                                                                                                 ; dcfifo_6en1                                               ; work         ;
;                |a_gray2bin_usa:rdptr_g_gray2bin|                                                                                        ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|a_gray2bin_usa:rdptr_g_gray2bin                                                                                                                                                                                                                                                 ; a_gray2bin_usa                                            ; work         ;
;                |a_gray2bin_usa:rs_dgwp_gray2bin|                                                                                        ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|a_gray2bin_usa:rs_dgwp_gray2bin                                                                                                                                                                                                                                                 ; a_gray2bin_usa                                            ; work         ;
;                |a_gray2bin_usa:wrptr_g_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|a_gray2bin_usa:wrptr_g_gray2bin                                                                                                                                                                                                                                                 ; a_gray2bin_usa                                            ; work         ;
;                |a_gray2bin_usa:ws_dgrp_gray2bin|                                                                                        ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|a_gray2bin_usa:ws_dgrp_gray2bin                                                                                                                                                                                                                                                 ; a_gray2bin_usa                                            ; work         ;
;                |a_graycounter_pvb:wrptr_g1p|                                                                                            ; 22 (22)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|a_graycounter_pvb:wrptr_g1p                                                                                                                                                                                                                                                     ; a_graycounter_pvb                                         ; work         ;
;                |a_graycounter_sh6:rdptr_g1p|                                                                                            ; 29 (29)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|a_graycounter_sh6:rdptr_g1p                                                                                                                                                                                                                                                     ; a_graycounter_sh6                                         ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|                                                                                             ; 0 (0)               ; 24 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                                                                                      ; alt_synch_pipe_apl                                        ; work         ;
;                   |dffpipe_se9:dffpipe14|                                                                                               ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe14                                                                                                                                                                                                                                ; dffpipe_se9                                               ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|                                                                                             ; 0 (0)               ; 24 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                                                                                      ; alt_synch_pipe_bpl                                        ; work         ;
;                   |dffpipe_te9:dffpipe17|                                                                                               ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe17                                                                                                                                                                                                                                ; dffpipe_te9                                               ; work         ;
;                |altsyncram_vp01:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|altsyncram_vp01:fifo_ram                                                                                                                                                                                                                                                        ; altsyncram_vp01                                           ; work         ;
;                |cmpr_fi5:rdempty_eq_comp|                                                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|cmpr_fi5:rdempty_eq_comp                                                                                                                                                                                                                                                        ; cmpr_fi5                                                  ; work         ;
;                |cmpr_fi5:wrfull_eq_comp|                                                                                                ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|cmpr_fi5:wrfull_eq_comp                                                                                                                                                                                                                                                         ; cmpr_fi5                                                  ; work         ;
;                |cmpr_gi5:rdfull_eq_comp|                                                                                                ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|cmpr_gi5:rdfull_eq_comp                                                                                                                                                                                                                                                         ; cmpr_gi5                                                  ; work         ;
;                |cntr_red:cntr_b|                                                                                                        ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|cntr_red:cntr_b                                                                                                                                                                                                                                                                 ; cntr_red                                                  ; work         ;
;                |dffpipe_8d9:rdfull_reg|                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                                                                                                                                                                                          ; dffpipe_8d9                                               ; work         ;
;                |dffpipe_8d9:wrfull_reg|                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|dffpipe_8d9:wrfull_reg                                                                                                                                                                                                                                                          ; dffpipe_8d9                                               ; work         ;
;                |dffpipe_qe9:rs_bwp|                                                                                                     ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|dffpipe_qe9:rs_bwp                                                                                                                                                                                                                                                              ; dffpipe_qe9                                               ; work         ;
;                |dffpipe_qe9:ws_brp|                                                                                                     ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|dffpipe_qe9:ws_brp                                                                                                                                                                                                                                                              ; dffpipe_qe9                                               ; work         ;
;                |dffpipe_qe9:ws_bwp|                                                                                                     ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|dffpipe_qe9:ws_bwp                                                                                                                                                                                                                                                              ; dffpipe_qe9                                               ; work         ;
;                |dffpipe_re9:rs_brp|                                                                                                     ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|FT601_top:inst2_FT601_top|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|dffpipe_re9:rs_brp                                                                                                                                                                                                                                                              ; dffpipe_re9                                               ; work         ;
;    |general_periph_top:inst4_general_periph_top|                                                                                        ; 48 (1)              ; 25 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|general_periph_top:inst4_general_periph_top                                                                                                                                                                                                                                                                                                                                                                ; general_periph_top                                        ; work         ;
;       |FPGA_LED_ctrl:FPGA_LED1_cntrl_inst2|                                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|general_periph_top:inst4_general_periph_top|FPGA_LED_ctrl:FPGA_LED1_cntrl_inst2                                                                                                                                                                                                                                                                                                                            ; FPGA_LED_ctrl                                             ; work         ;
;       |alive:alive_inst0|                                                                                                               ; 25 (25)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|general_periph_top:inst4_general_periph_top|alive:alive_inst0                                                                                                                                                                                                                                                                                                                                              ; alive                                                     ; work         ;
;       |gpio_ctrl_top:gpio_ctrl_top_inst5|                                                                                               ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|general_periph_top:inst4_general_periph_top|gpio_ctrl_top:gpio_ctrl_top_inst5                                                                                                                                                                                                                                                                                                                              ; gpio_ctrl_top                                             ; work         ;
;          |gpio_ctrl:\gpio_ctrl_gen:0:gpio_ctrl_bitx|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|general_periph_top:inst4_general_periph_top|gpio_ctrl_top:gpio_ctrl_top_inst5|gpio_ctrl:\gpio_ctrl_gen:0:gpio_ctrl_bitx                                                                                                                                                                                                                                                                                    ; gpio_ctrl                                                 ; work         ;
;          |gpio_ctrl:\gpio_ctrl_gen:1:gpio_ctrl_bitx|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|general_periph_top:inst4_general_periph_top|gpio_ctrl_top:gpio_ctrl_top_inst5|gpio_ctrl:\gpio_ctrl_gen:1:gpio_ctrl_bitx                                                                                                                                                                                                                                                                                    ; gpio_ctrl                                                 ; work         ;
;          |gpio_ctrl:\gpio_ctrl_gen:2:gpio_ctrl_bitx|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|general_periph_top:inst4_general_periph_top|gpio_ctrl_top:gpio_ctrl_top_inst5|gpio_ctrl:\gpio_ctrl_gen:2:gpio_ctrl_bitx                                                                                                                                                                                                                                                                                    ; gpio_ctrl                                                 ; work         ;
;          |gpio_ctrl:\gpio_ctrl_gen:3:gpio_ctrl_bitx|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|general_periph_top:inst4_general_periph_top|gpio_ctrl_top:gpio_ctrl_top_inst5|gpio_ctrl:\gpio_ctrl_gen:3:gpio_ctrl_bitx                                                                                                                                                                                                                                                                                    ; gpio_ctrl                                                 ; work         ;
;          |gpio_ctrl:\gpio_ctrl_gen:4:gpio_ctrl_bitx|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|general_periph_top:inst4_general_periph_top|gpio_ctrl_top:gpio_ctrl_top_inst5|gpio_ctrl:\gpio_ctrl_gen:4:gpio_ctrl_bitx                                                                                                                                                                                                                                                                                    ; gpio_ctrl                                                 ; work         ;
;          |gpio_ctrl:\gpio_ctrl_gen:5:gpio_ctrl_bitx|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|general_periph_top:inst4_general_periph_top|gpio_ctrl_top:gpio_ctrl_top_inst5|gpio_ctrl:\gpio_ctrl_gen:5:gpio_ctrl_bitx                                                                                                                                                                                                                                                                                    ; gpio_ctrl                                                 ; work         ;
;          |gpio_ctrl:\gpio_ctrl_gen:6:gpio_ctrl_bitx|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|general_periph_top:inst4_general_periph_top|gpio_ctrl_top:gpio_ctrl_top_inst5|gpio_ctrl:\gpio_ctrl_gen:6:gpio_ctrl_bitx                                                                                                                                                                                                                                                                                    ; gpio_ctrl                                                 ; work         ;
;          |gpio_ctrl:\gpio_ctrl_gen:7:gpio_ctrl_bitx|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|general_periph_top:inst4_general_periph_top|gpio_ctrl_top:gpio_ctrl_top_inst5|gpio_ctrl:\gpio_ctrl_gen:7:gpio_ctrl_bitx                                                                                                                                                                                                                                                                                    ; gpio_ctrl                                                 ; work         ;
;          |gpio_ctrl:\gpio_ctrl_gen:8:gpio_ctrl_bitx|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|general_periph_top:inst4_general_periph_top|gpio_ctrl_top:gpio_ctrl_top_inst5|gpio_ctrl:\gpio_ctrl_gen:8:gpio_ctrl_bitx                                                                                                                                                                                                                                                                                    ; gpio_ctrl                                                 ; work         ;
;          |gpio_ctrl:\gpio_ctrl_gen:9:gpio_ctrl_bitx|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|general_periph_top:inst4_general_periph_top|gpio_ctrl_top:gpio_ctrl_top_inst5|gpio_ctrl:\gpio_ctrl_gen:9:gpio_ctrl_bitx                                                                                                                                                                                                                                                                                    ; gpio_ctrl                                                 ; work         ;
;    |nios_cpu:inst0_nios_cpu|                                                                                                            ; 5039 (2)            ; 4157 (0)                  ; 43008       ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu                                                                                                                                                                                                                                                                                                                                                                                    ; nios_cpu                                                  ; work         ;
;       |cfg_top:cfg_top_inst1|                                                                                                           ; 1953 (0)            ; 2214 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|cfg_top:cfg_top_inst1                                                                                                                                                                                                                                                                                                                                                              ; cfg_top                                                   ; work         ;
;          |fpgacfg:fpgacfg_inst0|                                                                                                        ; 622 (602)           ; 612 (606)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|cfg_top:cfg_top_inst1|fpgacfg:fpgacfg_inst0                                                                                                                                                                                                                                                                                                                                        ; fpgacfg                                                   ; work         ;
;             |mcfg32wm_fsm:fsm|                                                                                                          ; 20 (20)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|cfg_top:cfg_top_inst1|fpgacfg:fpgacfg_inst0|mcfg32wm_fsm:fsm                                                                                                                                                                                                                                                                                                                       ; mcfg32wm_fsm                                              ; work         ;
;          |periphcfg:periphcfg_inst6|                                                                                                    ; 434 (426)           ; 543 (543)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|cfg_top:cfg_top_inst1|periphcfg:periphcfg_inst6                                                                                                                                                                                                                                                                                                                                    ; periphcfg                                                 ; work         ;
;             |mcfg32wm_fsm:fsm|                                                                                                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|cfg_top:cfg_top_inst1|periphcfg:periphcfg_inst6|mcfg32wm_fsm:fsm                                                                                                                                                                                                                                                                                                                   ; mcfg32wm_fsm                                              ; work         ;
;          |pllcfg:pllcfg_inst1|                                                                                                          ; 407 (402)           ; 516 (516)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|cfg_top:cfg_top_inst1|pllcfg:pllcfg_inst1                                                                                                                                                                                                                                                                                                                                          ; pllcfg                                                    ; work         ;
;             |mcfg32wm_fsm:fsmA|                                                                                                         ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|cfg_top:cfg_top_inst1|pllcfg:pllcfg_inst1|mcfg32wm_fsm:fsmA                                                                                                                                                                                                                                                                                                                        ; mcfg32wm_fsm                                              ; work         ;
;          |tstcfg:tstcfg_inst3|                                                                                                          ; 490 (486)           ; 543 (543)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|cfg_top:cfg_top_inst1|tstcfg:tstcfg_inst3                                                                                                                                                                                                                                                                                                                                          ; tstcfg                                                    ; work         ;
;             |mcfg32wm_fsm:fsm|                                                                                                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|cfg_top:cfg_top_inst1|tstcfg:tstcfg_inst3|mcfg32wm_fsm:fsm                                                                                                                                                                                                                                                                                                                         ; mcfg32wm_fsm                                              ; work         ;
;       |lms_ctr:lms_ctr_inst0|                                                                                                           ; 3084 (0)            ; 1943 (0)                  ; 43008       ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0                                                                                                                                                                                                                                                                                                                                                              ; lms_ctr                                                   ; lms_ctr      ;
;          |altera_dual_boot:dual_boot_0|                                                                                                 ; 172 (0)             ; 169 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_dual_boot:dual_boot_0                                                                                                                                                                                                                                                                                                                                 ; altera_dual_boot                                          ; lms_ctr      ;
;             |alt_dual_boot_avmm:alt_dual_boot_avmm_comp|                                                                                ; 172 (28)            ; 169 (17)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp                                                                                                                                                                                                                                                                                      ; alt_dual_boot_avmm                                        ; lms_ctr      ;
;                |alt_dual_boot:alt_dual_boot|                                                                                            ; 144 (96)            ; 152 (76)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot                                                                                                                                                                                                                                                          ; alt_dual_boot                                             ; lms_ctr      ;
;                   |lpm_counter:counter|                                                                                                 ; 7 (0)               ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter                                                                                                                                                                                                                                      ; lpm_counter                                               ; work         ;
;                      |cntr_d7i:auto_generated|                                                                                          ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated                                                                                                                                                                                                              ; cntr_d7i                                                  ; work         ;
;                   |lpm_shiftreg:read_reg|                                                                                               ; 0 (0)               ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:read_reg                                                                                                                                                                                                                                    ; lpm_shiftreg                                              ; work         ;
;                   |lpm_shiftreg:write_reg|                                                                                              ; 41 (41)             ; 41 (41)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg                                                                                                                                                                                                                                   ; lpm_shiftreg                                              ; work         ;
;          |altera_onchip_flash:onchip_flash_0|                                                                                           ; 583 (0)             ; 282 (0)                   ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_onchip_flash:onchip_flash_0                                                                                                                                                                                                                                                                                                                           ; altera_onchip_flash                                       ; lms_ctr      ;
;             |altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|                                                               ; 86 (86)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller                                                                                                                                                                                                                                                               ; altera_onchip_flash_avmm_csr_controller                   ; lms_ctr      ;
;             |altera_onchip_flash_avmm_data_controller:avmm_data_controller|                                                             ; 497 (432)           ; 249 (213)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller                                                                                                                                                                                                                                                             ; altera_onchip_flash_avmm_data_controller                  ; lms_ctr      ;
;                |altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker|                           ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker                                                                                                                                                                ; altera_onchip_flash_a_address_write_protection_check      ; lms_ctr      ;
;                |altera_onchip_flash_convert_address:address_convertor|                                                                  ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor                                                                                                                                                                                                       ; altera_onchip_flash_convert_address                       ; lms_ctr      ;
;                |altera_onchip_flash_convert_sector:sector_convertor|                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor                                                                                                                                                                                                         ; altera_onchip_flash_convert_sector                        ; lms_ctr      ;
;                |altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker                                                                                                                                                                ; altera_onchip_flash_s_address_write_protection_check      ; lms_ctr      ;
;                |altera_std_synchronizer:stdsync_busy_clear|                                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear                                                                                                                                                                                                                  ; altera_std_synchronizer                                   ; work         ;
;                |altera_std_synchronizer:stdsync_busy|                                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy                                                                                                                                                                                                                        ; altera_std_synchronizer                                   ; work         ;
;                |lpm_shiftreg:ufm_data_shiftreg|                                                                                         ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg                                                                                                                                                                                                                              ; lpm_shiftreg                                              ; work         ;
;             |altera_onchip_flash_block:altera_onchip_flash_block|                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                                                                                                                                                       ; altera_onchip_flash_block                                 ; lms_ctr      ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                                   ; lms_ctr      ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                                 ; lms_ctr      ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                                 ; lms_ctr      ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                       ; altera_reset_controller                                   ; lms_ctr      ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                                 ; lms_ctr      ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                                 ; lms_ctr      ;
;          |avfifo:av_fifo_int_0|                                                                                                         ; 38 (38)             ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0                                                                                                                                                                                                                                                                                                                                         ; avfifo                                                    ; lms_ctr      ;
;          |i2c_opencores:i2c_opencores_0|                                                                                                ; 278 (0)             ; 129 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|i2c_opencores:i2c_opencores_0                                                                                                                                                                                                                                                                                                                                ; i2c_opencores                                             ; lms_ctr      ;
;             |i2c_master_top:i2c_master_top_inst|                                                                                        ; 278 (80)            ; 129 (54)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                                             ; i2c_master_top                                            ; lms_ctr      ;
;                |i2c_master_byte_ctrl:byte_controller|                                                                                   ; 198 (56)            ; 75 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                        ; i2c_master_byte_ctrl                                      ; lms_ctr      ;
;                   |i2c_master_bit_ctrl:bit_controller|                                                                                  ; 142 (142)           ; 49 (49)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                     ; i2c_master_bit_ctrl                                       ; lms_ctr      ;
;          |lms_ctr_dac_spi:dac_spi|                                                                                                      ; 99 (99)             ; 115 (115)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_dac_spi:dac_spi                                                                                                                                                                                                                                                                                                                                      ; lms_ctr_dac_spi                                           ; lms_ctr      ;
;          |lms_ctr_flash_spi:flash_spi|                                                                                                  ; 104 (104)           ; 115 (115)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_flash_spi:flash_spi                                                                                                                                                                                                                                                                                                                                  ; lms_ctr_flash_spi                                         ; lms_ctr      ;
;          |lms_ctr_fpga_spi:fpga_spi|                                                                                                    ; 119 (119)           ; 117 (117)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_fpga_spi:fpga_spi                                                                                                                                                                                                                                                                                                                                    ; lms_ctr_fpga_spi                                          ; lms_ctr      ;
;          |lms_ctr_leds:leds|                                                                                                            ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_leds:leds                                                                                                                                                                                                                                                                                                                                            ; lms_ctr_leds                                              ; lms_ctr      ;
;          |lms_ctr_lms_ctr_gpio:lms_ctr_gpio|                                                                                            ; 11 (11)             ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_lms_ctr_gpio:lms_ctr_gpio                                                                                                                                                                                                                                                                                                                            ; lms_ctr_lms_ctr_gpio                                      ; lms_ctr      ;
;          |lms_ctr_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 471 (0)             ; 282 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                  ; lms_ctr_mm_interconnect_0                                 ; lms_ctr      ;
;             |altera_avalon_sc_fifo:av_fifo_int_0_avalon_slave_0_agent_rsp_fifo|                                                         ; 6 (6)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:av_fifo_int_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                     ; lms_ctr      ;
;             |altera_avalon_sc_fifo:dac_spi_spi_control_port_agent_rsp_fifo|                                                             ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_spi_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                     ; lms_ctr      ;
;             |altera_avalon_sc_fifo:dual_boot_0_avalon_agent_rsp_fifo|                                                                   ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dual_boot_0_avalon_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                     ; lms_ctr      ;
;             |altera_avalon_sc_fifo:flash_spi_spi_control_port_agent_rsp_fifo|                                                           ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_spi_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                     ; lms_ctr      ;
;             |altera_avalon_sc_fifo:fpga_spi_spi_control_port_agent_rsp_fifo|                                                            ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_spi_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                     ; lms_ctr      ;
;             |altera_avalon_sc_fifo:i2c_opencores_0_avalon_slave_0_agent_rsp_fifo|                                                       ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                     ; lms_ctr      ;
;             |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                     ; lms_ctr      ;
;             |altera_avalon_sc_fifo:lms_ctr_gpio_s1_agent_rsp_fifo|                                                                      ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lms_ctr_gpio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                     ; lms_ctr      ;
;             |altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                     ; lms_ctr      ;
;             |altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|                                                                   ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                     ; lms_ctr      ;
;             |altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|                                                                  ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                     ; lms_ctr      ;
;             |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                  ; 6 (6)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                     ; lms_ctr      ;
;             |altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|                                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                     ; lms_ctr      ;
;             |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                     ; lms_ctr      ;
;             |altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                     ; lms_ctr      ;
;             |altera_merlin_master_agent:nios2_cpu_data_master_agent|                                                                    ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent                                                                                                                                                                                                                                                           ; altera_merlin_master_agent                                ; lms_ctr      ;
;             |altera_merlin_master_agent:nios2_cpu_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent                                                                                                                                                                                                                                                    ; altera_merlin_master_agent                                ; lms_ctr      ;
;             |altera_merlin_master_translator:nios2_cpu_data_master_translator|                                                          ; 11 (11)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator                                                                                                                                                                                                                                                 ; altera_merlin_master_translator                           ; lms_ctr      ;
;             |altera_merlin_master_translator:nios2_cpu_instruction_master_translator|                                                   ; 5 (5)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator                                                                                                                                                                                                                                          ; altera_merlin_master_translator                           ; lms_ctr      ;
;             |altera_merlin_slave_agent:av_fifo_int_0_avalon_slave_0_agent|                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:av_fifo_int_0_avalon_slave_0_agent                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                                 ; lms_ctr      ;
;             |altera_merlin_slave_agent:dual_boot_0_avalon_agent|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dual_boot_0_avalon_agent                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                 ; lms_ctr      ;
;             |altera_merlin_slave_agent:leds_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                 ; lms_ctr      ;
;             |altera_merlin_slave_agent:lms_ctr_gpio_s1_agent|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lms_ctr_gpio_s1_agent                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                                 ; lms_ctr      ;
;             |altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                 ; lms_ctr      ;
;             |altera_merlin_slave_agent:onchip_flash_0_csr_agent|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                 ; lms_ctr      ;
;             |altera_merlin_slave_agent:onchip_flash_0_data_agent|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                 ; lms_ctr      ;
;             |altera_merlin_slave_agent:switch_s1_agent|                                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                 ; lms_ctr      ;
;             |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                                 ; lms_ctr      ;
;             |altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|                                                    ; 5 (5)               ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                            ; lms_ctr      ;
;             |altera_merlin_slave_translator:dac_spi_spi_control_port_translator|                                                        ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                            ; lms_ctr      ;
;             |altera_merlin_slave_translator:dual_boot_0_avalon_translator|                                                              ; 7 (7)               ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                            ; lms_ctr      ;
;             |altera_merlin_slave_translator:flash_spi_spi_control_port_translator|                                                      ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                            ; lms_ctr      ;
;             |altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|                                                       ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                            ; lms_ctr      ;
;             |altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator|                                                  ; 2 (2)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                            ; lms_ctr      ;
;             |altera_merlin_slave_translator:leds_s1_translator|                                                                         ; 6 (6)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                            ; lms_ctr      ;
;             |altera_merlin_slave_translator:lms_ctr_gpio_s1_translator|                                                                 ; 5 (5)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lms_ctr_gpio_s1_translator                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                            ; lms_ctr      ;
;             |altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                            ; lms_ctr      ;
;             |altera_merlin_slave_translator:onchip_flash_0_csr_translator|                                                              ; 5 (5)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                            ; lms_ctr      ;
;             |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                            ; lms_ctr      ;
;             |altera_merlin_slave_translator:switch_s1_translator|                                                                       ; 5 (5)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                            ; lms_ctr      ;
;             |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                      ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                            ; lms_ctr      ;
;             |altera_merlin_slave_translator:uart_s1_translator|                                                                         ; 7 (7)               ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                            ; lms_ctr      ;
;             |lms_ctr_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                    ; lms_ctr_mm_interconnect_0_cmd_demux                       ; lms_ctr      ;
;             |lms_ctr_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                            ; lms_ctr_mm_interconnect_0_cmd_demux_001                   ; lms_ctr      ;
;             |lms_ctr_mm_interconnect_0_cmd_demux_001:rsp_demux_005|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_cmd_demux_001:rsp_demux_005                                                                                                                                                                                                                                                            ; lms_ctr_mm_interconnect_0_cmd_demux_001                   ; lms_ctr      ;
;             |lms_ctr_mm_interconnect_0_cmd_demux_001:rsp_demux_006|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_cmd_demux_001:rsp_demux_006                                                                                                                                                                                                                                                            ; lms_ctr_mm_interconnect_0_cmd_demux_001                   ; lms_ctr      ;
;             |lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005|                                                                         ; 28 (24)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005                                                                                                                                                                                                                                                                ; lms_ctr_mm_interconnect_0_cmd_mux_005                     ; lms_ctr      ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                   ; altera_merlin_arbitrator                                  ; lms_ctr      ;
;             |lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_006|                                                                         ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_006                                                                                                                                                                                                                                                                ; lms_ctr_mm_interconnect_0_cmd_mux_005                     ; lms_ctr      ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                   ; altera_merlin_arbitrator                                  ; lms_ctr      ;
;             |lms_ctr_mm_interconnect_0_router:router|                                                                                   ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                          ; lms_ctr_mm_interconnect_0_router                          ; lms_ctr      ;
;             |lms_ctr_mm_interconnect_0_router_001:router_001|                                                                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                  ; lms_ctr_mm_interconnect_0_router_001                      ; lms_ctr      ;
;             |lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 145 (145)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                        ; lms_ctr_mm_interconnect_0_rsp_mux                         ; lms_ctr      ;
;             |lms_ctr_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                ; lms_ctr_mm_interconnect_0_rsp_mux_001                     ; lms_ctr      ;
;          |lms_ctr_nios2_cpu:nios2_cpu|                                                                                                  ; 1071 (0)            ; 596 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu                                                                                                                                                                                                                                                                                                                                  ; lms_ctr_nios2_cpu                                         ; lms_ctr      ;
;             |lms_ctr_nios2_cpu_cpu:cpu|                                                                                                 ; 1071 (771)          ; 596 (323)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                        ; lms_ctr_nios2_cpu_cpu                                     ; lms_ctr      ;
;                |lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|                                                    ; 300 (41)            ; 273 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci                                                                                                                                                                                                                                    ; lms_ctr_nios2_cpu_cpu_nios2_oci                           ; lms_ctr      ;
;                   |lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|                             ; 92 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper                                                                                                                                            ; lms_ctr_nios2_cpu_cpu_debug_slave_wrapper                 ; lms_ctr      ;
;                      |lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|                            ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk                                                      ; lms_ctr_nios2_cpu_cpu_debug_slave_sysclk                  ; lms_ctr      ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer3|                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                   ; work         ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer4|                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                   ; work         ;
;                      |lms_ctr_nios2_cpu_cpu_debug_slave_tck:the_lms_ctr_nios2_cpu_cpu_debug_slave_tck|                                  ; 82 (82)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_tck:the_lms_ctr_nios2_cpu_cpu_debug_slave_tck                                                            ; lms_ctr_nios2_cpu_cpu_debug_slave_tck                     ; lms_ctr      ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer1|                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_tck:the_lms_ctr_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                   ; work         ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer2|                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_tck:the_lms_ctr_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                   ; work         ;
;                      |sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy|                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy                                                                               ; sld_virtual_jtag_basic                                    ; work         ;
;                   |lms_ctr_nios2_cpu_cpu_nios2_avalon_reg:the_lms_ctr_nios2_cpu_cpu_nios2_avalon_reg|                                   ; 12 (12)             ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_avalon_reg:the_lms_ctr_nios2_cpu_cpu_nios2_avalon_reg                                                                                                                                                  ; lms_ctr_nios2_cpu_cpu_nios2_avalon_reg                    ; lms_ctr      ;
;                   |lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|                                     ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break                                                                                                                                                    ; lms_ctr_nios2_cpu_cpu_nios2_oci_break                     ; lms_ctr      ;
;                   |lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug|                                     ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug                                                                                                                                                    ; lms_ctr_nios2_cpu_cpu_nios2_oci_debug                     ; lms_ctr      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer|                                                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                ; altera_std_synchronizer                                   ; work         ;
;                   |lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|                                           ; 114 (114)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem                                                                                                                                                          ; lms_ctr_nios2_cpu_cpu_nios2_ocimem                        ; lms_ctr      ;
;                      |lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram                                                                           ; lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module                ; lms_ctr      ;
;                         |altsyncram:the_altsyncram|                                                                                     ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                ; work         ;
;                            |altsyncram_0n61:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                           ; work         ;
;                |lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|                                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a                                                                                                                                                                                                                     ; lms_ctr_nios2_cpu_cpu_register_bank_a_module              ; lms_ctr      ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                                ; work         ;
;                      |altsyncram_s0c1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                            ; altsyncram_s0c1                                           ; work         ;
;                |lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|                                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b                                                                                                                                                                                                                     ; lms_ctr_nios2_cpu_cpu_register_bank_b_module              ; lms_ctr      ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                                ; work         ;
;                      |altsyncram_s0c1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                            ; altsyncram_s0c1                                           ; work         ;
;          |lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect:nios2_cpu_custom_instruction_master_comb_xconnect|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect:nios2_cpu_custom_instruction_master_comb_xconnect                                                                                                                                                                                                                                                  ; lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect ; lms_ctr      ;
;          |lms_ctr_onchip_memory2_0:onchip_memory2_0|                                                                                    ; 1 (1)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                    ; lms_ctr_onchip_memory2_0                                  ; lms_ctr      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                          ; altsyncram                                                ; work         ;
;                |altsyncram_skc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_skc1:auto_generated                                                                                                                                                                                                                                                           ; altsyncram_skc1                                           ; work         ;
;          |lms_ctr_uart:uart|                                                                                                            ; 113 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_uart:uart                                                                                                                                                                                                                                                                                                                                            ; lms_ctr_uart                                              ; lms_ctr      ;
;             |lms_ctr_uart_regs:the_lms_ctr_uart_regs|                                                                                   ; 34 (34)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs                                                                                                                                                                                                                                                                                                    ; lms_ctr_uart_regs                                         ; lms_ctr      ;
;             |lms_ctr_uart_rx:the_lms_ctr_uart_rx|                                                                                       ; 45 (44)             ; 37 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx                                                                                                                                                                                                                                                                                                        ; lms_ctr_uart_rx                                           ; lms_ctr      ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                    ; altera_std_synchronizer                                   ; work         ;
;             |lms_ctr_uart_tx:the_lms_ctr_uart_tx|                                                                                       ; 34 (34)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx                                                                                                                                                                                                                                                                                                        ; lms_ctr_uart_tx                                           ; lms_ctr      ;
;    |pll_top:inst1_pll_top|                                                                                                              ; 570 (0)             ; 675 (0)                   ; 144         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top                                                                                                                                                                                                                                                                                                                                                                                      ; pll_top                                                   ; work         ;
;       |pll_ctrl:pll_ctrl_inst2|                                                                                                         ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|pll_ctrl:pll_ctrl_inst2                                                                                                                                                                                                                                                                                                                                                              ; pll_ctrl                                                  ; work         ;
;       |rxtx_pll:rxtx_pll_inst0|                                                                                                         ; 565 (7)             ; 675 (0)                   ; 144         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0                                                                                                                                                                                                                                                                                                                                                              ; rxtx_pll                                                  ; work         ;
;          |altpll:altpll_inst3|                                                                                                          ; 15 (0)              ; 9 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|altpll:altpll_inst3                                                                                                                                                                                                                                                                                                                                          ; altpll                                                    ; work         ;
;             |pll_altpll:auto_generated|                                                                                                 ; 15 (11)             ; 9 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|altpll:altpll_inst3|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                                ; pll_altpll                                                ; work         ;
;                |pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5|                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|altpll:altpll_inst3|pll_altpll:auto_generated|pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5                                                                                                                                                                                                                                                                 ; pll_altpll_dyn_phase_le12                                 ; work         ;
;                |pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4|                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|altpll:altpll_inst3|pll_altpll:auto_generated|pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4                                                                                                                                                                                                                                                                  ; pll_altpll_dyn_phase_le1                                  ; work         ;
;                |pll_altpll_dyn_phase_le:altpll_dyn_phase_le2|                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|altpll:altpll_inst3|pll_altpll:auto_generated|pll_altpll_dyn_phase_le:altpll_dyn_phase_le2                                                                                                                                                                                                                                                                   ; pll_altpll_dyn_phase_le                                   ; work         ;
;                |pll_cntr1:pll_internal_phasestep|                                                                                       ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|altpll:altpll_inst3|pll_altpll:auto_generated|pll_cntr1:pll_internal_phasestep                                                                                                                                                                                                                                                                               ; pll_cntr1                                                 ; work         ;
;                |pll_cntr:phasestep_counter|                                                                                             ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|altpll:altpll_inst3|pll_altpll:auto_generated|pll_cntr:phasestep_counter                                                                                                                                                                                                                                                                                     ; pll_cntr                                                  ; work         ;
;          |bus_sync_reg:bus_sync_reg0|                                                                                                   ; 12 (12)             ; 274 (274)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|bus_sync_reg:bus_sync_reg0                                                                                                                                                                                                                                                                                                                                   ; bus_sync_reg                                              ; work         ;
;          |bus_sync_reg:bus_sync_reg1|                                                                                                   ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|bus_sync_reg:bus_sync_reg1                                                                                                                                                                                                                                                                                                                                   ; bus_sync_reg                                              ; work         ;
;          |bus_sync_reg:bus_sync_reg2|                                                                                                   ; 0 (0)               ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|bus_sync_reg:bus_sync_reg2                                                                                                                                                                                                                                                                                                                                   ; bus_sync_reg                                              ; work         ;
;          |bus_sync_reg:bus_sync_reg3|                                                                                                   ; 1 (1)               ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|bus_sync_reg:bus_sync_reg3                                                                                                                                                                                                                                                                                                                                   ; bus_sync_reg                                              ; work         ;
;          |clkctrl:clkctrl_inst10|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|clkctrl:clkctrl_inst10                                                                                                                                                                                                                                                                                                                                       ; clkctrl                                                   ; clkctrl      ;
;             |clkctrl_altclkctrl_0:altclkctrl_0|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|clkctrl:clkctrl_inst10|clkctrl_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                     ; clkctrl_altclkctrl_0                                      ; clkctrl      ;
;                |clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|clkctrl:clkctrl_inst10|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component                                                                                                                                                                                                                                         ; clkctrl_altclkctrl_0_sub                                  ; clkctrl      ;
;          |clkctrl:clkctrl_inst11|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|clkctrl:clkctrl_inst11                                                                                                                                                                                                                                                                                                                                       ; clkctrl                                                   ; clkctrl      ;
;             |clkctrl_altclkctrl_0:altclkctrl_0|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|clkctrl:clkctrl_inst11|clkctrl_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                     ; clkctrl_altclkctrl_0                                      ; clkctrl      ;
;                |clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|clkctrl:clkctrl_inst11|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component                                                                                                                                                                                                                                         ; clkctrl_altclkctrl_0_sub                                  ; clkctrl      ;
;          |clkctrl:clkctrl_inst7|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|clkctrl:clkctrl_inst7                                                                                                                                                                                                                                                                                                                                        ; clkctrl                                                   ; clkctrl      ;
;             |clkctrl_altclkctrl_0:altclkctrl_0|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|clkctrl:clkctrl_inst7|clkctrl_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                      ; clkctrl_altclkctrl_0                                      ; clkctrl      ;
;                |clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|clkctrl:clkctrl_inst7|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component                                                                                                                                                                                                                                          ; clkctrl_altclkctrl_0_sub                                  ; clkctrl      ;
;          |clkctrl:clkctrl_inst8|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|clkctrl:clkctrl_inst8                                                                                                                                                                                                                                                                                                                                        ; clkctrl                                                   ; clkctrl      ;
;             |clkctrl_altclkctrl_0:altclkctrl_0|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|clkctrl:clkctrl_inst8|clkctrl_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                      ; clkctrl_altclkctrl_0                                      ; clkctrl      ;
;                |clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|clkctrl:clkctrl_inst8|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component                                                                                                                                                                                                                                          ; clkctrl_altclkctrl_0_sub                                  ; clkctrl      ;
;          |config_ctrl:config_ctrl_inst0|                                                                                                ; 102 (102)           ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|config_ctrl:config_ctrl_inst0                                                                                                                                                                                                                                                                                                                                ; config_ctrl                                               ; work         ;
;          |ddrox1:ddrox1_inst6|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|ddrox1:ddrox1_inst6                                                                                                                                                                                                                                                                                                                                          ; ddrox1                                                    ; ddrox1       ;
;             |altera_gpio_lite:ddrox1_inst|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|ddrox1:ddrox1_inst6|altera_gpio_lite:ddrox1_inst                                                                                                                                                                                                                                                                                                             ; altera_gpio_lite                                          ; ddrox1       ;
;                |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|ddrox1:ddrox1_inst6|altera_gpio_lite:ddrox1_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                                                                        ; altgpio_one_bit                                           ; ddrox1       ;
;          |ddrox1:ddrox1_inst7|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|ddrox1:ddrox1_inst7                                                                                                                                                                                                                                                                                                                                          ; ddrox1                                                    ; ddrox1       ;
;             |altera_gpio_lite:ddrox1_inst|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|ddrox1:ddrox1_inst7|altera_gpio_lite:ddrox1_inst                                                                                                                                                                                                                                                                                                             ; altera_gpio_lite                                          ; ddrox1       ;
;                |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|ddrox1:ddrox1_inst7|altera_gpio_lite:ddrox1_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                                                                        ; altgpio_one_bit                                           ; ddrox1       ;
;          |pll_ps_top:pll_ps_top_inst2|                                                                                                  ; 288 (22)            ; 223 (14)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_ps_top:pll_ps_top_inst2                                                                                                                                                                                                                                                                                                                                  ; pll_ps_top                                                ; work         ;
;             |pll_ps:pll_ps_inst0|                                                                                                       ; 49 (49)             ; 49 (49)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0                                                                                                                                                                                                                                                                                                              ; pll_ps                                                    ; work         ;
;             |pll_ps_fsm:pll_ps_fsm_inst1|                                                                                               ; 217 (217)           ; 160 (160)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1                                                                                                                                                                                                                                                                                                      ; pll_ps_fsm                                                ; work         ;
;          |pll_reconfig_module:pll_reconfig_module_inst1|                                                                                ; 139 (0)             ; 89 (0)                    ; 144         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_reconfig_module:pll_reconfig_module_inst1                                                                                                                                                                                                                                                                                                                ; pll_reconfig_module                                       ; work         ;
;             |pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|                                               ; 139 (82)            ; 89 (46)                   ; 144         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component                                                                                                                                                                                                                                    ; pll_reconfig_module_pllrcfg_ev01                          ; work         ;
;                |altsyncram:altsyncram4|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 144         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|altsyncram:altsyncram4                                                                                                                                                                                                             ; altsyncram                                                ; work         ;
;                   |altsyncram_lcj3:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 144         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated                                                                                                                                                                              ; altsyncram_lcj3                                           ; work         ;
;                |lpm_counter:cntr12|                                                                                                     ; 10 (0)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr12                                                                                                                                                                                                                 ; lpm_counter                                               ; work         ;
;                   |cntr_stn:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr12|cntr_stn:auto_generated                                                                                                                                                                                         ; cntr_stn                                                  ; work         ;
;                |lpm_counter:cntr13|                                                                                                     ; 7 (0)               ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr13                                                                                                                                                                                                                 ; lpm_counter                                               ; work         ;
;                   |cntr_hqn:auto_generated|                                                                                             ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr13|cntr_hqn:auto_generated                                                                                                                                                                                         ; cntr_hqn                                                  ; work         ;
;                |lpm_counter:cntr14|                                                                                                     ; 8 (0)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr14                                                                                                                                                                                                                 ; lpm_counter                                               ; work         ;
;                   |cntr_jqn:auto_generated|                                                                                             ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr14|cntr_jqn:auto_generated                                                                                                                                                                                         ; cntr_jqn                                                  ; work         ;
;                |lpm_counter:cntr15|                                                                                                     ; 5 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr15                                                                                                                                                                                                                 ; lpm_counter                                               ; work         ;
;                   |cntr_gqn:auto_generated|                                                                                             ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr15|cntr_gqn:auto_generated                                                                                                                                                                                         ; cntr_gqn                                                  ; work         ;
;                |lpm_counter:cntr16|                                                                                                     ; 18 (0)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr16                                                                                                                                                                                                                 ; lpm_counter                                               ; work         ;
;                   |cntr_stn:auto_generated|                                                                                             ; 18 (18)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr16|cntr_stn:auto_generated                                                                                                                                                                                         ; cntr_stn                                                  ; work         ;
;                |lpm_counter:cntr2|                                                                                                      ; 9 (0)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr2                                                                                                                                                                                                                  ; lpm_counter                                               ; work         ;
;                   |cntr_0kn:auto_generated|                                                                                             ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr2|cntr_0kn:auto_generated                                                                                                                                                                                          ; cntr_0kn                                                  ; work         ;
;          |sync_reg:sync_reg0|                                                                                                           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|sync_reg:sync_reg0                                                                                                                                                                                                                                                                                                                                           ; sync_reg                                                  ; work         ;
;          |sync_reg:sync_reg10|                                                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|sync_reg:sync_reg10                                                                                                                                                                                                                                                                                                                                          ; sync_reg                                                  ; work         ;
;          |sync_reg:sync_reg1|                                                                                                           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|sync_reg:sync_reg1                                                                                                                                                                                                                                                                                                                                           ; sync_reg                                                  ; work         ;
;          |sync_reg:sync_reg2|                                                                                                           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|sync_reg:sync_reg2                                                                                                                                                                                                                                                                                                                                           ; sync_reg                                                  ; work         ;
;          |sync_reg:sync_reg4|                                                                                                           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|sync_reg:sync_reg4                                                                                                                                                                                                                                                                                                                                           ; sync_reg                                                  ; work         ;
;          |sync_reg:sync_reg5|                                                                                                           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|sync_reg:sync_reg5                                                                                                                                                                                                                                                                                                                                           ; sync_reg                                                  ; work         ;
;          |sync_reg:sync_reg6|                                                                                                           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|sync_reg:sync_reg6                                                                                                                                                                                                                                                                                                                                           ; sync_reg                                                  ; work         ;
;          |sync_reg:sync_reg7|                                                                                                           ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|sync_reg:sync_reg7                                                                                                                                                                                                                                                                                                                                           ; sync_reg                                                  ; work         ;
;          |sync_reg:sync_reg9|                                                                                                           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|sync_reg:sync_reg9                                                                                                                                                                                                                                                                                                                                           ; sync_reg                                                  ; work         ;
;    |rx_path_top:inst6_rx_path_top|                                                                                                      ; 3088 (0)            ; 5202 (0)                  ; 54016       ; 0          ; 3            ; 1       ; 1         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top                                                                                                                                                                                                                                                                                                                                                                              ; rx_path_top                                               ; work         ;
;       |bus_sync_reg:bus_sync_reg0|                                                                                                      ; 1 (1)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|bus_sync_reg:bus_sync_reg0                                                                                                                                                                                                                                                                                                                                                   ; bus_sync_reg                                              ; work         ;
;       |bus_sync_reg:bus_sync_reg1|                                                                                                      ; 2 (2)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|bus_sync_reg:bus_sync_reg1                                                                                                                                                                                                                                                                                                                                                   ; bus_sync_reg                                              ; work         ;
;       |bus_sync_reg:bus_sync_reg3|                                                                                                      ; 12 (12)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|bus_sync_reg:bus_sync_reg3                                                                                                                                                                                                                                                                                                                                                   ; bus_sync_reg                                              ; work         ;
;       |data2packets_top:data2packets_top_inst2|                                                                                         ; 884 (29)            ; 1613 (88)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|data2packets_top:data2packets_top_inst2                                                                                                                                                                                                                                                                                                                                      ; data2packets_top                                          ; work         ;
;          |bit_pack:bit_pack_inst1|                                                                                                      ; 651 (130)           ; 1277 (130)                ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|data2packets_top:data2packets_top_inst2|bit_pack:bit_pack_inst1                                                                                                                                                                                                                                                                                                              ; bit_pack                                                  ; work         ;
;             |pack_48_to_64:inst0|                                                                                                       ; 70 (70)             ; 262 (262)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|data2packets_top:data2packets_top_inst2|bit_pack:bit_pack_inst1|pack_48_to_64:inst0                                                                                                                                                                                                                                                                                          ; pack_48_to_64                                             ; work         ;
;             |pack_56_to_64:inst1|                                                                                                       ; 451 (451)           ; 885 (885)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|data2packets_top:data2packets_top_inst2|bit_pack:bit_pack_inst1|pack_56_to_64:inst1                                                                                                                                                                                                                                                                                          ; pack_56_to_64                                             ; work         ;
;          |data2packets:data2packets_inst2|                                                                                              ; 167 (167)           ; 221 (221)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|data2packets_top:data2packets_top_inst2|data2packets:data2packets_inst2                                                                                                                                                                                                                                                                                                      ; data2packets                                              ; work         ;
;          |data2packets_fsm:data2packets_fsm_inst0|                                                                                      ; 37 (37)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|data2packets_top:data2packets_top_inst2|data2packets_fsm:data2packets_fsm_inst0                                                                                                                                                                                                                                                                                              ; data2packets_fsm                                          ; work         ;
;       |diq2fifo:diq2fifo_inst0|                                                                                                         ; 175 (27)            ; 341 (26)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|diq2fifo:diq2fifo_inst0                                                                                                                                                                                                                                                                                                                                                      ; diq2fifo                                                  ; work         ;
;          |lms7002_ddin:inst0_lms7002_ddin|                                                                                              ; 0 (0)               ; 39 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|diq2fifo:diq2fifo_inst0|lms7002_ddin:inst0_lms7002_ddin                                                                                                                                                                                                                                                                                                                      ; lms7002_ddin                                              ; work         ;
;             |altddio_in:ALTDDIO_IN_component|                                                                                           ; 0 (0)               ; 39 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|diq2fifo:diq2fifo_inst0|lms7002_ddin:inst0_lms7002_ddin|altddio_in:ALTDDIO_IN_component                                                                                                                                                                                                                                                                                      ; altddio_in                                                ; work         ;
;                |ddio_in_e4i:auto_generated|                                                                                             ; 0 (0)               ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|diq2fifo:diq2fifo_inst0|lms7002_ddin:inst0_lms7002_ddin|altddio_in:ALTDDIO_IN_component|ddio_in_e4i:auto_generated                                                                                                                                                                                                                                                           ; ddio_in_e4i                                               ; work         ;
;          |rxiq:inst1_rxiq|                                                                                                              ; 64 (2)              ; 206 (50)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|diq2fifo:diq2fifo_inst0|rxiq:inst1_rxiq                                                                                                                                                                                                                                                                                                                                      ; rxiq                                                      ; work         ;
;             |rxiq_siso:inst0_rxiq_siso|                                                                                                 ; 62 (52)             ; 156 (51)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|diq2fifo:diq2fifo_inst0|rxiq:inst1_rxiq|rxiq_siso:inst0_rxiq_siso                                                                                                                                                                                                                                                                                                            ; rxiq_siso                                                 ; work         ;
;                |rxiq_siso_ddr:rxiq_siso_ddr_inst1|                                                                                      ; 6 (6)               ; 52 (52)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|diq2fifo:diq2fifo_inst0|rxiq:inst1_rxiq|rxiq_siso:inst0_rxiq_siso|rxiq_siso_ddr:rxiq_siso_ddr_inst1                                                                                                                                                                                                                                                                          ; rxiq_siso_ddr                                             ; work         ;
;                |rxiq_siso_sdr:rxiq_siso_sdr_inst0|                                                                                      ; 4 (4)               ; 53 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|diq2fifo:diq2fifo_inst0|rxiq:inst1_rxiq|rxiq_siso:inst0_rxiq_siso|rxiq_siso_sdr:rxiq_siso_sdr_inst0                                                                                                                                                                                                                                                                          ; rxiq_siso_sdr                                             ; work         ;
;          |smpl_cmp:inst3_smpl_cmp|                                                                                                      ; 72 (72)             ; 58 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|diq2fifo:diq2fifo_inst0|smpl_cmp:inst3_smpl_cmp                                                                                                                                                                                                                                                                                                                              ; smpl_cmp                                                  ; work         ;
;          |test_data_dd:int2_test_data_dd|                                                                                               ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|diq2fifo:diq2fifo_inst0|test_data_dd:int2_test_data_dd                                                                                                                                                                                                                                                                                                                       ; test_data_dd                                              ; work         ;
;       |fifo_inst:smpl_fifo_inst1|                                                                                                       ; 86 (0)              ; 128 (0)                   ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|fifo_inst:smpl_fifo_inst1                                                                                                                                                                                                                                                                                                                                                    ; fifo_inst                                                 ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                            ; 86 (0)              ; 128 (0)                   ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|fifo_inst:smpl_fifo_inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                                                  ; dcfifo_mixed_widths                                       ; work         ;
;             |dcfifo_3hn1:auto_generated|                                                                                                ; 86 (5)              ; 128 (33)                  ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|fifo_inst:smpl_fifo_inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hn1:auto_generated                                                                                                                                                                                                                                                                       ; dcfifo_3hn1                                               ; work         ;
;                |a_gray2bin_tsa:rdptr_g_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|fifo_inst:smpl_fifo_inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hn1:auto_generated|a_gray2bin_tsa:rdptr_g_gray2bin                                                                                                                                                                                                                                       ; a_gray2bin_tsa                                            ; work         ;
;                |a_gray2bin_tsa:rs_dgwp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|fifo_inst:smpl_fifo_inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hn1:auto_generated|a_gray2bin_tsa:rs_dgwp_gray2bin                                                                                                                                                                                                                                       ; a_gray2bin_tsa                                            ; work         ;
;                |a_graycounter_ovb:wrptr_g1p|                                                                                            ; 22 (22)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|fifo_inst:smpl_fifo_inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hn1:auto_generated|a_graycounter_ovb:wrptr_g1p                                                                                                                                                                                                                                           ; a_graycounter_ovb                                         ; work         ;
;                |a_graycounter_th6:rdptr_g1p|                                                                                            ; 23 (23)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|fifo_inst:smpl_fifo_inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hn1:auto_generated|a_graycounter_th6:rdptr_g1p                                                                                                                                                                                                                                           ; a_graycounter_th6                                         ; work         ;
;                |alt_synch_pipe_9pl:rs_dgwp|                                                                                             ; 0 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|fifo_inst:smpl_fifo_inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hn1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                                                                                                                                                                            ; alt_synch_pipe_9pl                                        ; work         ;
;                   |dffpipe_ue9:dffpipe13|                                                                                               ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|fifo_inst:smpl_fifo_inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hn1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_ue9:dffpipe13                                                                                                                                                                                                                      ; dffpipe_ue9                                               ; work         ;
;                |alt_synch_pipe_cpl:ws_dgrp|                                                                                             ; 0 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|fifo_inst:smpl_fifo_inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hn1:auto_generated|alt_synch_pipe_cpl:ws_dgrp                                                                                                                                                                                                                                            ; alt_synch_pipe_cpl                                        ; work         ;
;                   |dffpipe_ve9:dffpipe16|                                                                                               ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|fifo_inst:smpl_fifo_inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hn1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_ve9:dffpipe16                                                                                                                                                                                                                      ; dffpipe_ve9                                               ; work         ;
;                |altsyncram_8d61:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|fifo_inst:smpl_fifo_inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hn1:auto_generated|altsyncram_8d61:fifo_ram                                                                                                                                                                                                                                              ; altsyncram_8d61                                           ; work         ;
;                |cmpr_ei5:rdempty_eq_comp|                                                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|fifo_inst:smpl_fifo_inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hn1:auto_generated|cmpr_ei5:rdempty_eq_comp                                                                                                                                                                                                                                              ; cmpr_ei5                                                  ; work         ;
;                |cmpr_ei5:rdfull_eq_comp|                                                                                                ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|fifo_inst:smpl_fifo_inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hn1:auto_generated|cmpr_ei5:rdfull_eq_comp                                                                                                                                                                                                                                               ; cmpr_ei5                                                  ; work         ;
;                |cmpr_ei5:wrfull_eq_comp|                                                                                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|fifo_inst:smpl_fifo_inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hn1:auto_generated|cmpr_ei5:wrfull_eq_comp                                                                                                                                                                                                                                               ; cmpr_ei5                                                  ; work         ;
;                |dffpipe_8d9:rdfull_reg|                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|fifo_inst:smpl_fifo_inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hn1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                                                                                                                                                                                ; dffpipe_8d9                                               ; work         ;
;                |dffpipe_pe9:rs_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|fifo_inst:smpl_fifo_inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hn1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                                                                    ; dffpipe_pe9                                               ; work         ;
;                |dffpipe_pe9:rs_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|fifo_inst:smpl_fifo_inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3hn1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                                                                                    ; dffpipe_pe9                                               ; work         ;
;       |lms_dsp:dspcfg_subsystem_inst11|                                                                                                 ; 1752 (0)            ; 2996 (0)                  ; 4544        ; 0          ; 3            ; 1       ; 1         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11                                                                                                                                                                                                                                                                                                                                              ; lms_dsp                                                   ; lms_dsp      ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                       ; altera_reset_controller                                   ; lms_dsp      ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                                 ; lms_dsp      ;
;          |avs2fifo:avs2fifo_0|                                                                                                          ; 0 (0)               ; 49 (49)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|avs2fifo:avs2fifo_0                                                                                                                                                                                                                                                                                                                          ; avs2fifo                                                  ; lms_dsp      ;
;          |fifo2avs:fifo2avs_0|                                                                                                          ; 0 (0)               ; 49 (49)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|fifo2avs:fifo2avs_0                                                                                                                                                                                                                                                                                                                          ; fifo2avs                                                  ; lms_dsp      ;
;          |lms_dsp_avalon_st_adapter:avalon_st_adapter|                                                                                  ; 52 (0)              ; 101 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                  ; lms_dsp_avalon_st_adapter                                 ; lms_dsp      ;
;             |lms_dsp_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|                                                     ; 52 (52)             ; 101 (101)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter:avalon_st_adapter|lms_dsp_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0                                                                                                                                                                                                                            ; lms_dsp_avalon_st_adapter_data_format_adapter_0           ; lms_dsp      ;
;          |lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|                                                                          ; 26 (0)              ; 75 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                                                                                                                                                          ; lms_dsp_avalon_st_adapter_001                             ; lms_dsp      ;
;             |lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0|                                                 ; 26 (26)             ; 75 (75)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0                                                                                                                                                                                                                ; lms_dsp_avalon_st_adapter_001_data_format_adapter_0       ; lms_dsp      ;
;  HERE    |lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|                                                                                  ; 1204 (0)            ; 2446 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                                                                                                                  ; lms_dsp_fir_compiler_ii_0                                 ; lms_dsp      ;
;             |lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|                                                          ; 1204 (0)            ; 2446 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst                                                                                                                                                                                                                                 ; lms_dsp_fir_compiler_ii_0_ast                             ; lms_dsp      ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                                                                         ; 0 (0)               ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                  ; auk_dspip_avalon_streaming_source_hpfir                   ; lms_dsp      ;
;                |lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|                                                    ; 1204 (1204)         ; 2421 (1289)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                             ; lms_dsp_fir_compiler_ii_0_rtl_core                        ; lms_dsp      ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_11|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_13|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_16|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|                                                                        ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr12_q_11|                                                                        ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr12_q_11                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr12_q_12|                                                                        ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr12_q_12                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|                                                                        ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr14_q_11|                                                                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr14_q_11                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|                                                                        ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|                                                                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|                                                                        ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|                                                                        ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_12|                                                                        ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_12                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_13|                                                                        ; 0 (0)               ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_13                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr24_q_14|                                                                        ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr24_q_14                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_13|                                                                         ; 0 (0)               ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_13                                                                                                                 ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_14|                                                                         ; 0 (0)               ; 48 (48)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_14                                                                                                                 ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr8_q_12|                                                                         ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr8_q_12                                                                                                                 ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|                                                                         ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11                                                                                                                 ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u1_m0_wo0_wi0_r0_delayr10_q_11|                                                                        ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr10_q_11                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u1_m0_wo0_wi0_r0_delayr12_q_11|                                                                        ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr12_q_11                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u1_m0_wo0_wi0_r0_delayr12_q_12|                                                                        ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr12_q_12                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u1_m0_wo0_wi0_r0_delayr13_q_11|                                                                        ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr13_q_11                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u1_m0_wo0_wi0_r0_delayr14_q_11|                                                                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr14_q_11                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u1_m0_wo0_wi0_r0_delayr15_q_11|                                                                        ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr15_q_11                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u1_m0_wo0_wi0_r0_delayr16_q_11|                                                                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr16_q_11                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u1_m0_wo0_wi0_r0_delayr17_q_11|                                                                        ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr17_q_11                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u1_m0_wo0_wi0_r0_delayr18_q_11|                                                                        ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr18_q_11                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u1_m0_wo0_wi0_r0_delayr20_q_12|                                                                        ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr20_q_12                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u1_m0_wo0_wi0_r0_delayr22_q_13|                                                                        ; 0 (0)               ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr22_q_13                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u1_m0_wo0_wi0_r0_delayr24_q_14|                                                                        ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr24_q_14                                                                                                                ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u1_m0_wo0_wi0_r0_delayr5_q_13|                                                                         ; 0 (0)               ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr5_q_13                                                                                                                 ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u1_m0_wo0_wi0_r0_delayr6_q_14|                                                                         ; 0 (0)               ; 48 (48)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr6_q_14                                                                                                                 ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u1_m0_wo0_wi0_r0_delayr8_q_12|                                                                         ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr8_q_12                                                                                                                 ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:d_u1_m0_wo0_wi0_r0_delayr9_q_11|                                                                         ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr9_q_11                                                                                                                 ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr10|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr11|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr12|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr13|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr14|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr15|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr16|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr17|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr18|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr19|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr1|                                                                                ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr20|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr21|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr22|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr23|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr24|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr25|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr2|                                                                                ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr3|                                                                                ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr4|                                                                                ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr5|                                                                                ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr6|                                                                                ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr7|                                                                                ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr8|                                                                                ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr9|                                                                                ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr10|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr10                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr11|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr11                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr12|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr12                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr13|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr13                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr14|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr14                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr15|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr15                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr16|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr16                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr17|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr17                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr18|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr18                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr19|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr19                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr1|                                                                                ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr1                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr20|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr20                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr21|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr21                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr22|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr22                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr23|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr23                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr24|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr24                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr25|                                                                               ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr25                                                                                                                       ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr2|                                                                                ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr2                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr3|                                                                                ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr3                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr4|                                                                                ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr4                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr5|                                                                                ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr5                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr6|                                                                                ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr6                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr7|                                                                                ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr7                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr8|                                                                                ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr8                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;                   |dspba_delay:u1_m0_wo0_wi0_r0_delayr9|                                                                                ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst|lms_dsp_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u1_m0_wo0_wi0_r0_delayr9                                                                                                                        ; dspba_delay                                               ; lms_dsp      ;
;  HERE    |packet_presence_detection:packet_presence_detection_0|                                                                        ; 470 (24)            ; 273 (0)                   ; 4544        ; 0          ; 3            ; 1       ; 1         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0                                                                                                                                                                                                                                                                                        ; packet_presence_detection                                 ; lms_dsp      ;
;   HERE      |cmplx2mag:cmplx2mag_inst|                                                                                                  ; 93 (93)             ; 45 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|cmplx2mag:cmplx2mag_inst                                                                                                                                                                                                                                                               ; cmplx2mag                                                 ; lms_dsp      ;
;   HERE      |counter:counter_inst|                                                                                                      ; 70 (70)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|counter:counter_inst                                                                                                                                                                                                                                                                   ; counter                                                   ; lms_dsp      ;
;   HERE      |delay_line:delay_line_inst|                                                                                                ; 103 (103)           ; 103 (103)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|delay_line:delay_line_inst                                                                                                                                                                                                                                                             ; delay_line                                                ; lms_dsp      ;
;   HERE      |dual_running_sum:running_sum_inst|                                                                                         ; 180 (143)           ; 108 (80)                  ; 4544        ; 0          ; 3            ; 1       ; 1         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst                                                                                                                                                                                                                                                      ; dual_running_sum                                          ; lms_dsp      ;
;                |long_shift:long_shift_inst|                                                                                             ; 22 (0)              ; 17 (0)                    ; 4064        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst|long_shift:long_shift_inst                                                                                                                                                                                                                           ; long_shift                                                ; lms_dsp      ;
;                   |altshift_taps:ALTSHIFT_TAPS_component|                                                                               ; 22 (0)              ; 17 (0)                    ; 4064        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst|long_shift:long_shift_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                     ; altshift_taps                                             ; work         ;
;                      |shift_taps_60v:auto_generated|                                                                                    ; 22 (0)              ; 17 (1)                    ; 4064        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst|long_shift:long_shift_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_60v:auto_generated                                                                                                                                                       ; shift_taps_60v                                            ; work         ;
;                         |altsyncram_ffc1:altsyncram2|                                                                                   ; 0 (0)               ; 0 (0)                     ; 4064        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst|long_shift:long_shift_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_60v:auto_generated|altsyncram_ffc1:altsyncram2                                                                                                                           ; altsyncram_ffc1                                           ; work         ;
;                         |cntr_0ng:cntr3|                                                                                                ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst|long_shift:long_shift_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_60v:auto_generated|cntr_0ng:cntr3                                                                                                                                        ; cntr_0ng                                                  ; work         ;
;                         |cntr_a7f:cntr1|                                                                                                ; 12 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst|long_shift:long_shift_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_60v:auto_generated|cntr_a7f:cntr1                                                                                                                                        ; cntr_a7f                                                  ; work         ;
;                            |cmpr_krb:cmpr6|                                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst|long_shift:long_shift_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_60v:auto_generated|cntr_a7f:cntr1|cmpr_krb:cmpr6                                                                                                                         ; cmpr_krb                                                  ; work         ;
;                |lpm_mult:Mult0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 3            ; 1       ; 1         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst|lpm_mult:Mult0                                                                                                                                                                                                                                       ; lpm_mult                                                  ; work         ;
;                   |mult_fms:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 3            ; 1       ; 1         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst|lpm_mult:Mult0|mult_fms:auto_generated                                                                                                                                                                                                               ; mult_fms                                                  ; work         ;
;                |short_shift:short_shift_inst|                                                                                           ; 15 (0)              ; 11 (0)                    ; 480         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst|short_shift:short_shift_inst                                                                                                                                                                                                                         ; short_shift                                               ; lms_dsp      ;
;                   |altshift_taps:ALTSHIFT_TAPS_component|                                                                               ; 15 (0)              ; 11 (0)                    ; 480         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst|short_shift:short_shift_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                   ; altshift_taps                                             ; work         ;
;                      |shift_taps_euu:auto_generated|                                                                                    ; 15 (0)              ; 11 (1)                    ; 480         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst|short_shift:short_shift_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated                                                                                                                                                     ; shift_taps_euu                                            ; work         ;
;                         |altsyncram_pbc1:altsyncram2|                                                                                   ; 0 (0)               ; 0 (0)                     ; 480         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst|short_shift:short_shift_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated|altsyncram_pbc1:altsyncram2                                                                                                                         ; altsyncram_pbc1                                           ; work         ;
;                         |cntr_5lg:cntr3|                                                                                                ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst|short_shift:short_shift_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated|cntr_5lg:cntr3                                                                                                                                      ; cntr_5lg                                                  ; work         ;
;                         |cntr_f5f:cntr1|                                                                                                ; 8 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst|short_shift:short_shift_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated|cntr_f5f:cntr1                                                                                                                                      ; cntr_f5f                                                  ; work         ;
;                            |cmpr_hrb:cmpr6|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst|short_shift:short_shift_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated|cntr_f5f:cntr1|cmpr_hrb:cmpr6                                                                                                                       ; cmpr_hrb                                                  ; work         ;
;       |smpl_cnt:smpl_cnt_inst3|                                                                                                         ; 174 (65)            ; 72 (1)                    ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|smpl_cnt:smpl_cnt_inst3                                                                                                                                                                                                                                                                                                                                                      ; smpl_cnt                                                  ; work         ;
;          |altshift_taps:cnt_mux_rtl_0|                                                                                                  ; 12 (0)              ; 7 (0)                     ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|smpl_cnt:smpl_cnt_inst3|altshift_taps:cnt_mux_rtl_0                                                                                                                                                                                                                                                                                                                          ; altshift_taps                                             ; work         ;
;             |shift_taps_bvl:auto_generated|                                                                                             ; 12 (0)              ; 7 (1)                     ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|smpl_cnt:smpl_cnt_inst3|altshift_taps:cnt_mux_rtl_0|shift_taps_bvl:auto_generated                                                                                                                                                                                                                                                                                            ; shift_taps_bvl                                            ; work         ;
;                |altsyncram_2da1:altsyncram2|                                                                                            ; 0 (0)               ; 0 (0)                     ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|smpl_cnt:smpl_cnt_inst3|altshift_taps:cnt_mux_rtl_0|shift_taps_bvl:auto_generated|altsyncram_2da1:altsyncram2                                                                                                                                                                                                                                                                ; altsyncram_2da1                                           ; work         ;
;                |cntr_ljg:cntr3|                                                                                                         ; 4 (4)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|smpl_cnt:smpl_cnt_inst3|altshift_taps:cnt_mux_rtl_0|shift_taps_bvl:auto_generated|cntr_ljg:cntr3                                                                                                                                                                                                                                                                             ; cntr_ljg                                                  ; work         ;
;                |cntr_v3f:cntr1|                                                                                                         ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|smpl_cnt:smpl_cnt_inst3|altshift_taps:cnt_mux_rtl_0|shift_taps_bvl:auto_generated|cntr_v3f:cntr1                                                                                                                                                                                                                                                                             ; cntr_v3f                                                  ; work         ;
;          |lpm_cnt_inst:lpm_cnt_inst_inst0|                                                                                              ; 97 (0)              ; 64 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|smpl_cnt:smpl_cnt_inst3|lpm_cnt_inst:lpm_cnt_inst_inst0                                                                                                                                                                                                                                                                                                                      ; lpm_cnt_inst                                              ; work         ;
;             |lpm_counter:LPM_COUNTER_component|                                                                                         ; 97 (0)              ; 64 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|smpl_cnt:smpl_cnt_inst3|lpm_cnt_inst:lpm_cnt_inst_inst0|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                                                    ; lpm_counter                                               ; work         ;
;                |cntr_5gk:auto_generated|                                                                                                ; 97 (97)             ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|smpl_cnt:smpl_cnt_inst3|lpm_cnt_inst:lpm_cnt_inst_inst0|lpm_counter:LPM_COUNTER_component|cntr_5gk:auto_generated                                                                                                                                                                                                                                                            ; cntr_5gk                                                  ; work         ;
;       |sync_reg:sync_reg0|                                                                                                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|sync_reg:sync_reg0                                                                                                                                                                                                                                                                                                                                                           ; sync_reg                                                  ; work         ;
;       |sync_reg:sync_reg10|                                                                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|sync_reg:sync_reg10                                                                                                                                                                                                                                                                                                                                                          ; sync_reg                                                  ; work         ;
;       |sync_reg:sync_reg11|                                                                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|sync_reg:sync_reg11                                                                                                                                                                                                                                                                                                                                                          ; sync_reg                                                  ; work         ;
;       |sync_reg:sync_reg5|                                                                                                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|sync_reg:sync_reg5                                                                                                                                                                                                                                                                                                                                                           ; sync_reg                                                  ; work         ;
;       |sync_reg:sync_reg6|                                                                                                              ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|sync_reg:sync_reg6                                                                                                                                                                                                                                                                                                                                                           ; sync_reg                                                  ; work         ;
;       |sync_reg:sync_reg8|                                                                                                              ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|rx_path_top:inst6_rx_path_top|sync_reg:sync_reg8                                                                                                                                                                                                                                                                                                                                                           ; sync_reg                                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 77 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                   ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 77 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 77 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                        ; alt_sld_fab                                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 77 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab                                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 72 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                         ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (82)            ; 72 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                           ; sld_jtag_hub                                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                   ; sld_rom_sr                                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                 ; sld_shadow_jsm                                            ; altera_sld   ;
;    |sync_reg:sync_reg0|                                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|sync_reg:sync_reg0                                                                                                                                                                                                                                                                                                                                                                                         ; sync_reg                                                  ; work         ;
;    |sync_reg:sync_reg1|                                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|sync_reg:sync_reg1                                                                                                                                                                                                                                                                                                                                                                                         ; sync_reg                                                  ; work         ;
;    |sync_reg:sync_reg2|                                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|sync_reg:sync_reg2                                                                                                                                                                                                                                                                                                                                                                                         ; sync_reg                                                  ; work         ;
;    |tst_top:inst3_tst_top|                                                                                                              ; 104 (0)             ; 99 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|tst_top:inst3_tst_top                                                                                                                                                                                                                                                                                                                                                                                      ; tst_top                                                   ; work         ;
;       |clock_test:clock_test_inst0|                                                                                                     ; 104 (0)             ; 99 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|tst_top:inst3_tst_top|clock_test:clock_test_inst0                                                                                                                                                                                                                                                                                                                                                          ; clock_test                                                ; work         ;
;          |clk_no_ref_test:FX3_clk_test|                                                                                                 ; 23 (23)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|tst_top:inst3_tst_top|clock_test:clock_test_inst0|clk_no_ref_test:FX3_clk_test                                                                                                                                                                                                                                                                                                                             ; clk_no_ref_test                                           ; work         ;
;          |clk_with_ref_test:Si5351C_test|                                                                                               ; 23 (23)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|tst_top:inst3_tst_top|clock_test:clock_test_inst0|clk_with_ref_test:Si5351C_test                                                                                                                                                                                                                                                                                                                           ; clk_with_ref_test                                         ; work         ;
;          |singl_clk_with_ref_test:LML_CLK_test|                                                                                         ; 58 (58)             ; 55 (55)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|tst_top:inst3_tst_top|clock_test:clock_test_inst0|singl_clk_with_ref_test:LML_CLK_test                                                                                                                                                                                                                                                                                                                     ; singl_clk_with_ref_test                                   ; work         ;
;          |transition_count:ADF_muxout_test|                                                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lms7_trx_top|tst_top:inst3_tst_top|clock_test:clock_test_inst0|transition_count:ADF_muxout_test                                                                                                                                                                                                                                                                                                                         ; transition_count                                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


