// Seed: 1548149640
module module_0 (
    output wire id_0,
    output wand id_1
);
  wire id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd5
) (
    input  wand  id_0,
    output tri1  _id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output uwire id_4,
    input  tri1  id_5,
    output tri   id_6,
    output wor   id_7,
    output uwire id_8
);
  uwire id_10 = -1;
  module_0 modCall_1 (
      id_4,
      id_8
  );
  assign modCall_1.id_0 = 0;
  logic [1 'b0 : 1  >=  id_1] id_11;
  ;
  tri1 id_12 = 1;
  assign id_7 = id_11;
endmodule
