{
    "Add ECC -":"\"true\"",
    "Array Power Gating -":"\"false\"",
    "Bitline floating -":"\"false\"",
    "CL Power Gating -":"\"false\"",
    "Cache level (L2/L3) -":"\"L3\"",
    "Cache model (NUCA, UCA)  -":"\"UCA\"",
    "Core count":"8",
    "DIMM model":"\"ALL\"",
    "Data array cell type -":"\"itrs-hp\"",
    "Data array peripheral type -":"\"itrs-hp\"",
    "Force cache config -":"\"false\"",
    "Interconnect Power Gating -":"\"false\"",
    "Interconnect projection -":"\"conservative\"",
    "NUCA bank count":"0",
    "NUCAdesign objective (weight delay, dynamic power, leakage power, cycle time, area)":"0:100:1000:0:100",
    "NUCAdeviate (delay, dynamic power, leakage power, cycle time, area)":"10:10000:10000:10000:10000",
    "Ndbl":"1",
    "Ndcm":"1",
    "Ndsam1":"0",
    "Ndsam2":"0",
    "Ndwl":"1",
    "Nspd":"0",
    "Optimize ED or ED^2 (ED, ED^2, NONE):":"\"ED\"",
    "Power Gating Performance Loss":"0.01",
    "Print input parameters -":"\"true\"",
    "Print level (DETAILED, CONCISE) -":"\"CONCISE\"",
    "Tag array cell type -":"\"itrs-hp\"",
    "Tag array peripheral type -":"\"itrs-hp\"",
    "UCA bank count":"1",
    "WL Power Gating -":"\"false\"",
    "Wire inside mat -":"\"semi-global\"",
    "Wire outside mat -":"\"semi-global\"",
    "Wire signaling (fullswing, lowswing, default) -":"\"Global_30\"",
    "access mode (normal, sequential, fast) -":"\"normal\"",
    "activity_ca 0.5":"",
    "activity_dq 1.0":"",
    "addr_timing 1.0":"",
    "associativity":"1",
    "block size (bytes)":"4",
    "burst length":"8",
    "bus_freq 800 MHz":"",
    "cache type":"\"ram\"",
    "capacity":"80",
    "design objective (weight delay, dynamic power, leakage power, cycle time, area)":"0:100:1000:0:100",
    "deviate (delay, dynamic power, leakage power, cycle time, area)":"20:100000:100000:100000:100000",
    "dram_type":"\"DDR3\"",
    "duty_cycle 1.0":"",
    "exclusive read port":"1",
    "exclusive write port":"1",
    "first metric":"\"Cost\"",
    "internal prefetch width":"8",
    "io state":"\"WRITE\"",
    "mem_data_width 8":"",
    "mem_density 4 Gb":"",
    "mirror_in_bob":"\"F\"",
    "num_bobs":"1",
    "num_ca 25":"",
    "num_channels_per_bob":"1",
    "num_clk  2":"",
    "num_dq 72":"",
    "num_dqs 18":"",
    "num_mem_dq 2":"",
    "operating temperature (K)":"360",
    "output/input bus width":"32",
    "page size (bits)":"8192",
    "read-write port":"0",
    "ron_value":"34",
    "rtt_value":"10000",
    "second metric":"\"Bandwidth\"",
    "single ended read ports":"0",
    "size (bytes)":"4096",
    "tag size (b)":"\"default\"",
    "technology (u)":"0.045",
    "tflight_value":null,
    "third metric":"\"Energy\""
}
