# Hello Arty Part 1

This folder contains the SystemVerilog designs to accompany **[Hello Arty](https://projectf.io/posts/hello-arty-1/)**.

* [Hello Arty - Part 1](https://projectf.io/posts/hello-arty-1/)
  * [A source](A/top.sv)
  * [B source](B/top.sv)
  * [C source](C/top.sv)
* [constraints](arty.xdc) for all designs
