{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733766114594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733766114595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 14:41:54 2024 " "Processing started: Mon Dec  9 14:41:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733766114595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733766114595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAD_module_reg -c SAD_module_reg " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAD_module_reg -c SAD_module_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733766114595 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733766114699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sad.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sad.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sad " "Found entity 1: tb_sad" {  } { { "tb_sad.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/tb_sad.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733766114750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733766114750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_tree " "Found entity 1: sum_tree" {  } { { "sum_tree.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/sum_tree.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733766114751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733766114751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diferences_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file diferences_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 diferences_layer " "Found entity 1: diferences_layer" {  } { { "diferences_layer.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/diferences_layer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733766114752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733766114752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diference.v 1 1 " "Found 1 design units, including 1 entities, in source file diference.v" { { "Info" "ISGN_ENTITY_NAME" "1 diference " "Found entity 1: diference" {  } { { "diference.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/diference.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733766114752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733766114752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733766114752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733766114752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file absolute_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 absolute_layer " "Found entity 1: absolute_layer" {  } { { "absolute_layer.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/absolute_layer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733766114753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733766114753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute.v 1 1 " "Found 1 design units, including 1 entities, in source file absolute.v" { { "Info" "ISGN_ENTITY_NAME" "1 absolute " "Found entity 1: absolute" {  } { { "absolute.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/absolute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733766114753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733766114753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A SAD_module_reg.v(10) " "Verilog HDL Declaration information at SAD_module_reg.v(10): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733766114754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SAD_module_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file SAD_module_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAD_module_reg " "Found entity 1: SAD_module_reg" {  } { { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733766114754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733766114754 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAD_module_reg " "Elaborating entity \"SAD_module_reg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733766114797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diferences_layer diferences_layer:D " "Elaborating entity \"diferences_layer\" for hierarchy \"diferences_layer:D\"" {  } { { "SAD_module_reg.v" "D" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733766114799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diference diferences_layer:D\|diference:dif\[0\].d " "Elaborating entity \"diference\" for hierarchy \"diferences_layer:D\|diference:dif\[0\].d\"" {  } { { "diferences_layer.v" "dif\[0\].d" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/diferences_layer.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733766114800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute_layer absolute_layer:A " "Elaborating entity \"absolute_layer\" for hierarchy \"absolute_layer:A\"" {  } { { "SAD_module_reg.v" "A" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733766114801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute absolute_layer:A\|absolute:abs\[0\].a " "Elaborating entity \"absolute\" for hierarchy \"absolute_layer:A\|absolute:abs\[0\].a\"" {  } { { "absolute_layer.v" "abs\[0\].a" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/absolute_layer.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733766114802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 absolute.v(8) " "Verilog HDL assignment warning at absolute.v(8): truncated value with size 9 to match size of target (8)" {  } { { "absolute.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/absolute.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733766114802 "|SAD_module_reg|absolute_layer:A|absolute:abs[0].a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_tree sum_tree:S " "Elaborating entity \"sum_tree\" for hierarchy \"sum_tree:S\"" {  } { { "SAD_module_reg.v" "S" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733766114803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_tree sum_tree:S\|sum_tree:sum_left " "Elaborating entity \"sum_tree\" for hierarchy \"sum_tree:S\|sum_tree:sum_left\"" {  } { { "sum_tree.v" "sum_left" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/sum_tree.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733766114804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder sum_tree:S\|sum_tree:sum_left\|adder:a " "Elaborating entity \"adder\" for hierarchy \"sum_tree:S\|sum_tree:sum_left\|adder:a\"" {  } { { "sum_tree.v" "a" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/sum_tree.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733766114804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder sum_tree:S\|adder:last_sum " "Elaborating entity \"adder\" for hierarchy \"sum_tree:S\|adder:last_sum\"" {  } { { "sum_tree.v" "last_sum" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/sum_tree.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733766114805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1733766115079 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/output_files/SAD_module_reg.map.smsg " "Generated suppressed messages file /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/output_files/SAD_module_reg.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1733766115158 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733766115209 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733766115209 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "239 " "Implemented 239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733766115243 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733766115243 ""} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Implemented 164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733766115243 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733766115243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733766115249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 14:41:55 2024 " "Processing ended: Mon Dec  9 14:41:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733766115249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733766115249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733766115249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733766115249 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733766116307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733766116307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 14:41:55 2024 " "Processing started: Mon Dec  9 14:41:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733766116307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733766116307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SAD_module_reg -c SAD_module_reg " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SAD_module_reg -c SAD_module_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733766116307 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733766116327 ""}
{ "Info" "0" "" "Project  = SAD_module_reg" {  } {  } 0 0 "Project  = SAD_module_reg" 0 0 "Fitter" 0 0 1733766116327 ""}
{ "Info" "0" "" "Revision = SAD_module_reg" {  } {  } 0 0 "Revision = SAD_module_reg" 0 0 "Fitter" 0 0 1733766116327 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1733766116358 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "SAD_module_reg EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design SAD_module_reg" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1733766116572 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1733766116572 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1733766116590 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1733766116590 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733766116646 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733766116652 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733766116807 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733766116807 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 503 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733766116811 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 505 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733766116811 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 507 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733766116811 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 509 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733766116811 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 511 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733766116811 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733766116811 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733766116812 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "75 75 " "No exact pin location assignment(s) for 75 pins of 75 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[0\] " "Pin sad1\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[0] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 15 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[1\] " "Pin sad1\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[1] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 15 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[2\] " "Pin sad1\[2\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[2] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 15 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[3\] " "Pin sad1\[3\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[3] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 15 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[4\] " "Pin sad1\[4\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[4] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 15 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[5\] " "Pin sad1\[5\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[5] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 15 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[6\] " "Pin sad1\[6\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[6] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 15 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[7\] " "Pin sad1\[7\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[7] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 15 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[8\] " "Pin sad1\[8\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[8] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 15 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[9\] " "Pin sad1\[9\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[9] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 15 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { clk } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 6 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[16\] " "Pin a1\[16\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[16] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[16\] " "Pin b1\[16\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[16] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[23\] " "Pin a1\[23\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[23] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[23\] " "Pin b1\[23\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[23] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[22\] " "Pin a1\[22\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[22] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[22\] " "Pin b1\[22\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[22] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[21\] " "Pin a1\[21\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[21] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[21\] " "Pin b1\[21\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[21] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[20\] " "Pin a1\[20\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[20] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[20\] " "Pin b1\[20\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[20] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[19\] " "Pin a1\[19\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[19] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[19\] " "Pin b1\[19\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[19] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[18\] " "Pin a1\[18\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[18] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[18\] " "Pin b1\[18\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[18] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[17\] " "Pin a1\[17\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[17] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[17\] " "Pin b1\[17\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[17] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[24\] " "Pin a1\[24\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[24] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[24\] " "Pin b1\[24\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[24] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[31\] " "Pin a1\[31\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[31] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[31\] " "Pin b1\[31\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[31] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[30\] " "Pin a1\[30\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[30] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[30\] " "Pin b1\[30\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[30] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[29\] " "Pin a1\[29\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[29] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[29\] " "Pin b1\[29\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[29] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[28\] " "Pin a1\[28\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[28] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[28\] " "Pin b1\[28\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[28] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[27\] " "Pin a1\[27\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[27] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[27\] " "Pin b1\[27\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[27] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[26\] " "Pin a1\[26\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[26] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[26\] " "Pin b1\[26\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[26] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[25\] " "Pin a1\[25\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[25] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[25\] " "Pin b1\[25\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[25] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[0\] " "Pin a1\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[0] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[0\] " "Pin b1\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[0] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[7\] " "Pin a1\[7\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[7] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[7\] " "Pin b1\[7\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[7] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[6\] " "Pin a1\[6\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[6] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[6\] " "Pin b1\[6\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[6] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[5\] " "Pin a1\[5\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[5] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[5\] " "Pin b1\[5\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[5] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[4\] " "Pin a1\[4\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[4] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[4\] " "Pin b1\[4\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[4] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[3\] " "Pin a1\[3\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[3] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[3\] " "Pin b1\[3\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[3] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[2\] " "Pin a1\[2\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[2] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[2\] " "Pin b1\[2\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[2] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[1\] " "Pin a1\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[1] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[1\] " "Pin b1\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[1] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[8\] " "Pin a1\[8\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[8] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[8\] " "Pin b1\[8\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[8] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[15\] " "Pin a1\[15\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[15] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[15\] " "Pin b1\[15\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[15] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[14\] " "Pin a1\[14\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[14] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[14\] " "Pin b1\[14\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[14] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[13\] " "Pin a1\[13\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[13] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[13\] " "Pin b1\[13\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[13] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[12\] " "Pin a1\[12\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[12] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[12\] " "Pin b1\[12\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[12] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[11\] " "Pin a1\[11\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[11] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[11\] " "Pin b1\[11\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[11] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[10\] " "Pin a1\[10\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[10] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[10\] " "Pin b1\[10\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[10] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a1\[9\] " "Pin a1\[9\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a1[9] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b1\[9\] " "Pin b1\[9\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b1[9] } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733766116998 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1733766116998 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAD_module_reg.sdc " "Synopsys Design Constraints File file not found: 'SAD_module_reg.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733766117175 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733766117176 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733766117178 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1733766117178 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733766117178 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733766117187 ""}  } { { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 6 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 434 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733766117187 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733766117426 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733766117426 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733766117426 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733766117427 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733766117427 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733766117427 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733766117427 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733766117428 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733766117437 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1733766117437 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733766117437 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "74 unused 2.5V 64 10 0 " "Number of I/O pins in group: 74 (unused VREF, 2.5V VCCIO, 64 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1733766117439 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1733766117439 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1733766117439 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733766117440 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733766117440 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733766117440 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733766117440 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733766117440 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733766117440 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733766117440 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733766117440 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733766117440 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733766117440 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1733766117440 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1733766117440 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733766117466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733766118221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733766118275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733766118280 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733766119100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733766119101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733766119346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X39_Y21 X52_Y30 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X39_Y21 to location X52_Y30" {  } { { "loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X39_Y21 to location X52_Y30"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X39_Y21 to location X52_Y30"} 39 21 14 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1733766119769 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733766119769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733766120022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1733766120022 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733766120022 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1733766120029 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733766120088 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733766120220 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733766120271 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733766120383 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733766120627 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V M10 " "Pin clk uses I/O standard 2.5 V at M10" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { clk } } } { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 6 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1733766120813 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1733766120813 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/output_files/SAD_module_reg.fit.smsg " "Generated suppressed messages file /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/output_files/SAD_module_reg.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733766120850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733766121024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 14:42:01 2024 " "Processing ended: Mon Dec  9 14:42:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733766121024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733766121024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733766121024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733766121024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733766122699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733766122699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 14:42:02 2024 " "Processing started: Mon Dec  9 14:42:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733766122699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733766122699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SAD_module_reg -c SAD_module_reg " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SAD_module_reg -c SAD_module_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733766122700 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733766123392 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733766123410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733766123614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 14:42:03 2024 " "Processing ended: Mon Dec  9 14:42:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733766123614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733766123614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733766123614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733766123614 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733766123658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733766124688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733766124688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 14:42:04 2024 " "Processing started: Mon Dec  9 14:42:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733766124688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733766124688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SAD_module_reg -c SAD_module_reg " "Command: quartus_sta SAD_module_reg -c SAD_module_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733766124688 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1733766124709 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733766124776 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1733766124799 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1733766124799 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAD_module_reg.sdc " "Synopsys Design Constraints File file not found: 'SAD_module_reg.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1733766124973 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1733766124973 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733766124974 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733766124974 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1733766124975 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733766124975 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1733766124976 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1733766124979 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733766125086 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733766125086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.677 " "Worst-case setup slack is -5.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.677             -50.675 clk  " "   -5.677             -50.675 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733766125086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.857 " "Worst-case hold slack is 1.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.857               0.000 clk  " "    1.857               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733766125087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733766125087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733766125088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -77.000 clk  " "   -3.000             -77.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733766125088 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1733766125108 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1733766125124 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1733766125294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125310 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733766125311 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733766125311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.903 " "Worst-case setup slack is -4.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.903             -43.698 clk  " "   -4.903             -43.698 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733766125312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.685 " "Worst-case hold slack is 1.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.685               0.000 clk  " "    1.685               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733766125313 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733766125314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733766125315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -77.000 clk  " "   -3.000             -77.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733766125316 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1733766125338 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125460 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733766125460 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733766125460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.723 " "Worst-case setup slack is -2.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.723             -23.974 clk  " "   -2.723             -23.974 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733766125462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.975 " "Worst-case hold slack is 0.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.975               0.000 clk  " "    0.975               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733766125463 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733766125465 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733766125466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -79.192 clk  " "   -3.000             -79.192 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733766125467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733766125467 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733766125785 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733766125785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733766125814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 14:42:05 2024 " "Processing ended: Mon Dec  9 14:42:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733766125814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733766125814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733766125814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733766125814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733766127568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733766127569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 14:42:07 2024 " "Processing started: Mon Dec  9 14:42:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733766127569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733766127569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SAD_module_reg -c SAD_module_reg " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SAD_module_reg -c SAD_module_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733766127569 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_module_reg_6_1200mv_85c_slow.vo /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/simulation/modelsim/ simulation " "Generated file SAD_module_reg_6_1200mv_85c_slow.vo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733766127802 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_module_reg_6_1200mv_0c_slow.vo /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/simulation/modelsim/ simulation " "Generated file SAD_module_reg_6_1200mv_0c_slow.vo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733766127827 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_module_reg_min_1200mv_0c_fast.vo /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/simulation/modelsim/ simulation " "Generated file SAD_module_reg_min_1200mv_0c_fast.vo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733766127853 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_module_reg.vo /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/simulation/modelsim/ simulation " "Generated file SAD_module_reg.vo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733766127878 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_module_reg_6_1200mv_85c_v_slow.sdo /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/simulation/modelsim/ simulation " "Generated file SAD_module_reg_6_1200mv_85c_v_slow.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733766127900 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_module_reg_6_1200mv_0c_v_slow.sdo /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/simulation/modelsim/ simulation " "Generated file SAD_module_reg_6_1200mv_0c_v_slow.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733766127921 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_module_reg_min_1200mv_0c_v_fast.sdo /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/simulation/modelsim/ simulation " "Generated file SAD_module_reg_min_1200mv_0c_v_fast.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733766127942 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_module_reg_v.sdo /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/simulation/modelsim/ simulation " "Generated file SAD_module_reg_v.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733766127963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733766127986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 14:42:07 2024 " "Processing ended: Mon Dec  9 14:42:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733766127986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733766127986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733766127986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733766127986 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733766128042 ""}
