
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 247.375 ; gain = 15.320
Command: synth_design -top top -part xc7a35tfgg484-1 -flatten_hierarchy none
Starting synth_design
WARNING: [IP_Flow 19-5178] IP temac_gbe_v9_0 will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19920 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 403.129 ; gain = 106.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:33]
INFO: [Synth 8-638] synthesizing module 'atfc_infra' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/atfc_infra.vhd:46]
	Parameter N_OOB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clocks_7s_serdes' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks_7s_serdes.vhd:61]
INFO: [Synth 8-113] binding component instance 'bufgipb' to cell 'BUFG' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks_7s_serdes.vhd:74]
INFO: [Synth 8-113] binding component instance 'bufgp40' to cell 'BUFG' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks_7s_serdes.vhd:81]
INFO: [Synth 8-113] binding component instance 'bufg200' to cell 'BUFG' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks_7s_serdes.vhd:88]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm' to cell 'MMCME2_BASE' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks_7s_serdes.vhd:93]
INFO: [Synth 8-638] synthesizing module 'ipbus_clock_div' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_clock_div.vhd:50]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'reset_gen' to cell 'SRL16' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_clock_div.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'ipbus_clock_div' (1#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_clock_div.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'clocks_7s_serdes' (2#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks_7s_serdes.vhd:61]
INFO: [Synth 8-638] synthesizing module 'led_stretcher' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/led_stretcher.vhd:51]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'led_stretcher' (3#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/led_stretcher.vhd:51]
INFO: [Synth 8-638] synthesizing module 'eth_7s_1000basex_gtp' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_eth/firmware/hdl/eth_7s_1000basex_gtp.vhd:72]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkp_buf' to cell 'IBUF' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_eth/firmware/hdl/eth_7s_1000basex_gtp.vhd:124]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkn_buf' to cell 'IBUF' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_eth/firmware/hdl/eth_7s_1000basex_gtp.vhd:130]
INFO: [Synth 8-3491] module 'temac_gbe_v9_0' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/synth_1/.Xil/Vivado-1844-HP/realtime/temac_gbe_v9_0_stub.vhdl:5' bound to instance 'mac' of component 'temac_gbe_v9_0' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_eth/firmware/hdl/eth_7s_1000basex_gtp.vhd:149]
INFO: [Synth 8-638] synthesizing module 'temac_gbe_v9_0' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/synth_1/.Xil/Vivado-1844-HP/realtime/temac_gbe_v9_0_stub.vhdl:45]
INFO: [Synth 8-113] binding component instance 'dc_buf' to cell 'BUFG' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_eth/firmware/hdl/eth_7s_1000basex_gtp.vhd:197]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/synth_1/.Xil/Vivado-1844-HP/realtime/gig_eth_pcs_pma_basex_gtp_stub.vhdl:44]
INFO: [Synth 8-256] done synthesizing module 'eth_7s_1000basex_gtp' (4#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_eth/firmware/hdl/eth_7s_1000basex_gtp.vhd:72]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrl' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd:91]
	Parameter MAC_CFG bound to: 1'b0 
	Parameter IP_CFG bound to: 1'b0 
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
	Parameter N_OOB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'UDP_if' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_if_flat.vhd:90]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'udp_ipaddr_block' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd:54]
INFO: [Synth 8-4471] merging register 'IP_addr_rx_reg[31:0]' into 'IP_addr_rx_int_reg[31:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element IP_addr_rx_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'udp_ipaddr_block' (5#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_rarp_block' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element addr_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element tick_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element t_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element rarp_req_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'udp_rarp_block' (6#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:50]
INFO: [Synth 8-638] synthesizing module 'udp_build_arp' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:107]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:251]
INFO: [Synth 8-4471] merging register 'arp_we_sig_reg' into 'arp_we_i_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:63]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:202]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[47:0]' into 'buf_to_load_int_reg[47:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:207]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:212]
INFO: [Synth 8-4471] merging register 'address_reg[5:0]' into 'addr_int_reg[5:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element arp_we_sig_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element buf_to_load_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:207]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'udp_build_arp' (7#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_build_payload' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element next_low_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:433]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:510]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:110]
INFO: [Synth 8-4471] merging register 'payload_we_sig_reg' into 'payload_we_i_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:69]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:292]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:297]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:302]
INFO: [Synth 8-4471] merging register 'do_sum_payload_reg' into 'do_sum_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:386]
INFO: [Synth 8-4471] merging register 'clr_sum_payload_reg' into 'clr_sum_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:391]
INFO: [Synth 8-4471] merging register 'int_data_payload_reg[7:0]' into 'int_data_int_reg[7:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:396]
INFO: [Synth 8-4471] merging register 'int_valid_payload_reg' into 'int_valid_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:401]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:406]
INFO: [Synth 8-4471] merging register 'next_addr_reg[12:0]' into 'next_addr_int_reg[12:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:432]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:150]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:147]
INFO: [Synth 8-4471] merging register 'byteswap_reg' into 'byteswap_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:497]
INFO: [Synth 8-4471] merging register 'ipbus_in_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:539]
WARNING: [Synth 8-6014] Unused sequential element send_pending_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element payload_we_sig_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element buf_to_load_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:297]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:302]
WARNING: [Synth 8-6014] Unused sequential element do_sum_payload_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element clr_sum_payload_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:391]
WARNING: [Synth 8-6014] Unused sequential element int_data_payload_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:396]
WARNING: [Synth 8-6014] Unused sequential element int_valid_payload_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element cksum_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:406]
WARNING: [Synth 8-6014] Unused sequential element next_addr_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:432]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element low_addr_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:147]
WARNING: [Synth 8-6014] Unused sequential element byteswap_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:497]
WARNING: [Synth 8-6014] Unused sequential element ipbus_in_hdr_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:539]
INFO: [Synth 8-256] done synthesizing module 'udp_build_payload' (8#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:59]
INFO: [Synth 8-638] synthesizing module 'udp_build_ping' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element ping_we_i_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:203]
WARNING: [Synth 8-6014] Unused sequential element clr_sum_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:275]
WARNING: [Synth 8-6014] Unused sequential element int_valid_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:276]
WARNING: [Synth 8-6014] Unused sequential element int_data_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:277]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:375]
INFO: [Synth 8-4471] merging register 'ping_end_addr_reg[12:0]' into 'end_addr_i_reg[12:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:101]
INFO: [Synth 8-4471] merging register 'ping_send_reg' into 'send_i_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:106]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:111]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:250]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:255]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:260]
INFO: [Synth 8-4471] merging register 'do_sum_ping_reg' into 'do_sum_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:309]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:67]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:145]
WARNING: [Synth 8-6014] Unused sequential element ping_end_addr_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element ping_send_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element send_pending_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element buf_to_load_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element do_sum_ping_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:309]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element low_addr_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'udp_build_ping' (9#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:57]
INFO: [Synth 8-638] synthesizing module 'udp_build_resend' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd:49]
INFO: [Synth 8-4471] merging register 'resend_pkt_id_reg[15:0]' into 'resend_pkt_id_int_reg[15:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element resend_pkt_id_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'udp_build_resend' (10#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_build_status' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:124]
WARNING: [Synth 8-6014] Unused sequential element request_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:273]
INFO: [Synth 8-4471] merging register 'address_reg[6:0]' into 'addr_int_reg[6:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:62]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:245]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:245]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'udp_build_status' (11#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_status_buffer' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:75]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element bufsize_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element nbuf_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element new_event_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:162]
WARNING: [Synth 8-6014] Unused sequential element async_ready_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:163]
WARNING: [Synth 8-6014] Unused sequential element rarp_arp_ping_ipbus_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:169]
WARNING: [Synth 8-6014] Unused sequential element payload_status_resend_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element got_event_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:252]
WARNING: [Synth 8-6014] Unused sequential element event_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:253]
INFO: [Synth 8-4471] merging register 'next_pkt_id_reg[15:0]' into 'next_pkt_id_int_reg[15:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:136]
WARNING: [Synth 8-6014] Unused sequential element next_pkt_id_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'udp_status_buffer' (12#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:75]
INFO: [Synth 8-638] synthesizing module 'udp_byte_sum' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:51]
INFO: [Synth 8-4471] merging register 'carry_bit_reg' into 'carry_bit_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:114]
INFO: [Synth 8-4471] merging register 'hi_byte_reg[8:0]' into 'hi_byte_int_reg[8:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element carry_bit_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element hi_byte_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'udp_byte_sum' (13#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:51]
INFO: [Synth 8-638] synthesizing module 'udp_do_rx_reset' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd:45]
INFO: [Synth 8-4471] merging register 'rx_reset_sig_reg' into 'reset_latch_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element rx_reset_sig_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'udp_do_rx_reset' (14#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd:45]
INFO: [Synth 8-638] synthesizing module 'udp_packet_parser' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:61]
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'pkt_drop_arp_sig_reg' into 'pkt_drop_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:71]
INFO: [Synth 8-4471] merging register 'pkt_drop_rarp_sig_reg' into 'pkt_drop_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:72]
INFO: [Synth 8-4471] merging register 'pkt_drop_ip_sig_reg' into 'pkt_drop_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:198]
INFO: [Synth 8-4471] merging register 'pkt_drop_ping_sig_reg' into 'pkt_drop_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:73]
INFO: [Synth 8-4471] merging register 'pkt_drop_ipbus_sig_reg' into 'pkt_drop_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:74]
INFO: [Synth 8-4471] merging register 'ipbus_status_mask_reg' into 'last_mask_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:312]
INFO: [Synth 8-4471] merging register 'pkt_drop_reliable_sig_reg' into 'pkt_drop_reliable_i_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:76]
INFO: [Synth 8-4471] merging register 'pkt_reliable_drop_sig_reg' into 'pkt_drop_reliable_i_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:76]
INFO: [Synth 8-4471] merging register 'pkt_drop_status_reg' into 'pkt_drop_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:431]
INFO: [Synth 8-4471] merging register 'pkt_drop_resend_reg' into 'pkt_drop_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:464]
INFO: [Synth 8-4471] merging register 'pkt_broadcast_reg' into 'broadcast_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:486]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_arp_sig_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_rarp_sig_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_ip_sig_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:198]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_ping_sig_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_ipbus_sig_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element ipbus_status_mask_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:312]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_reliable_sig_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element pkt_reliable_drop_sig_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_status_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_resend_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:464]
WARNING: [Synth 8-6014] Unused sequential element pkt_broadcast_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:486]
INFO: [Synth 8-256] done synthesizing module 'udp_packet_parser' (15#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:61]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_mux' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element rxram_dropped_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element rxram_end_addr_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element rxram_send_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element dia_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element addra_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element wea_int_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:159]
INFO: [Synth 8-4471] merging register 'ram_ready_reg' into 'ram_ready_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element ram_ready_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_mux' (16#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:80]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram.vhd:48]
	Parameter BUFWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM' (17#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram.vhd:48]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:58]
	Parameter BUFWIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element req_send_i_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:167]
INFO: [Synth 8-4471] merging register 'free_reg[1:0]' into 'free_i_reg[1:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:88]
INFO: [Synth 8-4471] merging register 'clean_reg[1:0]' into 'clean_i_reg[1:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:69]
INFO: [Synth 8-4471] merging register 'send_pending_reg[1:0]' into 'send_pending_i_reg[1:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:134]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:68]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:171]
INFO: [Synth 8-4471] merging register 'write_sig_reg[0:0]' into 'write_i_reg[0:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:66]
INFO: [Synth 8-4471] merging register 'send_sig_reg[0:0]' into 'send_i_reg[0:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element free_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element clean_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element send_pending_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element busy_sig_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element sending_reg was removed.  [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:171]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector' (18#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:58]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_shim' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_shim.vhd:56]
	Parameter BUFWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_shim' (19#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_shim.vhd:56]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_rx' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_rx.vhd:48]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_rx.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_rx' (20#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_rx.vhd:48]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector__parameterized0' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:58]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'free_reg[15:0]' into 'free_i_reg[15:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:88]
INFO: [Synth 8-4471] merging register 'clean_reg[15:0]' into 'clean_i_reg[15:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:69]
INFO: [Synth 8-4471] merging register 'send_pending_reg[15:0]' into 'send_pending_i_reg[15:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:134]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:68]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:171]
INFO: [Synth 8-4471] merging register 'write_sig_reg[3:0]' into 'write_i_reg[3:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:66]
INFO: [Synth 8-4471] merging register 'send_sig_reg[3:0]' into 'send_i_reg[3:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector__parameterized0' (20#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:58]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_tx' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_tx.vhd:48]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_tx.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_tx' (21#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_tx.vhd:48]
INFO: [Synth 8-638] synthesizing module 'udp_rxtransactor_if' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxtransactor_if_simple.vhd:49]
INFO: [Synth 8-4471] merging register 'ram_ok_reg' into 'ram_ok_i_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxtransactor_if_simple.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'udp_rxtransactor_if' (22#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxtransactor_if_simple.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_tx_mux' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:71]
INFO: [Synth 8-4471] merging register 'rxram_busy_sig_reg' into 'rxram_busy_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:90]
INFO: [Synth 8-4471] merging register 'rxram_end_addr_sig_reg[12:0]' into 'rxram_end_addr_int_reg[12:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:124]
INFO: [Synth 8-4471] merging register 'udpram_busy_sig_reg' into 'udpram_busy_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:91]
INFO: [Synth 8-4471] merging register 'udp_short_sig_reg' into 'short_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:97]
INFO: [Synth 8-4471] merging register 'send_special_reg' into 'send_special_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:233]
INFO: [Synth 8-4471] merging register 'special_reg[7:0]' into 'special_int_reg[7:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:238]
INFO: [Synth 8-4471] merging register 'last_udpram_active_reg' into 'last_udpram_active_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:261]
INFO: [Synth 8-4471] merging register 'udp_counting_reg' into 'counting_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:266]
INFO: [Synth 8-4471] merging register 'udp_counter_reg[4:0]' into 'counter_reg[4:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:271]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:340]
INFO: [Synth 8-4471] merging register 'clr_sum_reg' into 'clr_sum_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:345]
INFO: [Synth 8-4471] merging register 'do_sum_reg' into 'do_sum_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:350]
INFO: [Synth 8-4471] merging register 'int_valid_reg' into 'int_valid_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:355]
INFO: [Synth 8-4471] merging register 'udpram_end_addr_sig_reg[12:0]' into 'udpram_end_addr_int_reg[12:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:429]
INFO: [Synth 8-4471] merging register 'int_data_reg[7:0]' into 'int_data_int_reg[7:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:434]
INFO: [Synth 8-4471] merging register 'ip_len_reg[15:0]' into 'ip_len_int_reg[15:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:193]
INFO: [Synth 8-4471] merging register 'ip_cksum_reg[15:0]' into 'ip_cksum_int_reg[15:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:198]
INFO: [Synth 8-4471] merging register 'udp_len_reg[15:0]' into 'udp_len_int_reg[15:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:223]
INFO: [Synth 8-4471] merging register 'addr_sig_reg[12:0]' into 'addr_int_reg[12:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:161]
INFO: [Synth 8-4471] merging register 'byteswapping_reg' into 'byteswapping_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:486]
INFO: [Synth 8-4471] merging register 'mac_tx_data_sig_reg[7:0]' into 'mac_tx_data_int_reg[7:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:93]
INFO: [Synth 8-4471] merging register 'ipbus_out_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:572]
INFO: [Synth 8-4471] merging register 'byteswap_sig_reg' into 'byteswap_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:476]
INFO: [Synth 8-4471] merging register 'next_state_reg[2:0]' into 'state_reg[2:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:606]
INFO: [Synth 8-4471] merging register 'rxram_active_reg' into 'rxram_active_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:114]
INFO: [Synth 8-4471] merging register 'udpram_active_reg' into 'udpram_active_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:140]
INFO: [Synth 8-4471] merging register 'counting_reg' into 'counting_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:465]
INFO: [Synth 8-4471] merging register 'prefetch_reg' into 'prefetch_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:519]
INFO: [Synth 8-4471] merging register 'mac_tx_last_sig_reg' into 'mac_tx_last_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:94]
INFO: [Synth 8-4471] merging register 'mac_tx_valid_sig_reg' into 'mac_tx_valid_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:95]
INFO: [Synth 8-4471] merging register 'set_addr_reg' into 'set_addr_int_reg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:462]
INFO: [Synth 8-4471] merging register 'addr_to_set_reg[12:0]' into 'addr_to_set_int_reg[12:0]' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:463]
INFO: [Synth 8-256] done synthesizing module 'udp_tx_mux' (23#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:71]
INFO: [Synth 8-638] synthesizing module 'udp_txtransactor_if' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_txtransactor_if_simple.vhd:61]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_txtransactor_if' (24#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_txtransactor_if_simple.vhd:61]
INFO: [Synth 8-638] synthesizing module 'udp_clock_crossing_if' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:69]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:75]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'udp_clock_crossing_if' (25#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'UDP_if' (26#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_if_flat.vhd:90]
INFO: [Synth 8-638] synthesizing module 'trans_arb' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/trans_arb.vhd:55]
	Parameter NSRC bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trans_arb' (27#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/trans_arb.vhd:55]
INFO: [Synth 8-638] synthesizing module 'transactor' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd:60]
INFO: [Synth 8-638] synthesizing module 'transactor_if' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'transactor_if' (28#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd:57]
INFO: [Synth 8-638] synthesizing module 'transactor_sm' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'transactor_sm' (29#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd:65]
INFO: [Synth 8-638] synthesizing module 'transactor_cfg' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'transactor_cfg' (30#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'transactor' (31#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrl' (32#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'atfc_infra' (33#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/atfc_infra.vhd:46]
INFO: [Synth 8-638] synthesizing module 'ipbus_example' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_example.vhd:54]
INFO: [Synth 8-638] synthesizing module 'ipbus_fabric_sel' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
	Parameter NSLV bound to: 4 - type: integer 
	Parameter STROBE_GAP bound to: 0 - type: bool 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_fabric_sel' (34#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrlreg_v' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd:67]
	Parameter N_CTRL bound to: 1 - type: integer 
	Parameter N_STAT bound to: 1 - type: integer 
	Parameter SWAP_ORDER bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrlreg_v' (35#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd:67]
INFO: [Synth 8-638] synthesizing module 'ipbus_reg_v' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_v.vhd:55]
	Parameter N_REG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_reg_v' (36#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_v.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ipbus_ram' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ram.vhd:66]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ram' (37#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ram.vhd:66]
INFO: [Synth 8-638] synthesizing module 'ipbus_peephole_ram' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_peephole_ram.vhd:67]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_peephole_ram' (38#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_peephole_ram.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'ipbus_example' (39#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_example.vhd:54]
INFO: [Synth 8-638] synthesizing module 'neo430_test_top' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/projects/tests/neotest/firmware/hdl/neo430_test_top.vhd:63]
INFO: [Synth 8-638] synthesizing module 'neo430_top_std_logic' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top_std_logic.vhd:88]
	Parameter CLOCK_SPEED bound to: 31250000 - type: integer 
	Parameter IMEM_SIZE bound to: 4096 - type: integer 
	Parameter DMEM_SIZE bound to: 2048 - type: integer 
	Parameter USER_CODE bound to: 16'b1011111010101101 
	Parameter DADD_USE bound to: 1 - type: bool 
	Parameter MULDIV_USE bound to: 1 - type: bool 
	Parameter WB32_USE bound to: 1 - type: bool 
	Parameter WDT_USE bound to: 1 - type: bool 
	Parameter GPIO_USE bound to: 1 - type: bool 
	Parameter TIMER_USE bound to: 1 - type: bool 
	Parameter USART_USE bound to: 1 - type: bool 
	Parameter CRC_USE bound to: 1 - type: bool 
	Parameter CFU_USE bound to: 0 - type: bool 
	Parameter PWM_USE bound to: 1 - type: bool 
	Parameter TRNG_USE bound to: 0 - type: bool 
	Parameter BOOTLD_USE bound to: 1 - type: bool 
	Parameter IMEM_AS_ROM bound to: 1 - type: bool 
	Parameter CLOCK_SPEED bound to: 31250000 - type: integer 
	Parameter IMEM_SIZE bound to: 4096 - type: integer 
	Parameter DMEM_SIZE bound to: 2048 - type: integer 
	Parameter USER_CODE bound to: 16'b1011111010101101 
	Parameter DADD_USE bound to: 1 - type: bool 
	Parameter MULDIV_USE bound to: 1 - type: bool 
	Parameter WB32_USE bound to: 1 - type: bool 
	Parameter WDT_USE bound to: 1 - type: bool 
	Parameter GPIO_USE bound to: 1 - type: bool 
	Parameter TIMER_USE bound to: 1 - type: bool 
	Parameter USART_USE bound to: 1 - type: bool 
	Parameter CRC_USE bound to: 1 - type: bool 
	Parameter CFU_USE bound to: 0 - type: bool 
	Parameter PWM_USE bound to: 1 - type: bool 
	Parameter TRNG_USE bound to: 0 - type: bool 
	Parameter BOOTLD_USE bound to: 1 - type: bool 
	Parameter IMEM_AS_ROM bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'neo430_top' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top.vhd:58' bound to instance 'neo430_top_inst' of component 'neo430_top' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top_std_logic.vhd:118]
INFO: [Synth 8-638] synthesizing module 'neo430_top' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top.vhd:114]
	Parameter CLOCK_SPEED bound to: 31250000 - type: integer 
	Parameter IMEM_SIZE bound to: 4096 - type: integer 
	Parameter DMEM_SIZE bound to: 2048 - type: integer 
	Parameter USER_CODE bound to: 16'b1011111010101101 
	Parameter DADD_USE bound to: 1 - type: bool 
	Parameter MULDIV_USE bound to: 1 - type: bool 
	Parameter WB32_USE bound to: 1 - type: bool 
	Parameter WDT_USE bound to: 1 - type: bool 
	Parameter GPIO_USE bound to: 1 - type: bool 
	Parameter TIMER_USE bound to: 1 - type: bool 
	Parameter USART_USE bound to: 1 - type: bool 
	Parameter CRC_USE bound to: 1 - type: bool 
	Parameter CFU_USE bound to: 0 - type: bool 
	Parameter PWM_USE bound to: 1 - type: bool 
	Parameter TRNG_USE bound to: 0 - type: bool 
	Parameter BOOTLD_USE bound to: 1 - type: bool 
	Parameter IMEM_AS_ROM bound to: 1 - type: bool 
	Parameter DADD_USE bound to: 1 - type: bool 
	Parameter BOOTLD_USE bound to: 1 - type: bool 
	Parameter IMEM_AS_ROM bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'neo430_cpu' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_cpu.vhd:35' bound to instance 'neo430_cpu_inst' of component 'neo430_cpu' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top.vhd:230]
INFO: [Synth 8-638] synthesizing module 'neo430_cpu' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_cpu.vhd:58]
	Parameter DADD_USE bound to: 1 - type: bool 
	Parameter BOOTLD_USE bound to: 1 - type: bool 
	Parameter IMEM_AS_ROM bound to: 1 - type: bool 
	Parameter DADD_USE bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'neo430_control' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_control.vhd:35' bound to instance 'neo430_control_inst' of component 'neo430_control' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_cpu.vhd:81]
INFO: [Synth 8-638] synthesizing module 'neo430_control' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_control.vhd:56]
	Parameter DADD_USE bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_control.vhd:89]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'ctrl_reg' in module 'neo430_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_control.vhd:122]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'am_reg' in module 'neo430_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_control.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'neo430_control' (40#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_control.vhd:56]
	Parameter BOOTLD_USE bound to: 1 - type: bool 
	Parameter IMEM_AS_ROM bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'neo430_reg_file' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_reg_file.vhd:35' bound to instance 'neo430_reg_file_inst' of component 'neo430_reg_file' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_cpu.vhd:104]
INFO: [Synth 8-638] synthesizing module 'neo430_reg_file' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_reg_file.vhd:56]
	Parameter BOOTLD_USE bound to: 1 - type: bool 
	Parameter IMEM_AS_ROM bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_reg_file.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'neo430_reg_file' (41#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_reg_file.vhd:56]
	Parameter DADD_USE bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'neo430_alu' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_alu.vhd:35' bound to instance 'neo430_alu_inst' of component 'neo430_alu' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_cpu.vhd:127]
INFO: [Synth 8-638] synthesizing module 'neo430_alu' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_alu.vhd:54]
	Parameter DADD_USE bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_alu.vhd:190]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'add_res_reg' in module 'neo430_alu' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_alu.vhd:134]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'data_res_reg' in module 'neo430_alu' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_alu.vhd:305]
INFO: [Synth 8-256] done synthesizing module 'neo430_alu' (42#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_alu.vhd:54]
INFO: [Synth 8-3491] module 'neo430_addr_gen' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_addr_gen.vhd:35' bound to instance 'neo430_addr_gen_inst' of component 'neo430_addr_gen' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_cpu.vhd:148]
INFO: [Synth 8-638] synthesizing module 'neo430_addr_gen' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_addr_gen.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'neo430_addr_gen' (43#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_addr_gen.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'neo430_cpu' (44#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_cpu.vhd:58]
	Parameter IMEM_SIZE bound to: 4096 - type: integer 
	Parameter IMEM_AS_ROM bound to: 1 - type: bool 
	Parameter BOOTLD_USE bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'neo430_imem' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_imem.vhd:39' bound to instance 'neo430_imem_inst' of component 'neo430_imem' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top.vhd:277]
INFO: [Synth 8-638] synthesizing module 'neo430_imem' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_imem.vhd:56]
	Parameter IMEM_SIZE bound to: 4096 - type: integer 
	Parameter IMEM_AS_ROM bound to: 1 - type: bool 
	Parameter BOOTLD_USE bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neo430_imem' (45#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_imem.vhd:56]
	Parameter DMEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-3491] module 'neo430_dmem' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_dmem.vhd:33' bound to instance 'neo430_dmem_inst' of component 'neo430_dmem' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top.vhd:293]
INFO: [Synth 8-638] synthesizing module 'neo430_dmem' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_dmem.vhd:47]
	Parameter DMEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neo430_dmem' (46#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_dmem.vhd:47]
INFO: [Synth 8-3491] module 'neo430_boot_rom' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_boot_rom.vhd:37' bound to instance 'neo430_boot_rom_inst' of component 'neo430_boot_rom' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top.vhd:311]
INFO: [Synth 8-638] synthesizing module 'neo430_boot_rom' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_boot_rom.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'neo430_boot_rom' (47#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_boot_rom.vhd:46]
INFO: [Synth 8-3491] module 'neo430_muldiv' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_muldiv.vhd:39' bound to instance 'neo430_muldiv_inst' of component 'neo430_muldiv' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top.vhd:337]
INFO: [Synth 8-638] synthesizing module 'neo430_muldiv' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_muldiv.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'neo430_muldiv' (48#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_muldiv.vhd:51]
INFO: [Synth 8-3491] module 'neo430_wb_interface' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_wb_interface.vhd:32' bound to instance 'neo430_wb32_inst' of component 'neo430_wb_interface' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top.vhd:359]
INFO: [Synth 8-638] synthesizing module 'neo430_wb_interface' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_wb_interface.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'neo430_wb_interface' (49#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_wb_interface.vhd:53]
INFO: [Synth 8-3491] module 'neo430_usart' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_usart.vhd:37' bound to instance 'neo430_usart_inst' of component 'neo430_usart' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top.vhd:396]
INFO: [Synth 8-638] synthesizing module 'neo430_usart' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_usart.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'neo430_usart' (50#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_usart.vhd:61]
INFO: [Synth 8-3491] module 'neo430_gpio' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_gpio.vhd:36' bound to instance 'neo430_gpio_inst' of component 'neo430_gpio' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top.vhd:436]
INFO: [Synth 8-638] synthesizing module 'neo430_gpio' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_gpio.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'neo430_gpio' (51#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_gpio.vhd:53]
INFO: [Synth 8-3491] module 'neo430_timer' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_timer.vhd:38' bound to instance 'neo430_timer_inst' of component 'neo430_timer' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top.vhd:465]
INFO: [Synth 8-638] synthesizing module 'neo430_timer' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_timer.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'neo430_timer' (52#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_timer.vhd:55]
INFO: [Synth 8-3491] module 'neo430_wdt' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_wdt.vhd:38' bound to instance 'neo430_wdt_inst' of component 'neo430_wdt' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top.vhd:494]
INFO: [Synth 8-638] synthesizing module 'neo430_wdt' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_wdt.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'neo430_wdt' (53#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_wdt.vhd:56]
INFO: [Synth 8-3491] module 'neo430_crc' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_crc.vhd:35' bound to instance 'neo430_crc_inst' of component 'neo430_crc' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top.vhd:524]
INFO: [Synth 8-638] synthesizing module 'neo430_crc' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_crc.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'neo430_crc' (54#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_crc.vhd:47]
INFO: [Synth 8-3491] module 'neo430_pwm' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_pwm.vhd:38' bound to instance 'neo430_pwm_inst' of component 'neo430_pwm' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top.vhd:569]
INFO: [Synth 8-638] synthesizing module 'neo430_pwm' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_pwm.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'neo430_pwm' (55#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_pwm.vhd:55]
	Parameter CLOCK_SPEED bound to: 31250000 - type: integer 
	Parameter IMEM_SIZE bound to: 4096 - type: integer 
	Parameter DMEM_SIZE bound to: 2048 - type: integer 
	Parameter USER_CODE bound to: 16'b1011111010101101 
	Parameter DADD_USE bound to: 1 - type: bool 
	Parameter MULDIV_USE bound to: 1 - type: bool 
	Parameter WB32_USE bound to: 1 - type: bool 
	Parameter WDT_USE bound to: 1 - type: bool 
	Parameter GPIO_USE bound to: 1 - type: bool 
	Parameter TIMER_USE bound to: 1 - type: bool 
	Parameter USART_USE bound to: 1 - type: bool 
	Parameter CRC_USE bound to: 1 - type: bool 
	Parameter CFU_USE bound to: 0 - type: bool 
	Parameter PWM_USE bound to: 1 - type: bool 
	Parameter TRNG_USE bound to: 0 - type: bool 
	Parameter BOOTLD_USE bound to: 1 - type: bool 
	Parameter IMEM_AS_ROM bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'neo430_sysconfig' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_sysconfig.vhd:36' bound to instance 'neo430_sysconfig_inst' of component 'neo430_sysconfig' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top.vhd:618]
INFO: [Synth 8-638] synthesizing module 'neo430_sysconfig' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_sysconfig.vhd:70]
	Parameter CLOCK_SPEED bound to: 31250000 - type: integer 
	Parameter IMEM_SIZE bound to: 4096 - type: integer 
	Parameter DMEM_SIZE bound to: 2048 - type: integer 
	Parameter USER_CODE bound to: 16'b1011111010101101 
	Parameter DADD_USE bound to: 1 - type: bool 
	Parameter MULDIV_USE bound to: 1 - type: bool 
	Parameter WB32_USE bound to: 1 - type: bool 
	Parameter WDT_USE bound to: 1 - type: bool 
	Parameter GPIO_USE bound to: 1 - type: bool 
	Parameter TIMER_USE bound to: 1 - type: bool 
	Parameter USART_USE bound to: 1 - type: bool 
	Parameter CRC_USE bound to: 1 - type: bool 
	Parameter CFU_USE bound to: 0 - type: bool 
	Parameter PWM_USE bound to: 1 - type: bool 
	Parameter TRNG_USE bound to: 0 - type: bool 
	Parameter BOOTLD_USE bound to: 1 - type: bool 
	Parameter IMEM_AS_ROM bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neo430_sysconfig' (56#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_sysconfig.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'neo430_top' (57#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'neo430_top_std_logic' (58#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top_std_logic.vhd:88]
INFO: [Synth 8-638] synthesizing module 'i2c_master_top' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_top.vhd:111]
	Parameter ARST_LVL bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_top.vhd:258]
INFO: [Synth 8-3491] module 'i2c_master_byte_ctrl' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_byte_ctrl.vhd:80' bound to instance 'byte_controller' of component 'i2c_master_byte_ctrl' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_top.vhd:283]
INFO: [Synth 8-638] synthesizing module 'i2c_master_byte_ctrl' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_byte_ctrl.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_byte_ctrl' (59#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_byte_ctrl.vhd:106]
INFO: [Synth 8-3491] module 'i2c_master_bit_ctrl' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_bit_ctrl.vhd:122' bound to instance 'bit_controller' of component 'i2c_master_bit_ctrl' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_top.vhd:303]
INFO: [Synth 8-638] synthesizing module 'i2c_master_bit_ctrl' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_bit_ctrl.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_bit_ctrl' (60#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_bit_ctrl.vhd:146]
INFO: [Synth 8-3491] module 'i2c_master_registers' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_registers.vhd:81' bound to instance 'registers' of component 'i2c_master_registers' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_top.vhd:322]
INFO: [Synth 8-638] synthesizing module 'i2c_master_registers' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_registers.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_registers' (61#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_registers.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_top' (62#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_top.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'neo430_test_top' (63#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/neo430_ipbus/projects/tests/neotest/firmware/hdl/neo430_test_top.vhd:63]
INFO: [Synth 8-638] synthesizing module 'uc_if' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/uc_if/firmware/hdl/uc_if.vhd:40]
INFO: [Synth 8-638] synthesizing module 'trans_buffer' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/trans_buffer.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/trans_buffer.vhd:111]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/trans_buffer.vhd:112]
INFO: [Synth 8-3491] module 'sdpram_16x10_32x9' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/synth_1/.Xil/Vivado-1844-HP/realtime/sdpram_16x10_32x9_stub.vhdl:5' bound to instance 'ram_in' of component 'sdpram_16x10_32x9' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/trans_buffer.vhd:186]
INFO: [Synth 8-638] synthesizing module 'sdpram_16x10_32x9' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/synth_1/.Xil/Vivado-1844-HP/realtime/sdpram_16x10_32x9_stub.vhdl:18]
INFO: [Synth 8-3491] module 'sdpram_32x9_16x10' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/synth_1/.Xil/Vivado-1844-HP/realtime/sdpram_32x9_16x10_stub.vhdl:5' bound to instance 'ram_out' of component 'sdpram_32x9_16x10' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/trans_buffer.vhd:199]
INFO: [Synth 8-638] synthesizing module 'sdpram_32x9_16x10' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/synth_1/.Xil/Vivado-1844-HP/realtime/sdpram_32x9_16x10_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'trans_buffer' (64#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/trans_buffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'uc_spi_interface' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/uc_spi_interface.vhd:85]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uc_spi_interface' (65#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/uc_spi_interface.vhd:85]
INFO: [Synth 8-638] synthesizing module 'uc_pipe_interface' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/uc_pipe_interface.vhd:51]
INFO: [Synth 8-3491] module 'sdpram_16x10_32x9' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/synth_1/.Xil/Vivado-1844-HP/realtime/sdpram_16x10_32x9_stub.vhdl:5' bound to instance 'ram_pipe_to_ipbus' of component 'sdpram_16x10_32x9' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/uc_pipe_interface.vhd:253]
INFO: [Synth 8-3491] module 'sdpram_32x9_16x10' declared at 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/synth_1/.Xil/Vivado-1844-HP/realtime/sdpram_32x9_16x10_stub.vhdl:5' bound to instance 'ram_ipbus_to_pipe' of component 'sdpram_32x9_16x10' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/uc_pipe_interface.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'uc_pipe_interface' (66#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/uc_pipe_interface.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'uc_if' (67#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/uc_if/firmware/hdl/uc_if.vhd:40]
WARNING: [Synth 8-3848] Net s_spi_miso_i in module/entity top does not have driver. [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:50]
WARNING: [Synth 8-3848] Net s_clk_ipb in module/entity top does not have driver. [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:41]
WARNING: [Synth 8-3848] Net s_rst_ipb in module/entity top does not have driver. [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:41]
WARNING: [Synth 8-3848] Net s_ipb_in[ipb_addr] in module/entity top does not have driver. [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:43]
WARNING: [Synth 8-3848] Net s_ipb_in[ipb_wdata] in module/entity top does not have driver. [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:43]
WARNING: [Synth 8-3848] Net s_ipb_in[ipb_strobe] in module/entity top does not have driver. [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:43]
WARNING: [Synth 8-3848] Net s_ipb_in[ipb_write] in module/entity top does not have driver. [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'top' (68#1) [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:33]
WARNING: [Synth 8-3917] design top has port sfp_tx_disable driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port leds[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port leds[4] driven by constant 1
WARNING: [Synth 8-3917] design top has port leds[3] driven by constant 1
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port rst
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][31]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][30]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][29]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][28]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][27]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][26]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][25]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][24]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][23]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][22]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][21]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][20]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][19]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][18]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][17]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][16]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][15]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][14]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][13]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][12]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][11]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][10]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][9]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][8]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][7]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][6]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][5]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][4]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][3]
WARNING: [Synth 8-3331] design uc_pipe_interface has unconnected port ipbus_in[ipb_addr][2]
WARNING: [Synth 8-3331] design trans_buffer has unconnected port t_in[raddr][11]
WARNING: [Synth 8-3331] design trans_buffer has unconnected port t_in[raddr][10]
WARNING: [Synth 8-3331] design trans_buffer has unconnected port t_in[raddr][9]
WARNING: [Synth 8-3331] design trans_buffer has unconnected port t_in[waddr][11]
WARNING: [Synth 8-3331] design trans_buffer has unconnected port t_in[waddr][10]
WARNING: [Synth 8-3331] design trans_buffer has unconnected port t_in[waddr][9]
WARNING: [Synth 8-3331] design uc_if has unconnected port clk200
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[15]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[14]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[13]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[12]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[11]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[10]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[9]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[8]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[7]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[6]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[5]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[4]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[3]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[2]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[1]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[0]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port rden_i
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port addr_i[15]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port addr_i[14]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port addr_i[13]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port addr_i[12]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port addr_i[11]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port addr_i[10]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port addr_i[9]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port addr_i[8]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port addr_i[7]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port addr_i[0]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port data_i[15]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port data_i[14]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port data_i[13]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port data_i[12]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port data_i[11]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port data_i[10]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port data_i[9]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port data_i[8]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port clkgen_i[7]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port clkgen_i[5]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port clkgen_i[4]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port clkgen_i[3]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port clkgen_i[2]
WARNING: [Synth 8-3331] design neo430_pwm has unconnected port clkgen_i[1]
WARNING: [Synth 8-3331] design neo430_crc has unconnected port addr_i[15]
WARNING: [Synth 8-3331] design neo430_crc has unconnected port addr_i[14]
WARNING: [Synth 8-3331] design neo430_crc has unconnected port addr_i[13]
WARNING: [Synth 8-3331] design neo430_crc has unconnected port addr_i[12]
WARNING: [Synth 8-3331] design neo430_crc has unconnected port addr_i[11]
WARNING: [Synth 8-3331] design neo430_crc has unconnected port addr_i[10]
WARNING: [Synth 8-3331] design neo430_crc has unconnected port addr_i[9]
WARNING: [Synth 8-3331] design neo430_crc has unconnected port addr_i[8]
WARNING: [Synth 8-3331] design neo430_crc has unconnected port addr_i[7]
WARNING: [Synth 8-3331] design neo430_crc has unconnected port addr_i[0]
WARNING: [Synth 8-3331] design neo430_wdt has unconnected port addr_i[15]
WARNING: [Synth 8-3331] design neo430_wdt has unconnected port addr_i[14]
WARNING: [Synth 8-3331] design neo430_wdt has unconnected port addr_i[13]
WARNING: [Synth 8-3331] design neo430_wdt has unconnected port addr_i[12]
WARNING: [Synth 8-3331] design neo430_wdt has unconnected port addr_i[11]
WARNING: [Synth 8-3331] design neo430_wdt has unconnected port addr_i[10]
WARNING: [Synth 8-3331] design neo430_wdt has unconnected port addr_i[9]
WARNING: [Synth 8-3331] design neo430_wdt has unconnected port addr_i[8]
WARNING: [Synth 8-3331] design neo430_wdt has unconnected port addr_i[7]
WARNING: [Synth 8-3331] design neo430_wdt has unconnected port addr_i[0]
WARNING: [Synth 8-3331] design neo430_wdt has unconnected port data_i[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:24:09 ; elapsed = 03:00:06 . Memory (MB): peak = 846.184 ; gain = 549.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin neo430_test_top_inst:spi_miso_i to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:108]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:uc_spi_mosi to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:clk_ipb to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:rst_ipb to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][31] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][30] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][29] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][28] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][27] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][26] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][25] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][24] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][23] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][22] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][21] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][20] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][19] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][18] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][17] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][16] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][15] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][14] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][13] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][12] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][11] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][10] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][9] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][8] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][7] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][6] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][5] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][4] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][3] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][2] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][1] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][0] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][31] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][30] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][29] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][28] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][27] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][26] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][25] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][24] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][23] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][22] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][21] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][20] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][19] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][18] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][17] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][16] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][15] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][14] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][13] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][12] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][11] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][10] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][9] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][8] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][7] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][6] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][5] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][4] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][3] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][2] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][1] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][0] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_strobe] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_write] to constant 0 [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:24:12 ; elapsed = 03:00:11 . Memory (MB): peak = 846.184 ; gain = 549.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:24:12 ; elapsed = 03:00:11 . Memory (MB): peak = 846.184 ; gain = 549.113
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/gig_eth_pcs_pma_basex_gtp/gig_eth_pcs_pma_basex_gtp_in_context.xdc] for cell 'infra/eth/phy'
Finished Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/gig_eth_pcs_pma_basex_gtp/gig_eth_pcs_pma_basex_gtp_in_context.xdc] for cell 'infra/eth/phy'
Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0/temac_gbe_v9_0_in_context.xdc] for cell 'infra/eth/mac'
Finished Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0/temac_gbe_v9_0_in_context.xdc] for cell 'infra/eth/mac'
Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/sdpram_32x9_16x10/sdpram_32x9_16x10_in_context.xdc] for cell 'uc_if_inst/uc_trans/ram_out'
Finished Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/sdpram_32x9_16x10/sdpram_32x9_16x10_in_context.xdc] for cell 'uc_if_inst/uc_trans/ram_out'
Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/sdpram_32x9_16x10/sdpram_32x9_16x10_in_context.xdc] for cell 'uc_if_inst/uc_pipe_interface_inst/ram_ipbus_to_pipe'
Finished Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/sdpram_32x9_16x10/sdpram_32x9_16x10_in_context.xdc] for cell 'uc_if_inst/uc_pipe_interface_inst/ram_ipbus_to_pipe'
Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/sdpram_16x10_32x9/sdpram_16x10_32x9_in_context.xdc] for cell 'uc_if_inst/uc_trans/ram_in'
Finished Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/sdpram_16x10_32x9/sdpram_16x10_32x9_in_context.xdc] for cell 'uc_if_inst/uc_trans/ram_in'
Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/sdpram_16x10_32x9/sdpram_16x10_32x9_in_context.xdc] for cell 'uc_if_inst/uc_pipe_interface_inst/ram_pipe_to_ipbus'
Finished Parsing XDC File [c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/sdpram_16x10_32x9/sdpram_16x10_32x9_in_context.xdc] for cell 'uc_if_inst/uc_pipe_interface_inst/ram_pipe_to_ipbus'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances
  SRL16 => SRL16E: 2 instances

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 870.625 ; gain = 2.758
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uc_if_inst/uc_pipe_interface_inst/ram_ipbus_to_pipe' at clock pin 'clkb' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uc_if_inst/uc_pipe_interface_inst/ram_pipe_to_ipbus' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uc_if_inst/uc_trans/ram_in' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uc_if_inst/uc_trans/ram_out' at clock pin 'clkb' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:24:44 ; elapsed = 03:01:50 . Memory (MB): peak = 870.625 ; gain = 573.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:24:44 ; elapsed = 03:01:50 . Memory (MB): peak = 870.625 ; gain = 573.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for infra/eth/phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for infra/eth/mac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_if_inst/uc_pipe_interface_inst/ram_ipbus_to_pipe. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_if_inst/uc_trans/ram_out. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_if_inst/uc_trans/ram_in. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_if_inst/uc_pipe_interface_inst/ram_pipe_to_ipbus. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:24:44 ; elapsed = 03:01:52 . Memory (MB): peak = 870.625 ; gain = 573.555
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tick_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_to_set_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "buf_to_load_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "send_buf_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "do_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "clr_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "int_valid_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "int_data_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_pending" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_data_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_to_set_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "request_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "header" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "short_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "send_special_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "flip_cksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "low_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipbus_hdr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipbus_out_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'pkt_rdy_buf_reg' and it is trimmed from '3' to '2' bits. [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:154]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_if'
INFO: [Synth 8-5544] ROM "wctr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trans_out[pkt_done]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_sm'
INFO: [Synth 8-5546] ROM "last_wd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_hdr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rmw_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "err_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neo430_control'
INFO: [Synth 8-5546] ROM "spec_cmd_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctrl_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "src_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_rd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_rd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_rd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "irq_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sam_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ir_wren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "acc_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "opa" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "operation" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "acc_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wb_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_wdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "acc_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "uart_tx_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uart_tx_bitcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "uart_rx_busy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_rx_busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uart_rx_bitcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "spi_irq" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "acc_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "acc_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "thres" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "acc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pwd_ok" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "acc_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "poly" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "run" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "acc_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pwm_ch[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pwm_ch[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pwm_ch[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "io_acc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-5546] ROM "c_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scl_oen_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_oen_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_req" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_we" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SerialInValid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SerialOutValid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "we_pipe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_addr_pipe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ipbus_out[ipb_rdata]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ipbus_to_pipe_reset" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                          0000010 |                              000
                st_first |                          1000000 |                              001
                  st_hdr |                          0100000 |                              010
              st_prebody |                          0010000 |                              011
                 st_body |                          0001000 |                              100
                 st_done |                          0000100 |                              101
                  st_gap |                          0000001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                           100000 |                              000
                  st_hdr |                           001000 |                              001
                 st_addr |                           010000 |                              010
            st_bus_cycle |                           000010 |                              011
                st_rmw_1 |                           000100 |                              100
                st_rmw_2 |                           000001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                            00000 |                            00000
                ifetch_0 |                            00001 |                            00001
                   irq_0 |                            00010 |                            10100
                   irq_1 |                            00011 |                            10101
                   irq_2 |                            00100 |                            10110
                   irq_3 |                            00101 |                            10111
                   irq_4 |                            00110 |                            11000
                   irq_5 |                            00111 |                            11001
                ifetch_1 |                            01000 |                            00010
                  decode |                            01001 |                            00011
                 trans_0 |                            01010 |                            00100
                 trans_1 |                            01011 |                            00101
                 trans_3 |                            01100 |                            00110
                 trans_4 |                            01101 |                            00111
                 trans_6 |                            01110 |                            01000
                 trans_7 |                            01111 |                            01001
              pushcall_0 |                            10000 |                            01100
              pushcall_1 |                            10001 |                            01101
              pushcall_2 |                            10010 |                            01110
                 trans_8 |                            10011 |                            01010
                 trans_9 |                            10100 |                            01011
                  reti_0 |                            10101 |                            01111
                  reti_1 |                            10110 |                            10000
                  reti_2 |                            10111 |                            10001
                  reti_3 |                            11000 |                            10010
                  reti_4 |                            11001 |                            10011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'neo430_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                            00000
                st_start |                              001 |                            00001
                 st_read |                              010 |                            00010
                st_write |                              011 |                            00100
                  st_ack |                              100 |                            01000
                 st_stop |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                00000000000000000
                 start_a |                            00001 |                00000000000000001
                 start_b |                            00010 |                00000000000000010
                 start_c |                            00011 |                00000000000000100
                 start_d |                            00100 |                00000000000001000
                 start_e |                            00101 |                00000000000010000
                  stop_a |                            00110 |                00000000000100000
                  stop_b |                            00111 |                00000000001000000
                  stop_c |                            01000 |                00000000010000000
                  stop_d |                            01001 |                00000000100000000
                    wr_a |                            01010 |                00010000000000000
                    wr_b |                            01011 |                00100000000000000
                    wr_c |                            01100 |                01000000000000000
                    wr_d |                            01101 |                10000000000000000
                    rd_a |                            01110 |                00000001000000000
                    rd_b |                            01111 |                00000010000000000
                    rd_c |                            10000 |                00000100000000000
                    rd_d |                            10001 |                00001000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:24:59 ; elapsed = 03:02:16 . Memory (MB): peak = 870.625 ; gain = 573.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 6     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 3     
	   4 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	              336 Bit    Registers := 1     
	              128 Bit    Registers := 8     
	              112 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               45 Bit    Registers := 2     
	               42 Bit    Registers := 3     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 28    
	               30 Bit    Registers := 3     
	               24 Bit    Registers := 3     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 73    
	               13 Bit    Registers := 24    
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 41    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 276   
+---RAMs : 
	             256K Bit         RAMs := 1     
	              64K Bit         RAMs := 4     
	              32K Bit         RAMs := 3     
	               8K Bit         RAMs := 2     
	              256 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 9     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 4     
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 39    
	   3 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 13    
	   5 Input     30 Bit        Muxes := 1     
	   3 Input     30 Bit        Muxes := 1     
	   4 Input     30 Bit        Muxes := 1     
	  26 Input     30 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 5     
	   4 Input     24 Bit        Muxes := 2     
	   8 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 71    
	   5 Input     16 Bit        Muxes := 3     
	  12 Input     16 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 2     
	  11 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 3     
	  18 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 36    
	   4 Input     13 Bit        Muxes := 2     
	   8 Input     13 Bit        Muxes := 2     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 54    
	  13 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 7     
	   9 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 11    
	   4 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 21    
	   3 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	  52 Input      5 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 30    
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 16    
	  17 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 335   
	   6 Input      1 Bit        Muxes := 18    
	   9 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 23    
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 9     
	  17 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 6     
	  18 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clocks_7s_serdes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
Module led_stretcher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eth_7s_1000basex_gtp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module udp_ipaddr_block 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rarp_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module udp_build_arp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
Module udp_build_payload 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   5 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 2     
	  11 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 9     
Module udp_build_ping 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module udp_build_resend 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module udp_build_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module udp_status_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 2     
Module udp_byte_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
Module udp_do_rx_reset 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module udp_packet_parser 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	              112 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               45 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 1     
Module udp_rxram_mux 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module udp_DualPortRAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module udp_buffer_selector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rxram_shim 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module udp_DualPortRAM_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---RAMs : 
	              64K Bit         RAMs := 4     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module udp_buffer_selector__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udp_DualPortRAM_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module udp_rxtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module udp_tx_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 10    
	   8 Input     13 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   9 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 8     
	  17 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module udp_txtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 1     
Module udp_clock_crossing_if 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
Module UDP_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module transactor_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
Module transactor_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module transactor_cfg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module trans_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module ipbus_fabric_sel 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_ctrlreg_v 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ipbus_reg_v 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ipbus_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipbus_peephole_ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ipbus_example 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
Module neo430_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 13    
	   5 Input     30 Bit        Muxes := 1     
	   3 Input     30 Bit        Muxes := 1     
	   4 Input     30 Bit        Muxes := 1     
	  26 Input     30 Bit        Muxes := 2     
	  52 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 6     
Module neo430_reg_file 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
	   8 Input     16 Bit        Muxes := 1     
Module neo430_alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module neo430_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
Module neo430_cpu 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module neo430_imem 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module neo430_dmem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module neo430_sysconfig 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neo430_boot_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module neo430_muldiv 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
Module neo430_wb_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     24 Bit        Muxes := 2     
	   8 Input     24 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 4     
Module neo430_usart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module neo430_gpio 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module neo430_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
Module neo430_wdt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module neo430_crc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module neo430_pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 4     
Module neo430_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module i2c_master_byte_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
Module i2c_master_bit_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  18 Input      1 Bit        Muxes := 7     
Module i2c_master_registers 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module i2c_master_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module trans_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
Module uc_spi_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 1     
Module uc_pipe_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module uc_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "sl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tick_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cksum_pending" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "request_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "low_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flip_cksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_wd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctrl_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "spec_cmd_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "operation" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wb_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wb_wdata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_rx_bitcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_tx_bitcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pwd_ok" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "io_acc" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top has port sfp_tx_disable driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port leds[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port leds[4] driven by constant 1
WARNING: [Synth 8-3917] design top has port leds[3] driven by constant 1
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM ram_reg to conserve power
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__6' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__5'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__3' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__6'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__3' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__6'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/data_buffer_reg[0]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/data_buffer_reg[1]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/data_buffer_reg[2]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/data_buffer_reg[3]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/data_buffer_reg[4]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/data_buffer_reg[5]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/data_buffer_reg[6]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/data_buffer_reg[7]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/we_buffer_reg[0]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__4' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__5'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__3' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__6'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__6'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__6'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__6'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__4' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__6' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__2' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__4' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__6' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__2' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__1' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__6' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__1' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__1' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__2'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__1' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__2'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__1' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__2'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__1' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__2'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__0' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[6]__0' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[6]__1'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__0' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]__0' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]__1'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[6]' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[6]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[8]__0' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[8]__1'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__0' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__1'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[8]' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[8]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[10]__0' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[10]__1'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[11]__0' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[11]__1'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[10]' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[10]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[11]' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[11]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[6]__3' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__3' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__3'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\pkt_data_reg[5]__3 )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[0]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[1]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[1]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[2]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[2]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[3]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[3]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[24]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[4]' (FDSE) to 'infra/ipbus/udp_if/status_buffer/header_reg[5]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[5]' (FDSE) to 'infra/ipbus/udp_if/status_buffer/header_reg[6]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[6]' (FDSE) to 'infra/ipbus/udp_if/status_buffer/header_reg[7]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[7]' (FDSE) to 'infra/ipbus/udp_if/status_buffer/header_reg[29]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[8]' (FDSE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[0]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[9]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[10]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[11]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[12]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[13]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[14]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[15]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[16]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[17]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[18]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[19]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[20]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[21]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[22]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[23]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[24]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[25]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[25]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[26]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[26]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[27]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[27]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[28]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[28]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[30]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[30]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[67] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[68] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[69] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[70] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[71] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[72] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[73] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[84] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[4]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[85] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[5]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[86] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[6]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[87] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[7]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[6]__5' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[0]__5'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[7]__5' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[0]__5'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[0]__5' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__5'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[1]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[2]__5'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[2]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[3]__5'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\pkt_data_reg[3]__5 )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__5' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__5'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/\neo430_usart_inst_true.neo430_usart_inst /\uart_tx_sreg_reg[9] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status/status_end_addr_reg[0]' (FDS) to 'infra/ipbus/udp_if/status/status_end_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[0]' (FDS) to 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[0]' (FDS) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status/status_end_addr_reg[1]' (FDR) to 'infra/ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[1]' (FDR) to 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[1]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status/status_end_addr_reg[2]' (FDR) to 'infra/ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[2]' (FDR) to 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[2]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[88] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[8]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[89] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[9]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[90] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[10]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[91] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[11]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/ARP/\buf_to_load_int_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/ARP/\arp_end_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\rarp_end_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[99] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[100] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[101] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[102] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\pkt_data_reg[3]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\pkt_data_reg[5]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[4]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\pkt_data_reg[5]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\reliable_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/tx_main/\pay_len_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/tx_main/\pay_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[116] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (req_end_reg[0]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[62]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (rarp_end_addr_reg[12]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[0]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (shift_buf_reg[6]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (shift_buf_reg[5]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (shift_buf_reg[4]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (buf_to_load_int_reg[15]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (arp_end_addr_reg[12]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[10]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[0]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_buf_reg[12]__0) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_buf_reg[11]__0) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_int_reg[12]__0) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_int_reg[11]__0) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (payload_len_reg[15]__0) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[0]) is unused and will be removed from module udp_build_ping.
WARNING: [Synth 8-3332] Sequential element (int_data_ping_reg[7]) is unused and will be removed from module udp_build_ping.
WARNING: [Synth 8-3332] Sequential element (int_data_ping_reg[2]) is unused and will be removed from module udp_build_ping.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[0]) is unused and will be removed from module udp_build_status.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[6]) is unused and will be removed from module udp_build_status.
WARNING: [Synth 8-3332] Sequential element (header_reg[127]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[126]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[125]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[124]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[123]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[122]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[121]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[120]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[119]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[118]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[117]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[116]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[115]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[114]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[113]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[112]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[111]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[110]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[109]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[108]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[107]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[106]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[105]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[104]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[103]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[102]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[101]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[100]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[99]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[98]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[97]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[96]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[95]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[94]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[93]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[92]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[91]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[90]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[89]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[88]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[87]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[86]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[85]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[84]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[83]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[82]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[81]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[80]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[79]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[78]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[77]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[76]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[75]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[74]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[73]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[72]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[71]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[70]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[69]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[68]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[67]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[66]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[65]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[64]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[63]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[62]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[61]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[60]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[59]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[58]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[57]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[56]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[55]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[54]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[53]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[52]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[51]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[50]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[49]) is unused and will be removed from module udp_status_buffer.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:26:05 ; elapsed = 03:03:27 . Memory (MB): peak = 870.625 ; gain = 573.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+--------------------+---------------+----------------+
|Module Name     | RTL Object         | Depth x Width | Implemented As | 
+----------------+--------------------+---------------+----------------+
|neo430_imem     | imem_file_rom_l[0] | 2048x8        | LUT            | 
|neo430_imem     | imem_file_rom_h[0] | 2048x8        | LUT            | 
|neo430_boot_rom | rdata_reg          | 1024x16       | Block RAM      | 
|neo430_imem     | imem_file_rom_l[0] | 2048x8        | LUT            | 
|neo430_imem     | imem_file_rom_h[0] | 2048x8        | LUT            | 
|neo430_boot_rom | rdata_reg          | 1024x16       | Block RAM      | 
+----------------+--------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|udp_DualPortRAM:    | ram_reg         | 4 K x 8(NO_CHANGE)     | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|udp_DualPortRAM_rx: | ram1_reg        | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx: | ram2_reg        | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx: | ram3_reg        | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx: | ram4_reg        | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_tx: | ram_reg         | 8 K x 32(NO_CHANGE)    | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|ipbus_ram:          | reg_reg         | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|ipbus_peephole_ram: | reg_reg         | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|neo430_dmem:        | dmem_file_l_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|neo430_dmem:        | dmem_file_h_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+--------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------------------------------------------------------+--------------+-----------+----------------------+-----------------+
|Module Name                                                                                         | RTL Object   | Inference | Size (Depth x Width) | Primitives      | 
+----------------------------------------------------------------------------------------------------+--------------+-----------+----------------------+-----------------+
|neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst | reg_file_reg | Implied   | 16 x 16              | RAM16X1S x 16   | 
+----------------------------------------------------------------------------------------------------+--------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/internal_ram/i_0/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/i_0/ram1_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/i_0/ram1_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/i_1/ram2_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/i_1/ram2_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/i_2/ram3_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/i_2/ram3_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/i_3/ram4_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/i_3/ram4_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance slaves/slave4/i_0/reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance slaves/slave5/i_2/reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/i_1/dmem_file_l_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/i_2/dmem_file_h_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/i_0/rdata_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'infra/eth/phy/gtrefclk_bufg_out' to pin 'infra/eth/phy/bbstub_gtrefclk_bufg_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'infra/eth/phy/gtrefclk_out' to pin 'infra/eth/phy/bbstub_gtrefclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'infra/eth/phy/rxuserclk2_out' to pin 'infra/eth/phy/bbstub_rxuserclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'infra/eth/phy/rxuserclk_out' to pin 'infra/eth/phy/bbstub_rxuserclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'infra/eth/phy/userclk2_out' to pin 'infra/eth/phy/bbstub_userclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'infra/eth/phy/userclk_out' to pin 'infra/eth/phy/bbstub_userclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'infra/eth/mac/rx_mac_aclk' to pin 'infra/eth/mac/bbstub_rx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'infra/eth/mac/tx_mac_aclk' to pin 'infra/eth/mac/bbstub_tx_mac_aclk/O'
INFO: [Synth 8-5819] Moved 8 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:26:21 ; elapsed = 03:03:46 . Memory (MB): peak = 870.625 ; gain = 573.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:26:25 ; elapsed = 03:03:51 . Memory (MB): peak = 870.625 ; gain = 573.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|udp_DualPortRAM:    | ram_reg         | 4 K x 8(NO_CHANGE)     | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|udp_DualPortRAM_rx: | ram1_reg        | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx: | ram2_reg        | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx: | ram3_reg        | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx: | ram4_reg        | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_tx: | ram_reg         | 8 K x 32(NO_CHANGE)    | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|ipbus_ram:          | reg_reg         | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|ipbus_peephole_ram: | reg_reg         | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|neo430_dmem:        | dmem_file_l_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|neo430_dmem:        | dmem_file_h_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+--------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------------------------------------------------------------------------------------------+--------------+-----------+----------------------+-----------------+
|Module Name                                                                                         | RTL Object   | Inference | Size (Depth x Width) | Primitives      | 
+----------------------------------------------------------------------------------------------------+--------------+-----------+----------------------+-----------------+
|neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst | reg_file_reg | Implied   | 16 x 16              | RAM16X1S x 16   | 
+----------------------------------------------------------------------------------------------------+--------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/internal_ram/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance slaves/slave4/reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance slaves/slave5/reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:26:51 ; elapsed = 03:04:18 . Memory (MB): peak = 889.695 ; gain = 592.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_addr][0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin uc_if_inst:ipb_in[ipb_wdata][4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5753] loadless multi-driven net s_spi_mosi_o with 1st driver pin 'neo430_test_top_inst/spi_mosi_o' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:108]
WARNING: [Synth 8-5753] loadless multi-driven net s_spi_mosi_o with 2nd driver pin 'uc_if_inst/uc_spi_miso' [C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd:126]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:26:53 ; elapsed = 03:04:20 . Memory (MB): peak = 889.695 ; gain = 592.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:26:53 ; elapsed = 03:04:20 . Memory (MB): peak = 889.695 ; gain = 592.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:26:55 ; elapsed = 03:04:22 . Memory (MB): peak = 889.695 ; gain = 592.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|udp_packet_parser | pkt_mask_reg[33]     | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|udp_packet_parser | pkt_mask_reg[21]     | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|udp_packet_parser | pkt_mask_reg[29]__3  | 10     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|udp_packet_parser | pkt_mask_reg[35]     | 23     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|udp_packet_parser | pkt_mask_reg[44]     | 37     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|udp_packet_parser | pkt_mask_reg[41]__0  | 12     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|udp_packet_parser | pkt_mask_reg[19]__3  | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|udp_packet_parser | pkt_data_reg[102]    | 5      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|udp_packet_parser | pkt_data_reg[93]     | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|udp_packet_parser | pkt_data_reg[84]     | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|udp_packet_parser | pkt_data_reg[79]     | 6      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|udp_packet_parser | pkt_data_reg[112]    | 4      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|udp_packet_parser | pkt_data_reg[111]__0 | 10     | 6     | YES          | NO                 | YES               | 6      | 0       | 
|udp_packet_parser | pkt_data_reg[119]__0 | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|neo430_muldiv     | enable_reg[15]       | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |temac_gbe_v9_0            |         1|
|2     |gig_eth_pcs_pma_basex_gtp |         1|
|3     |sdpram_16x10_32x9         |         2|
|4     |sdpram_32x9_16x10         |         2|
+------+--------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |gig_eth_pcs_pma_basex_gtp |     1|
|2     |sdpram_16x10_32x9_bbox_3  |     1|
|3     |sdpram_16x10_32x9_bbox_5  |     1|
|4     |sdpram_32x9_16x10_bbox_4  |     1|
|5     |sdpram_32x9_16x10_bbox_6  |     1|
|6     |temac_gbe_v9_0_bbox_2     |     1|
|7     |BUFG                      |     4|
|8     |CARRY4                    |   142|
|9     |LUT1                      |    71|
|10    |LUT2                      |   567|
|11    |LUT3                      |   985|
|12    |LUT4                      |   500|
|13    |LUT5                      |   834|
|14    |LUT6                      |  1717|
|15    |MMCME2_BASE               |     1|
|16    |MUXF7                     |   215|
|17    |MUXF8                     |    11|
|18    |RAM16X1S                  |    16|
|19    |RAMB18E1                  |     2|
|20    |RAMB18E1_1                |     1|
|21    |RAMB36E1                  |     1|
|22    |RAMB36E1_1                |    16|
|23    |RAMB36E1_2                |     2|
|24    |SRL16                     |     2|
|25    |SRL16E                    |    37|
|26    |SRLC32E                   |     4|
|27    |FDCE                      |    44|
|28    |FDPE                      |     8|
|29    |FDRE                      |  3923|
|30    |FDSE                      |   342|
|31    |IBUF                      |    11|
|32    |IOBUF                     |     2|
|33    |OBUF                      |    12|
+------+--------------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------+---------------------------------------+------+
|      |Instance                                                 |Module                                 |Cells |
+------+---------------------------------------------------------+---------------------------------------+------+
|1     |top                                                      |                                       |  9700|
|2     |  infra                                                  |atfc_infra                             |  6345|
|3     |    clocks                                               |clocks_7s_serdes                       |    66|
|4     |      clkdiv                                             |ipbus_clock_div__1                     |    38|
|5     |    stretch                                              |led_stretcher                          |    51|
|6     |      clkdiv                                             |ipbus_clock_div                        |    25|
|7     |    eth                                                  |eth_7s_1000basex_gtp                   |   143|
|8     |    ipbus                                                |ipbus_ctrl                             |  6084|
|9     |      udp_if                                             |UDP_if                                 |  5326|
|10    |        IPADDR                                           |udp_ipaddr_block                       |   179|
|11    |        RARP_block                                       |udp_rarp_block                         |   802|
|12    |        ARP                                              |udp_build_arp                          |   255|
|13    |        payload                                          |udp_build_payload                      |   357|
|14    |        ping                                             |udp_build_ping                         |   222|
|15    |        resend                                           |udp_build_resend                       |    65|
|16    |        status                                           |udp_build_status                       |   352|
|17    |        status_buffer                                    |udp_status_buffer                      |   638|
|18    |        rx_byte_sum                                      |udp_byte_sum__1                        |   109|
|19    |        rx_reset_block                                   |udp_do_rx_reset                        |    14|
|20    |        rx_packet_parser                                 |udp_packet_parser                      |   723|
|21    |        rx_ram_mux                                       |udp_rxram_mux                          |    82|
|22    |        internal_ram                                     |udp_DualPortRAM                        |     1|
|23    |        internal_ram_selector                            |udp_buffer_selector                    |    18|
|24    |        internal_ram_shim                                |udp_rxram_shim                         |    59|
|25    |        ipbus_rx_ram                                     |udp_DualPortRAM_rx                     |    12|
|26    |        rx_ram_selector                                  |udp_buffer_selector__parameterized0__1 |   120|
|27    |        ipbus_tx_ram                                     |udp_DualPortRAM_tx                     |    18|
|28    |        tx_ram_selector                                  |udp_buffer_selector__parameterized0    |   190|
|29    |        tx_byte_sum                                      |udp_byte_sum                           |    84|
|30    |        rx_transactor                                    |udp_rxtransactor_if                    |     7|
|31    |        tx_main                                          |udp_tx_mux                             |   476|
|32    |        tx_transactor                                    |udp_txtransactor_if                    |   455|
|33    |        clock_crossing_if                                |udp_clock_crossing_if                  |    75|
|34    |      trans                                              |transactor                             |   716|
|35    |        iface                                            |transactor_if                          |   296|
|36    |        sm                                               |transactor_sm                          |   386|
|37    |        cfg                                              |transactor_cfg                         |    34|
|38    |      \arb_gen.arb                                       |trans_arb                              |    41|
|39    |  slaves                                                 |ipbus_example                          |   234|
|40    |    fabric                                               |ipbus_fabric_sel                       |    69|
|41    |    slave0                                               |ipbus_ctrlreg_v                        |    65|
|42    |    slave1                                               |ipbus_reg_v                            |    33|
|43    |    slave4                                               |ipbus_ram                              |     4|
|44    |    slave5                                               |ipbus_peephole_ram                     |    60|
|45    |  neo430_test_top_inst                                   |neo430_test_top                        |  2744|
|46    |    neo430_top_std_logic_inst                            |neo430_top_std_logic                   |  2452|
|47    |      neo430_top_inst                                    |neo430_top                             |  2452|
|48    |        neo430_cpu_inst                                  |neo430_cpu                             |   662|
|49    |          neo430_control_inst                            |neo430_control                         |   247|
|50    |          neo430_reg_file_inst                           |neo430_reg_file                        |    67|
|51    |          neo430_alu_inst                                |neo430_alu                             |   224|
|52    |          neo430_addr_gen_inst                           |neo430_addr_gen                        |    87|
|53    |        neo430_imem_inst                                 |neo430_imem                            |   705|
|54    |        neo430_dmem_inst                                 |neo430_dmem                            |    21|
|55    |        neo430_sysconfig_inst                            |neo430_sysconfig                       |    27|
|56    |        \neo430_boot_rom_inst_true.neo430_boot_rom_inst  |neo430_boot_rom                        |    20|
|57    |        \neo430_muldiv_inst_true.neo430_muldiv_inst      |neo430_muldiv                          |   251|
|58    |        \neo430_wb32_if_inst_true.neo430_wb32_inst       |neo430_wb_interface                    |    64|
|59    |        \neo430_usart_inst_true.neo430_usart_inst        |neo430_usart                           |   245|
|60    |        \neo430_gpio_inst_true.neo430_gpio_inst          |neo430_gpio                            |    51|
|61    |        \neo430_timer_inst_true.neo430_timer_inst        |neo430_timer                           |   110|
|62    |        \neo430_wdt_inst_true.neo430_wdt_inst            |neo430_wdt                             |    55|
|63    |        \neo430_crc_inst_true.neo430_crc_inst            |neo430_crc                             |   160|
|64    |        \neo430_pwm_inst_true.neo430_pwm_inst            |neo430_pwm                             |     3|
|65    |    cmp_i2c_iface                                        |i2c_master_top                         |   290|
|66    |      byte_controller                                    |i2c_master_byte_ctrl                   |    61|
|67    |      bit_controller                                     |i2c_master_bit_ctrl                    |   115|
|68    |      registers                                          |i2c_master_registers                   |    79|
|69    |  uc_if_inst                                             |uc_if                                  |   356|
|70    |    uc_trans                                             |trans_buffer                           |    77|
|71    |    uc_spi_interface_inst                                |uc_spi_interface                       |    32|
|72    |    uc_pipe_interface_inst                               |uc_pipe_interface                      |   246|
+------+---------------------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:26:55 ; elapsed = 03:04:22 . Memory (MB): peak = 889.695 ; gain = 592.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1102 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:21 ; elapsed = 03:03:07 . Memory (MB): peak = 889.695 ; gain = 568.184
Synthesis Optimization Complete : Time (s): cpu = 00:26:55 ; elapsed = 03:04:23 . Memory (MB): peak = 889.695 ; gain = 592.625
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 422 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
775 Infos, 429 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:27:04 ; elapsed = 03:04:58 . Memory (MB): peak = 889.695 ; gain = 592.625
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 889.695 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 18 13:05:43 2018...
