

================================================================
== Vitis HLS Report for 'AxiStream2MatStream'
================================================================
* Date:           Thu Mar 25 14:57:13 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cornerTracker
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 5.113 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        7|  2073606| 46.669 ns | 13.825 ms |    7|  2073606|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- MMIterInLoopRow  |        2|  2073601|         3|          1|          1| 1 ~ 2073600 |    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 8 6 
6 --> 7 
7 --> 5 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.37>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rem = alloca i32"   --->   Operation 9 'alloca' 'rem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32"   --->   Operation 10 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%rows_1 = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %rows" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1029]   --->   Operation 11 'read' 'rows_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 4> <FIFO>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "%cols_bound_per_npc_1 = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %cols_bound_per_npc" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1030]   --->   Operation 12 'read' 'cols_bound_per_npc_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%last_blk_width_1 = read i4 @_ssdm_op_Read.ap_fifo.i4P, i4 %last_blk_width" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1031]   --->   Operation 13 'read' 'last_blk_width_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 4> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rows_1_cast = zext i11 %rows_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1029]   --->   Operation 14 'zext' 'rows_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cols_bound_per_npc_1_cast = zext i11 %cols_bound_per_npc_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1030]   --->   Operation 15 'zext' 'cols_bound_per_npc_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1038 = mul i22 %cols_bound_per_npc_1_cast, i22 %rows_1_cast" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 16 'mul' 'mul_ln1038' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "%store_ln1038 = store i32, i32 %p_Val2_s" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 17 'store' 'store_ln1038' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 18 [1/1] (0.67ns)   --->   "%store_ln1038 = store i32, i32 %rem" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 18 'store' 'store_ln1038' <Predicate = true> <Delay = 0.67>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 19 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1038 = mul i22 %cols_bound_per_npc_1_cast, i22 %rows_1_cast" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 19 'mul' 'mul_ln1038' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 20 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1038 = mul i22 %cols_bound_per_npc_1_cast, i22 %rows_1_cast" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 20 'mul' 'mul_ln1038' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata1, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_harris_mat_419, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %last_blk_width, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %cols_bound_per_npc, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %rows, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%last_blk_width_cast2_i = zext i4 %last_blk_width_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1031]   --->   Operation 26 'zext' 'last_blk_width_cast2_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%cols_bound_per_npc_cast4_i = zext i11 %cols_bound_per_npc_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1030]   --->   Operation 27 'zext' 'cols_bound_per_npc_cast4_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata1, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_harris_mat_419, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.79ns)   --->   "%sub_i = add i12 %cols_bound_per_npc_cast4_i, i12" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1030]   --->   Operation 30 'add' 'sub_i' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%sub_cast_i = sext i12 %sub_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1030]   --->   Operation 31 'sext' 'sub_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.78ns)   --->   "%sub2_i = sub i6, i6 %last_blk_width_cast2_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1031]   --->   Operation 32 'sub' 'sub2_i' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.78ns)   --->   "%add_ln1057 = add i6 %last_blk_width_cast2_i, i6" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 33 'add' 'add_ln1057' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1038 = mul i22 %cols_bound_per_npc_1_cast, i22 %rows_1_cast" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 34 'mul' 'mul_ln1038' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.65ns)   --->   "%br_ln1038 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 35 'br' 'br_ln1038' <Predicate = true> <Delay = 0.65>

State 5 <SV = 4> <Delay = 5.11>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%j = phi i32, void %entry, i32 %j_2, void"   --->   Operation 36 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%i = phi i22, void %entry, i22 %i_1, void"   --->   Operation 37 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.06ns)   --->   "%icmp_ln1038 = icmp_eq  i22 %i, i22 %mul_ln1038" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 38 'icmp' 'icmp_ln1038' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.91ns)   --->   "%i_1 = add i22 %i, i22" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 39 'add' 'i_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln1038 = br i1 %icmp_ln1038, void %.split.i, void %.exit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 40 'br' 'br_ln1038' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%rem_load = load i32 %rem, void %store_ln1038" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1049->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 41 'load' 'rem_load' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.99ns)   --->   "%bLast = icmp_eq  i32 %j, i32 %sub_cast_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1043->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 42 'icmp' 'bLast' <Predicate = (!icmp_ln1038)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.39ns)   --->   "%xf_bits_per_clock = select i1 %bLast, i4 %last_blk_width_1, i4" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1044->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 43 'select' 'xf_bits_per_clock' <Predicate = (!icmp_ln1038)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1044 = zext i4 %xf_bits_per_clock" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1044->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 44 'zext' 'zext_ln1044' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.38ns)   --->   "%ptr_width_minus = select i1 %bLast, i6 %sub2_i, i6" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1045->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 45 'select' 'ptr_width_minus' <Predicate = (!icmp_ln1038)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1045 = zext i6 %ptr_width_minus" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1045->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 46 'zext' 'zext_ln1045' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.99ns)   --->   "%icmp_ln1049 = icmp_slt  i32 %rem_load, i32 %zext_ln1044" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1049->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 47 'icmp' 'icmp_ln1049' <Predicate = (!icmp_ln1038)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1049 = br i1 %icmp_ln1049, void, void %_ifconv" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1049->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 48 'br' 'br_ln1049' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.01ns)   --->   "%rem_2 = sub i32 %rem_load, i32 %zext_ln1044" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1058->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 49 'sub' 'rem_2' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.67ns)   --->   "%store_ln1058 = store i32 %rem_2, i32 %rem, void %store_ln1038, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1058->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 50 'store' 'store_ln1058' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.67>
ST_5 : Operation 51 [1/1] (1.01ns)   --->   "%rem_1 = add i32 %rem_load, i32 %zext_ln1045" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1055->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 51 'add' 'rem_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.67ns)   --->   "%store_ln1056 = store i32 %rem_1, i32 %rem, void %store_ln1038, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1056->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 52 'store' 'store_ln1056' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.67>
ST_5 : Operation 53 [1/1] (1.01ns)   --->   "%add_ln1061 = add i32 %j, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1061->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 53 'add' 'add_ln1061' <Predicate = (!icmp_ln1038)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.44ns)   --->   "%j_2 = select i1 %bLast, i32, i32 %add_ln1061" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1061->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 54 'select' 'j_2' <Predicate = (!icmp_ln1038)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.42>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln1032 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1032->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 55 'specpipeline' 'specpipeline_ln1032' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1032 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1032->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln1032' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln1032 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1032->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 57 'specloopname' 'specloopname_ln1032' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1044_1 = zext i4 %xf_bits_per_clock" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1044->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 58 'zext' 'zext_ln1044_1' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32 %p_Val2_s, void %store_ln1038"   --->   Operation 59 'load' 'p_Val2_load' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1057)   --->   "%select_ln1057 = select i1 %bLast, i6 %add_ln1057, i6" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 60 'select' 'select_ln1057' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1057)   --->   "%zext_ln1057 = zext i6 %select_ln1057" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 61 'zext' 'zext_ln1057' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln1057 = sub i32 %zext_ln1057, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 62 'sub' 'sub_ln1057' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (1.01ns)   --->   "%sub_ln1057_1 = sub i32, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 63 'sub' 'sub_ln1057_1' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.99ns)   --->   "%icmp_ln674_1 = icmp_ugt  i32 %sub_ln1057_1, i32 %sub_ln1057"   --->   Operation 64 'icmp' 'icmp_ln674_1' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i32 %sub_ln1057_1"   --->   Operation 65 'trunc' 'trunc_ln674_1' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i32 %sub_ln1057"   --->   Operation 66 'trunc' 'trunc_ln674_2' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%tmp_3 = partselect i32 @llvm.part.select.i32, i32 %p_Val2_load, i32, i32"   --->   Operation 67 'partselect' 'tmp_3' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.78ns)   --->   "%sub_ln674_4 = sub i6 %trunc_ln674_1, i6 %trunc_ln674_2"   --->   Operation 68 'sub' 'sub_ln674_4' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.78ns)   --->   "%sub_ln674_5 = sub i6, i6 %trunc_ln674_1"   --->   Operation 69 'sub' 'sub_ln674_5' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.78ns)   --->   "%sub_ln674_6 = sub i6 %trunc_ln674_2, i6 %trunc_ln674_1"   --->   Operation 70 'sub' 'sub_ln674_6' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sub_ln674_7)   --->   "%select_ln674_3 = select i1 %icmp_ln674_1, i6 %sub_ln674_4, i6 %sub_ln674_6"   --->   Operation 71 'select' 'select_ln674_3' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%select_ln674_4 = select i1 %icmp_ln674_1, i32 %tmp_3, i32 %p_Val2_load"   --->   Operation 72 'select' 'select_ln674_4' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%select_ln674_5 = select i1 %icmp_ln674_1, i6 %sub_ln674_5, i6 %trunc_ln674_1"   --->   Operation 73 'select' 'select_ln674_5' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln674_7 = sub i6, i6 %select_ln674_3"   --->   Operation 74 'sub' 'sub_ln674_7' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%zext_ln674_3 = zext i6 %select_ln674_5"   --->   Operation 75 'zext' 'zext_ln674_3' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.38ns) (out node of the LUT)   --->   "%lshr_ln674_3 = lshr i32 %select_ln674_4, i32 %zext_ln674_3"   --->   Operation 76 'lshr' 'lshr_ln674_3' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 1.38> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.99ns)   --->   "%icmp_ln1050 = icmp_eq  i32 %rem_load, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1050->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 77 'icmp' 'icmp_ln1050' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (1.01ns)   --->   "%sub_ln1051 = sub i32, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1051->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 78 'sub' 'sub_ln1051' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln1051 = trunc i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1051->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 79 'trunc' 'trunc_ln1051' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %sub_ln1051, i32, i32"   --->   Operation 80 'partselect' 'tmp' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.02ns)   --->   "%icmp_ln674 = icmp_ne  i27 %tmp, i27"   --->   Operation 81 'icmp' 'icmp_ln674' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %sub_ln1051"   --->   Operation 82 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%tmp_1 = partselect i32 @llvm.part.select.i32, i32 %p_Val2_load, i32, i32"   --->   Operation 83 'partselect' 'tmp_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.78ns)   --->   "%add_ln674 = add i6, i6 %trunc_ln674"   --->   Operation 84 'add' 'add_ln674' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.78ns)   --->   "%sub_ln674 = sub i6, i6 %trunc_ln674"   --->   Operation 85 'sub' 'sub_ln674' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.78ns)   --->   "%sub_ln674_1 = sub i6, i6 %trunc_ln674"   --->   Operation 86 'sub' 'sub_ln674_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node sub_ln674_2)   --->   "%select_ln674 = select i1 %icmp_ln674, i6 %add_ln674, i6 %sub_ln674_1"   --->   Operation 87 'select' 'select_ln674' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%select_ln674_1 = select i1 %icmp_ln674, i32 %tmp_1, i32 %p_Val2_load"   --->   Operation 88 'select' 'select_ln674_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%select_ln674_2 = select i1 %icmp_ln674, i6 %sub_ln674, i6 %trunc_ln674"   --->   Operation 89 'select' 'select_ln674_2' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln674_2 = sub i6, i6 %select_ln674"   --->   Operation 90 'sub' 'sub_ln674_2' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%zext_ln674 = zext i6 %select_ln674_2"   --->   Operation 91 'zext' 'zext_ln674' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.38ns) (out node of the LUT)   --->   "%lshr_ln674 = lshr i32 %select_ln674_1, i32 %zext_ln674"   --->   Operation 92 'lshr' 'lshr_ln674' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 1.38> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (1.83ns)   --->   "%val = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %ldata1" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'read' 'val' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 94 [1/1] (0.79ns)   --->   "%add_ln1054 = add i5, i5 %zext_ln1044_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 94 'add' 'add_ln1054' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1054 = sext i5 %add_ln1054" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 95 'sext' 'sext_ln1054' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1054_1 = sext i5 %add_ln1054" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 96 'sext' 'sext_ln1054_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln1054 = trunc i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 97 'trunc' 'trunc_ln1054' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln674_3 = sub i6 %trunc_ln1054, i6 %sext_ln1054_1"   --->   Operation 98 'sub' 'sub_ln674_3' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 99 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln674_1 = add i6, i6 %sub_ln674_3"   --->   Operation 99 'add' 'add_ln674_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln674_2 = zext i6 %add_ln674_1"   --->   Operation 100 'zext' 'zext_ln674_2' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%lshr_ln674_2 = lshr i32, i32 %zext_ln674_2"   --->   Operation 101 'lshr' 'lshr_ln674_2' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%p_Result_6 = and i32 %val, i32 %lshr_ln674_2"   --->   Operation 102 'and' 'p_Result_6' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%p_Repl2_4 = trunc i32 %p_Result_6"   --->   Operation 103 'trunc' 'p_Repl2_4' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.99ns)   --->   "%icmp_ln414 = icmp_ugt  i32 %rem_load, i32 %sext_ln1054"   --->   Operation 104 'icmp' 'icmp_ln414' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i32 %rem_load"   --->   Operation 105 'trunc' 'trunc_ln414' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = trunc i5 %add_ln1054"   --->   Operation 106 'trunc' 'trunc_ln414_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.79ns)   --->   "%sub_ln414_1 = sub i4, i4 %trunc_ln414"   --->   Operation 107 'sub' 'sub_ln414_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sub_ln414_2)   --->   "%select_ln414 = select i1 %icmp_ln414, i4 %trunc_ln414, i4 %trunc_ln414_1"   --->   Operation 108 'select' 'select_ln414' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i4 %sub_ln414_1, i4 %trunc_ln414"   --->   Operation 109 'select' 'select_ln414_2' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub_ln414_2 = sub i4, i4 %select_ln414"   --->   Operation 110 'sub' 'sub_ln414_2' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_1 = zext i4 %select_ln414_2"   --->   Operation 111 'zext' 'zext_ln414_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.74ns) (out node of the LUT)   --->   "%shl_ln414 = shl i8 %p_Repl2_4, i8 %zext_ln414_1"   --->   Operation 112 'shl' 'shl_ln414' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.74> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.65ns)   --->   "%store_ln1056 = store i32 %val, i32 %p_Val2_s, void %store_ln1038, i32 %p_Val2_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1056->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 113 'store' 'store_ln1056' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.65>

State 7 <SV = 6> <Delay = 4.42>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%zext_ln674_4 = zext i6 %sub_ln674_7"   --->   Operation 114 'zext' 'zext_ln674_4' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%lshr_ln674_4 = lshr i32, i32 %zext_ln674_4"   --->   Operation 115 'lshr' 'lshr_ln674_4' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.73ns) (out node of the LUT)   --->   "%p_Result_8 = and i32 %lshr_ln674_3, i32 %lshr_ln674_4"   --->   Operation 116 'and' 'p_Result_8' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.73> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln358 = trunc i32 %p_Result_8"   --->   Operation 117 'trunc' 'trunc_ln358' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.65ns)   --->   "%br_ln0 = br void"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.65>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%zext_ln674_1 = zext i6 %sub_ln674_2"   --->   Operation 119 'zext' 'zext_ln674_1' <Predicate = (!icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%lshr_ln674_1 = lshr i32, i32 %zext_ln674_1"   --->   Operation 120 'lshr' 'lshr_ln674_1' <Predicate = (!icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Result_s = and i32 %lshr_ln674, i32 %lshr_ln674_1"   --->   Operation 121 'and' 'p_Result_s' <Predicate = (!icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Repl2_s = trunc i32 %p_Result_s"   --->   Operation 122 'trunc' 'p_Repl2_s' <Predicate = (!icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.79ns)   --->   "%sub_ln414 = sub i4, i4 %trunc_ln1051"   --->   Operation 123 'sub' 'sub_ln414' <Predicate = (!icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%zext_ln414 = zext i4 %sub_ln414"   --->   Operation 124 'zext' 'zext_ln414' <Predicate = (!icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%lshr_ln414 = lshr i8, i8 %zext_ln414"   --->   Operation 125 'lshr' 'lshr_ln414' <Predicate = (!icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Result_5 = and i8 %p_Repl2_s, i8 %lshr_ln414"   --->   Operation 126 'and' 'p_Result_5' <Predicate = (!icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Val2_6 = select i1 %icmp_ln1050, i8, i8 %p_Result_5" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1050->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 127 'select' 'p_Val2_6' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i4 %trunc_ln414_1, i4 %trunc_ln414"   --->   Operation 128 'select' 'select_ln414_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_2 = zext i4 %select_ln414_1"   --->   Operation 129 'zext' 'zext_ln414_2' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_3 = zext i4 %sub_ln414_2"   --->   Operation 130 'zext' 'zext_ln414_3' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%tmp_2 = partselect i8 @llvm.part.select.i8, i8 %shl_ln414, i32, i32"   --->   Operation 131 'partselect' 'tmp_2' <Predicate = (!icmp_ln1038 & icmp_ln1049 & icmp_ln414)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i8 %tmp_2, i8 %shl_ln414"   --->   Operation 132 'select' 'select_ln414_3' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i8, i8 %zext_ln414_2"   --->   Operation 133 'shl' 'shl_ln414_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414_1 = lshr i8, i8 %zext_ln414_3"   --->   Operation 134 'lshr' 'lshr_ln414_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.62ns) (out node of the LUT)   --->   "%and_ln414 = and i8 %shl_ln414_1, i8 %lshr_ln414_1"   --->   Operation 135 'and' 'and_ln414' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.62> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%xor_ln414 = xor i8 %and_ln414, i8"   --->   Operation 136 'xor' 'xor_ln414' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.73ns) (out node of the LUT)   --->   "%and_ln414_1 = and i8 %p_Val2_6, i8 %xor_ln414"   --->   Operation 137 'and' 'and_ln414_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.73> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%and_ln414_2 = and i8 %select_ln414_3, i8 %and_ln414"   --->   Operation 138 'and' 'and_ln414_2' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.39ns) (out node of the LUT)   --->   "%p_Result_7 = or i8 %and_ln414_1, i8 %and_ln414_2"   --->   Operation 139 'or' 'p_Result_7' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.65ns)   --->   "%br_ln1056 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1056->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 140 'br' 'br_ln1056' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.65>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%empty = phi i8 %p_Result_7, void %_ifconv, i8 %trunc_ln358, void"   --->   Operation 141 'phi' 'empty' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %in_harris_mat_419, i8 %empty" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 142 'write' 'write_ln167' <Predicate = (!icmp_ln1038)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 143 'br' 'br_ln0' <Predicate = (!icmp_ln1038)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln1115 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 144 'ret' 'ret_ln1115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 2.37ns
The critical path consists of the following:
	fifo read on port 'rows' (/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1029) [13]  (1.84 ns)
	'mul' operation of DSP[26] ('mul_ln1038', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115) [26]  (0.535 ns)

 <State 2>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[26] ('mul_ln1038', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115) [26]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[26] ('mul_ln1038', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115) [26]  (0.535 ns)

 <State 4>: 0.798ns
The critical path consists of the following:
	'add' operation ('sub_i', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1030) [20]  (0.798 ns)

 <State 5>: 5.11ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1061->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115) [31]  (0 ns)
	'icmp' operation ('bLast', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1043->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115) [41]  (0.991 ns)
	'select' operation ('xf_bits_per_clock', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1044->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115) [42]  (0.391 ns)
	'sub' operation ('rem', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1058->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115) [72]  (1.02 ns)
	'store' operation ('store_ln1058', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1058->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115) of variable 'rem', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1058->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115 on local variable 'rem' [73]  (0.675 ns)
	blocking operation 2.04 ns on control path)

 <State 6>: 3.43ns
The critical path consists of the following:
	'sub' operation ('sub_ln1051', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1051->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115) [77]  (1.02 ns)
	'icmp' operation ('icmp_ln674') [80]  (1.03 ns)
	'select' operation ('select_ln674_1') [87]  (0 ns)
	'lshr' operation ('lshr_ln674') [92]  (1.39 ns)

 <State 7>: 4.42ns
The critical path consists of the following:
	'sub' operation ('sub_ln414') [96]  (0.797 ns)
	'lshr' operation ('lshr_ln414') [98]  (0 ns)
	'and' operation ('__Result__') [99]  (0 ns)
	'select' operation ('__Val2__', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1050->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115) [100]  (0 ns)
	'and' operation ('and_ln414_1') [130]  (0.736 ns)
	'or' operation ('__Result__') [132]  (0.393 ns)
	multiplexor before 'phi' operation ('__Result__') with incoming values : ('trunc_ln358') ('__Result__') [138]  (0.656 ns)
	'phi' operation ('__Result__') with incoming values : ('trunc_ln358') ('__Result__') [138]  (0 ns)
	fifo write on port 'in_harris_mat_419' (/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [139]  (1.84 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
