
SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 10
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_1ee993c8ed57b9ce
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_ROM
CSET operating_mode_a = WRITE_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 9
CSET read_width_b = 9
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = false
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 1024
CSET write_width_a = 9
CSET write_width_b = 9
CSET component_name = bmg_24_vx5_916edb207080a9d0
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Multiplier Virtex5 Xilinx,_Inc. 10.1
# 10.1.03i
CSET ccmimp = Distributed_Memory
CSET clockenable = true
CSET constvalue = 129
CSET internaluser = 0
CSET multiplier_construction = Use_Mults
CSET multtype = Parallel_Multiplier
CSET optgoal = Speed
CSET outputwidthhigh = 16
CSET outputwidthlow = 0
CSET pipestages = 3
CSET portatype = Signed
CSET portawidth = 8
CSET portbtype = Signed
CSET portbwidth = 9
CSET roundpoint = 0
CSET sclrcepriority = CE_Overrides_SCLR
CSET syncclear = true
CSET use_custom_output_width = false
CSET userounding = false
CSET zerodetect = false
CSET component_name = multiplier_virtex5_10_1_2f77ace24e40581e
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 10
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_1ee993c8ed57b9ce
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_RAM
CSET operating_mode_a = READ_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 8
CSET read_width_b = 8
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = false
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 1024
CSET write_width_a = 8
CSET write_width_b = 8
CSET component_name = bmg_24_vx5_b3a285035a3712ee
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 1FF, 1FF, 1FF, 1FF, 1FF, 1FE, 1FE, 1FE, 1FE, 1FE, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FC, 1FC, 1FC, 1FC, 1FC, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_ROM
CSET operating_mode_a = WRITE_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 9
CSET read_width_b = 9
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = false
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 1024
CSET write_width_a = 9
CSET write_width_b = 9
CSET component_name = bmg_24_vx5_17f5cef47a567d97
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, F9, F9, F9, F9, F9, F9, F9, F9, F9, F8, F8, F8, F8, F8, F8, F8, F8, F7, F7, F7, F7, F7, F7, F7, F7, F6, F6, F6, F6, F6, F6, F6, F6, F5, F5, F5, F5, F5, F5, F5, F4, F4, F4, F4, F4, F4, F4, F3, F3, F3, F3, F3, F3, F2, F2, F2, F2, F2, F2, F2, F1, F1, F1, F1, F1, F1, F0, F0, F0, F0, F0, F0, EF, EF, EF, EF, EF, EF, EE, EE, EE, EE, EE, ED, ED, ED, ED, ED, ED, EC, EC, EC, EC, EC, EB, EB, EB, EB, EB, EB, EA, EA, EA, EA, EA, E9, E9, E9, E9, E9, E8, E8, E8, E8, E8, E7, E7, E7, E7, E7, E6, E6, E6, E6, E6, E5, E5, E5, E5, E4, E4, E4, E4, E4, E3, E3, E3, E3, E3, E2, E2, E2, E2, E1, E1, E1, E1, E1, E0, E0, E0, E0, DF, DF, DF, DF, DE, DE, DE, DE, DE, DD, DD, DD, DD, DC, DC, DC, DC, DB, DB, DB, DB, DA, DA, DA, DA, D9, D9, D9, D9, D8, D8, D8, D8, D7, D7, D7, D7, D6, D6, D6, D6, D5, D5, D5, D5, D4, D4, D4, D4, D3, D3, D3, D3, D2, D2, D2, D2, D1, D1, D1, D0, D0, D0, D0, CF, CF, CF, CF, CE, CE, CE, CE, CD, CD, CD, CC, CC, CC, CC, CB, CB, CB, CA, CA, CA, CA, C9, C9, C9, C9, C8, C8, C8, C7, C7, C7, C7, C6, C6, C6, C5, C5, C5, C5, C4, C4, C4, C3, C3, C3, C2, C2, C2, C2, C1, C1, C1, C0, C0, C0, C0, BF, BF, BF, BE, BE, BE, BD, BD, BD, BD, BC, BC, BC, BB, BB, BB, BA, BA, BA, B9, B9, B9, B9, B8, B8, B8, B7, B7, B7, B6, B6, B6, B5, B5, B5, B5, B4, B4, B4, B3, B3, B3, B2, B2, B2, B1, B1, B1, B0, B0, B0, AF, AF, AF, AE, AE, AE, AE, AD, AD, AD, AC, AC, AC, AB, AB, AB, AA, AA, AA, A9, A9, A9, A8, A8, A8, A7, A7, A7, A6, A6, A6, A5, A5, A5, A4, A4, A4, A3, A3, A3, A2, A2, A2, A1, A1, A1, A0, A0, A0, 9F, 9F, 9F, 9E, 9E, 9E, 9D, 9D, 9D, 9C, 9C, 9C, 9B, 9B, 9B, 9A, 9A, 9A, 99, 99, 99, 98, 98, 98, 97, 97, 97, 96, 96, 96, 95, 95, 95, 94, 94, 94, 93, 93, 93, 92, 92, 92, 91, 91, 91, 90, 90, 90, 8F, 8F, 8F, 8E, 8E, 8E, 8D, 8D, 8D, 8C, 8C, 8B, 8B, 8B, 8A, 8A, 8A, 89, 89, 89, 88, 88, 88, 87, 87, 87, 86, 86, 86, 85, 85, 85, 84, 84, 84, 83, 83, 83, 82, 82, 82, 81, 81, 80, 80, 80, 7F, 7F, 7F, 7E, 7E, 7E, 7D, 7D, 7D, 7C, 7C, 7C, 7B, 7B, 7B, 7A, 7A, 7A, 79, 79, 79, 78, 78, 78, 77, 77, 76, 76, 76, 75, 75, 75, 74, 74, 74, 73, 73, 73, 72, 72, 72, 71, 71, 71, 70, 70, 70, 6F, 6F, 6F, 6E, 6E, 6E, 6D, 6D, 6C, 6C, 6C, 6B, 6B, 6B, 6A, 6A, 6A, 69, 69, 69, 68, 68, 68, 67, 67, 67, 66, 66, 66, 65, 65, 65, 64, 64, 64, 63, 63, 63, 62, 62, 62, 61, 61, 61, 60, 60, 60, 5F, 5F, 5F, 5E, 5E, 5E, 5D, 5D, 5C, 5C, 5C, 5B, 5B, 5B, 5A, 5A, 5A, 59, 59, 59, 58, 58, 58, 57, 57, 57, 56, 56, 56, 55, 55, 55, 54, 54, 54, 53, 53, 53, 52, 52, 52, 51, 51, 51, 51, 50, 50, 50, 4F, 4F, 4F, 4E, 4E, 4E, 4D, 4D, 4D, 4C, 4C, 4C, 4B, 4B, 4B, 4A, 4A, 4A, 49, 49, 49, 48, 48, 48, 47, 47, 47, 46, 46, 46, 45, 45, 45, 45, 44, 44, 44, 43, 43, 43, 42, 42, 42, 41, 41, 41, 40, 40, 40, 3F, 3F, 3F, 3F, 3E, 3E, 3E, 3D, 3D, 3D, 3C, 3C, 3C, 3B, 3B, 3B, 3B, 3A, 3A, 3A, 39, 39, 39, 38, 38, 38, 37, 37, 37, 37, 36, 36, 36, 35, 35, 35, 34, 34, 34, 34, 33, 33, 33, 32, 32, 32, 31, 31, 31, 31, 30, 30, 30, 2F, 2F, 2F, 2F, 2E, 2E, 2E, 2D, 2D, 2D, 2D, 2C, 2C, 2C, 2B, 2B, 2B, 2B, 2A, 2A, 2A, 29, 29, 29, 29, 28, 28, 28, 27, 27, 27, 27, 26, 26, 26, 25, 25, 25, 25, 24, 24, 24, 24, 23, 23, 23, 22, 22, 22, 22, 21, 21, 21, 21, 20, 20, 20, 1F, 1F, 1F, 1F, 1E, 1E, 1E, 1E, 1D, 1D, 1D, 1D, 1C, 1C, 1C, 1C, 1B, 1B, 1B, 1A, 1A, 1A, 1A, 19, 19, 19, 19, 18, 18, 18, 18, 17, 17, 17, 17, 16, 16, 16, 16, 15, 15, 15, 15, 14, 14, 14, 14, 13, 13, 13, 13, 13, 12, 12, 12, 12, 11, 11, 11, 11, 10, 10, 10, 10, F, F, F, F, F, E, E, E, E, D, D, D, D, C, C, C, C, C, B, B, B, B, A, A, A, A, A, 9, 9, 9, 9, 8, 8, 8, 8, 8, 7, 7, 7, 7, 7, 6, 6, 6, 6, 6, 5, 5, 5, 5, 4, 4, 4, 4, 4, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 0, 0, 0;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_ROM
CSET operating_mode_a = WRITE_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 9
CSET read_width_b = 9
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = false
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 1024
CSET write_width_a = 9
CSET write_width_b = 9
CSET component_name = bmg_24_vx5_22468d6827fd0e85
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 1, 1, 1, 1, 1, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 5, 5, 5, 5, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 9, 9, 9, 9, A, A, A, A, A, B, B, B, B, C, C, C, C, C, D, D, D, D, E, E, E, E, F, F, F, F, F, 10, 10, 10, 10, 11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 13, 14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 17, 18, 18, 18, 18, 19, 19, 19, 19, 1A, 1A, 1A, 1A, 1B, 1B, 1B, 1C, 1C, 1C, 1C, 1D, 1D, 1D, 1D, 1E, 1E, 1E, 1E, 1F, 1F, 1F, 1F, 20, 20, 20, 21, 21, 21, 21, 22, 22, 22, 22, 23, 23, 23, 24, 24, 24, 24, 25, 25, 25, 25, 26, 26, 26, 27, 27, 27, 27, 28, 28, 28, 29, 29, 29, 29, 2A, 2A, 2A, 2B, 2B, 2B, 2B, 2C, 2C, 2C, 2D, 2D, 2D, 2D, 2E, 2E, 2E, 2F, 2F, 2F, 2F, 30, 30, 30, 31, 31, 31, 31, 32, 32, 32, 33, 33, 33, 34, 34, 34, 34, 35, 35, 35, 36, 36, 36, 37, 37, 37, 37, 38, 38, 38, 39, 39, 39, 3A, 3A, 3A, 3B, 3B, 3B, 3B, 3C, 3C, 3C, 3D, 3D, 3D, 3E, 3E, 3E, 3F, 3F, 3F, 3F, 40, 40, 40, 41, 41, 41, 42, 42, 42, 43, 43, 43, 44, 44, 44, 45, 45, 45, 45, 46, 46, 46, 47, 47, 47, 48, 48, 48, 49, 49, 49, 4A, 4A, 4A, 4B, 4B, 4B, 4C, 4C, 4C, 4D, 4D, 4D, 4E, 4E, 4E, 4F, 4F, 4F, 50, 50, 50, 51, 51, 51, 51, 52, 52, 52, 53, 53, 53, 54, 54, 54, 55, 55, 55, 56, 56, 56, 57, 57, 57, 58, 58, 58, 59, 59, 59, 5A, 5A, 5A, 5B, 5B, 5B, 5C, 5C, 5C, 5D, 5D, 5E, 5E, 5E, 5F, 5F, 5F, 60, 60, 60, 61, 61, 61, 62, 62, 62, 63, 63, 63, 64, 64, 64, 65, 65, 65, 66, 66, 66, 67, 67, 67, 68, 68, 68, 69, 69, 69, 6A, 6A, 6A, 6B, 6B, 6B, 6C, 6C, 6C, 6D, 6D, 6E, 6E, 6E, 6F, 6F, 6F, 70, 70, 70, 71, 71, 71, 72, 72, 72, 73, 73, 73, 74, 74, 74, 75, 75, 75, 76, 76, 76, 77, 77, 78, 78, 78, 79, 79, 79, 7A, 7A, 7A, 7B, 7B, 7B, 7C, 7C, 7C, 7D, 7D, 7D, 7E, 7E, 7E, 7F, 7F, 7F, 80, 80, 80, 81, 81, 82, 82, 82, 83, 83, 83, 84, 84, 84, 85, 85, 85, 86, 86, 86, 87, 87, 87, 88, 88, 88, 89, 89, 89, 8A, 8A, 8A, 8B, 8B, 8B, 8C, 8C, 8D, 8D, 8D, 8E, 8E, 8E, 8F, 8F, 8F, 90, 90, 90, 91, 91, 91, 92, 92, 92, 93, 93, 93, 94, 94, 94, 95, 95, 95, 96, 96, 96, 97, 97, 97, 98, 98, 98, 99, 99, 99, 9A, 9A, 9A, 9B, 9B, 9B, 9C, 9C, 9C, 9D, 9D, 9D, 9E, 9E, 9E, 9F, 9F, 9F, A0, A0, A0, A1, A1, A1, A2, A2, A2, A3, A3, A3, A4, A4, A4, A5, A5, A5, A6, A6, A6, A7, A7, A7, A8, A8, A8, A9, A9, A9, AA, AA, AA, AB, AB, AB, AC, AC, AC, AD, AD, AD, AE, AE, AE, AE, AF, AF, AF, B0, B0, B0, B1, B1, B1, B2, B2, B2, B3, B3, B3, B4, B4, B4, B5, B5, B5, B5, B6, B6, B6, B7, B7, B7, B8, B8, B8, B9, B9, B9, B9, BA, BA, BA, BB, BB, BB, BC, BC, BC, BD, BD, BD, BD, BE, BE, BE, BF, BF, BF, C0, C0, C0, C0, C1, C1, C1, C2, C2, C2, C2, C3, C3, C3, C4, C4, C4, C5, C5, C5, C5, C6, C6, C6, C7, C7, C7, C7, C8, C8, C8, C9, C9, C9, C9, CA, CA, CA, CA, CB, CB, CB, CC, CC, CC, CC, CD, CD, CD, CE, CE, CE, CE, CF, CF, CF, CF, D0, D0, D0, D0, D1, D1, D1, D2, D2, D2, D2, D3, D3, D3, D3, D4, D4, D4, D4, D5, D5, D5, D5, D6, D6, D6, D6, D7, D7, D7, D7, D8, D8, D8, D8, D9, D9, D9, D9, DA, DA, DA, DA, DB, DB, DB, DB, DC, DC, DC, DC, DD, DD, DD, DD, DE, DE, DE, DE, DE, DF, DF, DF, DF, E0, E0, E0, E0, E1, E1, E1, E1, E1, E2, E2, E2, E2, E3, E3, E3, E3, E3, E4, E4, E4, E4, E4, E5, E5, E5, E5, E6, E6, E6, E6, E6, E7, E7, E7, E7, E7, E8, E8, E8, E8, E8, E9, E9, E9, E9, E9, EA, EA, EA, EA, EA, EB, EB, EB, EB, EB, EB, EC, EC, EC, EC, EC, ED, ED, ED, ED, ED, ED, EE, EE, EE, EE, EE, EF, EF, EF, EF, EF, EF, F0, F0, F0, F0, F0, F0, F1, F1, F1, F1, F1, F1, F2, F2, F2, F2, F2, F2, F2, F3, F3, F3, F3, F3, F3, F4, F4, F4, F4, F4, F4, F4, F5, F5, F5, F5, F5, F5, F5, F6, F6, F6, F6, F6, F6, F6, F6, F7, F7, F7, F7, F7, F7, F7, F7, F8, F8, F8, F8, F8, F8, F8, F8, F9, F9, F9, F9, F9, F9, F9, F9, F9, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_ROM
CSET operating_mode_a = WRITE_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 9
CSET read_width_b = 9
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = false
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 1024
CSET write_width_a = 9
CSET write_width_b = 9
CSET component_name = bmg_24_vx5_2c89c45c28fef7b6
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FF, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FE, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FC, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1DF, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E0, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E1, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E2, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E3, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E4, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E5, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E6, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E7, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E8, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1E9, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EA, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EB, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1EC, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1ED, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EE, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1EF, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F0, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F1, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F2, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F3, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F4, 1F5, 1F5, 1F5, 1F5, 1F5, 1F5, 1F6, 1F6, 1F6, 1F6, 1F6, 1F6, 1F7, 1F7, 1F7, 1F7, 1F7, 1F7, 1F8, 1F8, 1F8, 1F8, 1F8, 1F8, 1F9, 1F9, 1F9, 1F9, 1F9, 1F9, 1FA, 1FA, 1FA, 1FA, 1FA, 1FA, 1FB, 1FB, 1FB, 1FB, 1FB, 1FB, 1FC, 1FC, 1FC, 1FC, 1FC, 1FD, 1FD, 1FD, 1FD, 1FD, 1FD, 1FE, 1FE, 1FE, 1FE, 1FE, 1FF, 1FF, 1FF, 1FF, 1FF, 0, 0, 0;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_ROM
CSET operating_mode_a = WRITE_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 9
CSET read_width_b = 9
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = false
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 1024
CSET write_width_a = 9
CSET write_width_b = 9
CSET component_name = bmg_24_vx5_7bc1e03f2e4955ca
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_ROM
CSET operating_mode_a = WRITE_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 9
CSET read_width_b = 9
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = false
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 1024
CSET write_width_a = 9
CSET write_width_b = 9
CSET component_name = bmg_24_vx5_8259598782c619da
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 25
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_092422ed79c7db12
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 8
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_01e34ae12479a5e1
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_RAM
CSET operating_mode_a = READ_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 19
CSET read_width_b = 19
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = false
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 256
CSET write_width_a = 19
CSET write_width_b = 19
CSET component_name = bmg_24_vx5_cd3584ee10cade7e
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 8
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_01e34ae12479a5e1
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 9
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_1c25d2b550c5fffc
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 9
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_1c25d2b550c5fffc
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_RAM
CSET operating_mode_a = READ_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 19
CSET read_width_b = 19
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = false
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 512
CSET write_width_a = 19
CSET write_width_b = 19
CSET component_name = bmg_24_vx5_941504d2ced01311
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 10
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_1ee993c8ed57b9ce
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_RAM
CSET operating_mode_a = READ_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 18
CSET read_width_b = 18
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = false
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 256
CSET write_width_a = 18
CSET write_width_b = 18
CSET component_name = bmg_24_vx5_b56a7cdaabc490ac
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_RAM
CSET operating_mode_a = READ_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 18
CSET read_width_b = 18
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = false
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 512
CSET write_width_a = 18
CSET write_width_b = 18
CSET component_name = bmg_24_vx5_0206823b131149d8
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 6
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_fe346e03af2452eb
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_RAM
CSET operating_mode_a = READ_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 11
CSET read_width_b = 11
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = false
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 64
CSET write_width_a = 11
CSET write_width_b = 11
CSET component_name = bmg_24_vx5_94232660d90f6688
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 7
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_722dc5ef3883365e
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 7
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_722dc5ef3883365e
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_RAM
CSET operating_mode_a = READ_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 11
CSET read_width_b = 11
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = false
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 128
CSET write_width_a = 11
CSET write_width_b = 11
CSET component_name = bmg_24_vx5_491b66ad487fb1cf
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Multiplier Virtex5 Xilinx,_Inc. 10.1
# 10.1.03i
CSET ccmimp = Distributed_Memory
CSET clockenable = true
CSET constvalue = 129
CSET internaluser = 0
CSET multiplier_construction = Use_Mults
CSET multtype = Parallel_Multiplier
CSET optgoal = Speed
CSET outputwidthhigh = 19
CSET outputwidthlow = 0
CSET pipestages = 3
CSET portatype = Signed
CSET portawidth = 11
CSET portbtype = Signed
CSET portbwidth = 9
CSET roundpoint = 0
CSET sclrcepriority = CE_Overrides_SCLR
CSET syncclear = true
CSET use_custom_output_width = false
CSET userounding = false
CSET zerodetect = false
CSET component_name = multiplier_virtex5_10_1_b0c844385805a270
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Multiplier Virtex5 Xilinx,_Inc. 10.1
# 10.1.03i
CSET ccmimp = Distributed_Memory
CSET clockenable = true
CSET constvalue = 129
CSET internaluser = 0
CSET multiplier_construction = Use_Mults
CSET multtype = Parallel_Multiplier
CSET optgoal = Speed
CSET outputwidthhigh = 21
CSET outputwidthlow = 0
CSET pipestages = 3
CSET portatype = Signed
CSET portawidth = 12
CSET portbtype = Signed
CSET portbwidth = 10
CSET roundpoint = 0
CSET sclrcepriority = CE_Overrides_SCLR
CSET syncclear = true
CSET use_custom_output_width = false
CSET userounding = false
CSET zerodetect = false
CSET component_name = multiplier_virtex5_10_1_c90585d1a7e9d3a6
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Distributed_Memory_Generator Virtex5 Xilinx,_Inc. 3.3
# 10.1.03i
CSET ce_overrides = sync_controls_overrides_ce
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 10000, B7A5, EDCF, 638A, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET common_output_ce = false
CSET common_output_clk = false
CSET data_width = 18
CSET default_data = 0
CSET default_data_radix = 16
CSET depth = 16
CSET dual_port_address = non_registered
CSET dual_port_output_clock_enable = false
CSET input_clock_enable = false
CSET input_options = non_registered
CSET memory_type = rom
CSET output_options = registered
CSET qualify_we_with_i_ce = false
CSET reset_qdpo = false
CSET reset_qspo = false
CSET single_port_output_clock_enable = true
CSET sync_reset_qdpo = false
CSET sync_reset_qspo = false
CSET component_name = dmg_33_vx5_3b5827b9b9c34c2c
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Distributed_Memory_Generator Virtex5 Xilinx,_Inc. 3.3
# 10.1.03i
CSET ce_overrides = sync_controls_overrides_ce
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 10000, 180, B7A5, 34BA5, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET common_output_ce = false
CSET common_output_clk = false
CSET data_width = 18
CSET default_data = 0
CSET default_data_radix = 16
CSET depth = 16
CSET dual_port_address = non_registered
CSET dual_port_output_clock_enable = false
CSET input_clock_enable = false
CSET input_options = non_registered
CSET memory_type = rom
CSET output_options = registered
CSET qualify_we_with_i_ce = false
CSET reset_qdpo = false
CSET reset_qspo = false
CSET single_port_output_clock_enable = true
CSET sync_reset_qdpo = false
CSET sync_reset_qspo = false
CSET component_name = dmg_33_vx5_6ab87bec3a8932d3
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Distributed_Memory_Generator Virtex5 Xilinx,_Inc. 3.3
# 10.1.03i
CSET ce_overrides = sync_controls_overrides_ce
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 10000, 34BA5, 638A, 31431, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET common_output_ce = false
CSET common_output_clk = false
CSET data_width = 18
CSET default_data = 0
CSET default_data_radix = 16
CSET depth = 16
CSET dual_port_address = non_registered
CSET dual_port_output_clock_enable = false
CSET input_clock_enable = false
CSET input_options = non_registered
CSET memory_type = rom
CSET output_options = registered
CSET qualify_we_with_i_ce = false
CSET reset_qdpo = false
CSET reset_qspo = false
CSET single_port_output_clock_enable = true
CSET sync_reset_qdpo = false
CSET sync_reset_qspo = false
CSET component_name = dmg_33_vx5_af86f8a7a0de7d76
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 5
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_ad5bcb1136ed8cf6
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 6
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_fe346e03af2452eb
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Multiplier Virtex5 Xilinx,_Inc. 10.1
# 10.1.03i
CSET ccmimp = Distributed_Memory
CSET clockenable = true
CSET constvalue = 129
CSET internaluser = 0
CSET multiplier_construction = Use_Mults
CSET multtype = Parallel_Multiplier
CSET optgoal = Speed
CSET outputwidthhigh = 21
CSET outputwidthlow = 0
CSET pipestages = 3
CSET portatype = Signed
CSET portawidth = 13
CSET portbtype = Signed
CSET portbwidth = 9
CSET roundpoint = 0
CSET sclrcepriority = CE_Overrides_SCLR
CSET syncclear = true
CSET use_custom_output_width = false
CSET userounding = false
CSET zerodetect = false
CSET component_name = multiplier_virtex5_10_1_845caa9bc89072e0
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Multiplier Virtex5 Xilinx,_Inc. 10.1
# 10.1.03i
CSET ccmimp = Distributed_Memory
CSET clockenable = true
CSET constvalue = 129
CSET internaluser = 0
CSET multiplier_construction = Use_Mults
CSET multtype = Parallel_Multiplier
CSET optgoal = Speed
CSET outputwidthhigh = 23
CSET outputwidthlow = 0
CSET pipestages = 3
CSET portatype = Signed
CSET portawidth = 14
CSET portbtype = Signed
CSET portbwidth = 10
CSET roundpoint = 0
CSET sclrcepriority = CE_Overrides_SCLR
CSET syncclear = true
CSET use_custom_output_width = false
CSET userounding = false
CSET zerodetect = false
CSET component_name = multiplier_virtex5_10_1_35568d5aa6a70475
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Distributed_Memory_Generator Virtex5 Xilinx,_Inc. 3.3
# 10.1.03i
CSET ce_overrides = sync_controls_overrides_ce
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 10000, B7A5, EDCF, 638A, FDE7, 8F96, D5B9, 3382, FFF3, A39D, E3C4, 4B86, F5DB, 798F, C7AF, 1B81;
]
CSET common_output_ce = false
CSET common_output_clk = false
CSET data_width = 18
CSET default_data = 0
CSET default_data_radix = 16
CSET depth = 16
CSET dual_port_address = non_registered
CSET dual_port_output_clock_enable = false
CSET input_clock_enable = false
CSET input_options = non_registered
CSET memory_type = rom
CSET output_options = registered
CSET qualify_we_with_i_ce = false
CSET reset_qdpo = false
CSET reset_qspo = false
CSET single_port_output_clock_enable = true
CSET sync_reset_qdpo = false
CSET sync_reset_qspo = false
CSET component_name = dmg_33_vx5_efe4f2e28a6a56b5
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Distributed_Memory_Generator Virtex5 Xilinx,_Inc. 3.3
# 10.1.03i
CSET ce_overrides = sync_controls_overrides_ce
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 10000, 180, B7A5, 34BA5, EDCF, 39F8A, 638A, 315CF, FDE7, 3CF82, 8F96, 32DB9, D5B9, 37396, 3382, 305E7;
]
CSET common_output_ce = false
CSET common_output_clk = false
CSET data_width = 18
CSET default_data = 0
CSET default_data_radix = 16
CSET depth = 16
CSET dual_port_address = non_registered
CSET dual_port_output_clock_enable = false
CSET input_clock_enable = false
CSET input_options = non_registered
CSET memory_type = rom
CSET output_options = registered
CSET qualify_we_with_i_ce = false
CSET reset_qdpo = false
CSET reset_qspo = false
CSET single_port_output_clock_enable = true
CSET sync_reset_qdpo = false
CSET sync_reset_qspo = false
CSET component_name = dmg_33_vx5_47bf930170fd8e60
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Distributed_Memory_Generator Virtex5 Xilinx,_Inc. 3.3
# 10.1.03i
CSET ce_overrides = sync_controls_overrides_ce
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 10000, 34BA5, 638A, 31431, D5B9, 305E7, 3CF82, 3726A, F5DB, 31FC4, 1B81, 33A51, A39D, 3020D, 3898F, 3B67A;
]
CSET common_output_ce = false
CSET common_output_clk = false
CSET data_width = 18
CSET default_data = 0
CSET default_data_radix = 16
CSET depth = 16
CSET dual_port_address = non_registered
CSET dual_port_output_clock_enable = false
CSET input_clock_enable = false
CSET input_options = non_registered
CSET memory_type = rom
CSET output_options = registered
CSET qualify_we_with_i_ce = false
CSET reset_qdpo = false
CSET reset_qspo = false
CSET single_port_output_clock_enable = true
CSET sync_reset_qdpo = false
CSET sync_reset_qspo = false
CSET component_name = dmg_33_vx5_27954da46fb8f5d8
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 3
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_924a7f7132ea4004
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 4
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_833a35886d0c544c
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Multiplier Virtex5 Xilinx,_Inc. 10.1
# 10.1.03i
CSET ccmimp = Distributed_Memory
CSET clockenable = true
CSET constvalue = 129
CSET internaluser = 0
CSET multiplier_construction = Use_Mults
CSET multtype = Parallel_Multiplier
CSET optgoal = Speed
CSET outputwidthhigh = 23
CSET outputwidthlow = 0
CSET pipestages = 3
CSET portatype = Signed
CSET portawidth = 15
CSET portbtype = Signed
CSET portbwidth = 9
CSET roundpoint = 0
CSET sclrcepriority = CE_Overrides_SCLR
CSET syncclear = true
CSET use_custom_output_width = false
CSET userounding = false
CSET zerodetect = false
CSET component_name = multiplier_virtex5_10_1_9a2572cfdd818f42
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Multiplier Virtex5 Xilinx,_Inc. 10.1
# 10.1.03i
CSET ccmimp = Distributed_Memory
CSET clockenable = true
CSET constvalue = 129
CSET internaluser = 0
CSET multiplier_construction = Use_Mults
CSET multtype = Parallel_Multiplier
CSET optgoal = Speed
CSET outputwidthhigh = 25
CSET outputwidthlow = 0
CSET pipestages = 3
CSET portatype = Signed
CSET portawidth = 16
CSET portbtype = Signed
CSET portbwidth = 10
CSET roundpoint = 0
CSET sclrcepriority = CE_Overrides_SCLR
CSET syncclear = true
CSET use_custom_output_width = false
CSET userounding = false
CSET zerodetect = false
CSET component_name = multiplier_virtex5_10_1_e96fd0f2d7a7d0c5
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 10000, B7A5, EDCF, 638A, FDE7, 8F96, D5B9, 3382, FFF3, A39D, E3C4, 4B86, F5DB, 798F, C7AF, 1B81, 101FA, ADA1, E9C9, 5787, F9E1, 8592, CFB4, 2781, FFED, 9999, DDBE, 3F84, F3D5, 6F8C, BFAA, D80, 101FD, B1A3, EBCC, 5D89, FBE4, 8994, D3B6, 2D82, FFF0, 9F9B, DFC1, 4585, F5D8, 758E, C3AC, 1380, 101F7, A99F, E5C6, 5186, F7DE, 7F91, CBB1, 2181, FDEA, 9597, D9BC, 3983, EFD2, 698B, BBA8, 780;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_ROM
CSET operating_mode_a = WRITE_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 18
CSET read_width_b = 18
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = false
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 64
CSET write_width_a = 18
CSET write_width_b = 18
CSET component_name = bmg_24_vx5_e356d8b9149f54d5
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 10000, 180, B7A5, 34BA5, EDCF, 39F8A, 638A, 315CF, FDE7, 3CF82, 8F96, 32DB9, D5B9, 37396, 3382, 305E7, FFF3, 3E781, A39D, 33BAF, E3C4, 3898F, 4B86, 30DDB, F5DB, 3B786, 798F, 31FC4, C7AF, 35F9D, 1B81, 303F3, 101FA, 3F580, ADA1, 343AA, E9C9, 3938C, 5787, 30FD5, F9E1, 3C384, 8592, 325BE, CFB4, 36999, 2781, 303ED, FFED, 3DB81, 9999, 333B4, DDBE, 37D92, 3F84, 309E1, F3D5, 3AB87, 6F8C, 319C9, BFAA, 355A1, D80, 301FA;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_ROM
CSET operating_mode_a = WRITE_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 18
CSET read_width_b = 18
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = false
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 64
CSET write_width_a = 18
CSET write_width_b = 18
CSET component_name = bmg_24_vx5_c5c136a08dd56dbc
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 10000, 34BA5, 638A, 31431, D5B9, 305E7, 3CF82, 3726A, F5DB, 31FC4, 1B81, 33A51, A39D, 3020D, 3898F, 3B67A, FFED, 333B4, 3F84, 32442, BFAA, 301FA, 3AB87, 39274, E9C9, 30FD5, 3F580, 3545F, 8592, 3081F, 36999, 3DA7F, 101F7, 33FAC, 5186, 31C3A, CBB1, 303F0, 3BD85, 3826F, EFD2, 317CC, 780, 34658, 9597, 30416, 37994, 3C87D, FBE4, 329BC, 2D82, 32E4A, B1A3, 30003, 3998B, 3A477, DFC1, 30BDE, 3E181, 36265, 758E, 30C28, 3599F, 3EE80;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_ROM
CSET operating_mode_a = WRITE_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 18
CSET read_width_b = 18
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = false
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 64
CSET write_width_a = 18
CSET write_width_b = 18
CSET component_name = bmg_24_vx5_9d8577c93c4baa0d
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 2
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_76ea00975735b561
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Multiplier Virtex5 Xilinx,_Inc. 10.1
# 10.1.03i
CSET ccmimp = Distributed_Memory
CSET clockenable = true
CSET constvalue = 129
CSET internaluser = 0
CSET multiplier_construction = Use_Mults
CSET multtype = Parallel_Multiplier
CSET optgoal = Speed
CSET outputwidthhigh = 25
CSET outputwidthlow = 0
CSET pipestages = 3
CSET portatype = Signed
CSET portawidth = 17
CSET portbtype = Signed
CSET portbwidth = 9
CSET roundpoint = 0
CSET sclrcepriority = CE_Overrides_SCLR
CSET syncclear = true
CSET use_custom_output_width = false
CSET userounding = false
CSET zerodetect = false
CSET component_name = multiplier_virtex5_10_1_db7246963acedc92
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Multiplier Virtex5 Xilinx,_Inc. 10.1
# 10.1.03i
CSET ccmimp = Distributed_Memory
CSET clockenable = true
CSET constvalue = 129
CSET internaluser = 0
CSET multiplier_construction = Use_Mults
CSET multtype = Parallel_Multiplier
CSET optgoal = Speed
CSET outputwidthhigh = 27
CSET outputwidthlow = 0
CSET pipestages = 3
CSET portatype = Signed
CSET portawidth = 18
CSET portbtype = Signed
CSET portbwidth = 10
CSET roundpoint = 0
CSET sclrcepriority = CE_Overrides_SCLR
CSET syncclear = true
CSET use_custom_output_width = false
CSET userounding = false
CSET zerodetect = false
CSET component_name = multiplier_virtex5_10_1_34b4d3fe22ca9845
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 10000, B7A5, EDCF, 638A, FDE7, 8F96, D5B9, 3382, FFF3, A39D, E3C4, 4B86, F5DB, 798F, C7AF, 1B81, 101FA, ADA1, E9C9, 5787, F9E1, 8592, CFB4, 2781, FFED, 9999, DDBE, 3F84, F3D5, 6F8C, BFAA, D80, 101FD, B1A3, EBCC, 5D89, FBE4, 8994, D3B6, 2D82, FFF0, 9F9B, DFC1, 4585, F5D8, 758E, C3AC, 1380, 101F7, A99F, E5C6, 5186, F7DE, 7F91, CBB1, 2181, FDEA, 9597, D9BC, 3983, EFD2, 698B, BBA8, 780, 101FE, B3A4, EDCE, 6189, FBE5, 8D95, D5B8, 2F82, FFF2, A19C, E1C2, 4985, F5D9, 778E, C5AE, 1780, 101F8, ABA0, E7C8, 5587, F9DF, 8191, CDB2, 2381, FDEC, 9798, DBBD, 3D83, F1D3, 6B8C, BDA9, B80, 101FB, AFA2, E9CB, 5B88, FBE2, 8793, D1B5, 2982, FFEF, 9D9A, DFC0, 4384, F3D6, 718D, C1AB, 1180, 101F5, A59E, E5C5, 4F86, F7DC, 7D90, C9B0, 1D81, FDE9, 9196, D7BA, 3783, EFD0, 658A, B9A7, 580, 101FF, B5A5, EDCE, 6189, FBE6, 8D95, D5B8, 3182, FFF3, A39D, E3C3, 4985, F5DA, 798F, C5AE, 1981, 101F9, ABA1, E7C9, 5587, F9E0, 8392, CDB3, 2581, FDEC, 9999, DBBE, 3D84, F1D4, 6D8C, BDA9, B80, 101FC, B1A3, EBCB, 5B88, FBE3, 8993, D1B6, 2B82, FFF0, 9D9B, DFC0, 4384, F3D7, 738D, C1AC, 1380, 101F6, A79F, E5C6, 4F86, F7DD, 7D90, C9B1, 1F81, FDE9, 9397, D9BB, 3783, EFD1, 678B, B9A7, 580, 101FE, B3A4, EBCD, 5F89, FBE5, 8B94, D3B7, 2F82, FFF1, 9F9C, E1C2, 4785, F5D9, 758E, C3AD, 1580, 101F7, A9A0, E7C7, 5387, F9DF, 8191, CBB2, 2181, FDEB, 9598, DBBC, 3B83, F1D3, 6B8B, BBA8, 980, 101FB, AFA2, E9CA, 5988, F9E2, 8593, CFB4, 2982, FFEE, 9B9A, DDBF, 4184, F3D6, 6F8D, BFAB, F80, FFF4, A59E, E3C4, 4D86, F7DC, 7B8F, C7AF, 1B81, FDE8, 9196, D7BA, 3583, EFD0, 658A, B7A6, 380;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_ROM
CSET operating_mode_a = WRITE_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 18
CSET read_width_b = 18
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = false
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 256
CSET write_width_a = 18
CSET write_width_b = 18
CSET component_name = bmg_24_vx5_462f2ec6a7a3f012
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 10000, 180, B7A5, 34BA5, EDCF, 39F8A, 638A, 315CF, FDE7, 3CF82, 8F96, 32DB9, D5B9, 37396, 3382, 305E7, FFF3, 3E781, A39D, 33BAF, E3C4, 3898F, 4B86, 30DDB, F5DB, 3B786, 798F, 31FC4, C7AF, 35F9D, 1B81, 303F3, 101FA, 3F580, ADA1, 343AA, E9C9, 3938C, 5787, 30FD5, F9E1, 3C384, 8592, 325BE, CFB4, 36999, 2781, 303ED, FFED, 3DB81, 9999, 333B4, DDBE, 37D92, 3F84, 309E1, F3D5, 3AB87, 6F8C, 319C9, BFAA, 355A1, D80, 301FA, 101FD, 3FB80, B1A3, 347A8, EBCC, 3998B, 5D89, 313D2, FBE4, 3C983, 8994, 329BC, D3B6, 36D97, 2D82, 305EA, FFF0, 3E181, 9F9B, 337B1, DFC1, 38391, 4585, 30BDE, F5D8, 3B186, 758E, 31DC6, C3AC, 3599F, 1380, 301F7, 101F7, 3EF80, A99F, 33FAC, E5C6, 38D8E, 5186, 30DD8, F7DE, 3BD85, 7F91, 323C1, CBB1, 3639B, 2181, 303F0, FDEA, 3D582, 9597, 32FB6, D9BC, 37994, 3983, 307E4, EFD2, 3A589, 698B, 317CC, BBA8, 351A3, 780, 301FD, 101FE, 3FD80, B3A4, 349A7, EDCE, 39D8A, 6189, 313D0, FBE5, 3CB83, 8D95, 32BBA, D5B8, 37196, 2F82, 305E9, FFF2, 3E581, A19C, 339B0, E1C2, 38590, 4985, 30BDC, F5D9, 3B386, 778E, 31DC5, C5AE, 35D9E, 1780, 301F5, 101F8, 3F180, ABA0, 341AB, E7C8, 3918D, 5587, 30FD6, F9DF, 3BF84, 8191, 323C0, CDB2, 3659A, 2381, 303EF, FDEC, 3D982, 9798, 331B5, DBBD, 37B93, 3D83, 307E2, F1D3, 3A788, 6B8C, 319CB, BDA9, 353A2, B80, 301FB, 101FB, 3F780, AFA2, 345A9, E9CB, 3978C, 5B88, 311D3, FBE2, 3C583, 8793, 327BD, D1B5, 36B98, 2982, 305EC, FFEF, 3DF81, 9D9A, 335B2, DFC0, 38191, 4384, 309DF, F3D6, 3AD87, 718D, 31BC8, C1AB, 357A0, 1180, 301F8, 101F5, 3EB80, A59E, 33DAE, E5C5, 38B8E, 4F86, 30DD9, F7DC, 3B985, 7D90, 321C2, C9B0, 3619C, 1D81, 303F2, FDE9, 3D382, 9196, 32DB8, D7BA, 37595, 3783, 307E5, EFD0, 3A189, 658A, 315CE, B9A7, 34FA4, 580, 301FE;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_ROM
CSET operating_mode_a = WRITE_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 18
CSET read_width_b = 18
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = false
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 256
CSET write_width_a = 18
CSET write_width_b = 18
CSET component_name = bmg_24_vx5_cee1e5321fc14302
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 10000, 34BA5, 638A, 31431, D5B9, 305E7, 3CF82, 3726A, F5DB, 31FC4, 1B81, 33A51, A39D, 3020D, 3898F, 3B67A, FFED, 333B4, 3F84, 32442, BFAA, 301FA, 3AB87, 39274, E9C9, 30FD5, 3F580, 3545F, 8592, 3081F, 36999, 3DA7F, 101F7, 33FAC, 5186, 31C3A, CBB1, 303F0, 3BD85, 3826F, EFD2, 317CC, 780, 34658, 9597, 30416, 37994, 3C87D, FBE4, 329BC, 2D82, 32E4A, B1A3, 30003, 3998B, 3A477, DFC1, 30BDE, 3E181, 36265, 758E, 30C28, 3599F, 3EE80, 101FB, 345A9, 5B88, 31835, D1B5, 305EC, 3C583, 37A6D, F3D6, 31BC8, 1180, 34055, 9D9A, 30211, 38191, 3BE7C, FDE9, 32DB8, 3783, 32A46, B9A7, 301FE, 3A189, 39C76, E5C5, 30DD9, 3EB80, 35C62, 7D90, 30A24, 3619C, 3E47F, FFF2, 339B0, 4985, 3203E, C5AE, 301F5, 3B386, 38A72, EDCE, 313D0, 3FD80, 34E5C, 8D95, 3061B, 37196, 3D27E, F9DF, 323C0, 2381, 3344E, ABA0, 30008, 3918D, 3AC79, DBBD, 307E2, 3D982, 36A68, 6B8C, 3102D, 353A2, 3F680, 101FE, 349A7, 5F89, 31633, D3B7, 305E9, 3CB83, 3766C, F5D9, 31DC6, 1580, 33E53, 9F9C, 3020F, 38590, 3BA7B, FDEB, 331B6, 3B83, 32644, BBA8, 301FC, 3A788, 39675, E7C7, 30FD7, 3EF80, 35860, 8191, 30821, 3659B, 3E07F, FFF4, 33DAE, 4D86, 31E3C, C7AF, 303F3, 3B985, 38671, EFD0, 315CE, 380, 34A5A, 9196, 30418, 37595, 3CC7D, F9E2, 327BE, 2982, 3324C, AFA2, 30005, 3958C, 3A878, DDBF, 309E0, 3DD81, 36666, 6F8D, 30E2A, 357A1, 3F280, 101F9, 343AB, 5587, 31A37, CDB3, 303EE, 3C184, 37E6E, F1D4, 319CA, B80, 34457, 9999, 30414, 37D93, 3C47C, FBE6, 32BBA, 3182, 32C48, B5A5, 30001, 39D8A, 3A077, E3C3, 30BDC, 3E781, 35E63, 798F, 30C26, 35D9E, 3E87F, FFF0, 337B2, 4384, 32240, C1AC, 301F7, 3AF87, 38E73, EBCB, 311D3, 3F980, 3505D, 8993, 3061D, 36D98, 3D67E, F7DD, 321C2, 1F81, 3384F, A79F, 3000A, 38D8E, 3B27A, D9BB, 307E5, 3D382, 36E69, 678B, 3122F, 34FA4, 3FC80;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_ROM
CSET operating_mode_a = WRITE_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 18
CSET read_width_b = 18
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = false
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 256
CSET write_width_a = 18
CSET write_width_b = 18
CSET component_name = bmg_24_vx5_2c49e6ef11a51d10
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Multiplier Virtex5 Xilinx,_Inc. 10.1
# 10.1.03i
CSET ccmimp = Distributed_Memory
CSET clockenable = true
CSET constvalue = 129
CSET internaluser = 0
CSET multiplier_construction = Use_Mults
CSET multtype = Parallel_Multiplier
CSET optgoal = Speed
CSET outputwidthhigh = 37
CSET outputwidthlow = 0
CSET pipestages = 4
CSET portatype = Signed
CSET portawidth = 19
CSET portbtype = Signed
CSET portbwidth = 19
CSET roundpoint = 0
CSET sclrcepriority = CE_Overrides_SCLR
CSET syncclear = true
CSET use_custom_output_width = false
CSET userounding = false
CSET zerodetect = false
CSET component_name = multiplier_virtex5_10_1_36b8f4cb731cc5b3
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 11
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_ed17144209261f47
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 10
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_1ee993c8ed57b9ce
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Block_Memory_Generator Virtex5 Xilinx,_Inc. 2.4
# 10.1.03i
CSET algorithm = Minimum_Area
CSET assume_synchronous_clk = false
CSET byte_size = 9
CSET coe_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET collision_warnings = ALL
CSET disable_collision_warnings = false
CSET enable_a = Use_ENA_Pin
CSET enable_b = Always_Enabled
CSET load_init_file = TRUE
CSET memory_type = Single_Port_RAM
CSET operating_mode_a = READ_FIRST
CSET operating_mode_b = WRITE_FIRST
CSET output_reset_value_a = 0
CSET output_reset_value_b = 0
CSET primitive = 8kx2
CSET read_width_a = 32
CSET read_width_b = 32
CSET register_output_of_memory_core = false
CSET register_output_of_memory_primitives = true
CSET remaining_memory_locations = 0
CSET use_byte_write_enable = false
CSET use_regcea_pin = false
CSET use_regceb_pin = false
CSET use_ssra_pin = FALSE
CSET use_ssrb_pin = FALSE
CSET write_depth_a = 1024
CSET write_width_a = 32
CSET write_width_b = 32
CSET component_name = bmg_24_vx5_6f3d016421754f60
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 32
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_487c95d8131ef26d
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex5
SET devicefamily = virtex5
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex5 Xilinx,_Inc. 10.0
# 10.1.03i
CSET ainit_value = 0
CSET ce = true
CSET count_mode = UP
CSET fb_latency = 0
CSET final_count_value = 1
CSET implementation = Fabric
CSET increment_value = 1
CSET latency = 1
CSET load = false
CSET output_width = 27
CSET restrict_count = false
CSET sclr = false
CSET sinit = true
CSET sinit_value = 0
CSET sset = false
CSET sync_ce_priority = Sync_Overrides_CE
CSET sync_threshold_output = false
CSET syncctrlpriority = Reset_Overrides_Set
CSET component_name = binary_counter_virtex5_10_0_f8c7b661c01eeb1d
GENERATE
