
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22776
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1033.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter S0_mode_controller bound to: 3'b000 
	Parameter S1_mode_controller bound to: 3'b001 
	Parameter S2_mode_controller bound to: 3'b010 
	Parameter S3_mode_controller bound to: 3'b011 
	Parameter S4_mode_controller bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_2' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_2' (1#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_3' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_11' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/pipeline_11.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_11' (2#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/pipeline_11.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_3' (3#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (4#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'autotester_4' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/autotester_4.v:7]
	Parameter IDLE_auto_controller bound to: 5'b00000 
	Parameter S0_auto_controller bound to: 5'b00001 
	Parameter S1_auto_controller bound to: 5'b00010 
	Parameter S2_auto_controller bound to: 5'b00011 
	Parameter S3_auto_controller bound to: 5'b00100 
	Parameter S4_auto_controller bound to: 5'b00101 
	Parameter S5_auto_controller bound to: 5'b00110 
	Parameter S6_auto_controller bound to: 5'b00111 
	Parameter S7_auto_controller bound to: 5'b01000 
	Parameter S8_auto_controller bound to: 5'b01001 
	Parameter S9_auto_controller bound to: 5'b01010 
	Parameter S10_auto_controller bound to: 5'b01011 
	Parameter S11_auto_controller bound to: 5'b01100 
	Parameter S12_auto_controller bound to: 5'b01101 
	Parameter S13_auto_controller bound to: 5'b01110 
	Parameter S14_auto_controller bound to: 5'b01111 
	Parameter S15_auto_controller bound to: 5'b10000 
	Parameter ERROR_auto_controller bound to: 5'b10001 
INFO: [Synth 8-6157] synthesizing module 'alu_12' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/alu_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'add_sub16bit_23' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/add_sub16bit_23.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder1b_30' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/adder1b_30.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder1b_30' (5#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/adder1b_30.v:7]
INFO: [Synth 8-6155] done synthesizing module 'add_sub16bit_23' (6#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/add_sub16bit_23.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_24' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/boolean_24.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/boolean_24.v:19]
INFO: [Synth 8-6155] done synthesizing module 'boolean_24' (7#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/boolean_24.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_25' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/shifter_25.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/shifter_25.v:19]
INFO: [Synth 8-6155] done synthesizing module 'shifter_25' (8#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/shifter_25.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_26' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/comparator_26.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/comparator_26.v:25]
INFO: [Synth 8-6155] done synthesizing module 'comparator_26' (9#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/comparator_26.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/alu_12.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/alu_12.v:135]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/alu_12.v:151]
INFO: [Synth 8-6155] done synthesizing module 'alu_12' (10#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/alu_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_13' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/counter_13.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11000 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 25'b0111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_13' (11#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/counter_13.v:14]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_14' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/edge_detector_14.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_14' (12#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/edge_detector_14.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/autotester_4.v:111]
INFO: [Synth 8-6155] done synthesizing module 'autotester_4' (13#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/autotester_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'manualtester_5' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/manualtester_5.v:7]
	Parameter S0_input_controller bound to: 2'b00 
	Parameter S1_input_controller bound to: 2'b01 
	Parameter S2_input_controller bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/manualtester_5.v:52]
INFO: [Synth 8-6155] done synthesizing module 'manualtester_5' (14#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/manualtester_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'segtest_6' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/segtest_6.v:7]
	Parameter IDLE_auto_controller bound to: 3'b000 
	Parameter S0_auto_controller bound to: 3'b001 
	Parameter S1_auto_controller bound to: 3'b010 
	Parameter S2_auto_controller bound to: 3'b011 
	Parameter S3_auto_controller bound to: 3'b100 
	Parameter S4_auto_controller bound to: 3'b101 
	Parameter S5_auto_controller bound to: 3'b110 
	Parameter S6_auto_controller bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'counter_15' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/counter_15.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11011 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 28'b0111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_15' (15#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/counter_15.v:14]
INFO: [Synth 8-6155] done synthesizing module 'segtest_6' (16#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/segtest_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_7' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/multi_seven_seg_7.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_16' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/counter_16.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_16' (17#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/counter_16.v:14]
INFO: [Synth 8-6157] synthesizing module 'lut_17' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/lut_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'lut_17' (18#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/lut_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_18' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/decoder_18.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_18' (19#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/decoder_18.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_7' (20#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/multi_seven_seg_7.v:12]
INFO: [Synth 8-6157] synthesizing module 'eighteen_seven_seg_8' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/eighteen_seven_seg_8.v:12]
	Parameter DIGITS bound to: 5'b10010 
	Parameter DIV bound to: 4'b1101 
	Parameter DIGIT_BITS bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'counter_19' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/counter_19.v:14]
	Parameter SIZE bound to: 3'b101 
	Parameter DIV bound to: 4'b1101 
	Parameter TOP bound to: 6'b010001 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 19'b0100011111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_19' (21#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/counter_19.v:14]
INFO: [Synth 8-6157] synthesizing module 'decoder_20' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/decoder_20.v:11]
	Parameter WIDTH bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'decoder_20' (22#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/decoder_20.v:11]
INFO: [Synth 8-6155] done synthesizing module 'eighteen_seven_seg_8' (23#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/eighteen_seven_seg_8.v:12]
INFO: [Synth 8-6157] synthesizing module 'game_9' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/game_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'controlunit_21' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/controlunit_21.v:7]
	Parameter START_game_controller bound to: 5'b00000 
	Parameter WIPE_game_controller bound to: 5'b00001 
	Parameter IDLE_game_controller bound to: 5'b00010 
	Parameter ERROR_game_controller bound to: 5'b00011 
	Parameter SET_RXYZ_game_controller bound to: 5'b00100 
	Parameter CHECK1_2_game_controller bound to: 5'b00101 
	Parameter CHECK2_3_game_controller bound to: 5'b00110 
	Parameter CHECK1_3_game_controller bound to: 5'b00111 
	Parameter CHECK2_game_controller bound to: 5'b01000 
	Parameter MERGE_ADD_CLEAR_game_controller bound to: 5'b01001 
	Parameter ALIGN1_2_game_controller bound to: 5'b01010 
	Parameter ALIGN2_3_game_controller bound to: 5'b01011 
	Parameter ALIGN1_3_game_controller bound to: 5'b01100 
	Parameter CHECK_WIN_game_controller bound to: 5'b01101 
	Parameter MAKE_LIST_game_controller bound to: 5'b01110 
	Parameter ADD_NUM_game_controller bound to: 5'b01111 
	Parameter CHECK_LOSE_game_controller bound to: 5'b10000 
	Parameter LOSE_game_controller bound to: 5'b10001 
	Parameter WIN_game_controller bound to: 5'b10010 
	Parameter GAMEOVER_game_controller bound to: 5'b10011 
INFO: [Synth 8-6157] synthesizing module 'regfile_27' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/regfile_27.v:7]
INFO: [Synth 8-6155] done synthesizing module 'regfile_27' (24#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/regfile_27.v:7]
INFO: [Synth 8-6157] synthesizing module 'rand_gen_22' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/rand_gen_22.v:7]
	Parameter START_game_step bound to: 2'b00 
	Parameter RAND_game_step bound to: 2'b01 
	Parameter DONE_game_step bound to: 2'b10 
	Parameter BITMASK_rand_step bound to: 2'b00 
	Parameter MULTIPLY_rand_step bound to: 2'b01 
	Parameter EXTRACT_rand_step bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_28' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/counter_28.v:14]
	Parameter SIZE bound to: 6'b100000 
	Parameter DIV bound to: 1'b0 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'counter_28' (25#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/counter_28.v:14]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_29' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/pn_gen_29.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_29' (26#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/pn_gen_29.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/rand_gen_22.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/rand_gen_22.v:73]
INFO: [Synth 8-6155] done synthesizing module 'rand_gen_22' (27#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/rand_gen_22.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/controlunit_21.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/controlunit_21.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/controlunit_21.v:221]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/controlunit_21.v:168]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/controlunit_21.v:254]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/controlunit_21.v:447]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/controlunit_21.v:472]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/controlunit_21.v:122]
INFO: [Synth 8-6155] done synthesizing module 'controlunit_21' (28#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/controlunit_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'game_9' (29#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/game_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'randgen_autotester_10' [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/randgen_autotester_10.v:7]
	Parameter FULL_state bound to: 2'b00 
	Parameter EMPTY_state bound to: 2'b01 
	Parameter THREE_state bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/randgen_autotester_10.v:46]
INFO: [Synth 8-6155] done synthesizing module 'randgen_autotester_10' (30#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/randgen_autotester_10.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/au_top_0.v:165]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (31#1) [D:/GitHub/50.002-ALU/work/vivado/50.002 1D/50.002 1D.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1033.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1033.066 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1033.066 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/50.002-ALU/constraint/override.xdc]
Finished Parsing XDC File [D:/GitHub/50.002-ALU/constraint/override.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GitHub/50.002-ALU/constraint/override.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/GitHub/50.002-ALU/work/constraint/custom.xdc]
Finished Parsing XDC File [D:/GitHub/50.002-ALU/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GitHub/50.002-ALU/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1033.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1033.066 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1033.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1033.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1033.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_input_controller_q_reg' in module 'manualtester_5'
INFO: [Synth 8-802] inferred FSM for state register 'M_game_step_q_reg' in module 'rand_gen_22'
INFO: [Synth 8-802] inferred FSM for state register 'M_rand_step_q_reg' in module 'rand_gen_22'
INFO: [Synth 8-802] inferred FSM for state register 'M_game_controller_q_reg' in module 'controlunit_21'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'randgen_autotester_10'
INFO: [Synth 8-802] inferred FSM for state register 'M_mode_controller_q_reg' in module 'au_top_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     S0_input_controller |                              001 |                               00
     S2_input_controller |                              010 |                               10
     S1_input_controller |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_input_controller_q_reg' using encoding 'one-hot' in module 'manualtester_5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       BITMASK_rand_step |                              001 |                               00
      MULTIPLY_rand_step |                              010 |                               01
       EXTRACT_rand_step |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_rand_step_q_reg' using encoding 'one-hot' in module 'rand_gen_22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         START_game_step |                              001 |                               00
          RAND_game_step |                              010 |                               01
          DONE_game_step |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_step_q_reg' using encoding 'one-hot' in module 'rand_gen_22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    WIPE_game_controller |                            00000 |                            00001
   START_game_controller |                            00001 |                            00000
CHECK_WIN_game_controller |                            00010 |                            01101
     WIN_game_controller |                            00011 |                            10010
MAKE_LIST_game_controller |                            00100 |                            01110
 ADD_NUM_game_controller |                            00101 |                            01111
CHECK_LOSE_game_controller |                            00110 |                            10000
    IDLE_game_controller |                            00111 |                            00010
SET_RXYZ_game_controller |                            01000 |                            00100
CHECK1_2_game_controller |                            01001 |                            00101
CHECK2_3_game_controller |                            01010 |                            00110
CHECK1_3_game_controller |                            01011 |                            00111
  CHECK2_game_controller |                            01100 |                            01000
MERGE_ADD_CLEAR_game_controller |                            01101 |                            01001
ALIGN1_2_game_controller |                            01110 |                            01010
ALIGN2_3_game_controller |                            01111 |                            01011
ALIGN1_3_game_controller |                            10000 |                            01100
    LOSE_game_controller |                            10001 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_controller_q_reg' using encoding 'sequential' in module 'controlunit_21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              FULL_state |                               00 |                               00
             THREE_state |                               01 |                               10
             EMPTY_state |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'randgen_autotester_10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      S0_mode_controller |                              000 |                              000
      S1_mode_controller |                              001 |                              001
      S2_mode_controller |                              010 |                              010
      S3_mode_controller |                              011 |                              011
      S4_mode_controller |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_mode_controller_q_reg' using encoding 'sequential' in module 'au_top_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1033.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   4 Input     32 Bit         XORs := 2     
	   2 Input     16 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 80    
	   2 Input      1 Bit         XORs := 10    
+---XORs : 
	                5 Bit    Wide XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input  512 Bit        Muxes := 6     
	   5 Input   90 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   5 Input   24 Bit        Muxes := 2     
	   3 Input   24 Bit        Muxes := 1     
	  19 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	  18 Input   20 Bit        Muxes := 1     
	   5 Input   20 Bit        Muxes := 1     
	   8 Input   20 Bit        Muxes := 1     
	   3 Input   20 Bit        Muxes := 1     
	  19 Input   20 Bit        Muxes := 1     
	   3 Input   19 Bit        Muxes := 1     
	   8 Input   18 Bit        Muxes := 5     
	   2 Input   18 Bit        Muxes := 3     
	   5 Input   17 Bit        Muxes := 5     
	   4 Input   17 Bit        Muxes := 10    
	   2 Input   16 Bit        Muxes := 36    
	   4 Input   16 Bit        Muxes := 10    
	   3 Input   16 Bit        Muxes := 6     
	  32 Input   16 Bit        Muxes := 6     
	  18 Input   16 Bit        Muxes := 6     
	  19 Input   16 Bit        Muxes := 2     
	   3 Input   12 Bit        Muxes := 4     
	   3 Input    6 Bit        Muxes := 2     
	  18 Input    6 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 33    
	 512 Input    5 Bit        Muxes := 6     
	  18 Input    5 Bit        Muxes := 5     
	   4 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 5     
	   3 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 10    
	   6 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 5     
	  18 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 14    
	   4 Input    3 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 37    
	   3 Input    1 Bit        Muxes := 8     
	  18 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
	  20 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP adder/s0, operation Mode is: A*B.
DSP Report: operator adder/s0 is absorbed into DSP adder/s0.
DSP Report: Generating DSP adder/s0, operation Mode is: A*B.
DSP Report: operator adder/s0 is absorbed into DSP adder/s0.
DSP Report: Generating DSP adder/s0, operation Mode is: A*B.
DSP Report: operator adder/s0 is absorbed into DSP adder/s0.
DSP Report: Generating DSP adder/s0, operation Mode is: A*B.
DSP Report: operator adder/s0 is absorbed into DSP adder/s0.
DSP Report: Generating DSP manual/alu/adder/s0, operation Mode is: A*B.
DSP Report: operator manual/alu/adder/s0 is absorbed into DSP manual/alu/adder/s0.
