# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do dual_core_w_lock_memory_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory {C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:56 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory" C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v 
# -- Compiling module tiny_risc_v
# 
# Top level modules:
# 	tiny_risc_v
# End time: 10:57:56 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory {C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/register_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:56 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory" C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/register_file.v 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 10:57:56 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory {C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:56 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory" C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v 
# -- Compiling module instruction_parser
# 
# Top level modules:
# 	instruction_parser
# End time: 10:57:56 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory {C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:56 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory" C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:57:56 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory {C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:57 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory" C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v 
# -- Compiling module core_0_mem
# 
# Top level modules:
# 	core_0_mem
# End time: 10:57:57 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory {C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:57 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory" C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v 
# -- Compiling module core_1_mem
# 
# Top level modules:
# 	core_1_mem
# End time: 10:57:57 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory {C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/two_port_lock_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:57 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory" C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/two_port_lock_mem.v 
# -- Compiling module two_port_lock_mem
# 
# Top level modules:
# 	two_port_lock_mem
# End time: 10:57:57 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory {C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:57 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory" C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v 
# -- Compiling module dual_core_w_lock_memory
# 
# Top level modules:
# 	dual_core_w_lock_memory
# End time: 10:57:57 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory {C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:57 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory" C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:57:57 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 10:57:57 on May 17,2021
# Loading work.tb
# Loading work.dual_core_w_lock_memory
# Loading work.tiny_risc_v
# Loading work.core_0_mem
# Loading altera_mf_ver.altsyncram
# Loading work.core_1_mem
# Loading work.instruction_parser
# Loading work.alu
# Loading work.register_file
# Loading work.two_port_lock_mem
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v(82): [PCDPC] - Port size (7) does not match connection size (8) for port 'address'. The port definition is at: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/core0/mem_0 File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v
# ** Warning: (vsim-3015) C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v(83): [PCDPC] - Port size (6) does not match connection size (8) for port 'address'. The port definition is at: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/core0/mem_1 File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v
# ** Warning: (vsim-3015) C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v(82): [PCDPC] - Port size (7) does not match connection size (8) for port 'address'. The port definition is at: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/core1/mem_0 File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v
# ** Warning: (vsim-3015) C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v(83): [PCDPC] - Port size (6) does not match connection size (8) for port 'address'. The port definition is at: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/core1/mem_1 File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-PLI-3412) Memory address read on line 129 of file "core_1_init.ver" is out of bounds specified for readmem command.  (Current address [64], address range [0:63])    : /build/swbuild/SJ/nightly/19.1std/670/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/core0/mem_1/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-PLI-3412) Memory address read on line 129 of file "core_1_init.ver" is out of bounds specified for readmem command.  (Current address [64], address range [0:63])    : /build/swbuild/SJ/nightly/19.1std/670/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/core1/mem_1/altsyncram_component/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.DUT.global_mem.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "two_port_lock_init.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/19.1std/670/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/global_mem/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read two_port_lock_init.mif.
# ** Warning: (vsim-7) Failed to open readmem file "two_port_lock_init.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/19.1std/670/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/global_mem/altsyncram_component/m_default/altsyncram_inst
# DONE:** Note: $stop    : C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tb.v(97)
#    Time: 6865 ps  Iteration: 1  Instance: /tb
# Break in Module tb at C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tb.v line 97
# End time: 12:18:18 on May 17,2021, Elapsed time: 1:20:21
# Errors: 0, Warnings: 8
