obj-y += fpu-custom-riscv/f32_add.o fpu-custom-riscv/f32_classify.o fpu-custom-riscv/f32_div.o fpu-custom-riscv/f32_eq.o fpu-custom-riscv/f32_eq_signaling.o fpu-custom-riscv/f32_isSignalingNaN.o fpu-custom-riscv/f32_le.o fpu-custom-riscv/f32_le_quiet.o fpu-custom-riscv/f32_lt.o fpu-custom-riscv/f32_lt_quiet.o fpu-custom-riscv/f32_mulAdd.o fpu-custom-riscv/f32_mul.o fpu-custom-riscv/f32_rem.o fpu-custom-riscv/f32_roundToInt.o fpu-custom-riscv/f32_sqrt.o fpu-custom-riscv/f32_sub.o fpu-custom-riscv/f32_to_f64.o fpu-custom-riscv/f32_to_i32.o fpu-custom-riscv/f32_to_i32_r_minMag.o fpu-custom-riscv/f32_to_i64.o fpu-custom-riscv/f32_to_i64_r_minMag.o fpu-custom-riscv/f32_to_ui32.o fpu-custom-riscv/f32_to_ui32_r_minMag.o fpu-custom-riscv/f32_to_ui64.o fpu-custom-riscv/f32_to_ui64_r_minMag.o fpu-custom-riscv/f64_add.o fpu-custom-riscv/f64_classify.o fpu-custom-riscv/f64_div.o fpu-custom-riscv/f64_eq.o fpu-custom-riscv/f64_eq_signaling.o fpu-custom-riscv/f64_isSignalingNaN.o fpu-custom-riscv/f64_le.o fpu-custom-riscv/f64_le_quiet.o fpu-custom-riscv/f64_lt.o fpu-custom-riscv/f64_lt_quiet.o fpu-custom-riscv/f64_mulAdd.o fpu-custom-riscv/f64_mul.o fpu-custom-riscv/f64_rem.o fpu-custom-riscv/f64_roundToInt.o fpu-custom-riscv/f64_sqrt.o fpu-custom-riscv/f64_sub.o fpu-custom-riscv/f64_to_f32.o fpu-custom-riscv/f64_to_i32.o fpu-custom-riscv/f64_to_i32_r_minMag.o fpu-custom-riscv/f64_to_i64.o fpu-custom-riscv/f64_to_i64_r_minMag.o fpu-custom-riscv/f64_to_ui32.o fpu-custom-riscv/f64_to_ui32_r_minMag.o fpu-custom-riscv/f64_to_ui64.o fpu-custom-riscv/f64_to_ui64_r_minMag.o fpu-custom-riscv/i32_to_f32.o fpu-custom-riscv/i32_to_f64.o fpu-custom-riscv/i64_to_f32.o fpu-custom-riscv/i64_to_f64.o fpu-custom-riscv/s_add128.o fpu-custom-riscv/s_add192.o fpu-custom-riscv/s_addMagsF32.o fpu-custom-riscv/s_addMagsF64.o fpu-custom-riscv/s_commonNaNToF32UI.o fpu-custom-riscv/s_commonNaNToF64UI.o fpu-custom-riscv/s_countLeadingZeros32.o fpu-custom-riscv/s_countLeadingZeros64.o fpu-custom-riscv/s_countLeadingZeros8.o fpu-custom-riscv/s_eq128.o fpu-custom-riscv/s_estimateDiv128To64.o fpu-custom-riscv/s_estimateSqrt32.o fpu-custom-riscv/s_f32UIToCommonNaN.o fpu-custom-riscv/s_f64UIToCommonNaN.o fpu-custom-riscv/s_isSigNaNF32UI.o fpu-custom-riscv/s_isSigNaNF64UI.o fpu-custom-riscv/s_le128.o fpu-custom-riscv/s_lt128.o fpu-custom-riscv/s_mul128By64To192.o fpu-custom-riscv/s_mul128To256.o fpu-custom-riscv/s_mul64To128.o fpu-custom-riscv/s_mulAddF32.o fpu-custom-riscv/s_mulAddF64.o fpu-custom-riscv/s_normRoundPackToF32.o fpu-custom-riscv/s_normRoundPackToF64.o fpu-custom-riscv/s_normSubnormalF32Sig.o fpu-custom-riscv/s_normSubnormalF64Sig.o fpu-custom-riscv/softfloat_raiseFlags.o fpu-custom-riscv/softfloat_state.o fpu-custom-riscv/s_propagateNaNF32UI.o fpu-custom-riscv/s_propagateNaNF64UI.o fpu-custom-riscv/s_roundPackToF32.o fpu-custom-riscv/s_roundPackToF64.o fpu-custom-riscv/s_roundPackToI32.o fpu-custom-riscv/s_roundPackToI64.o fpu-custom-riscv/s_roundPackToUI32.o fpu-custom-riscv/s_roundPackToUI64.o fpu-custom-riscv/s_shift128ExtraRightJam.o fpu-custom-riscv/s_shift128RightJam.o fpu-custom-riscv/s_shift32RightJam.o fpu-custom-riscv/s_shift64ExtraRightJam.o fpu-custom-riscv/s_shift64RightJam.o fpu-custom-riscv/s_shortShift128ExtraRightJam.o fpu-custom-riscv/s_shortShift128Left.o fpu-custom-riscv/s_shortShift128Right.o fpu-custom-riscv/s_shortShift192Left.o fpu-custom-riscv/s_shortShift32Right1Jam.o fpu-custom-riscv/s_shortShift64ExtraRightJam.o fpu-custom-riscv/s_shortShift64RightJam.o fpu-custom-riscv/s_sub128.o fpu-custom-riscv/s_sub192.o fpu-custom-riscv/s_subMagsF32.o fpu-custom-riscv/s_subMagsF64.o fpu-custom-riscv/ui32_to_f32.o fpu-custom-riscv/ui32_to_f64.o fpu-custom-riscv/ui64_to_f32.o fpu-custom-riscv/ui64_to_f64.o 
obj-y += translate.o op_helper.o helper.o cpu.o
obj-y += gdbstub.o
obj-$(CONFIG_SOFTMMU) += machine.o
