{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667492376960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667492376961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 11:19:36 2022 " "Processing started: Thu Nov 03 11:19:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667492376961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667492376961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Contador_I -c Contador_I " "Command: quartus_map --read_settings_files=on --write_settings_files=off Contador_I -c Contador_I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667492376961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667492377398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667492377398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anti_rebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anti_rebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anti_rebote-registro " "Found design unit 1: anti_rebote-registro" {  } { { "anti_rebote.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/anti_rebote.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387460 ""} { "Info" "ISGN_ENTITY_NAME" "1 anti_rebote " "Found entity 1: anti_rebote" {  } { { "anti_rebote.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/anti_rebote.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667492387460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador-contar " "Found design unit 1: Contador-contar" {  } { { "Contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387461 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667492387461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Deco-decodificar " "Found design unit 1: Deco-decodificar" {  } { { "Deco.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Deco.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387463 ""} { "Info" "ISGN_ENTITY_NAME" "1 Deco " "Found entity 1: Deco" {  } { { "Deco.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Deco.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667492387463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-divisor " "Found design unit 1: div_frec-divisor" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/div_frec.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387465 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/div_frec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667492387465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexor-seleccion " "Found design unit 1: Multiplexor-seleccion" {  } { { "Multiplexor.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Multiplexor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387466 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexor " "Found entity 1: Multiplexor" {  } { { "Multiplexor.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Multiplexor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667492387466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Selector-seleccion " "Found design unit 1: Selector-seleccion" {  } { { "Selector.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Selector.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387467 ""} { "Info" "ISGN_ENTITY_NAME" "1 Selector " "Found entity 1: Selector" {  } { { "Selector.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Selector.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667492387467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xs3_alg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xs3_alg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XS3_alg-algoritmo " "Found design unit 1: XS3_alg-algoritmo" {  } { { "XS3_alg.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/XS3_alg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387469 ""} { "Info" "ISGN_ENTITY_NAME" "1 XS3_alg " "Found entity 1: XS3_alg" {  } { { "XS3_alg.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/XS3_alg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667492387469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_I-func " "Found design unit 1: Contador_I-func" {  } { { "Contador_I.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador_I.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387470 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_I " "Found entity 1: Contador_I" {  } { { "Contador_I.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador_I.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667492387470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK-ciclo " "Found design unit 1: JK-ciclo" {  } { { "JK.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/JK.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387472 ""} { "Info" "ISGN_ENTITY_NAME" "1 JK " "Found entity 1: JK" {  } { { "JK.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/JK.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667492387472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_6-cont " "Found design unit 1: Contador_6-cont" {  } { { "Contador_6.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador_6.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387473 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_6 " "Found entity 1: Contador_6" {  } { { "Contador_6.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador_6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667492387473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667492387473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Contador_I " "Elaborating entity \"Contador_I\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667492387501 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ciclos_Cont Contador_I.vhd(21) " "VHDL Signal Declaration warning at Contador_I.vhd(21): used explicit default value for signal \"ciclos_Cont\" because signal was never assigned a value" {  } { { "Contador_I.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador_I.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667492387503 "|Contador_I"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ciclos_Sel Contador_I.vhd(22) " "VHDL Signal Declaration warning at Contador_I.vhd(22): used explicit default value for signal \"ciclos_Sel\" because signal was never assigned a value" {  } { { "Contador_I.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador_I.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667492387503 "|Contador_I"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ciclos_muestreo Contador_I.vhd(23) " "VHDL Signal Declaration warning at Contador_I.vhd(23): used explicit default value for signal \"ciclos_muestreo\" because signal was never assigned a value" {  } { { "Contador_I.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador_I.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667492387503 "|Contador_I"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:frec_Cont " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:frec_Cont\"" {  } { { "Contador_I.vhd" "frec_Cont" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador_I.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667492387549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anti_rebote anti_rebote:ent_start " "Elaborating entity \"anti_rebote\" for hierarchy \"anti_rebote:ent_start\"" {  } { { "Contador_I.vhd" "ent_start" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador_I.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667492387551 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg anti_rebote.vhd(56) " "VHDL Process Statement warning at anti_rebote.vhd(56): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "anti_rebote.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/anti_rebote.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667492387552 "|Contador_I|anti_rebote:ent_start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:ent_cont_un " "Elaborating entity \"Contador\" for hierarchy \"Contador:ent_cont_un\"" {  } { { "Contador_I.vhd" "ent_cont_un" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador_I.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667492387552 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "J0 Contador.vhd(17) " "VHDL Signal Declaration warning at Contador.vhd(17): used explicit default value for signal \"J0\" because signal was never assigned a value" {  } { { "Contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667492387553 "|Contador_I|Contador:ent_cont_un"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q1 Contador.vhd(36) " "VHDL Process Statement warning at Contador.vhd(36): signal \"Q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667492387554 "|Contador_I|Contador:ent_cont_un"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q2 Contador.vhd(37) " "VHDL Process Statement warning at Contador.vhd(37): signal \"Q2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667492387554 "|Contador_I|Contador:ent_cont_un"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q3 Contador.vhd(38) " "VHDL Process Statement warning at Contador.vhd(38): signal \"Q3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667492387554 "|Contador_I|Contador:ent_cont_un"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "temp_Q3 Contador.vhd(39) " "Can't infer register for \"temp_Q3\" at Contador.vhd(39) because it does not hold its value outside the clock edge" {  } { { "Contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1667492387555 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "temp_Q2 Contador.vhd(39) " "Can't infer register for \"temp_Q2\" at Contador.vhd(39) because it does not hold its value outside the clock edge" {  } { { "Contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1667492387555 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "temp_Q1 Contador.vhd(39) " "Can't infer register for \"temp_Q1\" at Contador.vhd(39) because it does not hold its value outside the clock edge" {  } { { "Contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador.vhd" 39 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1667492387555 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "Contador.vhd(39) " "HDL error at Contador.vhd(39): couldn't implement registers for assignments on this clock edge" {  } { { "Contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador.vhd" 39 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1667492387556 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Q0 Contador.vhd(61) " "Can't resolve multiple constant drivers for net \"Q0\" at Contador.vhd(61)" {  } { { "Contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador.vhd" 61 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667492387556 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Contador.vhd(33) " "Constant driver at Contador.vhd(33)" {  } { { "Contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador.vhd" 33 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667492387556 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Q1 Contador.vhd(63) " "Can't resolve multiple constant drivers for net \"Q1\" at Contador.vhd(63)" {  } { { "Contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador.vhd" 63 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667492387556 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Q2 Contador.vhd(65) " "Can't resolve multiple constant drivers for net \"Q2\" at Contador.vhd(65)" {  } { { "Contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador.vhd" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667492387556 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Q3 Contador.vhd(67) " "Can't resolve multiple constant drivers for net \"Q3\" at Contador.vhd(67)" {  } { { "Contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador.vhd" 67 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667492387556 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Contador:ent_cont_un " "Can't elaborate user hierarchy \"Contador:ent_cont_un\"" {  } { { "Contador_I.vhd" "ent_cont_un" { Text "C:/intelFPGA_lite/20.1/projects/Contador_I/Contador_I.vhd" 125 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667492387556 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667492387651 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 03 11:19:47 2022 " "Processing ended: Thu Nov 03 11:19:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667492387651 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667492387651 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667492387651 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667492387651 ""}
