// Missing endmodule
module yosys_case_missing_endmodule(input a, input b, output y);
    assign y = a & b;
// endmodule missing on purpose

