
CAN_LoopBack_self.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000312c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  080032bc  080032bc  000042bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003354  08003354  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003354  08003354  00004354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800335c  0800335c  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800335c  0800335c  0000435c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003360  08003360  00004360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003364  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000505c  2**0
                  CONTENTS
 10 .bss          000001dc  2000005c  2000005c  0000505c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000238  20000238  0000505c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008afc  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001646  00000000  00000000  0000db88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007b0  00000000  00000000  0000f1d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005da  00000000  00000000  0000f980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000206fb  00000000  00000000  0000ff5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008fbf  00000000  00000000  00030655  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c547d  00000000  00000000  00039614  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fea91  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002424  00000000  00000000  000fead4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000c8  00000000  00000000  00100ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080032a4 	.word	0x080032a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	080032a4 	.word	0x080032a4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b0:	f000 fb02 	bl	8000bb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b4:	f000 f818 	bl	80005e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b8:	f000 f8de 	bl	8000778 <MX_GPIO_Init>
  MX_CAN1_Init();
 80005bc:	f000 f87c 	bl	80006b8 <MX_CAN1_Init>
  MX_USART2_UART_Init();
 80005c0:	f000 f8b0 	bl	8000724 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  CAN_Filter_Congif();
 80005c4:	f000 f8f2 	bl	80007ac <CAN_Filter_Congif>


  if(HAL_CAN_Start(&hcan1)!=HAL_OK)
 80005c8:	4806      	ldr	r0, [pc, #24]	@ (80005e4 <main+0x38>)
 80005ca:	f000 fc62 	bl	8000e92 <HAL_CAN_Start>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d001      	beq.n	80005d8 <main+0x2c>
  {
	  Error_Handler();
 80005d4:	f000 f990 	bl	80008f8 <Error_Handler>
  }

  CAN1_Tx();
 80005d8:	f000 f8f0 	bl	80007bc <CAN1_Tx>
  CAN1_Rx();
 80005dc:	f000 f938 	bl	8000850 <CAN1_Rx>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005e0:	bf00      	nop
 80005e2:	e7fd      	b.n	80005e0 <main+0x34>
 80005e4:	20000078 	.word	0x20000078

080005e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b094      	sub	sp, #80	@ 0x50
 80005ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ee:	f107 0320 	add.w	r3, r7, #32
 80005f2:	2230      	movs	r2, #48	@ 0x30
 80005f4:	2100      	movs	r1, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f002 f9d6 	bl	80029a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005fc:	f107 030c 	add.w	r3, r7, #12
 8000600:	2200      	movs	r2, #0
 8000602:	601a      	str	r2, [r3, #0]
 8000604:	605a      	str	r2, [r3, #4]
 8000606:	609a      	str	r2, [r3, #8]
 8000608:	60da      	str	r2, [r3, #12]
 800060a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800060c:	2300      	movs	r3, #0
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	4b27      	ldr	r3, [pc, #156]	@ (80006b0 <SystemClock_Config+0xc8>)
 8000612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000614:	4a26      	ldr	r2, [pc, #152]	@ (80006b0 <SystemClock_Config+0xc8>)
 8000616:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800061a:	6413      	str	r3, [r2, #64]	@ 0x40
 800061c:	4b24      	ldr	r3, [pc, #144]	@ (80006b0 <SystemClock_Config+0xc8>)
 800061e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000620:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000624:	60bb      	str	r3, [r7, #8]
 8000626:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000628:	2300      	movs	r3, #0
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	4b21      	ldr	r3, [pc, #132]	@ (80006b4 <SystemClock_Config+0xcc>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a20      	ldr	r2, [pc, #128]	@ (80006b4 <SystemClock_Config+0xcc>)
 8000632:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000636:	6013      	str	r3, [r2, #0]
 8000638:	4b1e      	ldr	r3, [pc, #120]	@ (80006b4 <SystemClock_Config+0xcc>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000640:	607b      	str	r3, [r7, #4]
 8000642:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000644:	2302      	movs	r3, #2
 8000646:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000648:	2301      	movs	r3, #1
 800064a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800064c:	2310      	movs	r3, #16
 800064e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000650:	2302      	movs	r3, #2
 8000652:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000654:	2300      	movs	r3, #0
 8000656:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000658:	2308      	movs	r3, #8
 800065a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 800065c:	2332      	movs	r3, #50	@ 0x32
 800065e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000660:	2302      	movs	r3, #2
 8000662:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000664:	2304      	movs	r3, #4
 8000666:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000668:	f107 0320 	add.w	r3, r7, #32
 800066c:	4618      	mov	r0, r3
 800066e:	f001 f915 	bl	800189c <HAL_RCC_OscConfig>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000678:	f000 f93e 	bl	80008f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800067c:	230f      	movs	r3, #15
 800067e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000680:	2302      	movs	r3, #2
 8000682:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000684:	2300      	movs	r3, #0
 8000686:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000688:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800068c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800068e:	2300      	movs	r3, #0
 8000690:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000692:	f107 030c 	add.w	r3, r7, #12
 8000696:	2101      	movs	r1, #1
 8000698:	4618      	mov	r0, r3
 800069a:	f001 fb77 	bl	8001d8c <HAL_RCC_ClockConfig>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d001      	beq.n	80006a8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80006a4:	f000 f928 	bl	80008f8 <Error_Handler>
  }
}
 80006a8:	bf00      	nop
 80006aa:	3750      	adds	r7, #80	@ 0x50
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	40023800 	.word	0x40023800
 80006b4:	40007000 	.word	0x40007000

080006b8 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  hcan1.Init.AutoRetransmission = DISABLE;
  hcan1.Init.ReceiveFifoLocked = DISABLE;
  hcan1.Init.TransmitFifoPriority = DISABLE;*/

  /* USER CODE BEGIN CAN1_Init 2 */
	  hcan1.Instance = CAN1;
 80006bc:	4b17      	ldr	r3, [pc, #92]	@ (800071c <MX_CAN1_Init+0x64>)
 80006be:	4a18      	ldr	r2, [pc, #96]	@ (8000720 <MX_CAN1_Init+0x68>)
 80006c0:	601a      	str	r2, [r3, #0]
	  hcan1.Init.Prescaler = 5;
 80006c2:	4b16      	ldr	r3, [pc, #88]	@ (800071c <MX_CAN1_Init+0x64>)
 80006c4:	2205      	movs	r2, #5
 80006c6:	605a      	str	r2, [r3, #4]
	  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80006c8:	4b14      	ldr	r3, [pc, #80]	@ (800071c <MX_CAN1_Init+0x64>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	609a      	str	r2, [r3, #8]
	  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80006ce:	4b13      	ldr	r3, [pc, #76]	@ (800071c <MX_CAN1_Init+0x64>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	60da      	str	r2, [r3, #12]
	  hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 80006d4:	4b11      	ldr	r3, [pc, #68]	@ (800071c <MX_CAN1_Init+0x64>)
 80006d6:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 80006da:	611a      	str	r2, [r3, #16]
	  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80006dc:	4b0f      	ldr	r3, [pc, #60]	@ (800071c <MX_CAN1_Init+0x64>)
 80006de:	2200      	movs	r2, #0
 80006e0:	615a      	str	r2, [r3, #20]
	  hcan1.Init.TimeTriggeredMode = DISABLE;
 80006e2:	4b0e      	ldr	r3, [pc, #56]	@ (800071c <MX_CAN1_Init+0x64>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	761a      	strb	r2, [r3, #24]
	  hcan1.Init.AutoBusOff = DISABLE;
 80006e8:	4b0c      	ldr	r3, [pc, #48]	@ (800071c <MX_CAN1_Init+0x64>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	765a      	strb	r2, [r3, #25]
	  hcan1.Init.AutoWakeUp = DISABLE;
 80006ee:	4b0b      	ldr	r3, [pc, #44]	@ (800071c <MX_CAN1_Init+0x64>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	769a      	strb	r2, [r3, #26]
	  hcan1.Init.AutoRetransmission = DISABLE;
 80006f4:	4b09      	ldr	r3, [pc, #36]	@ (800071c <MX_CAN1_Init+0x64>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	76da      	strb	r2, [r3, #27]
	  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80006fa:	4b08      	ldr	r3, [pc, #32]	@ (800071c <MX_CAN1_Init+0x64>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	771a      	strb	r2, [r3, #28]
	  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000700:	4b06      	ldr	r3, [pc, #24]	@ (800071c <MX_CAN1_Init+0x64>)
 8000702:	2200      	movs	r2, #0
 8000704:	775a      	strb	r2, [r3, #29]


	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000706:	4805      	ldr	r0, [pc, #20]	@ (800071c <MX_CAN1_Init+0x64>)
 8000708:	f000 fac8 	bl	8000c9c <HAL_CAN_Init>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <MX_CAN1_Init+0x5e>
	{
	    Error_Handler();
 8000712:	f000 f8f1 	bl	80008f8 <Error_Handler>
  /* USER CODE END CAN1_Init 2 */




}
 8000716:	bf00      	nop
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	20000078 	.word	0x20000078
 8000720:	40006400 	.word	0x40006400

08000724 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000728:	4b11      	ldr	r3, [pc, #68]	@ (8000770 <MX_USART2_UART_Init+0x4c>)
 800072a:	4a12      	ldr	r2, [pc, #72]	@ (8000774 <MX_USART2_UART_Init+0x50>)
 800072c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800072e:	4b10      	ldr	r3, [pc, #64]	@ (8000770 <MX_USART2_UART_Init+0x4c>)
 8000730:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000734:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000736:	4b0e      	ldr	r3, [pc, #56]	@ (8000770 <MX_USART2_UART_Init+0x4c>)
 8000738:	2200      	movs	r2, #0
 800073a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800073c:	4b0c      	ldr	r3, [pc, #48]	@ (8000770 <MX_USART2_UART_Init+0x4c>)
 800073e:	2200      	movs	r2, #0
 8000740:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000742:	4b0b      	ldr	r3, [pc, #44]	@ (8000770 <MX_USART2_UART_Init+0x4c>)
 8000744:	2200      	movs	r2, #0
 8000746:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000748:	4b09      	ldr	r3, [pc, #36]	@ (8000770 <MX_USART2_UART_Init+0x4c>)
 800074a:	220c      	movs	r2, #12
 800074c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800074e:	4b08      	ldr	r3, [pc, #32]	@ (8000770 <MX_USART2_UART_Init+0x4c>)
 8000750:	2200      	movs	r2, #0
 8000752:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000754:	4b06      	ldr	r3, [pc, #24]	@ (8000770 <MX_USART2_UART_Init+0x4c>)
 8000756:	2200      	movs	r2, #0
 8000758:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800075a:	4805      	ldr	r0, [pc, #20]	@ (8000770 <MX_USART2_UART_Init+0x4c>)
 800075c:	f001 fcf6 	bl	800214c <HAL_UART_Init>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000766:	f000 f8c7 	bl	80008f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800076a:	bf00      	nop
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	200000a0 	.word	0x200000a0
 8000774:	40004400 	.word	0x40004400

08000778 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000778:	b480      	push	{r7}
 800077a:	b083      	sub	sp, #12
 800077c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800077e:	2300      	movs	r3, #0
 8000780:	607b      	str	r3, [r7, #4]
 8000782:	4b09      	ldr	r3, [pc, #36]	@ (80007a8 <MX_GPIO_Init+0x30>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	4a08      	ldr	r2, [pc, #32]	@ (80007a8 <MX_GPIO_Init+0x30>)
 8000788:	f043 0301 	orr.w	r3, r3, #1
 800078c:	6313      	str	r3, [r2, #48]	@ 0x30
 800078e:	4b06      	ldr	r3, [pc, #24]	@ (80007a8 <MX_GPIO_Init+0x30>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000792:	f003 0301 	and.w	r3, r3, #1
 8000796:	607b      	str	r3, [r7, #4]
 8000798:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800079a:	bf00      	nop
 800079c:	370c      	adds	r7, #12
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	40023800 	.word	0x40023800

080007ac <CAN_Filter_Congif>:

/* USER CODE BEGIN 4 */
void CAN_Filter_Congif(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0





}
 80007b0:	bf00      	nop
 80007b2:	46bd      	mov	sp, r7
 80007b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b8:	4770      	bx	lr
	...

080007bc <CAN1_Tx>:

void CAN1_Tx(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b096      	sub	sp, #88	@ 0x58
 80007c0:	af00      	add	r7, sp, #0
    char msg[50];
    uint8_t our_message[5] = { 'H', 'E', 'L', 'L', 'O' };
 80007c2:	4a1f      	ldr	r2, [pc, #124]	@ (8000840 <CAN1_Tx+0x84>)
 80007c4:	f107 031c 	add.w	r3, r7, #28
 80007c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80007cc:	6018      	str	r0, [r3, #0]
 80007ce:	3304      	adds	r3, #4
 80007d0:	7019      	strb	r1, [r3, #0]
    uint32_t TxMailbox;

    CAN_TxHeaderTypeDef TxHeader;
    TxHeader.DLC = 5;
 80007d2:	2305      	movs	r3, #5
 80007d4:	613b      	str	r3, [r7, #16]
    TxHeader.StdId = 0x65D;         // Standard ID
 80007d6:	f240 635d 	movw	r3, #1629	@ 0x65d
 80007da:	603b      	str	r3, [r7, #0]
    TxHeader.IDE = CAN_ID_STD;      // Standard frame
 80007dc:	2300      	movs	r3, #0
 80007de:	60bb      	str	r3, [r7, #8]
    TxHeader.RTR = CAN_RTR_DATA;    // Data frame
 80007e0:	2300      	movs	r3, #0
 80007e2:	60fb      	str	r3, [r7, #12]

    // Send CAN message
    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, our_message, &TxMailbox) != HAL_OK)
 80007e4:	f107 0318 	add.w	r3, r7, #24
 80007e8:	f107 021c 	add.w	r2, r7, #28
 80007ec:	4639      	mov	r1, r7
 80007ee:	4815      	ldr	r0, [pc, #84]	@ (8000844 <CAN1_Tx+0x88>)
 80007f0:	f000 fb93 	bl	8000f1a <HAL_CAN_AddTxMessage>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <CAN1_Tx+0x42>
    {
        Error_Handler(); // Transmission failed
 80007fa:	f000 f87d 	bl	80008f8 <Error_Handler>
    }

    // Wait for message to leave the mailbox
    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox));
 80007fe:	bf00      	nop
 8000800:	69bb      	ldr	r3, [r7, #24]
 8000802:	4619      	mov	r1, r3
 8000804:	480f      	ldr	r0, [pc, #60]	@ (8000844 <CAN1_Tx+0x88>)
 8000806:	f000 fc58 	bl	80010ba <HAL_CAN_IsTxMessagePending>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d1f7      	bne.n	8000800 <CAN1_Tx+0x44>

    // Notify via UART
    sprintf(msg, "Message Transmitted\r\n");
 8000810:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000814:	490c      	ldr	r1, [pc, #48]	@ (8000848 <CAN1_Tx+0x8c>)
 8000816:	4618      	mov	r0, r3
 8000818:	f002 f8a4 	bl	8002964 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800081c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff fcd5 	bl	80001d0 <strlen>
 8000826:	4603      	mov	r3, r0
 8000828:	b29a      	uxth	r2, r3
 800082a:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800082e:	f04f 33ff 	mov.w	r3, #4294967295
 8000832:	4806      	ldr	r0, [pc, #24]	@ (800084c <CAN1_Tx+0x90>)
 8000834:	f001 fcda 	bl	80021ec <HAL_UART_Transmit>
}
 8000838:	bf00      	nop
 800083a:	3758      	adds	r7, #88	@ 0x58
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	080032d4 	.word	0x080032d4
 8000844:	20000078 	.word	0x20000078
 8000848:	080032bc 	.word	0x080032bc
 800084c:	200000a0 	.word	0x200000a0

08000850 <CAN1_Rx>:

void CAN1_Rx(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b09a      	sub	sp, #104	@ 0x68
 8000854:	af00      	add	r7, sp, #0
    CAN_RxHeaderTypeDef RxHeader;
    uint8_t rcvd_msg[9]; // Max CAN payload is 8 + 1 for '\0'
    char msg[64];

    // Wait for at least one message in FIFO0
    while (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) == 0);
 8000856:	bf00      	nop
 8000858:	2100      	movs	r1, #0
 800085a:	4823      	ldr	r0, [pc, #140]	@ (80008e8 <CAN1_Rx+0x98>)
 800085c:	f000 fd73 	bl	8001346 <HAL_CAN_GetRxFifoFillLevel>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d0f8      	beq.n	8000858 <CAN1_Rx+0x8>

    // Receive CAN message
    if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, rcvd_msg) != HAL_OK)
 8000866:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800086a:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 800086e:	2100      	movs	r1, #0
 8000870:	481d      	ldr	r0, [pc, #116]	@ (80008e8 <CAN1_Rx+0x98>)
 8000872:	f000 fc46 	bl	8001102 <HAL_CAN_GetRxMessage>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <CAN1_Rx+0x30>
    {
        Error_Handler(); // Reception failed
 800087c:	f000 f83c 	bl	80008f8 <Error_Handler>
    }

    // Ensure it's a data frame with expected length (max 8)
    if (RxHeader.DLC <= 8)
 8000880:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000882:	2b08      	cmp	r3, #8
 8000884:	d819      	bhi.n	80008ba <CAN1_Rx+0x6a>
    {
        rcvd_msg[RxHeader.DLC] = '\0'; // Null-terminate if it's string data
 8000886:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000888:	3368      	adds	r3, #104	@ 0x68
 800088a:	443b      	add	r3, r7
 800088c:	2200      	movs	r2, #0
 800088e:	f803 2c28 	strb.w	r2, [r3, #-40]

        // Format received message
        sprintf(msg, "Message Received : %s\r\n", rcvd_msg);
 8000892:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8000896:	463b      	mov	r3, r7
 8000898:	4914      	ldr	r1, [pc, #80]	@ (80008ec <CAN1_Rx+0x9c>)
 800089a:	4618      	mov	r0, r3
 800089c:	f002 f862 	bl	8002964 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80008a0:	463b      	mov	r3, r7
 80008a2:	4618      	mov	r0, r3
 80008a4:	f7ff fc94 	bl	80001d0 <strlen>
 80008a8:	4603      	mov	r3, r0
 80008aa:	b29a      	uxth	r2, r3
 80008ac:	4639      	mov	r1, r7
 80008ae:	f04f 33ff 	mov.w	r3, #4294967295
 80008b2:	480f      	ldr	r0, [pc, #60]	@ (80008f0 <CAN1_Rx+0xa0>)
 80008b4:	f001 fc9a 	bl	80021ec <HAL_UART_Transmit>
    {
        // Handle unexpected DLC
        sprintf(msg, "Invalid DLC: %lu\r\n", (unsigned long)RxHeader.DLC);
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
    }
}
 80008b8:	e011      	b.n	80008de <CAN1_Rx+0x8e>
        sprintf(msg, "Invalid DLC: %lu\r\n", (unsigned long)RxHeader.DLC);
 80008ba:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80008bc:	463b      	mov	r3, r7
 80008be:	490d      	ldr	r1, [pc, #52]	@ (80008f4 <CAN1_Rx+0xa4>)
 80008c0:	4618      	mov	r0, r3
 80008c2:	f002 f84f 	bl	8002964 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80008c6:	463b      	mov	r3, r7
 80008c8:	4618      	mov	r0, r3
 80008ca:	f7ff fc81 	bl	80001d0 <strlen>
 80008ce:	4603      	mov	r3, r0
 80008d0:	b29a      	uxth	r2, r3
 80008d2:	4639      	mov	r1, r7
 80008d4:	f04f 33ff 	mov.w	r3, #4294967295
 80008d8:	4805      	ldr	r0, [pc, #20]	@ (80008f0 <CAN1_Rx+0xa0>)
 80008da:	f001 fc87 	bl	80021ec <HAL_UART_Transmit>
}
 80008de:	bf00      	nop
 80008e0:	3768      	adds	r7, #104	@ 0x68
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	20000078 	.word	0x20000078
 80008ec:	080032dc 	.word	0x080032dc
 80008f0:	200000a0 	.word	0x200000a0
 80008f4:	080032f4 	.word	0x080032f4

080008f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008fc:	b672      	cpsid	i
}
 80008fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000900:	bf00      	nop
 8000902:	e7fd      	b.n	8000900 <Error_Handler+0x8>

08000904 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000904:	b480      	push	{r7}
 8000906:	b083      	sub	sp, #12
 8000908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	607b      	str	r3, [r7, #4]
 800090e:	4b10      	ldr	r3, [pc, #64]	@ (8000950 <HAL_MspInit+0x4c>)
 8000910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000912:	4a0f      	ldr	r2, [pc, #60]	@ (8000950 <HAL_MspInit+0x4c>)
 8000914:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000918:	6453      	str	r3, [r2, #68]	@ 0x44
 800091a:	4b0d      	ldr	r3, [pc, #52]	@ (8000950 <HAL_MspInit+0x4c>)
 800091c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800091e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000922:	607b      	str	r3, [r7, #4]
 8000924:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	603b      	str	r3, [r7, #0]
 800092a:	4b09      	ldr	r3, [pc, #36]	@ (8000950 <HAL_MspInit+0x4c>)
 800092c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800092e:	4a08      	ldr	r2, [pc, #32]	@ (8000950 <HAL_MspInit+0x4c>)
 8000930:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000934:	6413      	str	r3, [r2, #64]	@ 0x40
 8000936:	4b06      	ldr	r3, [pc, #24]	@ (8000950 <HAL_MspInit+0x4c>)
 8000938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800093a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800093e:	603b      	str	r3, [r7, #0]
 8000940:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000942:	bf00      	nop
 8000944:	370c      	adds	r7, #12
 8000946:	46bd      	mov	sp, r7
 8000948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	40023800 	.word	0x40023800

08000954 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b08a      	sub	sp, #40	@ 0x28
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095c:	f107 0314 	add.w	r3, r7, #20
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]
 8000964:	605a      	str	r2, [r3, #4]
 8000966:	609a      	str	r2, [r3, #8]
 8000968:	60da      	str	r2, [r3, #12]
 800096a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a19      	ldr	r2, [pc, #100]	@ (80009d8 <HAL_CAN_MspInit+0x84>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d12c      	bne.n	80009d0 <HAL_CAN_MspInit+0x7c>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000976:	2300      	movs	r3, #0
 8000978:	613b      	str	r3, [r7, #16]
 800097a:	4b18      	ldr	r3, [pc, #96]	@ (80009dc <HAL_CAN_MspInit+0x88>)
 800097c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800097e:	4a17      	ldr	r2, [pc, #92]	@ (80009dc <HAL_CAN_MspInit+0x88>)
 8000980:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000984:	6413      	str	r3, [r2, #64]	@ 0x40
 8000986:	4b15      	ldr	r3, [pc, #84]	@ (80009dc <HAL_CAN_MspInit+0x88>)
 8000988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800098a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800098e:	613b      	str	r3, [r7, #16]
 8000990:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000992:	2300      	movs	r3, #0
 8000994:	60fb      	str	r3, [r7, #12]
 8000996:	4b11      	ldr	r3, [pc, #68]	@ (80009dc <HAL_CAN_MspInit+0x88>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099a:	4a10      	ldr	r2, [pc, #64]	@ (80009dc <HAL_CAN_MspInit+0x88>)
 800099c:	f043 0301 	orr.w	r3, r3, #1
 80009a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009a2:	4b0e      	ldr	r3, [pc, #56]	@ (80009dc <HAL_CAN_MspInit+0x88>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a6:	f003 0301 	and.w	r3, r3, #1
 80009aa:	60fb      	str	r3, [r7, #12]
 80009ac:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80009ae:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80009b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b4:	2302      	movs	r3, #2
 80009b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b8:	2300      	movs	r3, #0
 80009ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009bc:	2303      	movs	r3, #3
 80009be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80009c0:	2309      	movs	r3, #9
 80009c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c4:	f107 0314 	add.w	r3, r7, #20
 80009c8:	4619      	mov	r1, r3
 80009ca:	4805      	ldr	r0, [pc, #20]	@ (80009e0 <HAL_CAN_MspInit+0x8c>)
 80009cc:	f000 fdca 	bl	8001564 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 80009d0:	bf00      	nop
 80009d2:	3728      	adds	r7, #40	@ 0x28
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	40006400 	.word	0x40006400
 80009dc:	40023800 	.word	0x40023800
 80009e0:	40020000 	.word	0x40020000

080009e4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b08a      	sub	sp, #40	@ 0x28
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ec:	f107 0314 	add.w	r3, r7, #20
 80009f0:	2200      	movs	r2, #0
 80009f2:	601a      	str	r2, [r3, #0]
 80009f4:	605a      	str	r2, [r3, #4]
 80009f6:	609a      	str	r2, [r3, #8]
 80009f8:	60da      	str	r2, [r3, #12]
 80009fa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a19      	ldr	r2, [pc, #100]	@ (8000a68 <HAL_UART_MspInit+0x84>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d12b      	bne.n	8000a5e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	613b      	str	r3, [r7, #16]
 8000a0a:	4b18      	ldr	r3, [pc, #96]	@ (8000a6c <HAL_UART_MspInit+0x88>)
 8000a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a0e:	4a17      	ldr	r2, [pc, #92]	@ (8000a6c <HAL_UART_MspInit+0x88>)
 8000a10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a14:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a16:	4b15      	ldr	r3, [pc, #84]	@ (8000a6c <HAL_UART_MspInit+0x88>)
 8000a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a1e:	613b      	str	r3, [r7, #16]
 8000a20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	60fb      	str	r3, [r7, #12]
 8000a26:	4b11      	ldr	r3, [pc, #68]	@ (8000a6c <HAL_UART_MspInit+0x88>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a2a:	4a10      	ldr	r2, [pc, #64]	@ (8000a6c <HAL_UART_MspInit+0x88>)
 8000a2c:	f043 0301 	orr.w	r3, r3, #1
 8000a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a32:	4b0e      	ldr	r3, [pc, #56]	@ (8000a6c <HAL_UART_MspInit+0x88>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a36:	f003 0301 	and.w	r3, r3, #1
 8000a3a:	60fb      	str	r3, [r7, #12]
 8000a3c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a3e:	230c      	movs	r3, #12
 8000a40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a42:	2302      	movs	r3, #2
 8000a44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a46:	2300      	movs	r3, #0
 8000a48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a4a:	2303      	movs	r3, #3
 8000a4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a4e:	2307      	movs	r3, #7
 8000a50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a52:	f107 0314 	add.w	r3, r7, #20
 8000a56:	4619      	mov	r1, r3
 8000a58:	4805      	ldr	r0, [pc, #20]	@ (8000a70 <HAL_UART_MspInit+0x8c>)
 8000a5a:	f000 fd83 	bl	8001564 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a5e:	bf00      	nop
 8000a60:	3728      	adds	r7, #40	@ 0x28
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	40004400 	.word	0x40004400
 8000a6c:	40023800 	.word	0x40023800
 8000a70:	40020000 	.word	0x40020000

08000a74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a78:	bf00      	nop
 8000a7a:	e7fd      	b.n	8000a78 <NMI_Handler+0x4>

08000a7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a80:	bf00      	nop
 8000a82:	e7fd      	b.n	8000a80 <HardFault_Handler+0x4>

08000a84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a88:	bf00      	nop
 8000a8a:	e7fd      	b.n	8000a88 <MemManage_Handler+0x4>

08000a8c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a90:	bf00      	nop
 8000a92:	e7fd      	b.n	8000a90 <BusFault_Handler+0x4>

08000a94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a98:	bf00      	nop
 8000a9a:	e7fd      	b.n	8000a98 <UsageFault_Handler+0x4>

08000a9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000aa0:	bf00      	nop
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr

08000aaa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aaa:	b480      	push	{r7}
 8000aac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aae:	bf00      	nop
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr

08000ab8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000abc:	bf00      	nop
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr

08000ac6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000aca:	f000 f8c7 	bl	8000c5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ace:	bf00      	nop
 8000ad0:	bd80      	pop	{r7, pc}
	...

08000ad4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b086      	sub	sp, #24
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000adc:	4a14      	ldr	r2, [pc, #80]	@ (8000b30 <_sbrk+0x5c>)
 8000ade:	4b15      	ldr	r3, [pc, #84]	@ (8000b34 <_sbrk+0x60>)
 8000ae0:	1ad3      	subs	r3, r2, r3
 8000ae2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ae8:	4b13      	ldr	r3, [pc, #76]	@ (8000b38 <_sbrk+0x64>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d102      	bne.n	8000af6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000af0:	4b11      	ldr	r3, [pc, #68]	@ (8000b38 <_sbrk+0x64>)
 8000af2:	4a12      	ldr	r2, [pc, #72]	@ (8000b3c <_sbrk+0x68>)
 8000af4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000af6:	4b10      	ldr	r3, [pc, #64]	@ (8000b38 <_sbrk+0x64>)
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	4413      	add	r3, r2
 8000afe:	693a      	ldr	r2, [r7, #16]
 8000b00:	429a      	cmp	r2, r3
 8000b02:	d207      	bcs.n	8000b14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b04:	f001 ff58 	bl	80029b8 <__errno>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	220c      	movs	r2, #12
 8000b0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b12:	e009      	b.n	8000b28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b14:	4b08      	ldr	r3, [pc, #32]	@ (8000b38 <_sbrk+0x64>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b1a:	4b07      	ldr	r3, [pc, #28]	@ (8000b38 <_sbrk+0x64>)
 8000b1c:	681a      	ldr	r2, [r3, #0]
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	4413      	add	r3, r2
 8000b22:	4a05      	ldr	r2, [pc, #20]	@ (8000b38 <_sbrk+0x64>)
 8000b24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b26:	68fb      	ldr	r3, [r7, #12]
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	3718      	adds	r7, #24
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	20020000 	.word	0x20020000
 8000b34:	00000400 	.word	0x00000400
 8000b38:	200000e8 	.word	0x200000e8
 8000b3c:	20000238 	.word	0x20000238

08000b40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b44:	4b06      	ldr	r3, [pc, #24]	@ (8000b60 <SystemInit+0x20>)
 8000b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b4a:	4a05      	ldr	r2, [pc, #20]	@ (8000b60 <SystemInit+0x20>)
 8000b4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b54:	bf00      	nop
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	e000ed00 	.word	0xe000ed00

08000b64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b9c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b68:	f7ff ffea 	bl	8000b40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b6c:	480c      	ldr	r0, [pc, #48]	@ (8000ba0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b6e:	490d      	ldr	r1, [pc, #52]	@ (8000ba4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b70:	4a0d      	ldr	r2, [pc, #52]	@ (8000ba8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b74:	e002      	b.n	8000b7c <LoopCopyDataInit>

08000b76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b7a:	3304      	adds	r3, #4

08000b7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b80:	d3f9      	bcc.n	8000b76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b82:	4a0a      	ldr	r2, [pc, #40]	@ (8000bac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b84:	4c0a      	ldr	r4, [pc, #40]	@ (8000bb0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b88:	e001      	b.n	8000b8e <LoopFillZerobss>

08000b8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b8c:	3204      	adds	r2, #4

08000b8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b90:	d3fb      	bcc.n	8000b8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b92:	f001 ff17 	bl	80029c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b96:	f7ff fd09 	bl	80005ac <main>
  bx  lr    
 8000b9a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000b9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ba0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ba4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000ba8:	08003364 	.word	0x08003364
  ldr r2, =_sbss
 8000bac:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000bb0:	20000238 	.word	0x20000238

08000bb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bb4:	e7fe      	b.n	8000bb4 <ADC_IRQHandler>
	...

08000bb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf8 <HAL_Init+0x40>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a0d      	ldr	r2, [pc, #52]	@ (8000bf8 <HAL_Init+0x40>)
 8000bc2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000bc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf8 <HAL_Init+0x40>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	4a0a      	ldr	r2, [pc, #40]	@ (8000bf8 <HAL_Init+0x40>)
 8000bce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000bd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bd4:	4b08      	ldr	r3, [pc, #32]	@ (8000bf8 <HAL_Init+0x40>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4a07      	ldr	r2, [pc, #28]	@ (8000bf8 <HAL_Init+0x40>)
 8000bda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000be0:	2003      	movs	r0, #3
 8000be2:	f000 fc8b 	bl	80014fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000be6:	200f      	movs	r0, #15
 8000be8:	f000 f808 	bl	8000bfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bec:	f7ff fe8a 	bl	8000904 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bf0:	2300      	movs	r3, #0
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40023c00 	.word	0x40023c00

08000bfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c04:	4b12      	ldr	r3, [pc, #72]	@ (8000c50 <HAL_InitTick+0x54>)
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	4b12      	ldr	r3, [pc, #72]	@ (8000c54 <HAL_InitTick+0x58>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c12:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c16:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f000 fc95 	bl	800154a <HAL_SYSTICK_Config>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c26:	2301      	movs	r3, #1
 8000c28:	e00e      	b.n	8000c48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	2b0f      	cmp	r3, #15
 8000c2e:	d80a      	bhi.n	8000c46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c30:	2200      	movs	r2, #0
 8000c32:	6879      	ldr	r1, [r7, #4]
 8000c34:	f04f 30ff 	mov.w	r0, #4294967295
 8000c38:	f000 fc6b 	bl	8001512 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c3c:	4a06      	ldr	r2, [pc, #24]	@ (8000c58 <HAL_InitTick+0x5c>)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c42:	2300      	movs	r3, #0
 8000c44:	e000      	b.n	8000c48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c46:	2301      	movs	r3, #1
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	3708      	adds	r7, #8
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	20000000 	.word	0x20000000
 8000c54:	20000008 	.word	0x20000008
 8000c58:	20000004 	.word	0x20000004

08000c5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c60:	4b06      	ldr	r3, [pc, #24]	@ (8000c7c <HAL_IncTick+0x20>)
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	461a      	mov	r2, r3
 8000c66:	4b06      	ldr	r3, [pc, #24]	@ (8000c80 <HAL_IncTick+0x24>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4413      	add	r3, r2
 8000c6c:	4a04      	ldr	r2, [pc, #16]	@ (8000c80 <HAL_IncTick+0x24>)
 8000c6e:	6013      	str	r3, [r2, #0]
}
 8000c70:	bf00      	nop
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	20000008 	.word	0x20000008
 8000c80:	200000ec 	.word	0x200000ec

08000c84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  return uwTick;
 8000c88:	4b03      	ldr	r3, [pc, #12]	@ (8000c98 <HAL_GetTick+0x14>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	200000ec 	.word	0x200000ec

08000c9c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d101      	bne.n	8000cae <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000caa:	2301      	movs	r3, #1
 8000cac:	e0ed      	b.n	8000e8a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d102      	bne.n	8000cc0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000cba:	6878      	ldr	r0, [r7, #4]
 8000cbc:	f7ff fe4a 	bl	8000954 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f042 0201 	orr.w	r2, r2, #1
 8000cce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000cd0:	f7ff ffd8 	bl	8000c84 <HAL_GetTick>
 8000cd4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000cd6:	e012      	b.n	8000cfe <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000cd8:	f7ff ffd4 	bl	8000c84 <HAL_GetTick>
 8000cdc:	4602      	mov	r2, r0
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	1ad3      	subs	r3, r2, r3
 8000ce2:	2b0a      	cmp	r3, #10
 8000ce4:	d90b      	bls.n	8000cfe <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cea:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2205      	movs	r2, #5
 8000cf6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	e0c5      	b.n	8000e8a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f003 0301 	and.w	r3, r3, #1
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d0e5      	beq.n	8000cd8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f022 0202 	bic.w	r2, r2, #2
 8000d1a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d1c:	f7ff ffb2 	bl	8000c84 <HAL_GetTick>
 8000d20:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000d22:	e012      	b.n	8000d4a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d24:	f7ff ffae 	bl	8000c84 <HAL_GetTick>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	1ad3      	subs	r3, r2, r3
 8000d2e:	2b0a      	cmp	r3, #10
 8000d30:	d90b      	bls.n	8000d4a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d36:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2205      	movs	r2, #5
 8000d42:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000d46:	2301      	movs	r3, #1
 8000d48:	e09f      	b.n	8000e8a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	f003 0302 	and.w	r3, r3, #2
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d1e5      	bne.n	8000d24 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	7e1b      	ldrb	r3, [r3, #24]
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d108      	bne.n	8000d72 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	681a      	ldr	r2, [r3, #0]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000d6e:	601a      	str	r2, [r3, #0]
 8000d70:	e007      	b.n	8000d82 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000d80:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	7e5b      	ldrb	r3, [r3, #25]
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d108      	bne.n	8000d9c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000d98:	601a      	str	r2, [r3, #0]
 8000d9a:	e007      	b.n	8000dac <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	681a      	ldr	r2, [r3, #0]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000daa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	7e9b      	ldrb	r3, [r3, #26]
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d108      	bne.n	8000dc6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	681a      	ldr	r2, [r3, #0]
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f042 0220 	orr.w	r2, r2, #32
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	e007      	b.n	8000dd6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f022 0220 	bic.w	r2, r2, #32
 8000dd4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	7edb      	ldrb	r3, [r3, #27]
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d108      	bne.n	8000df0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f022 0210 	bic.w	r2, r2, #16
 8000dec:	601a      	str	r2, [r3, #0]
 8000dee:	e007      	b.n	8000e00 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f042 0210 	orr.w	r2, r2, #16
 8000dfe:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	7f1b      	ldrb	r3, [r3, #28]
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d108      	bne.n	8000e1a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f042 0208 	orr.w	r2, r2, #8
 8000e16:	601a      	str	r2, [r3, #0]
 8000e18:	e007      	b.n	8000e2a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f022 0208 	bic.w	r2, r2, #8
 8000e28:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	7f5b      	ldrb	r3, [r3, #29]
 8000e2e:	2b01      	cmp	r3, #1
 8000e30:	d108      	bne.n	8000e44 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f042 0204 	orr.w	r2, r2, #4
 8000e40:	601a      	str	r2, [r3, #0]
 8000e42:	e007      	b.n	8000e54 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f022 0204 	bic.w	r2, r2, #4
 8000e52:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	689a      	ldr	r2, [r3, #8]
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	431a      	orrs	r2, r3
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	691b      	ldr	r3, [r3, #16]
 8000e62:	431a      	orrs	r2, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	695b      	ldr	r3, [r3, #20]
 8000e68:	ea42 0103 	orr.w	r1, r2, r3
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	1e5a      	subs	r2, r3, #1
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	430a      	orrs	r2, r1
 8000e78:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	2201      	movs	r2, #1
 8000e84:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000e88:	2300      	movs	r3, #0
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3710      	adds	r7, #16
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b084      	sub	sp, #16
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ea0:	b2db      	uxtb	r3, r3
 8000ea2:	2b01      	cmp	r3, #1
 8000ea4:	d12e      	bne.n	8000f04 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2202      	movs	r2, #2
 8000eaa:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f022 0201 	bic.w	r2, r2, #1
 8000ebc:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000ebe:	f7ff fee1 	bl	8000c84 <HAL_GetTick>
 8000ec2:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000ec4:	e012      	b.n	8000eec <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ec6:	f7ff fedd 	bl	8000c84 <HAL_GetTick>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	1ad3      	subs	r3, r2, r3
 8000ed0:	2b0a      	cmp	r3, #10
 8000ed2:	d90b      	bls.n	8000eec <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ed8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2205      	movs	r2, #5
 8000ee4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	e012      	b.n	8000f12 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	f003 0301 	and.w	r3, r3, #1
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d1e5      	bne.n	8000ec6 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2200      	movs	r2, #0
 8000efe:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000f00:	2300      	movs	r3, #0
 8000f02:	e006      	b.n	8000f12 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f08:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000f10:	2301      	movs	r3, #1
  }
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	3710      	adds	r7, #16
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}

08000f1a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	b089      	sub	sp, #36	@ 0x24
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	60f8      	str	r0, [r7, #12]
 8000f22:	60b9      	str	r1, [r7, #8]
 8000f24:	607a      	str	r2, [r7, #4]
 8000f26:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f2e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	689b      	ldr	r3, [r3, #8]
 8000f36:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000f38:	7ffb      	ldrb	r3, [r7, #31]
 8000f3a:	2b01      	cmp	r3, #1
 8000f3c:	d003      	beq.n	8000f46 <HAL_CAN_AddTxMessage+0x2c>
 8000f3e:	7ffb      	ldrb	r3, [r7, #31]
 8000f40:	2b02      	cmp	r3, #2
 8000f42:	f040 80ad 	bne.w	80010a0 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d10a      	bne.n	8000f66 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000f50:	69bb      	ldr	r3, [r7, #24]
 8000f52:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d105      	bne.n	8000f66 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000f5a:	69bb      	ldr	r3, [r7, #24]
 8000f5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	f000 8095 	beq.w	8001090 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000f66:	69bb      	ldr	r3, [r7, #24]
 8000f68:	0e1b      	lsrs	r3, r3, #24
 8000f6a:	f003 0303 	and.w	r3, r3, #3
 8000f6e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000f70:	2201      	movs	r2, #1
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	409a      	lsls	r2, r3
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000f7a:	68bb      	ldr	r3, [r7, #8]
 8000f7c:	689b      	ldr	r3, [r3, #8]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d10d      	bne.n	8000f9e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000f8c:	68f9      	ldr	r1, [r7, #12]
 8000f8e:	6809      	ldr	r1, [r1, #0]
 8000f90:	431a      	orrs	r2, r3
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	3318      	adds	r3, #24
 8000f96:	011b      	lsls	r3, r3, #4
 8000f98:	440b      	add	r3, r1
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	e00f      	b.n	8000fbe <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000fa8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000fae:	68f9      	ldr	r1, [r7, #12]
 8000fb0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000fb2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	3318      	adds	r3, #24
 8000fb8:	011b      	lsls	r3, r3, #4
 8000fba:	440b      	add	r3, r1
 8000fbc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	6819      	ldr	r1, [r3, #0]
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	691a      	ldr	r2, [r3, #16]
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	3318      	adds	r3, #24
 8000fca:	011b      	lsls	r3, r3, #4
 8000fcc:	440b      	add	r3, r1
 8000fce:	3304      	adds	r3, #4
 8000fd0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	7d1b      	ldrb	r3, [r3, #20]
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d111      	bne.n	8000ffe <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	3318      	adds	r3, #24
 8000fe2:	011b      	lsls	r3, r3, #4
 8000fe4:	4413      	add	r3, r2
 8000fe6:	3304      	adds	r3, #4
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	68fa      	ldr	r2, [r7, #12]
 8000fec:	6811      	ldr	r1, [r2, #0]
 8000fee:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	3318      	adds	r3, #24
 8000ff6:	011b      	lsls	r3, r3, #4
 8000ff8:	440b      	add	r3, r1
 8000ffa:	3304      	adds	r3, #4
 8000ffc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	3307      	adds	r3, #7
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	061a      	lsls	r2, r3, #24
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	3306      	adds	r3, #6
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	041b      	lsls	r3, r3, #16
 800100e:	431a      	orrs	r2, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	3305      	adds	r3, #5
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	021b      	lsls	r3, r3, #8
 8001018:	4313      	orrs	r3, r2
 800101a:	687a      	ldr	r2, [r7, #4]
 800101c:	3204      	adds	r2, #4
 800101e:	7812      	ldrb	r2, [r2, #0]
 8001020:	4610      	mov	r0, r2
 8001022:	68fa      	ldr	r2, [r7, #12]
 8001024:	6811      	ldr	r1, [r2, #0]
 8001026:	ea43 0200 	orr.w	r2, r3, r0
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	011b      	lsls	r3, r3, #4
 800102e:	440b      	add	r3, r1
 8001030:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001034:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	3303      	adds	r3, #3
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	061a      	lsls	r2, r3, #24
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	3302      	adds	r3, #2
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	041b      	lsls	r3, r3, #16
 8001046:	431a      	orrs	r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	3301      	adds	r3, #1
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	021b      	lsls	r3, r3, #8
 8001050:	4313      	orrs	r3, r2
 8001052:	687a      	ldr	r2, [r7, #4]
 8001054:	7812      	ldrb	r2, [r2, #0]
 8001056:	4610      	mov	r0, r2
 8001058:	68fa      	ldr	r2, [r7, #12]
 800105a:	6811      	ldr	r1, [r2, #0]
 800105c:	ea43 0200 	orr.w	r2, r3, r0
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	011b      	lsls	r3, r3, #4
 8001064:	440b      	add	r3, r1
 8001066:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800106a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	3318      	adds	r3, #24
 8001074:	011b      	lsls	r3, r3, #4
 8001076:	4413      	add	r3, r2
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	68fa      	ldr	r2, [r7, #12]
 800107c:	6811      	ldr	r1, [r2, #0]
 800107e:	f043 0201 	orr.w	r2, r3, #1
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	3318      	adds	r3, #24
 8001086:	011b      	lsls	r3, r3, #4
 8001088:	440b      	add	r3, r1
 800108a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800108c:	2300      	movs	r3, #0
 800108e:	e00e      	b.n	80010ae <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001094:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800109c:	2301      	movs	r3, #1
 800109e:	e006      	b.n	80010ae <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010a4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80010ac:	2301      	movs	r3, #1
  }
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3724      	adds	r7, #36	@ 0x24
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr

080010ba <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 80010ba:	b480      	push	{r7}
 80010bc:	b085      	sub	sp, #20
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
 80010c2:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 80010c4:	2300      	movs	r3, #0
 80010c6:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010ce:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 80010d0:	7afb      	ldrb	r3, [r7, #11]
 80010d2:	2b01      	cmp	r3, #1
 80010d4:	d002      	beq.n	80010dc <HAL_CAN_IsTxMessagePending+0x22>
 80010d6:	7afb      	ldrb	r3, [r7, #11]
 80010d8:	2b02      	cmp	r3, #2
 80010da:	d10b      	bne.n	80010f4 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	689a      	ldr	r2, [r3, #8]
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	069b      	lsls	r3, r3, #26
 80010e6:	401a      	ands	r2, r3
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	069b      	lsls	r3, r3, #26
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d001      	beq.n	80010f4 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 80010f0:	2301      	movs	r3, #1
 80010f2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 80010f4:	68fb      	ldr	r3, [r7, #12]
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3714      	adds	r7, #20
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr

08001102 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001102:	b480      	push	{r7}
 8001104:	b087      	sub	sp, #28
 8001106:	af00      	add	r7, sp, #0
 8001108:	60f8      	str	r0, [r7, #12]
 800110a:	60b9      	str	r1, [r7, #8]
 800110c:	607a      	str	r2, [r7, #4]
 800110e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001116:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001118:	7dfb      	ldrb	r3, [r7, #23]
 800111a:	2b01      	cmp	r3, #1
 800111c:	d003      	beq.n	8001126 <HAL_CAN_GetRxMessage+0x24>
 800111e:	7dfb      	ldrb	r3, [r7, #23]
 8001120:	2b02      	cmp	r3, #2
 8001122:	f040 8103 	bne.w	800132c <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d10e      	bne.n	800114a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	68db      	ldr	r3, [r3, #12]
 8001132:	f003 0303 	and.w	r3, r3, #3
 8001136:	2b00      	cmp	r3, #0
 8001138:	d116      	bne.n	8001168 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800113e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	e0f7      	b.n	800133a <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	691b      	ldr	r3, [r3, #16]
 8001150:	f003 0303 	and.w	r3, r3, #3
 8001154:	2b00      	cmp	r3, #0
 8001156:	d107      	bne.n	8001168 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800115c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001164:	2301      	movs	r3, #1
 8001166:	e0e8      	b.n	800133a <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	331b      	adds	r3, #27
 8001170:	011b      	lsls	r3, r3, #4
 8001172:	4413      	add	r3, r2
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f003 0204 	and.w	r2, r3, #4
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	689b      	ldr	r3, [r3, #8]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d10c      	bne.n	80011a0 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	331b      	adds	r3, #27
 800118e:	011b      	lsls	r3, r3, #4
 8001190:	4413      	add	r3, r2
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	0d5b      	lsrs	r3, r3, #21
 8001196:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	601a      	str	r2, [r3, #0]
 800119e:	e00b      	b.n	80011b8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	331b      	adds	r3, #27
 80011a8:	011b      	lsls	r3, r3, #4
 80011aa:	4413      	add	r3, r2
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	08db      	lsrs	r3, r3, #3
 80011b0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	331b      	adds	r3, #27
 80011c0:	011b      	lsls	r3, r3, #4
 80011c2:	4413      	add	r3, r2
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f003 0202 	and.w	r2, r3, #2
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	331b      	adds	r3, #27
 80011d6:	011b      	lsls	r3, r3, #4
 80011d8:	4413      	add	r3, r2
 80011da:	3304      	adds	r3, #4
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f003 0308 	and.w	r3, r3, #8
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d003      	beq.n	80011ee <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2208      	movs	r2, #8
 80011ea:	611a      	str	r2, [r3, #16]
 80011ec:	e00b      	b.n	8001206 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	331b      	adds	r3, #27
 80011f6:	011b      	lsls	r3, r3, #4
 80011f8:	4413      	add	r3, r2
 80011fa:	3304      	adds	r3, #4
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f003 020f 	and.w	r2, r3, #15
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	331b      	adds	r3, #27
 800120e:	011b      	lsls	r3, r3, #4
 8001210:	4413      	add	r3, r2
 8001212:	3304      	adds	r3, #4
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	0a1b      	lsrs	r3, r3, #8
 8001218:	b2da      	uxtb	r2, r3
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	331b      	adds	r3, #27
 8001226:	011b      	lsls	r3, r3, #4
 8001228:	4413      	add	r3, r2
 800122a:	3304      	adds	r3, #4
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	0c1b      	lsrs	r3, r3, #16
 8001230:	b29a      	uxth	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	68bb      	ldr	r3, [r7, #8]
 800123c:	011b      	lsls	r3, r3, #4
 800123e:	4413      	add	r3, r2
 8001240:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	b2da      	uxtb	r2, r3
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	011b      	lsls	r3, r3, #4
 8001254:	4413      	add	r3, r2
 8001256:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	0a1a      	lsrs	r2, r3, #8
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	3301      	adds	r3, #1
 8001262:	b2d2      	uxtb	r2, r2
 8001264:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	011b      	lsls	r3, r3, #4
 800126e:	4413      	add	r3, r2
 8001270:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	0c1a      	lsrs	r2, r3, #16
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	3302      	adds	r3, #2
 800127c:	b2d2      	uxtb	r2, r2
 800127e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	681a      	ldr	r2, [r3, #0]
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	011b      	lsls	r3, r3, #4
 8001288:	4413      	add	r3, r2
 800128a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	0e1a      	lsrs	r2, r3, #24
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	3303      	adds	r3, #3
 8001296:	b2d2      	uxtb	r2, r2
 8001298:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	68bb      	ldr	r3, [r7, #8]
 80012a0:	011b      	lsls	r3, r3, #4
 80012a2:	4413      	add	r3, r2
 80012a4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	3304      	adds	r3, #4
 80012ae:	b2d2      	uxtb	r2, r2
 80012b0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	011b      	lsls	r3, r3, #4
 80012ba:	4413      	add	r3, r2
 80012bc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	0a1a      	lsrs	r2, r3, #8
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	3305      	adds	r3, #5
 80012c8:	b2d2      	uxtb	r2, r2
 80012ca:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	011b      	lsls	r3, r3, #4
 80012d4:	4413      	add	r3, r2
 80012d6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	0c1a      	lsrs	r2, r3, #16
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	3306      	adds	r3, #6
 80012e2:	b2d2      	uxtb	r2, r2
 80012e4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	011b      	lsls	r3, r3, #4
 80012ee:	4413      	add	r3, r2
 80012f0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	0e1a      	lsrs	r2, r3, #24
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	3307      	adds	r3, #7
 80012fc:	b2d2      	uxtb	r2, r2
 80012fe:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d108      	bne.n	8001318 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	68da      	ldr	r2, [r3, #12]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f042 0220 	orr.w	r2, r2, #32
 8001314:	60da      	str	r2, [r3, #12]
 8001316:	e007      	b.n	8001328 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	691a      	ldr	r2, [r3, #16]
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f042 0220 	orr.w	r2, r2, #32
 8001326:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001328:	2300      	movs	r3, #0
 800132a:	e006      	b.n	800133a <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001330:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001338:	2301      	movs	r3, #1
  }
}
 800133a:	4618      	mov	r0, r3
 800133c:	371c      	adds	r7, #28
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr

08001346 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8001346:	b480      	push	{r7}
 8001348:	b085      	sub	sp, #20
 800134a:	af00      	add	r7, sp, #0
 800134c:	6078      	str	r0, [r7, #4]
 800134e:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8001350:	2300      	movs	r3, #0
 8001352:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	f893 3020 	ldrb.w	r3, [r3, #32]
 800135a:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800135c:	7afb      	ldrb	r3, [r7, #11]
 800135e:	2b01      	cmp	r3, #1
 8001360:	d002      	beq.n	8001368 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8001362:	7afb      	ldrb	r3, [r7, #11]
 8001364:	2b02      	cmp	r3, #2
 8001366:	d10f      	bne.n	8001388 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d106      	bne.n	800137c <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	f003 0303 	and.w	r3, r3, #3
 8001378:	60fb      	str	r3, [r7, #12]
 800137a:	e005      	b.n	8001388 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	691b      	ldr	r3, [r3, #16]
 8001382:	f003 0303 	and.w	r3, r3, #3
 8001386:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8001388:	68fb      	ldr	r3, [r7, #12]
}
 800138a:	4618      	mov	r0, r3
 800138c:	3714      	adds	r7, #20
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
	...

08001398 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001398:	b480      	push	{r7}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f003 0307 	and.w	r3, r3, #7
 80013a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013a8:	4b0c      	ldr	r3, [pc, #48]	@ (80013dc <__NVIC_SetPriorityGrouping+0x44>)
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013ae:	68ba      	ldr	r2, [r7, #8]
 80013b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013b4:	4013      	ands	r3, r2
 80013b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013ca:	4a04      	ldr	r2, [pc, #16]	@ (80013dc <__NVIC_SetPriorityGrouping+0x44>)
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	60d3      	str	r3, [r2, #12]
}
 80013d0:	bf00      	nop
 80013d2:	3714      	adds	r7, #20
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr
 80013dc:	e000ed00 	.word	0xe000ed00

080013e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013e4:	4b04      	ldr	r3, [pc, #16]	@ (80013f8 <__NVIC_GetPriorityGrouping+0x18>)
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	0a1b      	lsrs	r3, r3, #8
 80013ea:	f003 0307 	and.w	r3, r3, #7
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr
 80013f8:	e000ed00 	.word	0xe000ed00

080013fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	4603      	mov	r3, r0
 8001404:	6039      	str	r1, [r7, #0]
 8001406:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140c:	2b00      	cmp	r3, #0
 800140e:	db0a      	blt.n	8001426 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	b2da      	uxtb	r2, r3
 8001414:	490c      	ldr	r1, [pc, #48]	@ (8001448 <__NVIC_SetPriority+0x4c>)
 8001416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141a:	0112      	lsls	r2, r2, #4
 800141c:	b2d2      	uxtb	r2, r2
 800141e:	440b      	add	r3, r1
 8001420:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001424:	e00a      	b.n	800143c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	b2da      	uxtb	r2, r3
 800142a:	4908      	ldr	r1, [pc, #32]	@ (800144c <__NVIC_SetPriority+0x50>)
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	f003 030f 	and.w	r3, r3, #15
 8001432:	3b04      	subs	r3, #4
 8001434:	0112      	lsls	r2, r2, #4
 8001436:	b2d2      	uxtb	r2, r2
 8001438:	440b      	add	r3, r1
 800143a:	761a      	strb	r2, [r3, #24]
}
 800143c:	bf00      	nop
 800143e:	370c      	adds	r7, #12
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr
 8001448:	e000e100 	.word	0xe000e100
 800144c:	e000ed00 	.word	0xe000ed00

08001450 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001450:	b480      	push	{r7}
 8001452:	b089      	sub	sp, #36	@ 0x24
 8001454:	af00      	add	r7, sp, #0
 8001456:	60f8      	str	r0, [r7, #12]
 8001458:	60b9      	str	r1, [r7, #8]
 800145a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	f003 0307 	and.w	r3, r3, #7
 8001462:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	f1c3 0307 	rsb	r3, r3, #7
 800146a:	2b04      	cmp	r3, #4
 800146c:	bf28      	it	cs
 800146e:	2304      	movcs	r3, #4
 8001470:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001472:	69fb      	ldr	r3, [r7, #28]
 8001474:	3304      	adds	r3, #4
 8001476:	2b06      	cmp	r3, #6
 8001478:	d902      	bls.n	8001480 <NVIC_EncodePriority+0x30>
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	3b03      	subs	r3, #3
 800147e:	e000      	b.n	8001482 <NVIC_EncodePriority+0x32>
 8001480:	2300      	movs	r3, #0
 8001482:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001484:	f04f 32ff 	mov.w	r2, #4294967295
 8001488:	69bb      	ldr	r3, [r7, #24]
 800148a:	fa02 f303 	lsl.w	r3, r2, r3
 800148e:	43da      	mvns	r2, r3
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	401a      	ands	r2, r3
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001498:	f04f 31ff 	mov.w	r1, #4294967295
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	fa01 f303 	lsl.w	r3, r1, r3
 80014a2:	43d9      	mvns	r1, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014a8:	4313      	orrs	r3, r2
         );
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3724      	adds	r7, #36	@ 0x24
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
	...

080014b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	3b01      	subs	r3, #1
 80014c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014c8:	d301      	bcc.n	80014ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014ca:	2301      	movs	r3, #1
 80014cc:	e00f      	b.n	80014ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014ce:	4a0a      	ldr	r2, [pc, #40]	@ (80014f8 <SysTick_Config+0x40>)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	3b01      	subs	r3, #1
 80014d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014d6:	210f      	movs	r1, #15
 80014d8:	f04f 30ff 	mov.w	r0, #4294967295
 80014dc:	f7ff ff8e 	bl	80013fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014e0:	4b05      	ldr	r3, [pc, #20]	@ (80014f8 <SysTick_Config+0x40>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014e6:	4b04      	ldr	r3, [pc, #16]	@ (80014f8 <SysTick_Config+0x40>)
 80014e8:	2207      	movs	r2, #7
 80014ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014ec:	2300      	movs	r3, #0
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	e000e010 	.word	0xe000e010

080014fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001504:	6878      	ldr	r0, [r7, #4]
 8001506:	f7ff ff47 	bl	8001398 <__NVIC_SetPriorityGrouping>
}
 800150a:	bf00      	nop
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001512:	b580      	push	{r7, lr}
 8001514:	b086      	sub	sp, #24
 8001516:	af00      	add	r7, sp, #0
 8001518:	4603      	mov	r3, r0
 800151a:	60b9      	str	r1, [r7, #8]
 800151c:	607a      	str	r2, [r7, #4]
 800151e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001520:	2300      	movs	r3, #0
 8001522:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001524:	f7ff ff5c 	bl	80013e0 <__NVIC_GetPriorityGrouping>
 8001528:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	68b9      	ldr	r1, [r7, #8]
 800152e:	6978      	ldr	r0, [r7, #20]
 8001530:	f7ff ff8e 	bl	8001450 <NVIC_EncodePriority>
 8001534:	4602      	mov	r2, r0
 8001536:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800153a:	4611      	mov	r1, r2
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff ff5d 	bl	80013fc <__NVIC_SetPriority>
}
 8001542:	bf00      	nop
 8001544:	3718      	adds	r7, #24
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}

0800154a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800154a:	b580      	push	{r7, lr}
 800154c:	b082      	sub	sp, #8
 800154e:	af00      	add	r7, sp, #0
 8001550:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f7ff ffb0 	bl	80014b8 <SysTick_Config>
 8001558:	4603      	mov	r3, r0
}
 800155a:	4618      	mov	r0, r3
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
	...

08001564 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001564:	b480      	push	{r7}
 8001566:	b089      	sub	sp, #36	@ 0x24
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800156e:	2300      	movs	r3, #0
 8001570:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001572:	2300      	movs	r3, #0
 8001574:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001576:	2300      	movs	r3, #0
 8001578:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800157a:	2300      	movs	r3, #0
 800157c:	61fb      	str	r3, [r7, #28]
 800157e:	e16b      	b.n	8001858 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001580:	2201      	movs	r2, #1
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	fa02 f303 	lsl.w	r3, r2, r3
 8001588:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	697a      	ldr	r2, [r7, #20]
 8001590:	4013      	ands	r3, r2
 8001592:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001594:	693a      	ldr	r2, [r7, #16]
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	429a      	cmp	r2, r3
 800159a:	f040 815a 	bne.w	8001852 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	f003 0303 	and.w	r3, r3, #3
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d005      	beq.n	80015b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015b2:	2b02      	cmp	r3, #2
 80015b4:	d130      	bne.n	8001618 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	005b      	lsls	r3, r3, #1
 80015c0:	2203      	movs	r2, #3
 80015c2:	fa02 f303 	lsl.w	r3, r2, r3
 80015c6:	43db      	mvns	r3, r3
 80015c8:	69ba      	ldr	r2, [r7, #24]
 80015ca:	4013      	ands	r3, r2
 80015cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	68da      	ldr	r2, [r3, #12]
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	005b      	lsls	r3, r3, #1
 80015d6:	fa02 f303 	lsl.w	r3, r2, r3
 80015da:	69ba      	ldr	r2, [r7, #24]
 80015dc:	4313      	orrs	r3, r2
 80015de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	69ba      	ldr	r2, [r7, #24]
 80015e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015ec:	2201      	movs	r2, #1
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	43db      	mvns	r3, r3
 80015f6:	69ba      	ldr	r2, [r7, #24]
 80015f8:	4013      	ands	r3, r2
 80015fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	091b      	lsrs	r3, r3, #4
 8001602:	f003 0201 	and.w	r2, r3, #1
 8001606:	69fb      	ldr	r3, [r7, #28]
 8001608:	fa02 f303 	lsl.w	r3, r2, r3
 800160c:	69ba      	ldr	r2, [r7, #24]
 800160e:	4313      	orrs	r3, r2
 8001610:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	69ba      	ldr	r2, [r7, #24]
 8001616:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f003 0303 	and.w	r3, r3, #3
 8001620:	2b03      	cmp	r3, #3
 8001622:	d017      	beq.n	8001654 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	005b      	lsls	r3, r3, #1
 800162e:	2203      	movs	r2, #3
 8001630:	fa02 f303 	lsl.w	r3, r2, r3
 8001634:	43db      	mvns	r3, r3
 8001636:	69ba      	ldr	r2, [r7, #24]
 8001638:	4013      	ands	r3, r2
 800163a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	689a      	ldr	r2, [r3, #8]
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	005b      	lsls	r3, r3, #1
 8001644:	fa02 f303 	lsl.w	r3, r2, r3
 8001648:	69ba      	ldr	r2, [r7, #24]
 800164a:	4313      	orrs	r3, r2
 800164c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f003 0303 	and.w	r3, r3, #3
 800165c:	2b02      	cmp	r3, #2
 800165e:	d123      	bne.n	80016a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001660:	69fb      	ldr	r3, [r7, #28]
 8001662:	08da      	lsrs	r2, r3, #3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	3208      	adds	r2, #8
 8001668:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800166c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	f003 0307 	and.w	r3, r3, #7
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	220f      	movs	r2, #15
 8001678:	fa02 f303 	lsl.w	r3, r2, r3
 800167c:	43db      	mvns	r3, r3
 800167e:	69ba      	ldr	r2, [r7, #24]
 8001680:	4013      	ands	r3, r2
 8001682:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	691a      	ldr	r2, [r3, #16]
 8001688:	69fb      	ldr	r3, [r7, #28]
 800168a:	f003 0307 	and.w	r3, r3, #7
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	fa02 f303 	lsl.w	r3, r2, r3
 8001694:	69ba      	ldr	r2, [r7, #24]
 8001696:	4313      	orrs	r3, r2
 8001698:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	08da      	lsrs	r2, r3, #3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	3208      	adds	r2, #8
 80016a2:	69b9      	ldr	r1, [r7, #24]
 80016a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	005b      	lsls	r3, r3, #1
 80016b2:	2203      	movs	r2, #3
 80016b4:	fa02 f303 	lsl.w	r3, r2, r3
 80016b8:	43db      	mvns	r3, r3
 80016ba:	69ba      	ldr	r2, [r7, #24]
 80016bc:	4013      	ands	r3, r2
 80016be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f003 0203 	and.w	r2, r3, #3
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	005b      	lsls	r3, r3, #1
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	69ba      	ldr	r2, [r7, #24]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	f000 80b4 	beq.w	8001852 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	60fb      	str	r3, [r7, #12]
 80016ee:	4b60      	ldr	r3, [pc, #384]	@ (8001870 <HAL_GPIO_Init+0x30c>)
 80016f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f2:	4a5f      	ldr	r2, [pc, #380]	@ (8001870 <HAL_GPIO_Init+0x30c>)
 80016f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80016fa:	4b5d      	ldr	r3, [pc, #372]	@ (8001870 <HAL_GPIO_Init+0x30c>)
 80016fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001706:	4a5b      	ldr	r2, [pc, #364]	@ (8001874 <HAL_GPIO_Init+0x310>)
 8001708:	69fb      	ldr	r3, [r7, #28]
 800170a:	089b      	lsrs	r3, r3, #2
 800170c:	3302      	adds	r3, #2
 800170e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001712:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001714:	69fb      	ldr	r3, [r7, #28]
 8001716:	f003 0303 	and.w	r3, r3, #3
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	220f      	movs	r2, #15
 800171e:	fa02 f303 	lsl.w	r3, r2, r3
 8001722:	43db      	mvns	r3, r3
 8001724:	69ba      	ldr	r2, [r7, #24]
 8001726:	4013      	ands	r3, r2
 8001728:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4a52      	ldr	r2, [pc, #328]	@ (8001878 <HAL_GPIO_Init+0x314>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d02b      	beq.n	800178a <HAL_GPIO_Init+0x226>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4a51      	ldr	r2, [pc, #324]	@ (800187c <HAL_GPIO_Init+0x318>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d025      	beq.n	8001786 <HAL_GPIO_Init+0x222>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a50      	ldr	r2, [pc, #320]	@ (8001880 <HAL_GPIO_Init+0x31c>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d01f      	beq.n	8001782 <HAL_GPIO_Init+0x21e>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	4a4f      	ldr	r2, [pc, #316]	@ (8001884 <HAL_GPIO_Init+0x320>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d019      	beq.n	800177e <HAL_GPIO_Init+0x21a>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4a4e      	ldr	r2, [pc, #312]	@ (8001888 <HAL_GPIO_Init+0x324>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d013      	beq.n	800177a <HAL_GPIO_Init+0x216>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4a4d      	ldr	r2, [pc, #308]	@ (800188c <HAL_GPIO_Init+0x328>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d00d      	beq.n	8001776 <HAL_GPIO_Init+0x212>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	4a4c      	ldr	r2, [pc, #304]	@ (8001890 <HAL_GPIO_Init+0x32c>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d007      	beq.n	8001772 <HAL_GPIO_Init+0x20e>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4a4b      	ldr	r2, [pc, #300]	@ (8001894 <HAL_GPIO_Init+0x330>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d101      	bne.n	800176e <HAL_GPIO_Init+0x20a>
 800176a:	2307      	movs	r3, #7
 800176c:	e00e      	b.n	800178c <HAL_GPIO_Init+0x228>
 800176e:	2308      	movs	r3, #8
 8001770:	e00c      	b.n	800178c <HAL_GPIO_Init+0x228>
 8001772:	2306      	movs	r3, #6
 8001774:	e00a      	b.n	800178c <HAL_GPIO_Init+0x228>
 8001776:	2305      	movs	r3, #5
 8001778:	e008      	b.n	800178c <HAL_GPIO_Init+0x228>
 800177a:	2304      	movs	r3, #4
 800177c:	e006      	b.n	800178c <HAL_GPIO_Init+0x228>
 800177e:	2303      	movs	r3, #3
 8001780:	e004      	b.n	800178c <HAL_GPIO_Init+0x228>
 8001782:	2302      	movs	r3, #2
 8001784:	e002      	b.n	800178c <HAL_GPIO_Init+0x228>
 8001786:	2301      	movs	r3, #1
 8001788:	e000      	b.n	800178c <HAL_GPIO_Init+0x228>
 800178a:	2300      	movs	r3, #0
 800178c:	69fa      	ldr	r2, [r7, #28]
 800178e:	f002 0203 	and.w	r2, r2, #3
 8001792:	0092      	lsls	r2, r2, #2
 8001794:	4093      	lsls	r3, r2
 8001796:	69ba      	ldr	r2, [r7, #24]
 8001798:	4313      	orrs	r3, r2
 800179a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800179c:	4935      	ldr	r1, [pc, #212]	@ (8001874 <HAL_GPIO_Init+0x310>)
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	089b      	lsrs	r3, r3, #2
 80017a2:	3302      	adds	r3, #2
 80017a4:	69ba      	ldr	r2, [r7, #24]
 80017a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001898 <HAL_GPIO_Init+0x334>)
 80017ac:	689b      	ldr	r3, [r3, #8]
 80017ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017b0:	693b      	ldr	r3, [r7, #16]
 80017b2:	43db      	mvns	r3, r3
 80017b4:	69ba      	ldr	r2, [r7, #24]
 80017b6:	4013      	ands	r3, r2
 80017b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d003      	beq.n	80017ce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80017c6:	69ba      	ldr	r2, [r7, #24]
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	4313      	orrs	r3, r2
 80017cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80017ce:	4a32      	ldr	r2, [pc, #200]	@ (8001898 <HAL_GPIO_Init+0x334>)
 80017d0:	69bb      	ldr	r3, [r7, #24]
 80017d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80017d4:	4b30      	ldr	r3, [pc, #192]	@ (8001898 <HAL_GPIO_Init+0x334>)
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	43db      	mvns	r3, r3
 80017de:	69ba      	ldr	r2, [r7, #24]
 80017e0:	4013      	ands	r3, r2
 80017e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d003      	beq.n	80017f8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80017f0:	69ba      	ldr	r2, [r7, #24]
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	4313      	orrs	r3, r2
 80017f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80017f8:	4a27      	ldr	r2, [pc, #156]	@ (8001898 <HAL_GPIO_Init+0x334>)
 80017fa:	69bb      	ldr	r3, [r7, #24]
 80017fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80017fe:	4b26      	ldr	r3, [pc, #152]	@ (8001898 <HAL_GPIO_Init+0x334>)
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	43db      	mvns	r3, r3
 8001808:	69ba      	ldr	r2, [r7, #24]
 800180a:	4013      	ands	r3, r2
 800180c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001816:	2b00      	cmp	r3, #0
 8001818:	d003      	beq.n	8001822 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800181a:	69ba      	ldr	r2, [r7, #24]
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	4313      	orrs	r3, r2
 8001820:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001822:	4a1d      	ldr	r2, [pc, #116]	@ (8001898 <HAL_GPIO_Init+0x334>)
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001828:	4b1b      	ldr	r3, [pc, #108]	@ (8001898 <HAL_GPIO_Init+0x334>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	43db      	mvns	r3, r3
 8001832:	69ba      	ldr	r2, [r7, #24]
 8001834:	4013      	ands	r3, r2
 8001836:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001840:	2b00      	cmp	r3, #0
 8001842:	d003      	beq.n	800184c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001844:	69ba      	ldr	r2, [r7, #24]
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	4313      	orrs	r3, r2
 800184a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800184c:	4a12      	ldr	r2, [pc, #72]	@ (8001898 <HAL_GPIO_Init+0x334>)
 800184e:	69bb      	ldr	r3, [r7, #24]
 8001850:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	3301      	adds	r3, #1
 8001856:	61fb      	str	r3, [r7, #28]
 8001858:	69fb      	ldr	r3, [r7, #28]
 800185a:	2b0f      	cmp	r3, #15
 800185c:	f67f ae90 	bls.w	8001580 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001860:	bf00      	nop
 8001862:	bf00      	nop
 8001864:	3724      	adds	r7, #36	@ 0x24
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	40023800 	.word	0x40023800
 8001874:	40013800 	.word	0x40013800
 8001878:	40020000 	.word	0x40020000
 800187c:	40020400 	.word	0x40020400
 8001880:	40020800 	.word	0x40020800
 8001884:	40020c00 	.word	0x40020c00
 8001888:	40021000 	.word	0x40021000
 800188c:	40021400 	.word	0x40021400
 8001890:	40021800 	.word	0x40021800
 8001894:	40021c00 	.word	0x40021c00
 8001898:	40013c00 	.word	0x40013c00

0800189c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b086      	sub	sp, #24
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d101      	bne.n	80018ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e267      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0301 	and.w	r3, r3, #1
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d075      	beq.n	80019a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80018ba:	4b88      	ldr	r3, [pc, #544]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	f003 030c 	and.w	r3, r3, #12
 80018c2:	2b04      	cmp	r3, #4
 80018c4:	d00c      	beq.n	80018e0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018c6:	4b85      	ldr	r3, [pc, #532]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80018ce:	2b08      	cmp	r3, #8
 80018d0:	d112      	bne.n	80018f8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018d2:	4b82      	ldr	r3, [pc, #520]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80018de:	d10b      	bne.n	80018f8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018e0:	4b7e      	ldr	r3, [pc, #504]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d05b      	beq.n	80019a4 <HAL_RCC_OscConfig+0x108>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d157      	bne.n	80019a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e242      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001900:	d106      	bne.n	8001910 <HAL_RCC_OscConfig+0x74>
 8001902:	4b76      	ldr	r3, [pc, #472]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a75      	ldr	r2, [pc, #468]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 8001908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800190c:	6013      	str	r3, [r2, #0]
 800190e:	e01d      	b.n	800194c <HAL_RCC_OscConfig+0xb0>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001918:	d10c      	bne.n	8001934 <HAL_RCC_OscConfig+0x98>
 800191a:	4b70      	ldr	r3, [pc, #448]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a6f      	ldr	r2, [pc, #444]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 8001920:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001924:	6013      	str	r3, [r2, #0]
 8001926:	4b6d      	ldr	r3, [pc, #436]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a6c      	ldr	r2, [pc, #432]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 800192c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001930:	6013      	str	r3, [r2, #0]
 8001932:	e00b      	b.n	800194c <HAL_RCC_OscConfig+0xb0>
 8001934:	4b69      	ldr	r3, [pc, #420]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a68      	ldr	r2, [pc, #416]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 800193a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800193e:	6013      	str	r3, [r2, #0]
 8001940:	4b66      	ldr	r3, [pc, #408]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a65      	ldr	r2, [pc, #404]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 8001946:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800194a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d013      	beq.n	800197c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001954:	f7ff f996 	bl	8000c84 <HAL_GetTick>
 8001958:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800195a:	e008      	b.n	800196e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800195c:	f7ff f992 	bl	8000c84 <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	2b64      	cmp	r3, #100	@ 0x64
 8001968:	d901      	bls.n	800196e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e207      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800196e:	4b5b      	ldr	r3, [pc, #364]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d0f0      	beq.n	800195c <HAL_RCC_OscConfig+0xc0>
 800197a:	e014      	b.n	80019a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800197c:	f7ff f982 	bl	8000c84 <HAL_GetTick>
 8001980:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001982:	e008      	b.n	8001996 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001984:	f7ff f97e 	bl	8000c84 <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	2b64      	cmp	r3, #100	@ 0x64
 8001990:	d901      	bls.n	8001996 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001992:	2303      	movs	r3, #3
 8001994:	e1f3      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001996:	4b51      	ldr	r3, [pc, #324]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d1f0      	bne.n	8001984 <HAL_RCC_OscConfig+0xe8>
 80019a2:	e000      	b.n	80019a6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d063      	beq.n	8001a7a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80019b2:	4b4a      	ldr	r3, [pc, #296]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	f003 030c 	and.w	r3, r3, #12
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d00b      	beq.n	80019d6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019be:	4b47      	ldr	r3, [pc, #284]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80019c6:	2b08      	cmp	r3, #8
 80019c8:	d11c      	bne.n	8001a04 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019ca:	4b44      	ldr	r3, [pc, #272]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d116      	bne.n	8001a04 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019d6:	4b41      	ldr	r3, [pc, #260]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 0302 	and.w	r3, r3, #2
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d005      	beq.n	80019ee <HAL_RCC_OscConfig+0x152>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	68db      	ldr	r3, [r3, #12]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d001      	beq.n	80019ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e1c7      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ee:	4b3b      	ldr	r3, [pc, #236]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	691b      	ldr	r3, [r3, #16]
 80019fa:	00db      	lsls	r3, r3, #3
 80019fc:	4937      	ldr	r1, [pc, #220]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 80019fe:	4313      	orrs	r3, r2
 8001a00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a02:	e03a      	b.n	8001a7a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d020      	beq.n	8001a4e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a0c:	4b34      	ldr	r3, [pc, #208]	@ (8001ae0 <HAL_RCC_OscConfig+0x244>)
 8001a0e:	2201      	movs	r2, #1
 8001a10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a12:	f7ff f937 	bl	8000c84 <HAL_GetTick>
 8001a16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a18:	e008      	b.n	8001a2c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a1a:	f7ff f933 	bl	8000c84 <HAL_GetTick>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	2b02      	cmp	r3, #2
 8001a26:	d901      	bls.n	8001a2c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e1a8      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a2c:	4b2b      	ldr	r3, [pc, #172]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 0302 	and.w	r3, r3, #2
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d0f0      	beq.n	8001a1a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a38:	4b28      	ldr	r3, [pc, #160]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	691b      	ldr	r3, [r3, #16]
 8001a44:	00db      	lsls	r3, r3, #3
 8001a46:	4925      	ldr	r1, [pc, #148]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	600b      	str	r3, [r1, #0]
 8001a4c:	e015      	b.n	8001a7a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a4e:	4b24      	ldr	r3, [pc, #144]	@ (8001ae0 <HAL_RCC_OscConfig+0x244>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a54:	f7ff f916 	bl	8000c84 <HAL_GetTick>
 8001a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a5a:	e008      	b.n	8001a6e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a5c:	f7ff f912 	bl	8000c84 <HAL_GetTick>
 8001a60:	4602      	mov	r2, r0
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	2b02      	cmp	r3, #2
 8001a68:	d901      	bls.n	8001a6e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	e187      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a6e:	4b1b      	ldr	r3, [pc, #108]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 0302 	and.w	r3, r3, #2
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d1f0      	bne.n	8001a5c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0308 	and.w	r3, r3, #8
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d036      	beq.n	8001af4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	695b      	ldr	r3, [r3, #20]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d016      	beq.n	8001abc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ae4 <HAL_RCC_OscConfig+0x248>)
 8001a90:	2201      	movs	r2, #1
 8001a92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a94:	f7ff f8f6 	bl	8000c84 <HAL_GetTick>
 8001a98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a9a:	e008      	b.n	8001aae <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a9c:	f7ff f8f2 	bl	8000c84 <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d901      	bls.n	8001aae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e167      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aae:	4b0b      	ldr	r3, [pc, #44]	@ (8001adc <HAL_RCC_OscConfig+0x240>)
 8001ab0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ab2:	f003 0302 	and.w	r3, r3, #2
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d0f0      	beq.n	8001a9c <HAL_RCC_OscConfig+0x200>
 8001aba:	e01b      	b.n	8001af4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001abc:	4b09      	ldr	r3, [pc, #36]	@ (8001ae4 <HAL_RCC_OscConfig+0x248>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ac2:	f7ff f8df 	bl	8000c84 <HAL_GetTick>
 8001ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ac8:	e00e      	b.n	8001ae8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aca:	f7ff f8db 	bl	8000c84 <HAL_GetTick>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d907      	bls.n	8001ae8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e150      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	42470000 	.word	0x42470000
 8001ae4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ae8:	4b88      	ldr	r3, [pc, #544]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001aea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001aec:	f003 0302 	and.w	r3, r3, #2
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d1ea      	bne.n	8001aca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0304 	and.w	r3, r3, #4
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	f000 8097 	beq.w	8001c30 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b02:	2300      	movs	r3, #0
 8001b04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b06:	4b81      	ldr	r3, [pc, #516]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d10f      	bne.n	8001b32 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	60bb      	str	r3, [r7, #8]
 8001b16:	4b7d      	ldr	r3, [pc, #500]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1a:	4a7c      	ldr	r2, [pc, #496]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001b1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b20:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b22:	4b7a      	ldr	r3, [pc, #488]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b2a:	60bb      	str	r3, [r7, #8]
 8001b2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b32:	4b77      	ldr	r3, [pc, #476]	@ (8001d10 <HAL_RCC_OscConfig+0x474>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d118      	bne.n	8001b70 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b3e:	4b74      	ldr	r3, [pc, #464]	@ (8001d10 <HAL_RCC_OscConfig+0x474>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a73      	ldr	r2, [pc, #460]	@ (8001d10 <HAL_RCC_OscConfig+0x474>)
 8001b44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b4a:	f7ff f89b 	bl	8000c84 <HAL_GetTick>
 8001b4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b50:	e008      	b.n	8001b64 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b52:	f7ff f897 	bl	8000c84 <HAL_GetTick>
 8001b56:	4602      	mov	r2, r0
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d901      	bls.n	8001b64 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e10c      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b64:	4b6a      	ldr	r3, [pc, #424]	@ (8001d10 <HAL_RCC_OscConfig+0x474>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d0f0      	beq.n	8001b52 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d106      	bne.n	8001b86 <HAL_RCC_OscConfig+0x2ea>
 8001b78:	4b64      	ldr	r3, [pc, #400]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001b7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b7c:	4a63      	ldr	r2, [pc, #396]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001b7e:	f043 0301 	orr.w	r3, r3, #1
 8001b82:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b84:	e01c      	b.n	8001bc0 <HAL_RCC_OscConfig+0x324>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	2b05      	cmp	r3, #5
 8001b8c:	d10c      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x30c>
 8001b8e:	4b5f      	ldr	r3, [pc, #380]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001b90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b92:	4a5e      	ldr	r2, [pc, #376]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001b94:	f043 0304 	orr.w	r3, r3, #4
 8001b98:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b9a:	4b5c      	ldr	r3, [pc, #368]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001b9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b9e:	4a5b      	ldr	r2, [pc, #364]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ba6:	e00b      	b.n	8001bc0 <HAL_RCC_OscConfig+0x324>
 8001ba8:	4b58      	ldr	r3, [pc, #352]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001baa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bac:	4a57      	ldr	r2, [pc, #348]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001bae:	f023 0301 	bic.w	r3, r3, #1
 8001bb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bb4:	4b55      	ldr	r3, [pc, #340]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001bb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bb8:	4a54      	ldr	r2, [pc, #336]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001bba:	f023 0304 	bic.w	r3, r3, #4
 8001bbe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d015      	beq.n	8001bf4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bc8:	f7ff f85c 	bl	8000c84 <HAL_GetTick>
 8001bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bce:	e00a      	b.n	8001be6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bd0:	f7ff f858 	bl	8000c84 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d901      	bls.n	8001be6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e0cb      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001be6:	4b49      	ldr	r3, [pc, #292]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001be8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bea:	f003 0302 	and.w	r3, r3, #2
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d0ee      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x334>
 8001bf2:	e014      	b.n	8001c1e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bf4:	f7ff f846 	bl	8000c84 <HAL_GetTick>
 8001bf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bfa:	e00a      	b.n	8001c12 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bfc:	f7ff f842 	bl	8000c84 <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d901      	bls.n	8001c12 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e0b5      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c12:	4b3e      	ldr	r3, [pc, #248]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001c14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d1ee      	bne.n	8001bfc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001c1e:	7dfb      	ldrb	r3, [r7, #23]
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d105      	bne.n	8001c30 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c24:	4b39      	ldr	r3, [pc, #228]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c28:	4a38      	ldr	r2, [pc, #224]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001c2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c2e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	699b      	ldr	r3, [r3, #24]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	f000 80a1 	beq.w	8001d7c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c3a:	4b34      	ldr	r3, [pc, #208]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	f003 030c 	and.w	r3, r3, #12
 8001c42:	2b08      	cmp	r3, #8
 8001c44:	d05c      	beq.n	8001d00 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	699b      	ldr	r3, [r3, #24]
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d141      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c4e:	4b31      	ldr	r3, [pc, #196]	@ (8001d14 <HAL_RCC_OscConfig+0x478>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c54:	f7ff f816 	bl	8000c84 <HAL_GetTick>
 8001c58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c5a:	e008      	b.n	8001c6e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c5c:	f7ff f812 	bl	8000c84 <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e087      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c6e:	4b27      	ldr	r3, [pc, #156]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d1f0      	bne.n	8001c5c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	69da      	ldr	r2, [r3, #28]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6a1b      	ldr	r3, [r3, #32]
 8001c82:	431a      	orrs	r2, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c88:	019b      	lsls	r3, r3, #6
 8001c8a:	431a      	orrs	r2, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c90:	085b      	lsrs	r3, r3, #1
 8001c92:	3b01      	subs	r3, #1
 8001c94:	041b      	lsls	r3, r3, #16
 8001c96:	431a      	orrs	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c9c:	061b      	lsls	r3, r3, #24
 8001c9e:	491b      	ldr	r1, [pc, #108]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ca4:	4b1b      	ldr	r3, [pc, #108]	@ (8001d14 <HAL_RCC_OscConfig+0x478>)
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001caa:	f7fe ffeb 	bl	8000c84 <HAL_GetTick>
 8001cae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cb0:	e008      	b.n	8001cc4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cb2:	f7fe ffe7 	bl	8000c84 <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d901      	bls.n	8001cc4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e05c      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cc4:	4b11      	ldr	r3, [pc, #68]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d0f0      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x416>
 8001cd0:	e054      	b.n	8001d7c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cd2:	4b10      	ldr	r3, [pc, #64]	@ (8001d14 <HAL_RCC_OscConfig+0x478>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd8:	f7fe ffd4 	bl	8000c84 <HAL_GetTick>
 8001cdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cde:	e008      	b.n	8001cf2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ce0:	f7fe ffd0 	bl	8000c84 <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e045      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cf2:	4b06      	ldr	r3, [pc, #24]	@ (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d1f0      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x444>
 8001cfe:	e03d      	b.n	8001d7c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	699b      	ldr	r3, [r3, #24]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d107      	bne.n	8001d18 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e038      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	40007000 	.word	0x40007000
 8001d14:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001d18:	4b1b      	ldr	r3, [pc, #108]	@ (8001d88 <HAL_RCC_OscConfig+0x4ec>)
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	699b      	ldr	r3, [r3, #24]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d028      	beq.n	8001d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d121      	bne.n	8001d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d11a      	bne.n	8001d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001d48:	4013      	ands	r3, r2
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001d4e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d111      	bne.n	8001d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d5e:	085b      	lsrs	r3, r3, #1
 8001d60:	3b01      	subs	r3, #1
 8001d62:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d107      	bne.n	8001d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d72:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d001      	beq.n	8001d7c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e000      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3718      	adds	r7, #24
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40023800 	.word	0x40023800

08001d8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b084      	sub	sp, #16
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d101      	bne.n	8001da0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e0cc      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001da0:	4b68      	ldr	r3, [pc, #416]	@ (8001f44 <HAL_RCC_ClockConfig+0x1b8>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0307 	and.w	r3, r3, #7
 8001da8:	683a      	ldr	r2, [r7, #0]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d90c      	bls.n	8001dc8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dae:	4b65      	ldr	r3, [pc, #404]	@ (8001f44 <HAL_RCC_ClockConfig+0x1b8>)
 8001db0:	683a      	ldr	r2, [r7, #0]
 8001db2:	b2d2      	uxtb	r2, r2
 8001db4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001db6:	4b63      	ldr	r3, [pc, #396]	@ (8001f44 <HAL_RCC_ClockConfig+0x1b8>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0307 	and.w	r3, r3, #7
 8001dbe:	683a      	ldr	r2, [r7, #0]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d001      	beq.n	8001dc8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e0b8      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0302 	and.w	r3, r3, #2
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d020      	beq.n	8001e16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 0304 	and.w	r3, r3, #4
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d005      	beq.n	8001dec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001de0:	4b59      	ldr	r3, [pc, #356]	@ (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	4a58      	ldr	r2, [pc, #352]	@ (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001de6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001dea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f003 0308 	and.w	r3, r3, #8
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d005      	beq.n	8001e04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001df8:	4b53      	ldr	r3, [pc, #332]	@ (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	4a52      	ldr	r2, [pc, #328]	@ (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001dfe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001e02:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e04:	4b50      	ldr	r3, [pc, #320]	@ (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	494d      	ldr	r1, [pc, #308]	@ (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001e12:	4313      	orrs	r3, r2
 8001e14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d044      	beq.n	8001eac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d107      	bne.n	8001e3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e2a:	4b47      	ldr	r3, [pc, #284]	@ (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d119      	bne.n	8001e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e07f      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d003      	beq.n	8001e4a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e46:	2b03      	cmp	r3, #3
 8001e48:	d107      	bne.n	8001e5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e4a:	4b3f      	ldr	r3, [pc, #252]	@ (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d109      	bne.n	8001e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e06f      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e5a:	4b3b      	ldr	r3, [pc, #236]	@ (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0302 	and.w	r3, r3, #2
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d101      	bne.n	8001e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e067      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e6a:	4b37      	ldr	r3, [pc, #220]	@ (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	f023 0203 	bic.w	r2, r3, #3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	4934      	ldr	r1, [pc, #208]	@ (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e7c:	f7fe ff02 	bl	8000c84 <HAL_GetTick>
 8001e80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e82:	e00a      	b.n	8001e9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e84:	f7fe fefe 	bl	8000c84 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d901      	bls.n	8001e9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e04f      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e9a:	4b2b      	ldr	r3, [pc, #172]	@ (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	f003 020c 	and.w	r2, r3, #12
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d1eb      	bne.n	8001e84 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001eac:	4b25      	ldr	r3, [pc, #148]	@ (8001f44 <HAL_RCC_ClockConfig+0x1b8>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0307 	and.w	r3, r3, #7
 8001eb4:	683a      	ldr	r2, [r7, #0]
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d20c      	bcs.n	8001ed4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eba:	4b22      	ldr	r3, [pc, #136]	@ (8001f44 <HAL_RCC_ClockConfig+0x1b8>)
 8001ebc:	683a      	ldr	r2, [r7, #0]
 8001ebe:	b2d2      	uxtb	r2, r2
 8001ec0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ec2:	4b20      	ldr	r3, [pc, #128]	@ (8001f44 <HAL_RCC_ClockConfig+0x1b8>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 0307 	and.w	r3, r3, #7
 8001eca:	683a      	ldr	r2, [r7, #0]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d001      	beq.n	8001ed4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e032      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 0304 	and.w	r3, r3, #4
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d008      	beq.n	8001ef2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ee0:	4b19      	ldr	r3, [pc, #100]	@ (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	4916      	ldr	r1, [pc, #88]	@ (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0308 	and.w	r3, r3, #8
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d009      	beq.n	8001f12 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001efe:	4b12      	ldr	r3, [pc, #72]	@ (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	00db      	lsls	r3, r3, #3
 8001f0c:	490e      	ldr	r1, [pc, #56]	@ (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f12:	f000 f821 	bl	8001f58 <HAL_RCC_GetSysClockFreq>
 8001f16:	4602      	mov	r2, r0
 8001f18:	4b0b      	ldr	r3, [pc, #44]	@ (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	091b      	lsrs	r3, r3, #4
 8001f1e:	f003 030f 	and.w	r3, r3, #15
 8001f22:	490a      	ldr	r1, [pc, #40]	@ (8001f4c <HAL_RCC_ClockConfig+0x1c0>)
 8001f24:	5ccb      	ldrb	r3, [r1, r3]
 8001f26:	fa22 f303 	lsr.w	r3, r2, r3
 8001f2a:	4a09      	ldr	r2, [pc, #36]	@ (8001f50 <HAL_RCC_ClockConfig+0x1c4>)
 8001f2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001f2e:	4b09      	ldr	r3, [pc, #36]	@ (8001f54 <HAL_RCC_ClockConfig+0x1c8>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7fe fe62 	bl	8000bfc <HAL_InitTick>

  return HAL_OK;
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3710      	adds	r7, #16
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40023c00 	.word	0x40023c00
 8001f48:	40023800 	.word	0x40023800
 8001f4c:	08003308 	.word	0x08003308
 8001f50:	20000000 	.word	0x20000000
 8001f54:	20000004 	.word	0x20000004

08001f58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f5c:	b090      	sub	sp, #64	@ 0x40
 8001f5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001f60:	2300      	movs	r3, #0
 8001f62:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001f64:	2300      	movs	r3, #0
 8001f66:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f70:	4b59      	ldr	r3, [pc, #356]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f003 030c 	and.w	r3, r3, #12
 8001f78:	2b08      	cmp	r3, #8
 8001f7a:	d00d      	beq.n	8001f98 <HAL_RCC_GetSysClockFreq+0x40>
 8001f7c:	2b08      	cmp	r3, #8
 8001f7e:	f200 80a1 	bhi.w	80020c4 <HAL_RCC_GetSysClockFreq+0x16c>
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d002      	beq.n	8001f8c <HAL_RCC_GetSysClockFreq+0x34>
 8001f86:	2b04      	cmp	r3, #4
 8001f88:	d003      	beq.n	8001f92 <HAL_RCC_GetSysClockFreq+0x3a>
 8001f8a:	e09b      	b.n	80020c4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f8c:	4b53      	ldr	r3, [pc, #332]	@ (80020dc <HAL_RCC_GetSysClockFreq+0x184>)
 8001f8e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001f90:	e09b      	b.n	80020ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f92:	4b53      	ldr	r3, [pc, #332]	@ (80020e0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001f94:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001f96:	e098      	b.n	80020ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f98:	4b4f      	ldr	r3, [pc, #316]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001fa0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001fa2:	4b4d      	ldr	r3, [pc, #308]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d028      	beq.n	8002000 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fae:	4b4a      	ldr	r3, [pc, #296]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	099b      	lsrs	r3, r3, #6
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	623b      	str	r3, [r7, #32]
 8001fb8:	627a      	str	r2, [r7, #36]	@ 0x24
 8001fba:	6a3b      	ldr	r3, [r7, #32]
 8001fbc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	4b47      	ldr	r3, [pc, #284]	@ (80020e0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001fc4:	fb03 f201 	mul.w	r2, r3, r1
 8001fc8:	2300      	movs	r3, #0
 8001fca:	fb00 f303 	mul.w	r3, r0, r3
 8001fce:	4413      	add	r3, r2
 8001fd0:	4a43      	ldr	r2, [pc, #268]	@ (80020e0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001fd2:	fba0 1202 	umull	r1, r2, r0, r2
 8001fd6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001fd8:	460a      	mov	r2, r1
 8001fda:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001fdc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001fde:	4413      	add	r3, r2
 8001fe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	61bb      	str	r3, [r7, #24]
 8001fe8:	61fa      	str	r2, [r7, #28]
 8001fea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001fee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001ff2:	f7fe f945 	bl	8000280 <__aeabi_uldivmod>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ffe:	e053      	b.n	80020a8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002000:	4b35      	ldr	r3, [pc, #212]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	099b      	lsrs	r3, r3, #6
 8002006:	2200      	movs	r2, #0
 8002008:	613b      	str	r3, [r7, #16]
 800200a:	617a      	str	r2, [r7, #20]
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002012:	f04f 0b00 	mov.w	fp, #0
 8002016:	4652      	mov	r2, sl
 8002018:	465b      	mov	r3, fp
 800201a:	f04f 0000 	mov.w	r0, #0
 800201e:	f04f 0100 	mov.w	r1, #0
 8002022:	0159      	lsls	r1, r3, #5
 8002024:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002028:	0150      	lsls	r0, r2, #5
 800202a:	4602      	mov	r2, r0
 800202c:	460b      	mov	r3, r1
 800202e:	ebb2 080a 	subs.w	r8, r2, sl
 8002032:	eb63 090b 	sbc.w	r9, r3, fp
 8002036:	f04f 0200 	mov.w	r2, #0
 800203a:	f04f 0300 	mov.w	r3, #0
 800203e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002042:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002046:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800204a:	ebb2 0408 	subs.w	r4, r2, r8
 800204e:	eb63 0509 	sbc.w	r5, r3, r9
 8002052:	f04f 0200 	mov.w	r2, #0
 8002056:	f04f 0300 	mov.w	r3, #0
 800205a:	00eb      	lsls	r3, r5, #3
 800205c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002060:	00e2      	lsls	r2, r4, #3
 8002062:	4614      	mov	r4, r2
 8002064:	461d      	mov	r5, r3
 8002066:	eb14 030a 	adds.w	r3, r4, sl
 800206a:	603b      	str	r3, [r7, #0]
 800206c:	eb45 030b 	adc.w	r3, r5, fp
 8002070:	607b      	str	r3, [r7, #4]
 8002072:	f04f 0200 	mov.w	r2, #0
 8002076:	f04f 0300 	mov.w	r3, #0
 800207a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800207e:	4629      	mov	r1, r5
 8002080:	028b      	lsls	r3, r1, #10
 8002082:	4621      	mov	r1, r4
 8002084:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002088:	4621      	mov	r1, r4
 800208a:	028a      	lsls	r2, r1, #10
 800208c:	4610      	mov	r0, r2
 800208e:	4619      	mov	r1, r3
 8002090:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002092:	2200      	movs	r2, #0
 8002094:	60bb      	str	r3, [r7, #8]
 8002096:	60fa      	str	r2, [r7, #12]
 8002098:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800209c:	f7fe f8f0 	bl	8000280 <__aeabi_uldivmod>
 80020a0:	4602      	mov	r2, r0
 80020a2:	460b      	mov	r3, r1
 80020a4:	4613      	mov	r3, r2
 80020a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80020a8:	4b0b      	ldr	r3, [pc, #44]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	0c1b      	lsrs	r3, r3, #16
 80020ae:	f003 0303 	and.w	r3, r3, #3
 80020b2:	3301      	adds	r3, #1
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80020b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80020ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80020c0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80020c2:	e002      	b.n	80020ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80020c4:	4b05      	ldr	r3, [pc, #20]	@ (80020dc <HAL_RCC_GetSysClockFreq+0x184>)
 80020c6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80020c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3740      	adds	r7, #64	@ 0x40
 80020d0:	46bd      	mov	sp, r7
 80020d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80020d6:	bf00      	nop
 80020d8:	40023800 	.word	0x40023800
 80020dc:	00f42400 	.word	0x00f42400
 80020e0:	017d7840 	.word	0x017d7840

080020e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020e8:	4b03      	ldr	r3, [pc, #12]	@ (80020f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80020ea:	681b      	ldr	r3, [r3, #0]
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	20000000 	.word	0x20000000

080020fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002100:	f7ff fff0 	bl	80020e4 <HAL_RCC_GetHCLKFreq>
 8002104:	4602      	mov	r2, r0
 8002106:	4b05      	ldr	r3, [pc, #20]	@ (800211c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	0a9b      	lsrs	r3, r3, #10
 800210c:	f003 0307 	and.w	r3, r3, #7
 8002110:	4903      	ldr	r1, [pc, #12]	@ (8002120 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002112:	5ccb      	ldrb	r3, [r1, r3]
 8002114:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002118:	4618      	mov	r0, r3
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40023800 	.word	0x40023800
 8002120:	08003318 	.word	0x08003318

08002124 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002128:	f7ff ffdc 	bl	80020e4 <HAL_RCC_GetHCLKFreq>
 800212c:	4602      	mov	r2, r0
 800212e:	4b05      	ldr	r3, [pc, #20]	@ (8002144 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	0b5b      	lsrs	r3, r3, #13
 8002134:	f003 0307 	and.w	r3, r3, #7
 8002138:	4903      	ldr	r1, [pc, #12]	@ (8002148 <HAL_RCC_GetPCLK2Freq+0x24>)
 800213a:	5ccb      	ldrb	r3, [r1, r3]
 800213c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002140:	4618      	mov	r0, r3
 8002142:	bd80      	pop	{r7, pc}
 8002144:	40023800 	.word	0x40023800
 8002148:	08003318 	.word	0x08003318

0800214c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d101      	bne.n	800215e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e042      	b.n	80021e4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002164:	b2db      	uxtb	r3, r3
 8002166:	2b00      	cmp	r3, #0
 8002168:	d106      	bne.n	8002178 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f7fe fc36 	bl	80009e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2224      	movs	r2, #36	@ 0x24
 800217c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	68da      	ldr	r2, [r3, #12]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800218e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f000 f973 	bl	800247c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	691a      	ldr	r2, [r3, #16]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80021a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	695a      	ldr	r2, [r3, #20]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80021b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	68da      	ldr	r2, [r3, #12]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80021c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2200      	movs	r2, #0
 80021ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2220      	movs	r2, #32
 80021d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2220      	movs	r2, #32
 80021d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80021e2:	2300      	movs	r3, #0
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3708      	adds	r7, #8
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}

080021ec <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b08a      	sub	sp, #40	@ 0x28
 80021f0:	af02      	add	r7, sp, #8
 80021f2:	60f8      	str	r0, [r7, #12]
 80021f4:	60b9      	str	r1, [r7, #8]
 80021f6:	603b      	str	r3, [r7, #0]
 80021f8:	4613      	mov	r3, r2
 80021fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80021fc:	2300      	movs	r3, #0
 80021fe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002206:	b2db      	uxtb	r3, r3
 8002208:	2b20      	cmp	r3, #32
 800220a:	d175      	bne.n	80022f8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d002      	beq.n	8002218 <HAL_UART_Transmit+0x2c>
 8002212:	88fb      	ldrh	r3, [r7, #6]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d101      	bne.n	800221c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e06e      	b.n	80022fa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2200      	movs	r2, #0
 8002220:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2221      	movs	r2, #33	@ 0x21
 8002226:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800222a:	f7fe fd2b 	bl	8000c84 <HAL_GetTick>
 800222e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	88fa      	ldrh	r2, [r7, #6]
 8002234:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	88fa      	ldrh	r2, [r7, #6]
 800223a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002244:	d108      	bne.n	8002258 <HAL_UART_Transmit+0x6c>
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	691b      	ldr	r3, [r3, #16]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d104      	bne.n	8002258 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800224e:	2300      	movs	r3, #0
 8002250:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	61bb      	str	r3, [r7, #24]
 8002256:	e003      	b.n	8002260 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800225c:	2300      	movs	r3, #0
 800225e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002260:	e02e      	b.n	80022c0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	9300      	str	r3, [sp, #0]
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	2200      	movs	r2, #0
 800226a:	2180      	movs	r1, #128	@ 0x80
 800226c:	68f8      	ldr	r0, [r7, #12]
 800226e:	f000 f848 	bl	8002302 <UART_WaitOnFlagUntilTimeout>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d005      	beq.n	8002284 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2220      	movs	r2, #32
 800227c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002280:	2303      	movs	r3, #3
 8002282:	e03a      	b.n	80022fa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002284:	69fb      	ldr	r3, [r7, #28]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d10b      	bne.n	80022a2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800228a:	69bb      	ldr	r3, [r7, #24]
 800228c:	881b      	ldrh	r3, [r3, #0]
 800228e:	461a      	mov	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002298:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	3302      	adds	r3, #2
 800229e:	61bb      	str	r3, [r7, #24]
 80022a0:	e007      	b.n	80022b2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	781a      	ldrb	r2, [r3, #0]
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	3301      	adds	r3, #1
 80022b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	3b01      	subs	r3, #1
 80022ba:	b29a      	uxth	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80022c4:	b29b      	uxth	r3, r3
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d1cb      	bne.n	8002262 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	9300      	str	r3, [sp, #0]
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	2200      	movs	r2, #0
 80022d2:	2140      	movs	r1, #64	@ 0x40
 80022d4:	68f8      	ldr	r0, [r7, #12]
 80022d6:	f000 f814 	bl	8002302 <UART_WaitOnFlagUntilTimeout>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d005      	beq.n	80022ec <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2220      	movs	r2, #32
 80022e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e006      	b.n	80022fa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2220      	movs	r2, #32
 80022f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80022f4:	2300      	movs	r3, #0
 80022f6:	e000      	b.n	80022fa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80022f8:	2302      	movs	r3, #2
  }
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3720      	adds	r7, #32
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}

08002302 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002302:	b580      	push	{r7, lr}
 8002304:	b086      	sub	sp, #24
 8002306:	af00      	add	r7, sp, #0
 8002308:	60f8      	str	r0, [r7, #12]
 800230a:	60b9      	str	r1, [r7, #8]
 800230c:	603b      	str	r3, [r7, #0]
 800230e:	4613      	mov	r3, r2
 8002310:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002312:	e03b      	b.n	800238c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002314:	6a3b      	ldr	r3, [r7, #32]
 8002316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800231a:	d037      	beq.n	800238c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800231c:	f7fe fcb2 	bl	8000c84 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	6a3a      	ldr	r2, [r7, #32]
 8002328:	429a      	cmp	r2, r3
 800232a:	d302      	bcc.n	8002332 <UART_WaitOnFlagUntilTimeout+0x30>
 800232c:	6a3b      	ldr	r3, [r7, #32]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d101      	bne.n	8002336 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e03a      	b.n	80023ac <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	f003 0304 	and.w	r3, r3, #4
 8002340:	2b00      	cmp	r3, #0
 8002342:	d023      	beq.n	800238c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	2b80      	cmp	r3, #128	@ 0x80
 8002348:	d020      	beq.n	800238c <UART_WaitOnFlagUntilTimeout+0x8a>
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	2b40      	cmp	r3, #64	@ 0x40
 800234e:	d01d      	beq.n	800238c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0308 	and.w	r3, r3, #8
 800235a:	2b08      	cmp	r3, #8
 800235c:	d116      	bne.n	800238c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800235e:	2300      	movs	r3, #0
 8002360:	617b      	str	r3, [r7, #20]
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	617b      	str	r3, [r7, #20]
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	617b      	str	r3, [r7, #20]
 8002372:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002374:	68f8      	ldr	r0, [r7, #12]
 8002376:	f000 f81d 	bl	80023b4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2208      	movs	r2, #8
 800237e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2200      	movs	r2, #0
 8002384:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e00f      	b.n	80023ac <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	4013      	ands	r3, r2
 8002396:	68ba      	ldr	r2, [r7, #8]
 8002398:	429a      	cmp	r2, r3
 800239a:	bf0c      	ite	eq
 800239c:	2301      	moveq	r3, #1
 800239e:	2300      	movne	r3, #0
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	461a      	mov	r2, r3
 80023a4:	79fb      	ldrb	r3, [r7, #7]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d0b4      	beq.n	8002314 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80023aa:	2300      	movs	r3, #0
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3718      	adds	r7, #24
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b095      	sub	sp, #84	@ 0x54
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	330c      	adds	r3, #12
 80023c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023c6:	e853 3f00 	ldrex	r3, [r3]
 80023ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80023cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80023d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	330c      	adds	r3, #12
 80023da:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80023dc:	643a      	str	r2, [r7, #64]	@ 0x40
 80023de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80023e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80023e4:	e841 2300 	strex	r3, r2, [r1]
 80023e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80023ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d1e5      	bne.n	80023bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	3314      	adds	r3, #20
 80023f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023f8:	6a3b      	ldr	r3, [r7, #32]
 80023fa:	e853 3f00 	ldrex	r3, [r3]
 80023fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	f023 0301 	bic.w	r3, r3, #1
 8002406:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	3314      	adds	r3, #20
 800240e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002410:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002412:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002414:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002416:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002418:	e841 2300 	strex	r3, r2, [r1]
 800241c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800241e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002420:	2b00      	cmp	r3, #0
 8002422:	d1e5      	bne.n	80023f0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002428:	2b01      	cmp	r3, #1
 800242a:	d119      	bne.n	8002460 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	330c      	adds	r3, #12
 8002432:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	e853 3f00 	ldrex	r3, [r3]
 800243a:	60bb      	str	r3, [r7, #8]
   return(result);
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	f023 0310 	bic.w	r3, r3, #16
 8002442:	647b      	str	r3, [r7, #68]	@ 0x44
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	330c      	adds	r3, #12
 800244a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800244c:	61ba      	str	r2, [r7, #24]
 800244e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002450:	6979      	ldr	r1, [r7, #20]
 8002452:	69ba      	ldr	r2, [r7, #24]
 8002454:	e841 2300 	strex	r3, r2, [r1]
 8002458:	613b      	str	r3, [r7, #16]
   return(result);
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d1e5      	bne.n	800242c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2220      	movs	r2, #32
 8002464:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2200      	movs	r2, #0
 800246c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800246e:	bf00      	nop
 8002470:	3754      	adds	r7, #84	@ 0x54
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
	...

0800247c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800247c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002480:	b0c0      	sub	sp, #256	@ 0x100
 8002482:	af00      	add	r7, sp, #0
 8002484:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	691b      	ldr	r3, [r3, #16]
 8002490:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002498:	68d9      	ldr	r1, [r3, #12]
 800249a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	ea40 0301 	orr.w	r3, r0, r1
 80024a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80024a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024aa:	689a      	ldr	r2, [r3, #8]
 80024ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024b0:	691b      	ldr	r3, [r3, #16]
 80024b2:	431a      	orrs	r2, r3
 80024b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024b8:	695b      	ldr	r3, [r3, #20]
 80024ba:	431a      	orrs	r2, r3
 80024bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80024c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80024d4:	f021 010c 	bic.w	r1, r1, #12
 80024d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80024e2:	430b      	orrs	r3, r1
 80024e4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80024e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	695b      	ldr	r3, [r3, #20]
 80024ee:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80024f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024f6:	6999      	ldr	r1, [r3, #24]
 80024f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	ea40 0301 	orr.w	r3, r0, r1
 8002502:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	4b8f      	ldr	r3, [pc, #572]	@ (8002748 <UART_SetConfig+0x2cc>)
 800250c:	429a      	cmp	r2, r3
 800250e:	d005      	beq.n	800251c <UART_SetConfig+0xa0>
 8002510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	4b8d      	ldr	r3, [pc, #564]	@ (800274c <UART_SetConfig+0x2d0>)
 8002518:	429a      	cmp	r2, r3
 800251a:	d104      	bne.n	8002526 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800251c:	f7ff fe02 	bl	8002124 <HAL_RCC_GetPCLK2Freq>
 8002520:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002524:	e003      	b.n	800252e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002526:	f7ff fde9 	bl	80020fc <HAL_RCC_GetPCLK1Freq>
 800252a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800252e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002532:	69db      	ldr	r3, [r3, #28]
 8002534:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002538:	f040 810c 	bne.w	8002754 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800253c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002540:	2200      	movs	r2, #0
 8002542:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002546:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800254a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800254e:	4622      	mov	r2, r4
 8002550:	462b      	mov	r3, r5
 8002552:	1891      	adds	r1, r2, r2
 8002554:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002556:	415b      	adcs	r3, r3
 8002558:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800255a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800255e:	4621      	mov	r1, r4
 8002560:	eb12 0801 	adds.w	r8, r2, r1
 8002564:	4629      	mov	r1, r5
 8002566:	eb43 0901 	adc.w	r9, r3, r1
 800256a:	f04f 0200 	mov.w	r2, #0
 800256e:	f04f 0300 	mov.w	r3, #0
 8002572:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002576:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800257a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800257e:	4690      	mov	r8, r2
 8002580:	4699      	mov	r9, r3
 8002582:	4623      	mov	r3, r4
 8002584:	eb18 0303 	adds.w	r3, r8, r3
 8002588:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800258c:	462b      	mov	r3, r5
 800258e:	eb49 0303 	adc.w	r3, r9, r3
 8002592:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80025a2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80025a6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80025aa:	460b      	mov	r3, r1
 80025ac:	18db      	adds	r3, r3, r3
 80025ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80025b0:	4613      	mov	r3, r2
 80025b2:	eb42 0303 	adc.w	r3, r2, r3
 80025b6:	657b      	str	r3, [r7, #84]	@ 0x54
 80025b8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80025bc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80025c0:	f7fd fe5e 	bl	8000280 <__aeabi_uldivmod>
 80025c4:	4602      	mov	r2, r0
 80025c6:	460b      	mov	r3, r1
 80025c8:	4b61      	ldr	r3, [pc, #388]	@ (8002750 <UART_SetConfig+0x2d4>)
 80025ca:	fba3 2302 	umull	r2, r3, r3, r2
 80025ce:	095b      	lsrs	r3, r3, #5
 80025d0:	011c      	lsls	r4, r3, #4
 80025d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80025d6:	2200      	movs	r2, #0
 80025d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80025dc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80025e0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80025e4:	4642      	mov	r2, r8
 80025e6:	464b      	mov	r3, r9
 80025e8:	1891      	adds	r1, r2, r2
 80025ea:	64b9      	str	r1, [r7, #72]	@ 0x48
 80025ec:	415b      	adcs	r3, r3
 80025ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80025f0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80025f4:	4641      	mov	r1, r8
 80025f6:	eb12 0a01 	adds.w	sl, r2, r1
 80025fa:	4649      	mov	r1, r9
 80025fc:	eb43 0b01 	adc.w	fp, r3, r1
 8002600:	f04f 0200 	mov.w	r2, #0
 8002604:	f04f 0300 	mov.w	r3, #0
 8002608:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800260c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002610:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002614:	4692      	mov	sl, r2
 8002616:	469b      	mov	fp, r3
 8002618:	4643      	mov	r3, r8
 800261a:	eb1a 0303 	adds.w	r3, sl, r3
 800261e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002622:	464b      	mov	r3, r9
 8002624:	eb4b 0303 	adc.w	r3, fp, r3
 8002628:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800262c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002638:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800263c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002640:	460b      	mov	r3, r1
 8002642:	18db      	adds	r3, r3, r3
 8002644:	643b      	str	r3, [r7, #64]	@ 0x40
 8002646:	4613      	mov	r3, r2
 8002648:	eb42 0303 	adc.w	r3, r2, r3
 800264c:	647b      	str	r3, [r7, #68]	@ 0x44
 800264e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002652:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002656:	f7fd fe13 	bl	8000280 <__aeabi_uldivmod>
 800265a:	4602      	mov	r2, r0
 800265c:	460b      	mov	r3, r1
 800265e:	4611      	mov	r1, r2
 8002660:	4b3b      	ldr	r3, [pc, #236]	@ (8002750 <UART_SetConfig+0x2d4>)
 8002662:	fba3 2301 	umull	r2, r3, r3, r1
 8002666:	095b      	lsrs	r3, r3, #5
 8002668:	2264      	movs	r2, #100	@ 0x64
 800266a:	fb02 f303 	mul.w	r3, r2, r3
 800266e:	1acb      	subs	r3, r1, r3
 8002670:	00db      	lsls	r3, r3, #3
 8002672:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002676:	4b36      	ldr	r3, [pc, #216]	@ (8002750 <UART_SetConfig+0x2d4>)
 8002678:	fba3 2302 	umull	r2, r3, r3, r2
 800267c:	095b      	lsrs	r3, r3, #5
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002684:	441c      	add	r4, r3
 8002686:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800268a:	2200      	movs	r2, #0
 800268c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002690:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002694:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002698:	4642      	mov	r2, r8
 800269a:	464b      	mov	r3, r9
 800269c:	1891      	adds	r1, r2, r2
 800269e:	63b9      	str	r1, [r7, #56]	@ 0x38
 80026a0:	415b      	adcs	r3, r3
 80026a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80026a4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80026a8:	4641      	mov	r1, r8
 80026aa:	1851      	adds	r1, r2, r1
 80026ac:	6339      	str	r1, [r7, #48]	@ 0x30
 80026ae:	4649      	mov	r1, r9
 80026b0:	414b      	adcs	r3, r1
 80026b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80026b4:	f04f 0200 	mov.w	r2, #0
 80026b8:	f04f 0300 	mov.w	r3, #0
 80026bc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80026c0:	4659      	mov	r1, fp
 80026c2:	00cb      	lsls	r3, r1, #3
 80026c4:	4651      	mov	r1, sl
 80026c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026ca:	4651      	mov	r1, sl
 80026cc:	00ca      	lsls	r2, r1, #3
 80026ce:	4610      	mov	r0, r2
 80026d0:	4619      	mov	r1, r3
 80026d2:	4603      	mov	r3, r0
 80026d4:	4642      	mov	r2, r8
 80026d6:	189b      	adds	r3, r3, r2
 80026d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80026dc:	464b      	mov	r3, r9
 80026de:	460a      	mov	r2, r1
 80026e0:	eb42 0303 	adc.w	r3, r2, r3
 80026e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80026e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	2200      	movs	r2, #0
 80026f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80026f4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80026f8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80026fc:	460b      	mov	r3, r1
 80026fe:	18db      	adds	r3, r3, r3
 8002700:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002702:	4613      	mov	r3, r2
 8002704:	eb42 0303 	adc.w	r3, r2, r3
 8002708:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800270a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800270e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002712:	f7fd fdb5 	bl	8000280 <__aeabi_uldivmod>
 8002716:	4602      	mov	r2, r0
 8002718:	460b      	mov	r3, r1
 800271a:	4b0d      	ldr	r3, [pc, #52]	@ (8002750 <UART_SetConfig+0x2d4>)
 800271c:	fba3 1302 	umull	r1, r3, r3, r2
 8002720:	095b      	lsrs	r3, r3, #5
 8002722:	2164      	movs	r1, #100	@ 0x64
 8002724:	fb01 f303 	mul.w	r3, r1, r3
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	00db      	lsls	r3, r3, #3
 800272c:	3332      	adds	r3, #50	@ 0x32
 800272e:	4a08      	ldr	r2, [pc, #32]	@ (8002750 <UART_SetConfig+0x2d4>)
 8002730:	fba2 2303 	umull	r2, r3, r2, r3
 8002734:	095b      	lsrs	r3, r3, #5
 8002736:	f003 0207 	and.w	r2, r3, #7
 800273a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4422      	add	r2, r4
 8002742:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002744:	e106      	b.n	8002954 <UART_SetConfig+0x4d8>
 8002746:	bf00      	nop
 8002748:	40011000 	.word	0x40011000
 800274c:	40011400 	.word	0x40011400
 8002750:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002754:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002758:	2200      	movs	r2, #0
 800275a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800275e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002762:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002766:	4642      	mov	r2, r8
 8002768:	464b      	mov	r3, r9
 800276a:	1891      	adds	r1, r2, r2
 800276c:	6239      	str	r1, [r7, #32]
 800276e:	415b      	adcs	r3, r3
 8002770:	627b      	str	r3, [r7, #36]	@ 0x24
 8002772:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002776:	4641      	mov	r1, r8
 8002778:	1854      	adds	r4, r2, r1
 800277a:	4649      	mov	r1, r9
 800277c:	eb43 0501 	adc.w	r5, r3, r1
 8002780:	f04f 0200 	mov.w	r2, #0
 8002784:	f04f 0300 	mov.w	r3, #0
 8002788:	00eb      	lsls	r3, r5, #3
 800278a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800278e:	00e2      	lsls	r2, r4, #3
 8002790:	4614      	mov	r4, r2
 8002792:	461d      	mov	r5, r3
 8002794:	4643      	mov	r3, r8
 8002796:	18e3      	adds	r3, r4, r3
 8002798:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800279c:	464b      	mov	r3, r9
 800279e:	eb45 0303 	adc.w	r3, r5, r3
 80027a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80027a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80027b2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80027b6:	f04f 0200 	mov.w	r2, #0
 80027ba:	f04f 0300 	mov.w	r3, #0
 80027be:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80027c2:	4629      	mov	r1, r5
 80027c4:	008b      	lsls	r3, r1, #2
 80027c6:	4621      	mov	r1, r4
 80027c8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80027cc:	4621      	mov	r1, r4
 80027ce:	008a      	lsls	r2, r1, #2
 80027d0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80027d4:	f7fd fd54 	bl	8000280 <__aeabi_uldivmod>
 80027d8:	4602      	mov	r2, r0
 80027da:	460b      	mov	r3, r1
 80027dc:	4b60      	ldr	r3, [pc, #384]	@ (8002960 <UART_SetConfig+0x4e4>)
 80027de:	fba3 2302 	umull	r2, r3, r3, r2
 80027e2:	095b      	lsrs	r3, r3, #5
 80027e4:	011c      	lsls	r4, r3, #4
 80027e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80027ea:	2200      	movs	r2, #0
 80027ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80027f0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80027f4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80027f8:	4642      	mov	r2, r8
 80027fa:	464b      	mov	r3, r9
 80027fc:	1891      	adds	r1, r2, r2
 80027fe:	61b9      	str	r1, [r7, #24]
 8002800:	415b      	adcs	r3, r3
 8002802:	61fb      	str	r3, [r7, #28]
 8002804:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002808:	4641      	mov	r1, r8
 800280a:	1851      	adds	r1, r2, r1
 800280c:	6139      	str	r1, [r7, #16]
 800280e:	4649      	mov	r1, r9
 8002810:	414b      	adcs	r3, r1
 8002812:	617b      	str	r3, [r7, #20]
 8002814:	f04f 0200 	mov.w	r2, #0
 8002818:	f04f 0300 	mov.w	r3, #0
 800281c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002820:	4659      	mov	r1, fp
 8002822:	00cb      	lsls	r3, r1, #3
 8002824:	4651      	mov	r1, sl
 8002826:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800282a:	4651      	mov	r1, sl
 800282c:	00ca      	lsls	r2, r1, #3
 800282e:	4610      	mov	r0, r2
 8002830:	4619      	mov	r1, r3
 8002832:	4603      	mov	r3, r0
 8002834:	4642      	mov	r2, r8
 8002836:	189b      	adds	r3, r3, r2
 8002838:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800283c:	464b      	mov	r3, r9
 800283e:	460a      	mov	r2, r1
 8002840:	eb42 0303 	adc.w	r3, r2, r3
 8002844:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	2200      	movs	r2, #0
 8002850:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002852:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002854:	f04f 0200 	mov.w	r2, #0
 8002858:	f04f 0300 	mov.w	r3, #0
 800285c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002860:	4649      	mov	r1, r9
 8002862:	008b      	lsls	r3, r1, #2
 8002864:	4641      	mov	r1, r8
 8002866:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800286a:	4641      	mov	r1, r8
 800286c:	008a      	lsls	r2, r1, #2
 800286e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002872:	f7fd fd05 	bl	8000280 <__aeabi_uldivmod>
 8002876:	4602      	mov	r2, r0
 8002878:	460b      	mov	r3, r1
 800287a:	4611      	mov	r1, r2
 800287c:	4b38      	ldr	r3, [pc, #224]	@ (8002960 <UART_SetConfig+0x4e4>)
 800287e:	fba3 2301 	umull	r2, r3, r3, r1
 8002882:	095b      	lsrs	r3, r3, #5
 8002884:	2264      	movs	r2, #100	@ 0x64
 8002886:	fb02 f303 	mul.w	r3, r2, r3
 800288a:	1acb      	subs	r3, r1, r3
 800288c:	011b      	lsls	r3, r3, #4
 800288e:	3332      	adds	r3, #50	@ 0x32
 8002890:	4a33      	ldr	r2, [pc, #204]	@ (8002960 <UART_SetConfig+0x4e4>)
 8002892:	fba2 2303 	umull	r2, r3, r2, r3
 8002896:	095b      	lsrs	r3, r3, #5
 8002898:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800289c:	441c      	add	r4, r3
 800289e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028a2:	2200      	movs	r2, #0
 80028a4:	673b      	str	r3, [r7, #112]	@ 0x70
 80028a6:	677a      	str	r2, [r7, #116]	@ 0x74
 80028a8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80028ac:	4642      	mov	r2, r8
 80028ae:	464b      	mov	r3, r9
 80028b0:	1891      	adds	r1, r2, r2
 80028b2:	60b9      	str	r1, [r7, #8]
 80028b4:	415b      	adcs	r3, r3
 80028b6:	60fb      	str	r3, [r7, #12]
 80028b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028bc:	4641      	mov	r1, r8
 80028be:	1851      	adds	r1, r2, r1
 80028c0:	6039      	str	r1, [r7, #0]
 80028c2:	4649      	mov	r1, r9
 80028c4:	414b      	adcs	r3, r1
 80028c6:	607b      	str	r3, [r7, #4]
 80028c8:	f04f 0200 	mov.w	r2, #0
 80028cc:	f04f 0300 	mov.w	r3, #0
 80028d0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80028d4:	4659      	mov	r1, fp
 80028d6:	00cb      	lsls	r3, r1, #3
 80028d8:	4651      	mov	r1, sl
 80028da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028de:	4651      	mov	r1, sl
 80028e0:	00ca      	lsls	r2, r1, #3
 80028e2:	4610      	mov	r0, r2
 80028e4:	4619      	mov	r1, r3
 80028e6:	4603      	mov	r3, r0
 80028e8:	4642      	mov	r2, r8
 80028ea:	189b      	adds	r3, r3, r2
 80028ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80028ee:	464b      	mov	r3, r9
 80028f0:	460a      	mov	r2, r1
 80028f2:	eb42 0303 	adc.w	r3, r2, r3
 80028f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80028f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	663b      	str	r3, [r7, #96]	@ 0x60
 8002902:	667a      	str	r2, [r7, #100]	@ 0x64
 8002904:	f04f 0200 	mov.w	r2, #0
 8002908:	f04f 0300 	mov.w	r3, #0
 800290c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002910:	4649      	mov	r1, r9
 8002912:	008b      	lsls	r3, r1, #2
 8002914:	4641      	mov	r1, r8
 8002916:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800291a:	4641      	mov	r1, r8
 800291c:	008a      	lsls	r2, r1, #2
 800291e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002922:	f7fd fcad 	bl	8000280 <__aeabi_uldivmod>
 8002926:	4602      	mov	r2, r0
 8002928:	460b      	mov	r3, r1
 800292a:	4b0d      	ldr	r3, [pc, #52]	@ (8002960 <UART_SetConfig+0x4e4>)
 800292c:	fba3 1302 	umull	r1, r3, r3, r2
 8002930:	095b      	lsrs	r3, r3, #5
 8002932:	2164      	movs	r1, #100	@ 0x64
 8002934:	fb01 f303 	mul.w	r3, r1, r3
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	011b      	lsls	r3, r3, #4
 800293c:	3332      	adds	r3, #50	@ 0x32
 800293e:	4a08      	ldr	r2, [pc, #32]	@ (8002960 <UART_SetConfig+0x4e4>)
 8002940:	fba2 2303 	umull	r2, r3, r2, r3
 8002944:	095b      	lsrs	r3, r3, #5
 8002946:	f003 020f 	and.w	r2, r3, #15
 800294a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4422      	add	r2, r4
 8002952:	609a      	str	r2, [r3, #8]
}
 8002954:	bf00      	nop
 8002956:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800295a:	46bd      	mov	sp, r7
 800295c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002960:	51eb851f 	.word	0x51eb851f

08002964 <siprintf>:
 8002964:	b40e      	push	{r1, r2, r3}
 8002966:	b510      	push	{r4, lr}
 8002968:	b09d      	sub	sp, #116	@ 0x74
 800296a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800296c:	9002      	str	r0, [sp, #8]
 800296e:	9006      	str	r0, [sp, #24]
 8002970:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002974:	480a      	ldr	r0, [pc, #40]	@ (80029a0 <siprintf+0x3c>)
 8002976:	9107      	str	r1, [sp, #28]
 8002978:	9104      	str	r1, [sp, #16]
 800297a:	490a      	ldr	r1, [pc, #40]	@ (80029a4 <siprintf+0x40>)
 800297c:	f853 2b04 	ldr.w	r2, [r3], #4
 8002980:	9105      	str	r1, [sp, #20]
 8002982:	2400      	movs	r4, #0
 8002984:	a902      	add	r1, sp, #8
 8002986:	6800      	ldr	r0, [r0, #0]
 8002988:	9301      	str	r3, [sp, #4]
 800298a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800298c:	f000 f994 	bl	8002cb8 <_svfiprintf_r>
 8002990:	9b02      	ldr	r3, [sp, #8]
 8002992:	701c      	strb	r4, [r3, #0]
 8002994:	b01d      	add	sp, #116	@ 0x74
 8002996:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800299a:	b003      	add	sp, #12
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	2000000c 	.word	0x2000000c
 80029a4:	ffff0208 	.word	0xffff0208

080029a8 <memset>:
 80029a8:	4402      	add	r2, r0
 80029aa:	4603      	mov	r3, r0
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d100      	bne.n	80029b2 <memset+0xa>
 80029b0:	4770      	bx	lr
 80029b2:	f803 1b01 	strb.w	r1, [r3], #1
 80029b6:	e7f9      	b.n	80029ac <memset+0x4>

080029b8 <__errno>:
 80029b8:	4b01      	ldr	r3, [pc, #4]	@ (80029c0 <__errno+0x8>)
 80029ba:	6818      	ldr	r0, [r3, #0]
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	2000000c 	.word	0x2000000c

080029c4 <__libc_init_array>:
 80029c4:	b570      	push	{r4, r5, r6, lr}
 80029c6:	4d0d      	ldr	r5, [pc, #52]	@ (80029fc <__libc_init_array+0x38>)
 80029c8:	4c0d      	ldr	r4, [pc, #52]	@ (8002a00 <__libc_init_array+0x3c>)
 80029ca:	1b64      	subs	r4, r4, r5
 80029cc:	10a4      	asrs	r4, r4, #2
 80029ce:	2600      	movs	r6, #0
 80029d0:	42a6      	cmp	r6, r4
 80029d2:	d109      	bne.n	80029e8 <__libc_init_array+0x24>
 80029d4:	4d0b      	ldr	r5, [pc, #44]	@ (8002a04 <__libc_init_array+0x40>)
 80029d6:	4c0c      	ldr	r4, [pc, #48]	@ (8002a08 <__libc_init_array+0x44>)
 80029d8:	f000 fc64 	bl	80032a4 <_init>
 80029dc:	1b64      	subs	r4, r4, r5
 80029de:	10a4      	asrs	r4, r4, #2
 80029e0:	2600      	movs	r6, #0
 80029e2:	42a6      	cmp	r6, r4
 80029e4:	d105      	bne.n	80029f2 <__libc_init_array+0x2e>
 80029e6:	bd70      	pop	{r4, r5, r6, pc}
 80029e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80029ec:	4798      	blx	r3
 80029ee:	3601      	adds	r6, #1
 80029f0:	e7ee      	b.n	80029d0 <__libc_init_array+0xc>
 80029f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80029f6:	4798      	blx	r3
 80029f8:	3601      	adds	r6, #1
 80029fa:	e7f2      	b.n	80029e2 <__libc_init_array+0x1e>
 80029fc:	0800335c 	.word	0x0800335c
 8002a00:	0800335c 	.word	0x0800335c
 8002a04:	0800335c 	.word	0x0800335c
 8002a08:	08003360 	.word	0x08003360

08002a0c <__retarget_lock_acquire_recursive>:
 8002a0c:	4770      	bx	lr

08002a0e <__retarget_lock_release_recursive>:
 8002a0e:	4770      	bx	lr

08002a10 <_free_r>:
 8002a10:	b538      	push	{r3, r4, r5, lr}
 8002a12:	4605      	mov	r5, r0
 8002a14:	2900      	cmp	r1, #0
 8002a16:	d041      	beq.n	8002a9c <_free_r+0x8c>
 8002a18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a1c:	1f0c      	subs	r4, r1, #4
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	bfb8      	it	lt
 8002a22:	18e4      	addlt	r4, r4, r3
 8002a24:	f000 f8e0 	bl	8002be8 <__malloc_lock>
 8002a28:	4a1d      	ldr	r2, [pc, #116]	@ (8002aa0 <_free_r+0x90>)
 8002a2a:	6813      	ldr	r3, [r2, #0]
 8002a2c:	b933      	cbnz	r3, 8002a3c <_free_r+0x2c>
 8002a2e:	6063      	str	r3, [r4, #4]
 8002a30:	6014      	str	r4, [r2, #0]
 8002a32:	4628      	mov	r0, r5
 8002a34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a38:	f000 b8dc 	b.w	8002bf4 <__malloc_unlock>
 8002a3c:	42a3      	cmp	r3, r4
 8002a3e:	d908      	bls.n	8002a52 <_free_r+0x42>
 8002a40:	6820      	ldr	r0, [r4, #0]
 8002a42:	1821      	adds	r1, r4, r0
 8002a44:	428b      	cmp	r3, r1
 8002a46:	bf01      	itttt	eq
 8002a48:	6819      	ldreq	r1, [r3, #0]
 8002a4a:	685b      	ldreq	r3, [r3, #4]
 8002a4c:	1809      	addeq	r1, r1, r0
 8002a4e:	6021      	streq	r1, [r4, #0]
 8002a50:	e7ed      	b.n	8002a2e <_free_r+0x1e>
 8002a52:	461a      	mov	r2, r3
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	b10b      	cbz	r3, 8002a5c <_free_r+0x4c>
 8002a58:	42a3      	cmp	r3, r4
 8002a5a:	d9fa      	bls.n	8002a52 <_free_r+0x42>
 8002a5c:	6811      	ldr	r1, [r2, #0]
 8002a5e:	1850      	adds	r0, r2, r1
 8002a60:	42a0      	cmp	r0, r4
 8002a62:	d10b      	bne.n	8002a7c <_free_r+0x6c>
 8002a64:	6820      	ldr	r0, [r4, #0]
 8002a66:	4401      	add	r1, r0
 8002a68:	1850      	adds	r0, r2, r1
 8002a6a:	4283      	cmp	r3, r0
 8002a6c:	6011      	str	r1, [r2, #0]
 8002a6e:	d1e0      	bne.n	8002a32 <_free_r+0x22>
 8002a70:	6818      	ldr	r0, [r3, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	6053      	str	r3, [r2, #4]
 8002a76:	4408      	add	r0, r1
 8002a78:	6010      	str	r0, [r2, #0]
 8002a7a:	e7da      	b.n	8002a32 <_free_r+0x22>
 8002a7c:	d902      	bls.n	8002a84 <_free_r+0x74>
 8002a7e:	230c      	movs	r3, #12
 8002a80:	602b      	str	r3, [r5, #0]
 8002a82:	e7d6      	b.n	8002a32 <_free_r+0x22>
 8002a84:	6820      	ldr	r0, [r4, #0]
 8002a86:	1821      	adds	r1, r4, r0
 8002a88:	428b      	cmp	r3, r1
 8002a8a:	bf04      	itt	eq
 8002a8c:	6819      	ldreq	r1, [r3, #0]
 8002a8e:	685b      	ldreq	r3, [r3, #4]
 8002a90:	6063      	str	r3, [r4, #4]
 8002a92:	bf04      	itt	eq
 8002a94:	1809      	addeq	r1, r1, r0
 8002a96:	6021      	streq	r1, [r4, #0]
 8002a98:	6054      	str	r4, [r2, #4]
 8002a9a:	e7ca      	b.n	8002a32 <_free_r+0x22>
 8002a9c:	bd38      	pop	{r3, r4, r5, pc}
 8002a9e:	bf00      	nop
 8002aa0:	20000234 	.word	0x20000234

08002aa4 <sbrk_aligned>:
 8002aa4:	b570      	push	{r4, r5, r6, lr}
 8002aa6:	4e0f      	ldr	r6, [pc, #60]	@ (8002ae4 <sbrk_aligned+0x40>)
 8002aa8:	460c      	mov	r4, r1
 8002aaa:	6831      	ldr	r1, [r6, #0]
 8002aac:	4605      	mov	r5, r0
 8002aae:	b911      	cbnz	r1, 8002ab6 <sbrk_aligned+0x12>
 8002ab0:	f000 fba4 	bl	80031fc <_sbrk_r>
 8002ab4:	6030      	str	r0, [r6, #0]
 8002ab6:	4621      	mov	r1, r4
 8002ab8:	4628      	mov	r0, r5
 8002aba:	f000 fb9f 	bl	80031fc <_sbrk_r>
 8002abe:	1c43      	adds	r3, r0, #1
 8002ac0:	d103      	bne.n	8002aca <sbrk_aligned+0x26>
 8002ac2:	f04f 34ff 	mov.w	r4, #4294967295
 8002ac6:	4620      	mov	r0, r4
 8002ac8:	bd70      	pop	{r4, r5, r6, pc}
 8002aca:	1cc4      	adds	r4, r0, #3
 8002acc:	f024 0403 	bic.w	r4, r4, #3
 8002ad0:	42a0      	cmp	r0, r4
 8002ad2:	d0f8      	beq.n	8002ac6 <sbrk_aligned+0x22>
 8002ad4:	1a21      	subs	r1, r4, r0
 8002ad6:	4628      	mov	r0, r5
 8002ad8:	f000 fb90 	bl	80031fc <_sbrk_r>
 8002adc:	3001      	adds	r0, #1
 8002ade:	d1f2      	bne.n	8002ac6 <sbrk_aligned+0x22>
 8002ae0:	e7ef      	b.n	8002ac2 <sbrk_aligned+0x1e>
 8002ae2:	bf00      	nop
 8002ae4:	20000230 	.word	0x20000230

08002ae8 <_malloc_r>:
 8002ae8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002aec:	1ccd      	adds	r5, r1, #3
 8002aee:	f025 0503 	bic.w	r5, r5, #3
 8002af2:	3508      	adds	r5, #8
 8002af4:	2d0c      	cmp	r5, #12
 8002af6:	bf38      	it	cc
 8002af8:	250c      	movcc	r5, #12
 8002afa:	2d00      	cmp	r5, #0
 8002afc:	4606      	mov	r6, r0
 8002afe:	db01      	blt.n	8002b04 <_malloc_r+0x1c>
 8002b00:	42a9      	cmp	r1, r5
 8002b02:	d904      	bls.n	8002b0e <_malloc_r+0x26>
 8002b04:	230c      	movs	r3, #12
 8002b06:	6033      	str	r3, [r6, #0]
 8002b08:	2000      	movs	r0, #0
 8002b0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002b0e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002be4 <_malloc_r+0xfc>
 8002b12:	f000 f869 	bl	8002be8 <__malloc_lock>
 8002b16:	f8d8 3000 	ldr.w	r3, [r8]
 8002b1a:	461c      	mov	r4, r3
 8002b1c:	bb44      	cbnz	r4, 8002b70 <_malloc_r+0x88>
 8002b1e:	4629      	mov	r1, r5
 8002b20:	4630      	mov	r0, r6
 8002b22:	f7ff ffbf 	bl	8002aa4 <sbrk_aligned>
 8002b26:	1c43      	adds	r3, r0, #1
 8002b28:	4604      	mov	r4, r0
 8002b2a:	d158      	bne.n	8002bde <_malloc_r+0xf6>
 8002b2c:	f8d8 4000 	ldr.w	r4, [r8]
 8002b30:	4627      	mov	r7, r4
 8002b32:	2f00      	cmp	r7, #0
 8002b34:	d143      	bne.n	8002bbe <_malloc_r+0xd6>
 8002b36:	2c00      	cmp	r4, #0
 8002b38:	d04b      	beq.n	8002bd2 <_malloc_r+0xea>
 8002b3a:	6823      	ldr	r3, [r4, #0]
 8002b3c:	4639      	mov	r1, r7
 8002b3e:	4630      	mov	r0, r6
 8002b40:	eb04 0903 	add.w	r9, r4, r3
 8002b44:	f000 fb5a 	bl	80031fc <_sbrk_r>
 8002b48:	4581      	cmp	r9, r0
 8002b4a:	d142      	bne.n	8002bd2 <_malloc_r+0xea>
 8002b4c:	6821      	ldr	r1, [r4, #0]
 8002b4e:	1a6d      	subs	r5, r5, r1
 8002b50:	4629      	mov	r1, r5
 8002b52:	4630      	mov	r0, r6
 8002b54:	f7ff ffa6 	bl	8002aa4 <sbrk_aligned>
 8002b58:	3001      	adds	r0, #1
 8002b5a:	d03a      	beq.n	8002bd2 <_malloc_r+0xea>
 8002b5c:	6823      	ldr	r3, [r4, #0]
 8002b5e:	442b      	add	r3, r5
 8002b60:	6023      	str	r3, [r4, #0]
 8002b62:	f8d8 3000 	ldr.w	r3, [r8]
 8002b66:	685a      	ldr	r2, [r3, #4]
 8002b68:	bb62      	cbnz	r2, 8002bc4 <_malloc_r+0xdc>
 8002b6a:	f8c8 7000 	str.w	r7, [r8]
 8002b6e:	e00f      	b.n	8002b90 <_malloc_r+0xa8>
 8002b70:	6822      	ldr	r2, [r4, #0]
 8002b72:	1b52      	subs	r2, r2, r5
 8002b74:	d420      	bmi.n	8002bb8 <_malloc_r+0xd0>
 8002b76:	2a0b      	cmp	r2, #11
 8002b78:	d917      	bls.n	8002baa <_malloc_r+0xc2>
 8002b7a:	1961      	adds	r1, r4, r5
 8002b7c:	42a3      	cmp	r3, r4
 8002b7e:	6025      	str	r5, [r4, #0]
 8002b80:	bf18      	it	ne
 8002b82:	6059      	strne	r1, [r3, #4]
 8002b84:	6863      	ldr	r3, [r4, #4]
 8002b86:	bf08      	it	eq
 8002b88:	f8c8 1000 	streq.w	r1, [r8]
 8002b8c:	5162      	str	r2, [r4, r5]
 8002b8e:	604b      	str	r3, [r1, #4]
 8002b90:	4630      	mov	r0, r6
 8002b92:	f000 f82f 	bl	8002bf4 <__malloc_unlock>
 8002b96:	f104 000b 	add.w	r0, r4, #11
 8002b9a:	1d23      	adds	r3, r4, #4
 8002b9c:	f020 0007 	bic.w	r0, r0, #7
 8002ba0:	1ac2      	subs	r2, r0, r3
 8002ba2:	bf1c      	itt	ne
 8002ba4:	1a1b      	subne	r3, r3, r0
 8002ba6:	50a3      	strne	r3, [r4, r2]
 8002ba8:	e7af      	b.n	8002b0a <_malloc_r+0x22>
 8002baa:	6862      	ldr	r2, [r4, #4]
 8002bac:	42a3      	cmp	r3, r4
 8002bae:	bf0c      	ite	eq
 8002bb0:	f8c8 2000 	streq.w	r2, [r8]
 8002bb4:	605a      	strne	r2, [r3, #4]
 8002bb6:	e7eb      	b.n	8002b90 <_malloc_r+0xa8>
 8002bb8:	4623      	mov	r3, r4
 8002bba:	6864      	ldr	r4, [r4, #4]
 8002bbc:	e7ae      	b.n	8002b1c <_malloc_r+0x34>
 8002bbe:	463c      	mov	r4, r7
 8002bc0:	687f      	ldr	r7, [r7, #4]
 8002bc2:	e7b6      	b.n	8002b32 <_malloc_r+0x4a>
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	42a3      	cmp	r3, r4
 8002bca:	d1fb      	bne.n	8002bc4 <_malloc_r+0xdc>
 8002bcc:	2300      	movs	r3, #0
 8002bce:	6053      	str	r3, [r2, #4]
 8002bd0:	e7de      	b.n	8002b90 <_malloc_r+0xa8>
 8002bd2:	230c      	movs	r3, #12
 8002bd4:	6033      	str	r3, [r6, #0]
 8002bd6:	4630      	mov	r0, r6
 8002bd8:	f000 f80c 	bl	8002bf4 <__malloc_unlock>
 8002bdc:	e794      	b.n	8002b08 <_malloc_r+0x20>
 8002bde:	6005      	str	r5, [r0, #0]
 8002be0:	e7d6      	b.n	8002b90 <_malloc_r+0xa8>
 8002be2:	bf00      	nop
 8002be4:	20000234 	.word	0x20000234

08002be8 <__malloc_lock>:
 8002be8:	4801      	ldr	r0, [pc, #4]	@ (8002bf0 <__malloc_lock+0x8>)
 8002bea:	f7ff bf0f 	b.w	8002a0c <__retarget_lock_acquire_recursive>
 8002bee:	bf00      	nop
 8002bf0:	2000022c 	.word	0x2000022c

08002bf4 <__malloc_unlock>:
 8002bf4:	4801      	ldr	r0, [pc, #4]	@ (8002bfc <__malloc_unlock+0x8>)
 8002bf6:	f7ff bf0a 	b.w	8002a0e <__retarget_lock_release_recursive>
 8002bfa:	bf00      	nop
 8002bfc:	2000022c 	.word	0x2000022c

08002c00 <__ssputs_r>:
 8002c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c04:	688e      	ldr	r6, [r1, #8]
 8002c06:	461f      	mov	r7, r3
 8002c08:	42be      	cmp	r6, r7
 8002c0a:	680b      	ldr	r3, [r1, #0]
 8002c0c:	4682      	mov	sl, r0
 8002c0e:	460c      	mov	r4, r1
 8002c10:	4690      	mov	r8, r2
 8002c12:	d82d      	bhi.n	8002c70 <__ssputs_r+0x70>
 8002c14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002c18:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002c1c:	d026      	beq.n	8002c6c <__ssputs_r+0x6c>
 8002c1e:	6965      	ldr	r5, [r4, #20]
 8002c20:	6909      	ldr	r1, [r1, #16]
 8002c22:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002c26:	eba3 0901 	sub.w	r9, r3, r1
 8002c2a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002c2e:	1c7b      	adds	r3, r7, #1
 8002c30:	444b      	add	r3, r9
 8002c32:	106d      	asrs	r5, r5, #1
 8002c34:	429d      	cmp	r5, r3
 8002c36:	bf38      	it	cc
 8002c38:	461d      	movcc	r5, r3
 8002c3a:	0553      	lsls	r3, r2, #21
 8002c3c:	d527      	bpl.n	8002c8e <__ssputs_r+0x8e>
 8002c3e:	4629      	mov	r1, r5
 8002c40:	f7ff ff52 	bl	8002ae8 <_malloc_r>
 8002c44:	4606      	mov	r6, r0
 8002c46:	b360      	cbz	r0, 8002ca2 <__ssputs_r+0xa2>
 8002c48:	6921      	ldr	r1, [r4, #16]
 8002c4a:	464a      	mov	r2, r9
 8002c4c:	f000 fae6 	bl	800321c <memcpy>
 8002c50:	89a3      	ldrh	r3, [r4, #12]
 8002c52:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002c56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c5a:	81a3      	strh	r3, [r4, #12]
 8002c5c:	6126      	str	r6, [r4, #16]
 8002c5e:	6165      	str	r5, [r4, #20]
 8002c60:	444e      	add	r6, r9
 8002c62:	eba5 0509 	sub.w	r5, r5, r9
 8002c66:	6026      	str	r6, [r4, #0]
 8002c68:	60a5      	str	r5, [r4, #8]
 8002c6a:	463e      	mov	r6, r7
 8002c6c:	42be      	cmp	r6, r7
 8002c6e:	d900      	bls.n	8002c72 <__ssputs_r+0x72>
 8002c70:	463e      	mov	r6, r7
 8002c72:	6820      	ldr	r0, [r4, #0]
 8002c74:	4632      	mov	r2, r6
 8002c76:	4641      	mov	r1, r8
 8002c78:	f000 faa6 	bl	80031c8 <memmove>
 8002c7c:	68a3      	ldr	r3, [r4, #8]
 8002c7e:	1b9b      	subs	r3, r3, r6
 8002c80:	60a3      	str	r3, [r4, #8]
 8002c82:	6823      	ldr	r3, [r4, #0]
 8002c84:	4433      	add	r3, r6
 8002c86:	6023      	str	r3, [r4, #0]
 8002c88:	2000      	movs	r0, #0
 8002c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c8e:	462a      	mov	r2, r5
 8002c90:	f000 fad2 	bl	8003238 <_realloc_r>
 8002c94:	4606      	mov	r6, r0
 8002c96:	2800      	cmp	r0, #0
 8002c98:	d1e0      	bne.n	8002c5c <__ssputs_r+0x5c>
 8002c9a:	6921      	ldr	r1, [r4, #16]
 8002c9c:	4650      	mov	r0, sl
 8002c9e:	f7ff feb7 	bl	8002a10 <_free_r>
 8002ca2:	230c      	movs	r3, #12
 8002ca4:	f8ca 3000 	str.w	r3, [sl]
 8002ca8:	89a3      	ldrh	r3, [r4, #12]
 8002caa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002cae:	81a3      	strh	r3, [r4, #12]
 8002cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8002cb4:	e7e9      	b.n	8002c8a <__ssputs_r+0x8a>
	...

08002cb8 <_svfiprintf_r>:
 8002cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002cbc:	4698      	mov	r8, r3
 8002cbe:	898b      	ldrh	r3, [r1, #12]
 8002cc0:	061b      	lsls	r3, r3, #24
 8002cc2:	b09d      	sub	sp, #116	@ 0x74
 8002cc4:	4607      	mov	r7, r0
 8002cc6:	460d      	mov	r5, r1
 8002cc8:	4614      	mov	r4, r2
 8002cca:	d510      	bpl.n	8002cee <_svfiprintf_r+0x36>
 8002ccc:	690b      	ldr	r3, [r1, #16]
 8002cce:	b973      	cbnz	r3, 8002cee <_svfiprintf_r+0x36>
 8002cd0:	2140      	movs	r1, #64	@ 0x40
 8002cd2:	f7ff ff09 	bl	8002ae8 <_malloc_r>
 8002cd6:	6028      	str	r0, [r5, #0]
 8002cd8:	6128      	str	r0, [r5, #16]
 8002cda:	b930      	cbnz	r0, 8002cea <_svfiprintf_r+0x32>
 8002cdc:	230c      	movs	r3, #12
 8002cde:	603b      	str	r3, [r7, #0]
 8002ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ce4:	b01d      	add	sp, #116	@ 0x74
 8002ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cea:	2340      	movs	r3, #64	@ 0x40
 8002cec:	616b      	str	r3, [r5, #20]
 8002cee:	2300      	movs	r3, #0
 8002cf0:	9309      	str	r3, [sp, #36]	@ 0x24
 8002cf2:	2320      	movs	r3, #32
 8002cf4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002cf8:	f8cd 800c 	str.w	r8, [sp, #12]
 8002cfc:	2330      	movs	r3, #48	@ 0x30
 8002cfe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002e9c <_svfiprintf_r+0x1e4>
 8002d02:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002d06:	f04f 0901 	mov.w	r9, #1
 8002d0a:	4623      	mov	r3, r4
 8002d0c:	469a      	mov	sl, r3
 8002d0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002d12:	b10a      	cbz	r2, 8002d18 <_svfiprintf_r+0x60>
 8002d14:	2a25      	cmp	r2, #37	@ 0x25
 8002d16:	d1f9      	bne.n	8002d0c <_svfiprintf_r+0x54>
 8002d18:	ebba 0b04 	subs.w	fp, sl, r4
 8002d1c:	d00b      	beq.n	8002d36 <_svfiprintf_r+0x7e>
 8002d1e:	465b      	mov	r3, fp
 8002d20:	4622      	mov	r2, r4
 8002d22:	4629      	mov	r1, r5
 8002d24:	4638      	mov	r0, r7
 8002d26:	f7ff ff6b 	bl	8002c00 <__ssputs_r>
 8002d2a:	3001      	adds	r0, #1
 8002d2c:	f000 80a7 	beq.w	8002e7e <_svfiprintf_r+0x1c6>
 8002d30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002d32:	445a      	add	r2, fp
 8002d34:	9209      	str	r2, [sp, #36]	@ 0x24
 8002d36:	f89a 3000 	ldrb.w	r3, [sl]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	f000 809f 	beq.w	8002e7e <_svfiprintf_r+0x1c6>
 8002d40:	2300      	movs	r3, #0
 8002d42:	f04f 32ff 	mov.w	r2, #4294967295
 8002d46:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002d4a:	f10a 0a01 	add.w	sl, sl, #1
 8002d4e:	9304      	str	r3, [sp, #16]
 8002d50:	9307      	str	r3, [sp, #28]
 8002d52:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002d56:	931a      	str	r3, [sp, #104]	@ 0x68
 8002d58:	4654      	mov	r4, sl
 8002d5a:	2205      	movs	r2, #5
 8002d5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d60:	484e      	ldr	r0, [pc, #312]	@ (8002e9c <_svfiprintf_r+0x1e4>)
 8002d62:	f7fd fa3d 	bl	80001e0 <memchr>
 8002d66:	9a04      	ldr	r2, [sp, #16]
 8002d68:	b9d8      	cbnz	r0, 8002da2 <_svfiprintf_r+0xea>
 8002d6a:	06d0      	lsls	r0, r2, #27
 8002d6c:	bf44      	itt	mi
 8002d6e:	2320      	movmi	r3, #32
 8002d70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002d74:	0711      	lsls	r1, r2, #28
 8002d76:	bf44      	itt	mi
 8002d78:	232b      	movmi	r3, #43	@ 0x2b
 8002d7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002d7e:	f89a 3000 	ldrb.w	r3, [sl]
 8002d82:	2b2a      	cmp	r3, #42	@ 0x2a
 8002d84:	d015      	beq.n	8002db2 <_svfiprintf_r+0xfa>
 8002d86:	9a07      	ldr	r2, [sp, #28]
 8002d88:	4654      	mov	r4, sl
 8002d8a:	2000      	movs	r0, #0
 8002d8c:	f04f 0c0a 	mov.w	ip, #10
 8002d90:	4621      	mov	r1, r4
 8002d92:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002d96:	3b30      	subs	r3, #48	@ 0x30
 8002d98:	2b09      	cmp	r3, #9
 8002d9a:	d94b      	bls.n	8002e34 <_svfiprintf_r+0x17c>
 8002d9c:	b1b0      	cbz	r0, 8002dcc <_svfiprintf_r+0x114>
 8002d9e:	9207      	str	r2, [sp, #28]
 8002da0:	e014      	b.n	8002dcc <_svfiprintf_r+0x114>
 8002da2:	eba0 0308 	sub.w	r3, r0, r8
 8002da6:	fa09 f303 	lsl.w	r3, r9, r3
 8002daa:	4313      	orrs	r3, r2
 8002dac:	9304      	str	r3, [sp, #16]
 8002dae:	46a2      	mov	sl, r4
 8002db0:	e7d2      	b.n	8002d58 <_svfiprintf_r+0xa0>
 8002db2:	9b03      	ldr	r3, [sp, #12]
 8002db4:	1d19      	adds	r1, r3, #4
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	9103      	str	r1, [sp, #12]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	bfbb      	ittet	lt
 8002dbe:	425b      	neglt	r3, r3
 8002dc0:	f042 0202 	orrlt.w	r2, r2, #2
 8002dc4:	9307      	strge	r3, [sp, #28]
 8002dc6:	9307      	strlt	r3, [sp, #28]
 8002dc8:	bfb8      	it	lt
 8002dca:	9204      	strlt	r2, [sp, #16]
 8002dcc:	7823      	ldrb	r3, [r4, #0]
 8002dce:	2b2e      	cmp	r3, #46	@ 0x2e
 8002dd0:	d10a      	bne.n	8002de8 <_svfiprintf_r+0x130>
 8002dd2:	7863      	ldrb	r3, [r4, #1]
 8002dd4:	2b2a      	cmp	r3, #42	@ 0x2a
 8002dd6:	d132      	bne.n	8002e3e <_svfiprintf_r+0x186>
 8002dd8:	9b03      	ldr	r3, [sp, #12]
 8002dda:	1d1a      	adds	r2, r3, #4
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	9203      	str	r2, [sp, #12]
 8002de0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002de4:	3402      	adds	r4, #2
 8002de6:	9305      	str	r3, [sp, #20]
 8002de8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002eac <_svfiprintf_r+0x1f4>
 8002dec:	7821      	ldrb	r1, [r4, #0]
 8002dee:	2203      	movs	r2, #3
 8002df0:	4650      	mov	r0, sl
 8002df2:	f7fd f9f5 	bl	80001e0 <memchr>
 8002df6:	b138      	cbz	r0, 8002e08 <_svfiprintf_r+0x150>
 8002df8:	9b04      	ldr	r3, [sp, #16]
 8002dfa:	eba0 000a 	sub.w	r0, r0, sl
 8002dfe:	2240      	movs	r2, #64	@ 0x40
 8002e00:	4082      	lsls	r2, r0
 8002e02:	4313      	orrs	r3, r2
 8002e04:	3401      	adds	r4, #1
 8002e06:	9304      	str	r3, [sp, #16]
 8002e08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e0c:	4824      	ldr	r0, [pc, #144]	@ (8002ea0 <_svfiprintf_r+0x1e8>)
 8002e0e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002e12:	2206      	movs	r2, #6
 8002e14:	f7fd f9e4 	bl	80001e0 <memchr>
 8002e18:	2800      	cmp	r0, #0
 8002e1a:	d036      	beq.n	8002e8a <_svfiprintf_r+0x1d2>
 8002e1c:	4b21      	ldr	r3, [pc, #132]	@ (8002ea4 <_svfiprintf_r+0x1ec>)
 8002e1e:	bb1b      	cbnz	r3, 8002e68 <_svfiprintf_r+0x1b0>
 8002e20:	9b03      	ldr	r3, [sp, #12]
 8002e22:	3307      	adds	r3, #7
 8002e24:	f023 0307 	bic.w	r3, r3, #7
 8002e28:	3308      	adds	r3, #8
 8002e2a:	9303      	str	r3, [sp, #12]
 8002e2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002e2e:	4433      	add	r3, r6
 8002e30:	9309      	str	r3, [sp, #36]	@ 0x24
 8002e32:	e76a      	b.n	8002d0a <_svfiprintf_r+0x52>
 8002e34:	fb0c 3202 	mla	r2, ip, r2, r3
 8002e38:	460c      	mov	r4, r1
 8002e3a:	2001      	movs	r0, #1
 8002e3c:	e7a8      	b.n	8002d90 <_svfiprintf_r+0xd8>
 8002e3e:	2300      	movs	r3, #0
 8002e40:	3401      	adds	r4, #1
 8002e42:	9305      	str	r3, [sp, #20]
 8002e44:	4619      	mov	r1, r3
 8002e46:	f04f 0c0a 	mov.w	ip, #10
 8002e4a:	4620      	mov	r0, r4
 8002e4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002e50:	3a30      	subs	r2, #48	@ 0x30
 8002e52:	2a09      	cmp	r2, #9
 8002e54:	d903      	bls.n	8002e5e <_svfiprintf_r+0x1a6>
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d0c6      	beq.n	8002de8 <_svfiprintf_r+0x130>
 8002e5a:	9105      	str	r1, [sp, #20]
 8002e5c:	e7c4      	b.n	8002de8 <_svfiprintf_r+0x130>
 8002e5e:	fb0c 2101 	mla	r1, ip, r1, r2
 8002e62:	4604      	mov	r4, r0
 8002e64:	2301      	movs	r3, #1
 8002e66:	e7f0      	b.n	8002e4a <_svfiprintf_r+0x192>
 8002e68:	ab03      	add	r3, sp, #12
 8002e6a:	9300      	str	r3, [sp, #0]
 8002e6c:	462a      	mov	r2, r5
 8002e6e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ea8 <_svfiprintf_r+0x1f0>)
 8002e70:	a904      	add	r1, sp, #16
 8002e72:	4638      	mov	r0, r7
 8002e74:	f3af 8000 	nop.w
 8002e78:	1c42      	adds	r2, r0, #1
 8002e7a:	4606      	mov	r6, r0
 8002e7c:	d1d6      	bne.n	8002e2c <_svfiprintf_r+0x174>
 8002e7e:	89ab      	ldrh	r3, [r5, #12]
 8002e80:	065b      	lsls	r3, r3, #25
 8002e82:	f53f af2d 	bmi.w	8002ce0 <_svfiprintf_r+0x28>
 8002e86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002e88:	e72c      	b.n	8002ce4 <_svfiprintf_r+0x2c>
 8002e8a:	ab03      	add	r3, sp, #12
 8002e8c:	9300      	str	r3, [sp, #0]
 8002e8e:	462a      	mov	r2, r5
 8002e90:	4b05      	ldr	r3, [pc, #20]	@ (8002ea8 <_svfiprintf_r+0x1f0>)
 8002e92:	a904      	add	r1, sp, #16
 8002e94:	4638      	mov	r0, r7
 8002e96:	f000 f879 	bl	8002f8c <_printf_i>
 8002e9a:	e7ed      	b.n	8002e78 <_svfiprintf_r+0x1c0>
 8002e9c:	08003320 	.word	0x08003320
 8002ea0:	0800332a 	.word	0x0800332a
 8002ea4:	00000000 	.word	0x00000000
 8002ea8:	08002c01 	.word	0x08002c01
 8002eac:	08003326 	.word	0x08003326

08002eb0 <_printf_common>:
 8002eb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002eb4:	4616      	mov	r6, r2
 8002eb6:	4698      	mov	r8, r3
 8002eb8:	688a      	ldr	r2, [r1, #8]
 8002eba:	690b      	ldr	r3, [r1, #16]
 8002ebc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	bfb8      	it	lt
 8002ec4:	4613      	movlt	r3, r2
 8002ec6:	6033      	str	r3, [r6, #0]
 8002ec8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002ecc:	4607      	mov	r7, r0
 8002ece:	460c      	mov	r4, r1
 8002ed0:	b10a      	cbz	r2, 8002ed6 <_printf_common+0x26>
 8002ed2:	3301      	adds	r3, #1
 8002ed4:	6033      	str	r3, [r6, #0]
 8002ed6:	6823      	ldr	r3, [r4, #0]
 8002ed8:	0699      	lsls	r1, r3, #26
 8002eda:	bf42      	ittt	mi
 8002edc:	6833      	ldrmi	r3, [r6, #0]
 8002ede:	3302      	addmi	r3, #2
 8002ee0:	6033      	strmi	r3, [r6, #0]
 8002ee2:	6825      	ldr	r5, [r4, #0]
 8002ee4:	f015 0506 	ands.w	r5, r5, #6
 8002ee8:	d106      	bne.n	8002ef8 <_printf_common+0x48>
 8002eea:	f104 0a19 	add.w	sl, r4, #25
 8002eee:	68e3      	ldr	r3, [r4, #12]
 8002ef0:	6832      	ldr	r2, [r6, #0]
 8002ef2:	1a9b      	subs	r3, r3, r2
 8002ef4:	42ab      	cmp	r3, r5
 8002ef6:	dc26      	bgt.n	8002f46 <_printf_common+0x96>
 8002ef8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002efc:	6822      	ldr	r2, [r4, #0]
 8002efe:	3b00      	subs	r3, #0
 8002f00:	bf18      	it	ne
 8002f02:	2301      	movne	r3, #1
 8002f04:	0692      	lsls	r2, r2, #26
 8002f06:	d42b      	bmi.n	8002f60 <_printf_common+0xb0>
 8002f08:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002f0c:	4641      	mov	r1, r8
 8002f0e:	4638      	mov	r0, r7
 8002f10:	47c8      	blx	r9
 8002f12:	3001      	adds	r0, #1
 8002f14:	d01e      	beq.n	8002f54 <_printf_common+0xa4>
 8002f16:	6823      	ldr	r3, [r4, #0]
 8002f18:	6922      	ldr	r2, [r4, #16]
 8002f1a:	f003 0306 	and.w	r3, r3, #6
 8002f1e:	2b04      	cmp	r3, #4
 8002f20:	bf02      	ittt	eq
 8002f22:	68e5      	ldreq	r5, [r4, #12]
 8002f24:	6833      	ldreq	r3, [r6, #0]
 8002f26:	1aed      	subeq	r5, r5, r3
 8002f28:	68a3      	ldr	r3, [r4, #8]
 8002f2a:	bf0c      	ite	eq
 8002f2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f30:	2500      	movne	r5, #0
 8002f32:	4293      	cmp	r3, r2
 8002f34:	bfc4      	itt	gt
 8002f36:	1a9b      	subgt	r3, r3, r2
 8002f38:	18ed      	addgt	r5, r5, r3
 8002f3a:	2600      	movs	r6, #0
 8002f3c:	341a      	adds	r4, #26
 8002f3e:	42b5      	cmp	r5, r6
 8002f40:	d11a      	bne.n	8002f78 <_printf_common+0xc8>
 8002f42:	2000      	movs	r0, #0
 8002f44:	e008      	b.n	8002f58 <_printf_common+0xa8>
 8002f46:	2301      	movs	r3, #1
 8002f48:	4652      	mov	r2, sl
 8002f4a:	4641      	mov	r1, r8
 8002f4c:	4638      	mov	r0, r7
 8002f4e:	47c8      	blx	r9
 8002f50:	3001      	adds	r0, #1
 8002f52:	d103      	bne.n	8002f5c <_printf_common+0xac>
 8002f54:	f04f 30ff 	mov.w	r0, #4294967295
 8002f58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f5c:	3501      	adds	r5, #1
 8002f5e:	e7c6      	b.n	8002eee <_printf_common+0x3e>
 8002f60:	18e1      	adds	r1, r4, r3
 8002f62:	1c5a      	adds	r2, r3, #1
 8002f64:	2030      	movs	r0, #48	@ 0x30
 8002f66:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002f6a:	4422      	add	r2, r4
 8002f6c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002f70:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002f74:	3302      	adds	r3, #2
 8002f76:	e7c7      	b.n	8002f08 <_printf_common+0x58>
 8002f78:	2301      	movs	r3, #1
 8002f7a:	4622      	mov	r2, r4
 8002f7c:	4641      	mov	r1, r8
 8002f7e:	4638      	mov	r0, r7
 8002f80:	47c8      	blx	r9
 8002f82:	3001      	adds	r0, #1
 8002f84:	d0e6      	beq.n	8002f54 <_printf_common+0xa4>
 8002f86:	3601      	adds	r6, #1
 8002f88:	e7d9      	b.n	8002f3e <_printf_common+0x8e>
	...

08002f8c <_printf_i>:
 8002f8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f90:	7e0f      	ldrb	r7, [r1, #24]
 8002f92:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002f94:	2f78      	cmp	r7, #120	@ 0x78
 8002f96:	4691      	mov	r9, r2
 8002f98:	4680      	mov	r8, r0
 8002f9a:	460c      	mov	r4, r1
 8002f9c:	469a      	mov	sl, r3
 8002f9e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002fa2:	d807      	bhi.n	8002fb4 <_printf_i+0x28>
 8002fa4:	2f62      	cmp	r7, #98	@ 0x62
 8002fa6:	d80a      	bhi.n	8002fbe <_printf_i+0x32>
 8002fa8:	2f00      	cmp	r7, #0
 8002faa:	f000 80d1 	beq.w	8003150 <_printf_i+0x1c4>
 8002fae:	2f58      	cmp	r7, #88	@ 0x58
 8002fb0:	f000 80b8 	beq.w	8003124 <_printf_i+0x198>
 8002fb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002fb8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002fbc:	e03a      	b.n	8003034 <_printf_i+0xa8>
 8002fbe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002fc2:	2b15      	cmp	r3, #21
 8002fc4:	d8f6      	bhi.n	8002fb4 <_printf_i+0x28>
 8002fc6:	a101      	add	r1, pc, #4	@ (adr r1, 8002fcc <_printf_i+0x40>)
 8002fc8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002fcc:	08003025 	.word	0x08003025
 8002fd0:	08003039 	.word	0x08003039
 8002fd4:	08002fb5 	.word	0x08002fb5
 8002fd8:	08002fb5 	.word	0x08002fb5
 8002fdc:	08002fb5 	.word	0x08002fb5
 8002fe0:	08002fb5 	.word	0x08002fb5
 8002fe4:	08003039 	.word	0x08003039
 8002fe8:	08002fb5 	.word	0x08002fb5
 8002fec:	08002fb5 	.word	0x08002fb5
 8002ff0:	08002fb5 	.word	0x08002fb5
 8002ff4:	08002fb5 	.word	0x08002fb5
 8002ff8:	08003137 	.word	0x08003137
 8002ffc:	08003063 	.word	0x08003063
 8003000:	080030f1 	.word	0x080030f1
 8003004:	08002fb5 	.word	0x08002fb5
 8003008:	08002fb5 	.word	0x08002fb5
 800300c:	08003159 	.word	0x08003159
 8003010:	08002fb5 	.word	0x08002fb5
 8003014:	08003063 	.word	0x08003063
 8003018:	08002fb5 	.word	0x08002fb5
 800301c:	08002fb5 	.word	0x08002fb5
 8003020:	080030f9 	.word	0x080030f9
 8003024:	6833      	ldr	r3, [r6, #0]
 8003026:	1d1a      	adds	r2, r3, #4
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	6032      	str	r2, [r6, #0]
 800302c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003030:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003034:	2301      	movs	r3, #1
 8003036:	e09c      	b.n	8003172 <_printf_i+0x1e6>
 8003038:	6833      	ldr	r3, [r6, #0]
 800303a:	6820      	ldr	r0, [r4, #0]
 800303c:	1d19      	adds	r1, r3, #4
 800303e:	6031      	str	r1, [r6, #0]
 8003040:	0606      	lsls	r6, r0, #24
 8003042:	d501      	bpl.n	8003048 <_printf_i+0xbc>
 8003044:	681d      	ldr	r5, [r3, #0]
 8003046:	e003      	b.n	8003050 <_printf_i+0xc4>
 8003048:	0645      	lsls	r5, r0, #25
 800304a:	d5fb      	bpl.n	8003044 <_printf_i+0xb8>
 800304c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003050:	2d00      	cmp	r5, #0
 8003052:	da03      	bge.n	800305c <_printf_i+0xd0>
 8003054:	232d      	movs	r3, #45	@ 0x2d
 8003056:	426d      	negs	r5, r5
 8003058:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800305c:	4858      	ldr	r0, [pc, #352]	@ (80031c0 <_printf_i+0x234>)
 800305e:	230a      	movs	r3, #10
 8003060:	e011      	b.n	8003086 <_printf_i+0xfa>
 8003062:	6821      	ldr	r1, [r4, #0]
 8003064:	6833      	ldr	r3, [r6, #0]
 8003066:	0608      	lsls	r0, r1, #24
 8003068:	f853 5b04 	ldr.w	r5, [r3], #4
 800306c:	d402      	bmi.n	8003074 <_printf_i+0xe8>
 800306e:	0649      	lsls	r1, r1, #25
 8003070:	bf48      	it	mi
 8003072:	b2ad      	uxthmi	r5, r5
 8003074:	2f6f      	cmp	r7, #111	@ 0x6f
 8003076:	4852      	ldr	r0, [pc, #328]	@ (80031c0 <_printf_i+0x234>)
 8003078:	6033      	str	r3, [r6, #0]
 800307a:	bf14      	ite	ne
 800307c:	230a      	movne	r3, #10
 800307e:	2308      	moveq	r3, #8
 8003080:	2100      	movs	r1, #0
 8003082:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003086:	6866      	ldr	r6, [r4, #4]
 8003088:	60a6      	str	r6, [r4, #8]
 800308a:	2e00      	cmp	r6, #0
 800308c:	db05      	blt.n	800309a <_printf_i+0x10e>
 800308e:	6821      	ldr	r1, [r4, #0]
 8003090:	432e      	orrs	r6, r5
 8003092:	f021 0104 	bic.w	r1, r1, #4
 8003096:	6021      	str	r1, [r4, #0]
 8003098:	d04b      	beq.n	8003132 <_printf_i+0x1a6>
 800309a:	4616      	mov	r6, r2
 800309c:	fbb5 f1f3 	udiv	r1, r5, r3
 80030a0:	fb03 5711 	mls	r7, r3, r1, r5
 80030a4:	5dc7      	ldrb	r7, [r0, r7]
 80030a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80030aa:	462f      	mov	r7, r5
 80030ac:	42bb      	cmp	r3, r7
 80030ae:	460d      	mov	r5, r1
 80030b0:	d9f4      	bls.n	800309c <_printf_i+0x110>
 80030b2:	2b08      	cmp	r3, #8
 80030b4:	d10b      	bne.n	80030ce <_printf_i+0x142>
 80030b6:	6823      	ldr	r3, [r4, #0]
 80030b8:	07df      	lsls	r7, r3, #31
 80030ba:	d508      	bpl.n	80030ce <_printf_i+0x142>
 80030bc:	6923      	ldr	r3, [r4, #16]
 80030be:	6861      	ldr	r1, [r4, #4]
 80030c0:	4299      	cmp	r1, r3
 80030c2:	bfde      	ittt	le
 80030c4:	2330      	movle	r3, #48	@ 0x30
 80030c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80030ca:	f106 36ff 	addle.w	r6, r6, #4294967295
 80030ce:	1b92      	subs	r2, r2, r6
 80030d0:	6122      	str	r2, [r4, #16]
 80030d2:	f8cd a000 	str.w	sl, [sp]
 80030d6:	464b      	mov	r3, r9
 80030d8:	aa03      	add	r2, sp, #12
 80030da:	4621      	mov	r1, r4
 80030dc:	4640      	mov	r0, r8
 80030de:	f7ff fee7 	bl	8002eb0 <_printf_common>
 80030e2:	3001      	adds	r0, #1
 80030e4:	d14a      	bne.n	800317c <_printf_i+0x1f0>
 80030e6:	f04f 30ff 	mov.w	r0, #4294967295
 80030ea:	b004      	add	sp, #16
 80030ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030f0:	6823      	ldr	r3, [r4, #0]
 80030f2:	f043 0320 	orr.w	r3, r3, #32
 80030f6:	6023      	str	r3, [r4, #0]
 80030f8:	4832      	ldr	r0, [pc, #200]	@ (80031c4 <_printf_i+0x238>)
 80030fa:	2778      	movs	r7, #120	@ 0x78
 80030fc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003100:	6823      	ldr	r3, [r4, #0]
 8003102:	6831      	ldr	r1, [r6, #0]
 8003104:	061f      	lsls	r7, r3, #24
 8003106:	f851 5b04 	ldr.w	r5, [r1], #4
 800310a:	d402      	bmi.n	8003112 <_printf_i+0x186>
 800310c:	065f      	lsls	r7, r3, #25
 800310e:	bf48      	it	mi
 8003110:	b2ad      	uxthmi	r5, r5
 8003112:	6031      	str	r1, [r6, #0]
 8003114:	07d9      	lsls	r1, r3, #31
 8003116:	bf44      	itt	mi
 8003118:	f043 0320 	orrmi.w	r3, r3, #32
 800311c:	6023      	strmi	r3, [r4, #0]
 800311e:	b11d      	cbz	r5, 8003128 <_printf_i+0x19c>
 8003120:	2310      	movs	r3, #16
 8003122:	e7ad      	b.n	8003080 <_printf_i+0xf4>
 8003124:	4826      	ldr	r0, [pc, #152]	@ (80031c0 <_printf_i+0x234>)
 8003126:	e7e9      	b.n	80030fc <_printf_i+0x170>
 8003128:	6823      	ldr	r3, [r4, #0]
 800312a:	f023 0320 	bic.w	r3, r3, #32
 800312e:	6023      	str	r3, [r4, #0]
 8003130:	e7f6      	b.n	8003120 <_printf_i+0x194>
 8003132:	4616      	mov	r6, r2
 8003134:	e7bd      	b.n	80030b2 <_printf_i+0x126>
 8003136:	6833      	ldr	r3, [r6, #0]
 8003138:	6825      	ldr	r5, [r4, #0]
 800313a:	6961      	ldr	r1, [r4, #20]
 800313c:	1d18      	adds	r0, r3, #4
 800313e:	6030      	str	r0, [r6, #0]
 8003140:	062e      	lsls	r6, r5, #24
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	d501      	bpl.n	800314a <_printf_i+0x1be>
 8003146:	6019      	str	r1, [r3, #0]
 8003148:	e002      	b.n	8003150 <_printf_i+0x1c4>
 800314a:	0668      	lsls	r0, r5, #25
 800314c:	d5fb      	bpl.n	8003146 <_printf_i+0x1ba>
 800314e:	8019      	strh	r1, [r3, #0]
 8003150:	2300      	movs	r3, #0
 8003152:	6123      	str	r3, [r4, #16]
 8003154:	4616      	mov	r6, r2
 8003156:	e7bc      	b.n	80030d2 <_printf_i+0x146>
 8003158:	6833      	ldr	r3, [r6, #0]
 800315a:	1d1a      	adds	r2, r3, #4
 800315c:	6032      	str	r2, [r6, #0]
 800315e:	681e      	ldr	r6, [r3, #0]
 8003160:	6862      	ldr	r2, [r4, #4]
 8003162:	2100      	movs	r1, #0
 8003164:	4630      	mov	r0, r6
 8003166:	f7fd f83b 	bl	80001e0 <memchr>
 800316a:	b108      	cbz	r0, 8003170 <_printf_i+0x1e4>
 800316c:	1b80      	subs	r0, r0, r6
 800316e:	6060      	str	r0, [r4, #4]
 8003170:	6863      	ldr	r3, [r4, #4]
 8003172:	6123      	str	r3, [r4, #16]
 8003174:	2300      	movs	r3, #0
 8003176:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800317a:	e7aa      	b.n	80030d2 <_printf_i+0x146>
 800317c:	6923      	ldr	r3, [r4, #16]
 800317e:	4632      	mov	r2, r6
 8003180:	4649      	mov	r1, r9
 8003182:	4640      	mov	r0, r8
 8003184:	47d0      	blx	sl
 8003186:	3001      	adds	r0, #1
 8003188:	d0ad      	beq.n	80030e6 <_printf_i+0x15a>
 800318a:	6823      	ldr	r3, [r4, #0]
 800318c:	079b      	lsls	r3, r3, #30
 800318e:	d413      	bmi.n	80031b8 <_printf_i+0x22c>
 8003190:	68e0      	ldr	r0, [r4, #12]
 8003192:	9b03      	ldr	r3, [sp, #12]
 8003194:	4298      	cmp	r0, r3
 8003196:	bfb8      	it	lt
 8003198:	4618      	movlt	r0, r3
 800319a:	e7a6      	b.n	80030ea <_printf_i+0x15e>
 800319c:	2301      	movs	r3, #1
 800319e:	4632      	mov	r2, r6
 80031a0:	4649      	mov	r1, r9
 80031a2:	4640      	mov	r0, r8
 80031a4:	47d0      	blx	sl
 80031a6:	3001      	adds	r0, #1
 80031a8:	d09d      	beq.n	80030e6 <_printf_i+0x15a>
 80031aa:	3501      	adds	r5, #1
 80031ac:	68e3      	ldr	r3, [r4, #12]
 80031ae:	9903      	ldr	r1, [sp, #12]
 80031b0:	1a5b      	subs	r3, r3, r1
 80031b2:	42ab      	cmp	r3, r5
 80031b4:	dcf2      	bgt.n	800319c <_printf_i+0x210>
 80031b6:	e7eb      	b.n	8003190 <_printf_i+0x204>
 80031b8:	2500      	movs	r5, #0
 80031ba:	f104 0619 	add.w	r6, r4, #25
 80031be:	e7f5      	b.n	80031ac <_printf_i+0x220>
 80031c0:	08003331 	.word	0x08003331
 80031c4:	08003342 	.word	0x08003342

080031c8 <memmove>:
 80031c8:	4288      	cmp	r0, r1
 80031ca:	b510      	push	{r4, lr}
 80031cc:	eb01 0402 	add.w	r4, r1, r2
 80031d0:	d902      	bls.n	80031d8 <memmove+0x10>
 80031d2:	4284      	cmp	r4, r0
 80031d4:	4623      	mov	r3, r4
 80031d6:	d807      	bhi.n	80031e8 <memmove+0x20>
 80031d8:	1e43      	subs	r3, r0, #1
 80031da:	42a1      	cmp	r1, r4
 80031dc:	d008      	beq.n	80031f0 <memmove+0x28>
 80031de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80031e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80031e6:	e7f8      	b.n	80031da <memmove+0x12>
 80031e8:	4402      	add	r2, r0
 80031ea:	4601      	mov	r1, r0
 80031ec:	428a      	cmp	r2, r1
 80031ee:	d100      	bne.n	80031f2 <memmove+0x2a>
 80031f0:	bd10      	pop	{r4, pc}
 80031f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80031f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80031fa:	e7f7      	b.n	80031ec <memmove+0x24>

080031fc <_sbrk_r>:
 80031fc:	b538      	push	{r3, r4, r5, lr}
 80031fe:	4d06      	ldr	r5, [pc, #24]	@ (8003218 <_sbrk_r+0x1c>)
 8003200:	2300      	movs	r3, #0
 8003202:	4604      	mov	r4, r0
 8003204:	4608      	mov	r0, r1
 8003206:	602b      	str	r3, [r5, #0]
 8003208:	f7fd fc64 	bl	8000ad4 <_sbrk>
 800320c:	1c43      	adds	r3, r0, #1
 800320e:	d102      	bne.n	8003216 <_sbrk_r+0x1a>
 8003210:	682b      	ldr	r3, [r5, #0]
 8003212:	b103      	cbz	r3, 8003216 <_sbrk_r+0x1a>
 8003214:	6023      	str	r3, [r4, #0]
 8003216:	bd38      	pop	{r3, r4, r5, pc}
 8003218:	20000228 	.word	0x20000228

0800321c <memcpy>:
 800321c:	440a      	add	r2, r1
 800321e:	4291      	cmp	r1, r2
 8003220:	f100 33ff 	add.w	r3, r0, #4294967295
 8003224:	d100      	bne.n	8003228 <memcpy+0xc>
 8003226:	4770      	bx	lr
 8003228:	b510      	push	{r4, lr}
 800322a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800322e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003232:	4291      	cmp	r1, r2
 8003234:	d1f9      	bne.n	800322a <memcpy+0xe>
 8003236:	bd10      	pop	{r4, pc}

08003238 <_realloc_r>:
 8003238:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800323c:	4607      	mov	r7, r0
 800323e:	4614      	mov	r4, r2
 8003240:	460d      	mov	r5, r1
 8003242:	b921      	cbnz	r1, 800324e <_realloc_r+0x16>
 8003244:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003248:	4611      	mov	r1, r2
 800324a:	f7ff bc4d 	b.w	8002ae8 <_malloc_r>
 800324e:	b92a      	cbnz	r2, 800325c <_realloc_r+0x24>
 8003250:	f7ff fbde 	bl	8002a10 <_free_r>
 8003254:	4625      	mov	r5, r4
 8003256:	4628      	mov	r0, r5
 8003258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800325c:	f000 f81a 	bl	8003294 <_malloc_usable_size_r>
 8003260:	4284      	cmp	r4, r0
 8003262:	4606      	mov	r6, r0
 8003264:	d802      	bhi.n	800326c <_realloc_r+0x34>
 8003266:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800326a:	d8f4      	bhi.n	8003256 <_realloc_r+0x1e>
 800326c:	4621      	mov	r1, r4
 800326e:	4638      	mov	r0, r7
 8003270:	f7ff fc3a 	bl	8002ae8 <_malloc_r>
 8003274:	4680      	mov	r8, r0
 8003276:	b908      	cbnz	r0, 800327c <_realloc_r+0x44>
 8003278:	4645      	mov	r5, r8
 800327a:	e7ec      	b.n	8003256 <_realloc_r+0x1e>
 800327c:	42b4      	cmp	r4, r6
 800327e:	4622      	mov	r2, r4
 8003280:	4629      	mov	r1, r5
 8003282:	bf28      	it	cs
 8003284:	4632      	movcs	r2, r6
 8003286:	f7ff ffc9 	bl	800321c <memcpy>
 800328a:	4629      	mov	r1, r5
 800328c:	4638      	mov	r0, r7
 800328e:	f7ff fbbf 	bl	8002a10 <_free_r>
 8003292:	e7f1      	b.n	8003278 <_realloc_r+0x40>

08003294 <_malloc_usable_size_r>:
 8003294:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003298:	1f18      	subs	r0, r3, #4
 800329a:	2b00      	cmp	r3, #0
 800329c:	bfbc      	itt	lt
 800329e:	580b      	ldrlt	r3, [r1, r0]
 80032a0:	18c0      	addlt	r0, r0, r3
 80032a2:	4770      	bx	lr

080032a4 <_init>:
 80032a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032a6:	bf00      	nop
 80032a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032aa:	bc08      	pop	{r3}
 80032ac:	469e      	mov	lr, r3
 80032ae:	4770      	bx	lr

080032b0 <_fini>:
 80032b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032b2:	bf00      	nop
 80032b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032b6:	bc08      	pop	{r3}
 80032b8:	469e      	mov	lr, r3
 80032ba:	4770      	bx	lr
