`timescale 1ns / 1ps
//*************************************************************************
//   > ï¿½Ä¼ï¿½ï¿½ï¿½: pipeline_cpu.v
//   > ï¿½ï¿½ï¿½ï¿½  :ï¿½å¼¶ï¿½ï¿½Ë®CPUÄ£ï¿½é£¬ï¿½ï¿½Êµï¿½ï¿½XXï¿½ï¿½Ö¸ï¿½ï¿½
//   >        Ö¸ï¿½ï¿½romï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ramï¿½ï¿½Êµï¿½ï¿½ï¿½ï¿½xilinx IPï¿½Ãµï¿½ï¿½ï¿½ÎªÍ¬ï¿½ï¿½ï¿½ï¿½Ð´
//   > ï¿½ï¿½ï¿½ï¿½  : LOONGSON
//   > ï¿½ï¿½ï¿½ï¿½  : 2016-04-14
//*************************************************************************
module pipeline_cpu(  // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½cpu
    input clk,           // Ê±ï¿½ï¿½
    input resetn,   // ï¿½ï¿½Î»ï¿½ÅºÅ£ï¿½ï¿½Íµï¿½Æ½ï¿½ï¿½Ð§
    output [31:0]display
    );
//------------------------{5ï¿½ï¿½ï¿½ï¿½Ë®ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½}begin-------------------------//
    //5Ä£ï¿½ï¿½ï¿½validï¿½Åºï¿½
    reg IF_valid;
    reg ID_valid;
    reg EXE_valid;
    reg MEM_valid;
    reg WB_valid;
    //5Ä£ï¿½ï¿½Ö´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿?,ï¿½ï¿½ï¿½Ô¸ï¿½Ä£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    wire IF_over;
    wire ID_over;
    wire EXE_over;
    wire MEM_over;
    wire WB_over;
    //5Ä£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½Ö¸ï¿½ï¿½ï¿½ï¿½ï¿?
    wire IF_allow_in;
    wire ID_allow_in;
    wire EXE_allow_in;
    wire MEM_allow_in;
    wire WB_allow_in;
    
    // syscallï¿½ï¿½eretï¿½ï¿½ï¿½ï¿½Ð´ï¿½Ø¼ï¿½Ê±ï¿½á·¢ï¿½ï¿½cancelï¿½ÅºÅ£ï¿½
    wire cancel;    // È¡ï¿½ï¿½ï¿½Ñ¾ï¿½È¡ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ë®ï¿½ï¿½Ö´ï¿½Ðµï¿½Ö¸ï¿½ï¿½
    
    //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½:ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð§ï¿½ï¿½ï¿½ò±¾¼ï¿½Ö´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Â¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?
    assign IF_allow_in  = (IF_over & ID_allow_in) | cancel;
    assign ID_allow_in  = ~ID_valid  | (ID_over  & EXE_allow_in);
    assign EXE_allow_in = ~EXE_valid | (EXE_over & MEM_allow_in);
    assign MEM_allow_in = ~MEM_valid | (MEM_over & WB_allow_in );
    assign WB_allow_in  = ~WB_valid  | WB_over;
   
    //IF_validï¿½ï¿½ï¿½Ú¸ï¿½Î»ï¿½ï¿½Ò»Ö±ï¿½ï¿½Ð§
   always @(posedge clk)
    begin
        if (!resetn)
        begin
            IF_valid <= 1'b0;
        end
        else
        begin
            IF_valid <= 1'b1;
        end
    end
    
    //ID_valid
    always @(posedge clk)
    begin
        if (!resetn || cancel)
        begin
            ID_valid <= 1'b0;
        end
        else if (ID_allow_in)
        begin
            ID_valid <= IF_over;
        end
    end
    
    //EXE_valid
    always @(posedge clk)
    begin
        if (!resetn || cancel)
        begin
            EXE_valid <= 1'b0;
        end
        else if (EXE_allow_in)
        begin
            EXE_valid <= ID_over;
        end
    end
    
    //MEM_valid
    always @(posedge clk)
    begin
        if (!resetn || cancel)
        begin
            MEM_valid <= 1'b0;
        end
        else if (MEM_allow_in)
        begin
            MEM_valid <= EXE_over;
        end
    end
    
    //WB_valid
    always @(posedge clk)
    begin
        if (!resetn || cancel)
        begin
            WB_valid <= 1'b0;
        end
        else if (WB_allow_in)
        begin
            WB_valid <= MEM_over;
        end
    end
    
    //Õ¹Ê¾5ï¿½ï¿½ï¿½ï¿½validï¿½Åºï¿½
  /*  assign cpu_5_valid = {12'd0         ,{4{IF_valid }},{4{ID_valid}},
                          {4{EXE_valid}},{4{MEM_valid}},{4{WB_valid}}};*/
//-------------------------{5ï¿½ï¿½ï¿½ï¿½Ë®ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½}end--------------------------//

//--------------------------{5ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½}begin---------------------------//
    wire [ 63:0] IF_ID_bus;   // IF->IDï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    wire [168:0] ID_EXE_bus;  // ID->EXEï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    wire [153:0] EXE_MEM_bus; // EXE->MEMï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    wire [117:0] MEM_WB_bus;  // MEM->WBï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    
    //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½
    reg [ 63:0] IF_ID_bus_r;
    reg [168:0] ID_EXE_bus_r;
    reg [153:0] EXE_MEM_bus_r;
    reg [117:0] MEM_WB_bus_r;
    
    //IFï¿½ï¿½IDï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½
    always @(posedge clk)
    begin
        if(IF_over && ID_allow_in)
        begin
            IF_ID_bus_r <= IF_ID_bus;
        end
    end
    //IDï¿½ï¿½EXEï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½
    always @(posedge clk)
    begin
        if(ID_over && EXE_allow_in)
        begin
            ID_EXE_bus_r <= ID_EXE_bus;
        end
    end
    //EXEï¿½ï¿½MEMï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½
    always @(posedge clk)
    begin
        if(EXE_over && MEM_allow_in)
        begin
            EXE_MEM_bus_r <= EXE_MEM_bus;
        end
    end    
    //MEMï¿½ï¿½WBï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½
    always @(posedge clk)
    begin
        if(MEM_over && WB_allow_in)
        begin
            MEM_WB_bus_r <= MEM_WB_bus;
        end
    end
//---------------------------{5ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½}end----------------------------//

//--------------------------{ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½}begin--------------------------//
    //ï¿½ï¿½×ªï¿½ï¿½ï¿½ï¿½
    wire [ 32:0] jbr_bus;    

    //IFï¿½ï¿½inst_romï¿½ï¿½ï¿½ï¿½
    wire [31:0] inst_addr;
    wire [31:0] inst;

    //IDï¿½ï¿½EXEï¿½ï¿½MEMï¿½ï¿½WBï¿½ï¿½ï¿½ï¿½
    wire [ 4:0] EXE_wdest;
    wire [ 4:0] MEM_wdest;
    wire [ 4:0] WB_wdest;
    
    //MEMï¿½ï¿½data_ramï¿½ï¿½ï¿½ï¿½    
    wire [ 3:0] dm_wen;
    wire [31:0] dm_addr;
    wire [31:0] dm_wdata;
    wire [31:0] dm_rdata;

    //IDï¿½ï¿½regfileï¿½ï¿½ï¿½ï¿½
    wire [ 4:0] rs;
    wire [ 4:0] rt;   
    wire [31:0] rs_value;
    wire [31:0] rt_value;
    
    //WBï¿½ï¿½regfileï¿½ï¿½ï¿½ï¿½
    wire        rf_wen;
    wire [ 4:0] rf_wdest;
    wire [31:0] rf_wdata;    
    
    //WBï¿½ï¿½IFï¿½ï¿½Ä½ï¿½ï¿½ï¿½ï¿½Åºï¿?
    wire [32:0] exc_bus;
//---------------------------{ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½}end---------------------------//

//-------------------------{ï¿½ï¿½Ä£ï¿½ï¿½Êµï¿½ï¿½ï¿½ï¿½}begin---------------------------//
    wire next_fetch; //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½È¡Ö¸Ä£ï¿½é£¬ï¿½ï¿½Òªï¿½ï¿½ï¿½ï¿½ï¿½ï¿½PCÖµ
    //IFï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½PCÖµï¿½ï¿½È¡ï¿½ï¿½Ò»ï¿½ï¿½Ö¸ï¿½ï¿½
    assign next_fetch = IF_allow_in;

    fetch IF_module(             // È¡Ö¸ï¿½ï¿½
        .clk       (clk       ),  // I, 1
        .resetn    (resetn    ),  // I, 1
        .IF_valid  (IF_valid  ),  // I, 1
        .next_fetch(next_fetch),  // I, 1
        .inst      (inst      ),  // I, 32
        .jbr_bus   (jbr_bus   ),  // I, 33
        .inst_addr (inst_addr ),  // O, 32
        .IF_over   (IF_over   ),  // O, 1
        .IF_ID_bus (IF_ID_bus ),  // O, 64
        
        //5ï¿½ï¿½ï¿½ï¿½Ë®ï¿½ï¿½ï¿½ï¿½ï¿½Ó¿ï¿½
        .exc_bus   (exc_bus   )     // I, 32
    );

    //inst_rom
    imem iMem(inst_addr[12:2], inst);

    decode ID_module(               // ï¿½ï¿½ï¿½ë¼¶
        .ID_valid   (ID_valid   ),  // I, 1
        .IF_ID_bus_r(IF_ID_bus_r),  // I, 64
        .rs_value   (rs_value   ),  // I, 32
        .rt_value   (rt_value   ),  // I, 32
        .rs         (rs         ),  // O, 5
        .rt         (rt         ),  // O, 5
        .jbr_bus    (jbr_bus    ),  // O, 33
        .ID_over    (ID_over    ),  // O, 1
        .ID_EXE_bus (ID_EXE_bus ),  // O, 167
        
        //5ï¿½ï¿½ï¿½ï¿½Ë®ï¿½ï¿½ï¿½ï¿½
        .IF_over     (IF_over     ),// I, 1
        .EXE_wdest   (EXE_wdest   ),// I, 5
        .MEM_wdest   (MEM_wdest   ),// I, 5
        .WB_wdest    (WB_wdest    ) // I, 5
    ); 

    exe EXE_module(                   // Ö´ï¿½Ð¼ï¿½
        .EXE_valid   (EXE_valid   ),  // I, 1
        .ID_EXE_bus_r(ID_EXE_bus_r),  // I, 167
        .EXE_over    (EXE_over    ),  // O, 1 
        .EXE_MEM_bus (EXE_MEM_bus ),  // O, 154
        
        //5ï¿½ï¿½ï¿½ï¿½Ë®ï¿½ï¿½ï¿½ï¿½
        .clk         (clk         ),  // I, 1
        .EXE_wdest   (EXE_wdest   )  // O, 5
    );

    mem MEM_module(                     // ï¿½Ã´æ¼¶
        .clk          (clk          ),  // I, 1 
        .MEM_valid    (MEM_valid    ),  // I, 1
        .EXE_MEM_bus_r(EXE_MEM_bus_r),  // I, 154
        .dm_rdata     (dm_rdata     ),  // I, 32
        .dm_addr      (dm_addr      ),  // O, 32
        .dm_wen       (dm_wen       ),  // O, 4 
        .dm_wdata     (dm_wdata     ),  // O, 32
        .MEM_over     (MEM_over     ),  // O, 1
        .MEM_WB_bus   (MEM_WB_bus   ),  // O, 118
        
        //5ï¿½ï¿½ï¿½ï¿½Ë®ï¿½ï¿½ï¿½ï¿½ï¿½Ó¿ï¿½
        .MEM_allow_in (MEM_allow_in ),  // I, 1
        .MEM_wdest    (MEM_wdest    )  // O, 5
    );          
 
    wb WB_module(                     // Ð´ï¿½Ø¼ï¿½
        .WB_valid    (WB_valid    ),  // I, 1
        .MEM_WB_bus_r(MEM_WB_bus_r),  // I, 118
        .rf_wen      (rf_wen      ),  // O, 1
        .rf_wdest    (rf_wdest    ),  // O, 5
        .rf_wdata    (rf_wdata    ),  // O, 32
        .WB_over     (WB_over     ),  // O, 1
        
        //5ï¿½ï¿½ï¿½ï¿½Ë®ï¿½ï¿½ï¿½ï¿½ï¿½Ó¿ï¿½
        .clk         (clk         ),  // I, 1
        .resetn      (resetn      ),  // I, 1
        .exc_bus     (exc_bus     ),  // O, 32
        .WB_wdest    (WB_wdest    ),  // O, 5
        .cancel      (cancel      ) // O, 1
    );


    regfile rf_module(        // ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½Ä£ï¿½ï¿½
        .clk    (clk      ),  // I, 1
        .wen    (rf_wen   ),  // I, 1
        .raddr1 (rs       ),  // I, 5
        .raddr2 (rt       ),  // I, 5
        .waddr  (rf_wdest ),  // I, 5
        .wdata  (rf_wdata ),  // I, 32
        .rdata1 (rs_value ),  // O, 32
        .rdata2 (rt_value ) ,  // O, 32
        .display(display)
    );
    
    data_ram data_ram_module(   // ï¿½ï¿½ï¿½Ý´æ´¢Ä£ï¿½ï¿½
        .clka   (clk         ),  // I, 1,  Ê±ï¿½ï¿½
        .wea    (dm_wen      ),  // I, 4,  Ð´Ê¹ï¿½ï¿½
        .addra  (dm_addr),  // I, 8,  ï¿½ï¿½ï¿½ï¿½Ö·
        .dina   (dm_wdata    ),  // I, 32, Ð´ï¿½ï¿½ï¿½ï¿½
        .douta  (dm_rdata    ) // O, 32, ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    );
//--------------------------{ï¿½ï¿½Ä£ï¿½ï¿½Êµï¿½ï¿½ï¿½ï¿½}end----------------------------//
endmodule