<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___r_c_c___bit_address___alias_region" xml:lang="en-US">
<title>RCC_BitAddress_AliasRegion</title>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary></indexterm>
<para>

<para>RCC registers bit address in the alias region. </para>
 
</para>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</link>   (<link linkend="_group___peripheral__registers__structures_1ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</link> - <link linkend="_group___peripheral__registers__structures_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</link>   (<link linkend="_group___r_c_c___bit_address___alias_region_1ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</link> + 0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga3d3085e491cbef815d223afbe5bf1930">HSION_BitNumber</link>   0x00</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga3d3085e491cbef815d223afbe5bf1930">HSION_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga253fa44d87aabc55f0cd6628e77a51fd">CSSON_BitNumber</link>   0x13</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gaca914aed10477ae4090fea0a9639b1ea">CR_CSSON_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga253fa44d87aabc55f0cd6628e77a51fd">CSSON_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gab24d7f5f8e4b3b717fd91b54f393f6a3">PLLON_BitNumber</link>   0x18</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1gab24d7f5f8e4b3b717fd91b54f393f6a3">PLLON_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gabae59c3e4200523e3aa5b6e10aee8c46">PLLI2SON_BitNumber</link>   0x1A</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1gabae59c3e4200523e3aa5b6e10aee8c46">PLLI2SON_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</link>   (<link linkend="_group___r_c_c___bit_address___alias_region_1ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</link> + 0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga9561d436b438d8f513b754f1934c3e30">I2SSRC_BitNumber</link>   0x17</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga9076f5ddbb262fd45584702f5d280c9e">CFGR_I2SSRC_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga9561d436b438d8f513b754f1934c3e30">I2SSRC_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</link>   (<link linkend="_group___r_c_c___bit_address___alias_region_1ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</link> + 0x70)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga9302c551752124766afc4cee65436405">RTCEN_BitNumber</link>   0x0F</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga9302c551752124766afc4cee65436405">RTCEN_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gae6718158034388d8fde8caaa28ffe8b9">BDRST_BitNumber</link>   0x10</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1gae6718158034388d8fde8caaa28ffe8b9">BDRST_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</link>   (<link linkend="_group___r_c_c___bit_address___alias_region_1ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</link> + 0x74)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga3f9dbe50769ce2a63ae12520433b9b40">LSION_BitNumber</link>   0x00</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga3f9dbe50769ce2a63ae12520433b9b40">LSION_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga0193aa09fc91ebd9a119c8d98e6184a9">CR_BYTE2_ADDRESS</link>   ((uint32_t)0x40023802)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga159aa247b8dc96a030bcb9b43ece4256">CIR_BYTE1_ADDRESS</link>   ((uint32_t)(<link linkend="_group___peripheral__registers__structures_1ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</link> + 0x0C + 0x01))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</link>   ((uint32_t)(<link linkend="_group___peripheral__registers__structures_1ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</link> + 0x0C + 0x02))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga991be15dda03061a29712e8206a32510">BDCR_BYTE0_ADDRESS</link>   (<link linkend="_group___peripheral__registers__structures_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + <link linkend="_group___r_c_c___bit_address___alias_region_1gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga3508fa29d62b42d7d9117c419e076efc">DBP_TIMEOUT_VALUE</link>   ((uint32_t)100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga0965572baea57cdfd3616bef14d41053">LSE_TIMEOUT_VALUE</link>   ((uint32_t)500)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>RCC registers bit address in the alias region. </para>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1ga892fdf297b85b85cbaf0723649b31818"/><section>
    <title>BDCR_BDRST_BB</title>
<indexterm><primary>BDCR_BDRST_BB</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>BDCR_BDRST_BB</secondary></indexterm>
<para><computeroutput>#define BDCR_BDRST_BB   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1gae6718158034388d8fde8caaa28ffe8b9">BDRST_BitNumber</link> * 4))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00171">171</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1ga991be15dda03061a29712e8206a32510"/><section>
    <title>BDCR_BYTE0_ADDRESS</title>
<indexterm><primary>BDCR_BYTE0_ADDRESS</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>BDCR_BYTE0_ADDRESS</secondary></indexterm>
<para><computeroutput>#define BDCR_BYTE0_ADDRESS   (<link linkend="_group___peripheral__registers__structures_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + <link linkend="_group___r_c_c___bit_address___alias_region_1gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00189">189</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1gaf70aaf70b0752ccb3a60307b2fb46038"/><section>
    <title>BDCR_RTCEN_BB</title>
<indexterm><primary>BDCR_RTCEN_BB</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>BDCR_RTCEN_BB</secondary></indexterm>
<para><computeroutput>#define BDCR_RTCEN_BB   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga9302c551752124766afc4cee65436405">RTCEN_BitNumber</link> * 4))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00168">168</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1gae6718158034388d8fde8caaa28ffe8b9"/><section>
    <title>BDRST_BitNumber</title>
<indexterm><primary>BDRST_BitNumber</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>BDRST_BitNumber</secondary></indexterm>
<para><computeroutput>#define BDRST_BitNumber   0x10</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00170">170</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1ga9076f5ddbb262fd45584702f5d280c9e"/><section>
    <title>CFGR_I2SSRC_BB</title>
<indexterm><primary>CFGR_I2SSRC_BB</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>CFGR_I2SSRC_BB</secondary></indexterm>
<para><computeroutput>#define CFGR_I2SSRC_BB   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga9561d436b438d8f513b754f1934c3e30">I2SSRC_BitNumber</link> * 4))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00162">162</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1ga159aa247b8dc96a030bcb9b43ece4256"/><section>
    <title>CIR_BYTE1_ADDRESS</title>
<indexterm><primary>CIR_BYTE1_ADDRESS</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>CIR_BYTE1_ADDRESS</secondary></indexterm>
<para><computeroutput>#define CIR_BYTE1_ADDRESS   ((uint32_t)(<link linkend="_group___peripheral__registers__structures_1ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</link> + 0x0C + 0x01))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00183">183</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1gaab58c3f3f81bf1ab9a14cf3fececd8c4"/><section>
    <title>CIR_BYTE2_ADDRESS</title>
<indexterm><primary>CIR_BYTE2_ADDRESS</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>CIR_BYTE2_ADDRESS</secondary></indexterm>
<para><computeroutput>#define CIR_BYTE2_ADDRESS   ((uint32_t)(<link linkend="_group___peripheral__registers__structures_1ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</link> + 0x0C + 0x02))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00186">186</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1ga0193aa09fc91ebd9a119c8d98e6184a9"/><section>
    <title>CR_BYTE2_ADDRESS</title>
<indexterm><primary>CR_BYTE2_ADDRESS</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>CR_BYTE2_ADDRESS</secondary></indexterm>
<para><computeroutput>#define CR_BYTE2_ADDRESS   ((uint32_t)0x40023802)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00180">180</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1gaca914aed10477ae4090fea0a9639b1ea"/><section>
    <title>CR_CSSON_BB</title>
<indexterm><primary>CR_CSSON_BB</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>CR_CSSON_BB</secondary></indexterm>
<para><computeroutput>#define CR_CSSON_BB   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga253fa44d87aabc55f0cd6628e77a51fd">CSSON_BitNumber</link> * 4))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00150">150</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1gac3290a833c0e35ec17d32c2d494e6133"/><section>
    <title>CR_HSION_BB</title>
<indexterm><primary>CR_HSION_BB</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>CR_HSION_BB</secondary></indexterm>
<para><computeroutput>#define CR_HSION_BB   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga3d3085e491cbef815d223afbe5bf1930">HSION_BitNumber</link> * 4))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00147">147</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1ga0c0fb27aba4eb660f7590252596bdfc5"/><section>
    <title>CR_PLLI2SON_BB</title>
<indexterm><primary>CR_PLLI2SON_BB</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>CR_PLLI2SON_BB</secondary></indexterm>
<para><computeroutput>#define CR_PLLI2SON_BB   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1gabae59c3e4200523e3aa5b6e10aee8c46">PLLI2SON_BitNumber</link> * 4))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00156">156</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1ga3f1fb2589cb8b5ac2f7121aba1135a5f"/><section>
    <title>CR_PLLON_BB</title>
<indexterm><primary>CR_PLLON_BB</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>CR_PLLON_BB</secondary></indexterm>
<para><computeroutput>#define CR_PLLON_BB   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1gab24d7f5f8e4b3b717fd91b54f393f6a3">PLLON_BitNumber</link> * 4))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00153">153</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1gaa253e36e7e5fb02998c0e4d0388abc52"/><section>
    <title>CSR_LSION_BB</title>
<indexterm><primary>CSR_LSION_BB</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>CSR_LSION_BB</secondary></indexterm>
<para><computeroutput>#define CSR_LSION_BB   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga3f9dbe50769ce2a63ae12520433b9b40">LSION_BitNumber</link> * 4))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00177">177</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1ga253fa44d87aabc55f0cd6628e77a51fd"/><section>
    <title>CSSON_BitNumber</title>
<indexterm><primary>CSSON_BitNumber</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>CSSON_BitNumber</secondary></indexterm>
<para><computeroutput>#define CSSON_BitNumber   0x13</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00149">149</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1ga3508fa29d62b42d7d9117c419e076efc"/><section>
    <title>DBP_TIMEOUT_VALUE</title>
<indexterm><primary>DBP_TIMEOUT_VALUE</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>DBP_TIMEOUT_VALUE</secondary></indexterm>
<para><computeroutput>#define DBP_TIMEOUT_VALUE   ((uint32_t)100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00192">192</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1ga3d3085e491cbef815d223afbe5bf1930"/><section>
    <title>HSION_BitNumber</title>
<indexterm><primary>HSION_BitNumber</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>HSION_BitNumber</secondary></indexterm>
<para><computeroutput>#define HSION_BitNumber   0x00</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00146">146</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1ga9561d436b438d8f513b754f1934c3e30"/><section>
    <title>I2SSRC_BitNumber</title>
<indexterm><primary>I2SSRC_BitNumber</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>I2SSRC_BitNumber</secondary></indexterm>
<para><computeroutput>#define I2SSRC_BitNumber   0x17</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00161">161</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1ga0965572baea57cdfd3616bef14d41053"/><section>
    <title>LSE_TIMEOUT_VALUE</title>
<indexterm><primary>LSE_TIMEOUT_VALUE</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>LSE_TIMEOUT_VALUE</secondary></indexterm>
<para><computeroutput>#define LSE_TIMEOUT_VALUE   ((uint32_t)500)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00193">193</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1ga3f9dbe50769ce2a63ae12520433b9b40"/><section>
    <title>LSION_BitNumber</title>
<indexterm><primary>LSION_BitNumber</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>LSION_BitNumber</secondary></indexterm>
<para><computeroutput>#define LSION_BitNumber   0x00</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00176">176</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1gabae59c3e4200523e3aa5b6e10aee8c46"/><section>
    <title>PLLI2SON_BitNumber</title>
<indexterm><primary>PLLI2SON_BitNumber</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>PLLI2SON_BitNumber</secondary></indexterm>
<para><computeroutput>#define PLLI2SON_BitNumber   0x1A</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00155">155</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1gab24d7f5f8e4b3b717fd91b54f393f6a3"/><section>
    <title>PLLON_BitNumber</title>
<indexterm><primary>PLLON_BitNumber</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>PLLON_BitNumber</secondary></indexterm>
<para><computeroutput>#define PLLON_BitNumber   0x18</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00152">152</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1gaf234fe5d9628a3f0769721e76f83c566"/><section>
    <title>RCC_BDCR_OFFSET</title>
<indexterm><primary>RCC_BDCR_OFFSET</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>RCC_BDCR_OFFSET</secondary></indexterm>
<para><computeroutput>#define RCC_BDCR_OFFSET   (<link linkend="_group___r_c_c___bit_address___alias_region_1ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</link> + 0x70)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00166">166</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1gafb1e90a88869585b970749de3c16ce4a"/><section>
    <title>RCC_CFGR_OFFSET</title>
<indexterm><primary>RCC_CFGR_OFFSET</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>RCC_CFGR_OFFSET</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_OFFSET   (<link linkend="_group___r_c_c___bit_address___alias_region_1ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</link> + 0x08)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00160">160</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1ga6df8d81c05c07cb0c26bbf27ea7fe55c"/><section>
    <title>RCC_CR_OFFSET</title>
<indexterm><primary>RCC_CR_OFFSET</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>RCC_CR_OFFSET</secondary></indexterm>
<para><computeroutput>#define RCC_CR_OFFSET   (<link linkend="_group___r_c_c___bit_address___alias_region_1ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</link> + 0x00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00145">145</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1ga63141585a221eed1fd009eb80e406619"/><section>
    <title>RCC_CSR_OFFSET</title>
<indexterm><primary>RCC_CSR_OFFSET</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>RCC_CSR_OFFSET</secondary></indexterm>
<para><computeroutput>#define RCC_CSR_OFFSET   (<link linkend="_group___r_c_c___bit_address___alias_region_1ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</link> + 0x74)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00175">175</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1ga539e07c3b3c55f1f1d47231341fb11e1"/><section>
    <title>RCC_OFFSET</title>
<indexterm><primary>RCC_OFFSET</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>RCC_OFFSET</secondary></indexterm>
<para><computeroutput>#define RCC_OFFSET   (<link linkend="_group___peripheral__registers__structures_1ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</link> - <link linkend="_group___peripheral__registers__structures_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00142">142</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___bit_address___alias_region_1ga9302c551752124766afc4cee65436405"/><section>
    <title>RTCEN_BitNumber</title>
<indexterm><primary>RTCEN_BitNumber</primary><secondary>RCC_BitAddress_AliasRegion</secondary></indexterm>
<indexterm><primary>RCC_BitAddress_AliasRegion</primary><secondary>RTCEN_BitNumber</secondary></indexterm>
<para><computeroutput>#define RTCEN_BitNumber   0x0F</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00167">167</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
</section>
</section>
