{
    "NameTable": {
        "ExpRegisterFile": [
            "ExpRegisterFile",
            "QcPYJ",
            "module"
        ],
        "ShiftAndExtend": [
            "ShiftAndExtend",
            "f7bdG",
            "module"
        ],
        "SigRegisterFile": [
            "SigRegisterFile",
            "Kb6dh",
            "module"
        ],
        "FPU_top_tb": [
            "FPU_top_tb",
            "JkcYK",
            "module"
        ],
        "ExponentALU": [
            "ExponentALU",
            "vsEwV",
            "module"
        ],
        "SignificandALU": [
            "SignificandALU",
            "JTk1D",
            "module"
        ],
        "MaskAndShift": [
            "MaskAndShift",
            "m3zPF",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CurCompileUdps": {},
    "CompileStrategy": "fullobj",
    "CompileStatus": "Successful",
    "stat": {
        "mop/quad": 2.2850365684917966,
        "ru_self_cgstart": {
            "ru_nivcsw": 383,
            "ru_utime_sec": 0.14197799999999999,
            "ru_maxrss_kb": 51900,
            "ru_stime_sec": 0.051991999999999997,
            "ru_minflt": 14361,
            "ru_majflt": 12,
            "ru_nvcsw": 70
        },
        "CodeGen(%)": 42.276449207601175,
        "outputSizePerQuad": 63.0,
        "nQuads": 5059,
        "ru_childs_cgstart": {
            "ru_nivcsw": 2,
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 13208,
            "ru_stime_sec": 0.0019989999999999999,
            "ru_minflt": 460,
            "ru_majflt": 0,
            "ru_nvcsw": 1
        },
        "mopSpeed": 111170.94937682721,
        "nMops": 11560,
        "totalObjSize": 323648,
        "ru_self_end": {
            "ru_nivcsw": 497,
            "ru_utime_sec": 0.24596199999999999,
            "ru_maxrss_kb": 61928,
            "ru_stime_sec": 0.068988999999999995,
            "ru_minflt": 17433,
            "ru_majflt": 17,
            "ru_nvcsw": 75
        },
        "ru_childs_end": {
            "ru_nivcsw": 2,
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 13208,
            "ru_stime_sec": 0.0019989999999999999,
            "ru_minflt": 460,
            "ru_majflt": 0,
            "ru_nvcsw": 1
        },
        "quadSpeed": 48651.715648561323,
        "Frontend(%)": 57.723550792398825
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 100980
    },
    "LVLData": [
        "SIM"
    ],
    "CurCompileModules": [
        "...MASTER...",
        "ExpRegisterFile",
        "SigRegisterFile",
        "ExponentALU",
        "ShiftAndExtend",
        "SignificandALU",
        "MaskAndShift",
        "FPU_top_tb"
    ],
    "PEModules": [],
    "Misc": {
        "archive_dir": "archive.0",
        "cwd": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_NTNU/integracion_fisica/simulacion_logica_behavioral/SINGLE",
        "csrc": "csrc",
        "daidir_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_NTNU/integracion_fisica/simulacion_logica_behavioral/SINGLE/simv.daidir",
        "csrc_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_NTNU/integracion_fisica/simulacion_logica_behavioral/SINGLE/csrc",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc"
    },
    "CompileProcesses": [
        "cgproc.7478.json"
    ]
}