

================================================================
== Vivado HLS Report for 'reduce'
================================================================
* Date:           Tue Dec 15 20:11:29 2020

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.247 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25| 0.125 us | 0.125 us |   25|   25|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_reduce_1_fu_172  |reduce_1  |        6|        6| 30.000 ns | 30.000 ns |    6|    6|   none  |
        |grp_reduce_1_fu_180  |reduce_1  |        6|        6| 30.000 ns | 30.000 ns |    6|    6|   none  |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         2|          -|          -|     4|    no    |
        |- Loop 2  |        8|        8|         2|          -|          -|     4|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       69|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|      134|      382|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      107|     -|
|Register             |        -|      -|      156|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      290|      558|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+----+-----+-----+
    |       Instance      |  Module  | BRAM_18K| DSP48E| FF | LUT | URAM|
    +---------------------+----------+---------+-------+----+-----+-----+
    |grp_reduce_1_fu_172  |reduce_1  |        0|      0|  67|  191|    0|
    |grp_reduce_1_fu_180  |reduce_1  |        0|      0|  67|  191|    0|
    +---------------------+----------+---------+-------+----+-----+-----+
    |Total                |          |        0|      0| 134|  382|    0|
    +---------------------+----------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_fu_298_p2              |     +    |      0|  0|  19|          12|          12|
    |i_3_fu_230_p2                    |     +    |      0|  0|  11|           3|           1|
    |i_fu_194_p2                      |     +    |      0|  0|  11|           3|           1|
    |ap_condition_278                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_283                 |    and   |      0|  0|   2|           1|           1|
    |icmp_ln74_fu_188_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln77_fu_224_p2              |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_state6_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |xor_ln203_fu_236_p2              |    xor   |      0|  0|   4|           3|           4|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  69|          30|          29|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  38|          7|    1|          7|
    |ap_return          |   9|          2|   12|         24|
    |i2_0_reg_148       |   9|          2|    3|          6|
    |i_0_reg_124        |   9|          2|    3|          6|
    |left_0_V_reg_135   |  21|          4|   12|         48|
    |right_0_V_reg_159  |  21|          4|   12|         48|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 107|         21|   43|        139|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_return_preg                    |  12|   0|   12|          0|
    |grp_reduce_1_fu_172_ap_start_reg  |   1|   0|    1|          0|
    |grp_reduce_1_fu_180_ap_start_reg  |   1|   0|    1|          0|
    |i2_0_reg_148                      |   3|   0|    3|          0|
    |i_0_reg_124                       |   3|   0|    3|          0|
    |i_3_reg_407                       |   3|   0|    3|          0|
    |i_reg_371                         |   3|   0|    3|          0|
    |left_0_V_reg_135                  |  12|   0|   12|          0|
    |left_3_V_1_fu_48                  |  12|   0|   12|          0|
    |left_3_V_2_fu_52                  |  12|   0|   12|          0|
    |left_3_V_3_fu_56                  |  12|   0|   12|          0|
    |left_3_V_fu_44                    |  12|   0|   12|          0|
    |right_0_V_reg_159                 |  12|   0|   12|          0|
    |right_3_V_1_fu_64                 |  12|   0|   12|          0|
    |right_3_V_2_fu_68                 |  12|   0|   12|          0|
    |right_3_V_3_fu_72                 |  12|   0|   12|          0|
    |right_3_V_fu_60                   |  12|   0|   12|          0|
    |trunc_ln203_3_reg_415             |   2|   0|    2|          0|
    |trunc_ln203_reg_376               |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 156|   0|  156|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    reduce    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    reduce    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    reduce    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    reduce    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    reduce    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    reduce    | return value |
|ap_return   | out |   12| ap_ctrl_hs |    reduce    | return value |
|x_0_V_read  |  in |   12|   ap_none  |  x_0_V_read  |    scalar    |
|x_1_V_read  |  in |   12|   ap_none  |  x_1_V_read  |    scalar    |
|x_2_V_read  |  in |   12|   ap_none  |  x_2_V_read  |    scalar    |
|x_3_V_read  |  in |   12|   ap_none  |  x_3_V_read  |    scalar    |
|x_4_V_read  |  in |   12|   ap_none  |  x_4_V_read  |    scalar    |
|x_5_V_read  |  in |   12|   ap_none  |  x_5_V_read  |    scalar    |
|x_6_V_read  |  in |   12|   ap_none  |  x_6_V_read  |    scalar    |
|x_7_V_read  |  in |   12|   ap_none  |  x_7_V_read  |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

