; REQUIRES: comgr-has-transpiler

; RUN: %llvm-mc -triple=amdgpu12.50-amd-amdhsa -filetype=obj %s -o %t.o
; RUN: %ld.lld -shared %t.o -o %t.hsaco
; RUN: %transpile_cli %t.hsaco --isa=gfx1250 --target-isa=gfx942 \
; RUN:   --emit-ir=wmma_remap | %FileCheck %s --check-prefix=IR
; RUN: not %transpile_cli %t.hsaco --isa=gfx1250 \
; RUN:   --target-isa=gfx942 --emit-ir=wmma_unsigned 2>&1 \
; RUN:   | %FileCheck %s --check-prefix=REFUSE
; RUN: not %transpile_cli %t.hsaco --isa=gfx1250 --target-isa=gfx908 \
; RUN:   --emit-ir=wmma_remap 2>&1 | %FileCheck %s --check-prefix=GFX908
; RUN: not %transpile_cli %t.hsaco --isa=gfx1250 --target-isa=gfx90a \
; RUN:   --emit-ir=wmma_remap 2>&1 | %FileCheck %s --check-prefix=GFX90A

	.amdgcn_target "amdgcn-amd-amdhsa--gfx1250"
	.amdhsa_code_object_version 6
	.text
	.globl	wmma_remap
	.p2align	8
	.type	wmma_remap,@function
; IR-LABEL: define amdgpu_kernel void @wmma_remap(
wmma_remap:
; IR: call i32 @llvm.amdgcn.ds.bpermute
; IR: call <4 x float> @llvm.amdgcn.mfma.f32.16x16x16f16
; IR: call <4 x float> @llvm.amdgcn.mfma.f32.16x16x16f16
; IR: br i1 {{.*}}, label %spe_do, label %spe_skip
; IR: spe_do:
	v_wmma_f32_16x16x32_f16 v[16:23], v[0:7], v[8:15], v[16:23]
; IR: call <4 x float> @llvm.amdgcn.mfma.f32.16x16x16bf16.1k
	v_wmma_f32_16x16x32_bf16 v[16:23], v[0:7], v[8:15], v[16:23]
; IR: call <4 x i32> @llvm.amdgcn.mfma.i32.16x16x32.i8
	v_wmma_i32_16x16x64_iu8 v[16:23], v[0:7], v[8:15], v[16:23] neg_lo:[1,1,0]
; IR: ret void
	s_endpgm

; GFX908: unsupported-wave-projection
; GFX908-SAME: wave-size changes are supported only from gfx1250 to gfx942
; GFX90A: unsupported-wave-projection
; GFX90A-SAME: wave-size changes are supported only from gfx1250 to gfx942

	.globl	wmma_unsigned
	.p2align	8
	.type	wmma_unsigned,@function
wmma_unsigned:
; REFUSE: WMMA IU8 remapping requires signed matrix inputs
	v_wmma_i32_16x16x64_iu8 v[16:23], v[0:7], v[8:15], v[16:23]
	s_endpgm

	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel wmma_remap
		.amdhsa_kernarg_size 0
		.amdhsa_next_free_vgpr 24
		.amdhsa_next_free_sgpr 1
	.end_amdhsa_kernel
	.amdhsa_kernel wmma_unsigned
		.amdhsa_kernarg_size 0
		.amdhsa_next_free_vgpr 24
		.amdhsa_next_free_sgpr 1
	.end_amdhsa_kernel
	.text
	.amdgpu_metadata
---
amdhsa.kernels:
  - .args: []
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 0
    .max_flat_workgroup_size: 1024
    .name:           wmma_remap
    .private_segment_fixed_size: 0
    .sgpr_count:     1
    .symbol:         wmma_remap.kd
    .vgpr_count:     24
    .wavefront_size: 32
  - .args: []
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 0
    .max_flat_workgroup_size: 1024
    .name:           wmma_unsigned
    .private_segment_fixed_size: 0
    .sgpr_count:     1
    .symbol:         wmma_unsigned.kd
    .vgpr_count:     24
    .wavefront_size: 32
amdhsa.version: [1, 2]
...
	.end_amdgpu_metadata
