CONFIG_SYS_FSL_DDR2_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC8xxx_DDR2_OFFSET)"
CONFIG_SYS_FSL_SRIO_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_SRIO_OFFSET)"
CONFIG_BOOTM_NETBSD=y
CONFIG_SYS_SFP_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_SFP_OFFSET)"
CONFIG_BOARD_EARLY_INIT_R=y
CONFIG_SYS_CLK_FREQ=100000000
CONFIG_BOOTM_VXWORKS=y
CONFIG_SYS_I2C=y
CONFIG_SYS_MAX_NAND_DEVICE=y
CONFIG_SYS_PCIE1_IO_BUS=0x00000000
CONFIG_LMB=y
CONFIG_SYS_MPC85xx_ESPI_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_ESPI_OFFSET)"
CONFIG_SYS_DDR_RCW_1=0x00000000
CONFIG_SYS_DDR_RCW_2=0x00000000
CONFIG_IS_MODULE(option)="config_enabled(CONFIG_VAL(option ##_MODULE))"
CONFIG_SYS_PCI1_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCI1_OFFSET)"
CONFIG_SYS_LOAD_ADDR=0x2000000
CONFIG_SYS_NUM_ADDR_MAP=16
CONFIG_SYS_SATA_MAX_DEVICE=2
CONFIG_SYS_HELP_CMD_WIDTH=8
CONFIG_SYS_MPC85xx_GUTS_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_GUTS_OFFSET)"
CONFIG_FSL_LBC=y
CONFIG_BOOTM_LINUX=y
CONFIG_SYS_I2C_RTC_ADDR=0x68
CONFIG_SYS_VSC7385_OR_PRELIM="(OR_AM_128KB | OR_GPCM_CSNT | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_SETA | OR_GPCM_TRLX | OR_GPCM_EHTR | OR_GPCM_EAD)"
CONFIG_SYS_FLASH_BASE_PHYS="(0xf00000000ull | CONFIG_SYS_FLASH_BASE)"
CONFIG_SYS_PAMU_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_PAMU_OFFSET)"
CONFIG_MII=y
CONFIG_SYS_MPC85xx_SERDES1_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_SERDES1_OFFSET)"
CONFIG_SYS_PCIE1_MEM_PHYS="0xc00000000ull"
CONFIG_SYS_CCSRBAR_PHYS="((CONFIG_SYS_CCSRBAR_PHYS_HIGH * 1ull) << 32 | CONFIG_SYS_CCSRBAR_PHYS_LOW)"
CONFIG_SYS_DDR_CLK_CTRL=0x02800000
CONFIG_SYS_DDR_INIT_EXT_ADDR=0x00000000
CONFIG_SYS_FSL_SEC_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_SEC_OFFSET)"
CONFIG_SYS_MPC85xx_USB1_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_USB1_OFFSET)"
CONFIG_SYS_CPLD_BASE=0xffa00000
CONFIG_SYS_GBL_DATA_OFFSET="(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)"
CONFIG_SYS_MPC85xx_PCIX_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIX_OFFSET)"
CONFIG_SYS_FSL_SRIO_OB_WIN_NUM=9
CONFIG_ENV_OFFSET="(CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE)"
CONFIG_USB_MAX_CONTROLLER_COUNT=y
CONFIG_ENV_OVERWRITE=y
CONFIG_PMC_BR_PRELIM="(BR_PHYS_ADDR(CONFIG_SYS_PMC_BASE_PHYS) | BR_PS_8 | BR_V)"
CONFIG_SYS_BR2_PRELIM=$(CONFIG_SYS_VSC7385_BR_PRELIM)
CONFIG_HAS_FSL_DR_USB=y
CONFIG_DDR_SPD=y
CONFIG_ENV_SIZE=0x2000
CONFIG_SYS_CCSRBAR=0xffe00000
CONFIG_SYS_FLASH_QUIET_TEST=y
CONFIG_SYS_PCIE2_IO_SIZE=0x00010000
CONFIG_SYS_IMMR=$(CONFIG_SYS_CCSRBAR)
CONFIG_SYS_MPC85xx_PCI2_OFFSET=0x9000
CONFIG_SYS_MALLOC_LEN="(1024 * 1024)"
CONFIG_SYS_MPC85xx_GPIO_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_GPIO_OFFSET)"
CONFIG_SYS_OR3_PRELIM=$(CONFIG_CPLD_OR_PRELIM)
CONFIG_SYS_DDR_SR_CNTR=0x00000000
CONFIG_SYS_MPC85xx_SCFG="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_SCFG_OFFSET)"
CONFIG_SYS_FLASH_BANKS_LIST="{CONFIG_SYS_FLASH_BASE_PHYS}"
CONFIG_BOARDNAME="P2020RDB-PC"
CONFIG_SYS_FSL_RMU=y
CONFIG_SYS_I2C_PCA9557_ADDR=0x18
CONFIG_SYS_FSL_IFC_BE=y
CONFIG_IS_BUILTIN(option)="config_enabled(CONFIG_VAL(option))"
CONFIG_SYS_FSL_CORENET_CCM_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_CCM_OFFSET)"
CONFIG_SYS_PMC_BASE=0xff980000
CONFIG_SYS_MPC85xx_SCFG_OFFSET=0xfc000
CONFIG_ENV_ADDR="(CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE)"
CONFIG_SYS_FSL_JR0_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_JR0_OFFSET)"
CONFIG_SYS_BAUDRATE_TABLE="{300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}"
CONFIG_EXTRA_ENV_SETTINGS="netdev=eth00uboot=" __stringify(CONFIG_UBOOTPATH) "0loadaddr=10000000bootfile=uImage0tftpflash=tftpboot $loadaddr $uboot; protect off " __stringify(CONFIG_SYS_TEXT_BASE) " +$filesize; erase " __stringify(CONFIG_SYS_TEXT_BASE) " +$filesize; cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) " $filesize; protect on " __stringify(CONFIG_SYS_TEXT_BASE) " +$filesize; cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) " $filesize0hwconfig=usb1:dr_mode=host,phy_type=ulpi0consoledev=ttyS00ramdiskaddr=20000000ramdiskfile=rootfs.ext2.gz.uboot0fdtaddr=1e000000bdev=sda10jffs2nor=mtdblock30norbootaddr=ef0800000norfdtaddr=ef0400000jffs2nand=mtdblock90nandbootaddr=1000000nandfdtaddr=800000ramdisk_size=1200000map_lowernorbank=i2c dev 1; i2c mw 18 1 02 1; i2c mw 18 3 fd 10map_uppernorbank=i2c dev 1; i2c mw 18 1 00 1; i2c mw 18 3 fd 10" __stringify(__NOR_RST_CMD)"0" __stringify(__SPI_RST_CMD)"0" __stringify(__SD_RST_CMD)"0" __stringify(__NAND_RST_CMD)"0" __stringify(__PCIE_RST_CMD)"0"
CONFIG_SYS_MPC85xx_ECM_OFFSET=0x0000
CONFIG_SYS_PCIE2_MEM_SIZE=0x20000000
CONFIG_CHIP_SELECTS_PER_CTRL=y
CONFIG_SYS_FSL_FM1_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_FM1_OFFSET)"
CONFIG_SYS_VSC7385_BASE_PHYS="0xfffb00000ull"
CONFIG_PPC_SPINTABLE_COMPATIBLE=y
CONFIG_CRC32=y
CONFIG_SYS_FSL_FM1_RX0_1G_OFFSET=0x188000
CONFIG_SYS_FSL_FM1_RX1_1G_OFFSET=0x189000
CONFIG_USB_EXT2_BOOT="setenv bootargs root=/dev/ram rw console=$consoledev,$baudrate $othbootargs ramdisk_size=$ramdisk_size;usb start;ext2load usb 0:4 $loadaddr $bootfile;ext2load usb 0:4 $fdtaddr $fdtfile;ext2load usb 0:4 $ramdiskaddr $ramdiskfile;bootm $loadaddr $ramdiskaddr $fdtaddr"
CONFIG_SYS_DDR_MODE_1=0x00421272
CONFIG_SYS_DDR_MODE_2=0x04000000
CONFIG_SYS_DDR_RAW_TIMING=y
CONFIG_SYS_FSL_QMAN_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_QMAN_OFFSET)"
CONFIG_FSL_PCIE_RESET=y
CONFIG_USB_FAT_BOOT="setenv bootargs root=/dev/ram rw console=$consoledev,$baudrate $othbootargs ramdisk_size=$ramdisk_size;usb start;fatload usb 0:2 $loadaddr $bootfile;fatload usb 0:2 $fdtaddr $fdtfile;fatload usb 0:2 $ramdiskaddr $ramdiskfile;bootm $loadaddr $ramdiskaddr $fdtaddr"
CONFIG_SYS_MPC85xx_USB2_OFFSET=0x23000
CONFIG_FLASH_CFI_DRIVER=y
CONFIG_SYS_DDR_MODE_CONTROL=0x00000000
CONFIG_SYS_NAND_BASE_PHYS="0xfff800000ull"
CONFIG_FSL_PCI_INIT=y
CONFIG_SYS_DDR_CS0_CONFIG=0x80014302
CONFIG_SYS_NAND_OR_PRELIM="(OR_AM_32KB | OR_FCM_CSCT | OR_FCM_CST | OR_FCM_CHT | OR_FCM_SCY_1 | OR_FCM_TRLX | OR_FCM_EHTR)"
CONFIG_FLASH_SHOW_PROGRESS=45
CONFIG_TSEC1_NAME="eTSEC1"
CONFIG_SYS_BOOT_RAMDISK_HIGH=y
CONFIG_SYS_SFP_OFFSET=0xE7000
CONFIG_SYS_FSL_CORENET_CLK_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_CLK_OFFSET)"
CONFIG_SYS_MPC85xx_LBC_OFFSET=0x5000
CONFIG_SYS_INIT_RAM_ADDR_PHYS="((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW)"
CONFIG_ETHPRIME="eTSEC1"
CONFIG_SYS_CCSRBAR_PHYS_HIGH=0xf
CONFIG_SYS_MPC85xx_USB2_PHY_OFFSET=0xE5100
CONFIG_SYS_MPC85xx_CPM_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_CPM_OFFSET)"
CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=3
CONFIG_MAX_MEM_MAPPED="((phys_size_t)2 << 30)"
CONFIG_SYS_NS16550_CLK="get_bus_freq(0)"
CONFIG_SYS_BR0_PRELIM=$(CONFIG_FLASH_BR_PRELIM)
CONFIG_SYS_MPC85xx_PCIE3_OFFSET=0x8000
CONFIG_SYS_DDR_TIMING_1=0xbcb5c644
CONFIG_SYS_SDRAM_SIZE_LAW="LAW_SIZE_2G"
CONFIG_SYS_FSL_RAID_ENGINE_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_RAID_ENGINE_OFFSET)"
CONFIG_ADDR_MAP=y
CONFIG_FLASH_CFI_MTD=y
CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
CONFIG_SYS_FSL_ESDHC_ADDR=$(CONFIG_SYS_MPC85xx_ESDHC_ADDR)
CONFIG_SYS_PCIE1_MEM_VIRT=0x80000000
CONFIG_SYS_MPC8xxx_DDR_OFFSET=0x2000
CONFIG_SYS_FSL_I2C2_OFFSET=0x3100
CONFIG_PCI_INDIRECT_BRIDGE=y
CONFIG_SYS_VSC7385_BASE=0xffb00000
CONFIG_TSEC3=y
CONFIG_HDBOOT="setenv bootargs root=/dev/$bdev rw rootdelay=30 console=$consoledev,$baudrate $othbootargs;usb start;ext2load usb 0:1 $loadaddr /boot/$bootfile;ext2load usb 0:1 $fdtaddr /boot/$fdtfile;bootm $loadaddr - $fdtaddr"
CONFIG_SYS_NS16550_COM1="(CONFIG_SYS_CCSRBAR+0x4500)"
CONFIG_SYS_NS16550_COM2="(CONFIG_SYS_CCSRBAR+0x4600)"
CONFIG_SYS_PCIE1_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIE1_OFFSET)"
CONFIG_VAL(option)="config_val(option)"
CONFIG_PCI_SCAN_SHOW=y
CONFIG_SYS_FSL_BMAN_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_BMAN_OFFSET)"
CONFIG_SYS_INIT_RAM_LOCK=y
CONFIG_SYS_MPC85xx_USB1_OFFSET=0x22000
CONFIG_SYS_MPC85xx_PCIX2_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIX2_OFFSET)"
CONFIG_SYS_FSL_I2C2_SLAVE=0x7F
CONFIG_SYS_PCI_64BIT=y
CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW=$(CONFIG_SYS_INIT_RAM_ADDR)
CONFIG_SYS_MPC85xx_USB1_PHY_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_USB1_PHY_OFFSET)"
CONFIG_FSL_ESDHC=y
CONFIG_SYS_INIT_SP_OFFSET=$(CONFIG_SYS_GBL_DATA_OFFSET)
CONFIG_SYS_MPC85xx_GPIO_OFFSET=0xF000
CONFIG_HOSTNAME="unknown"
CONFIG_TSEC3_NAME="eTSEC3"
CONFIG_SYS_DDR_DATA_INIT=0xdeadbeef
CONFIG_SYS_MONITOR_BASE=$(CONFIG_SYS_TEXT_BASE)
CONFIG_SYS_MPC85xx_PIC_OFFSET=0x40000
CONFIG_SYS_FSL_CORENET_RMAN_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_RMAN_OFFSET)"
CONFIG_BOOTFILE="uImage"
CONFIG_SYS_FSL_SFP_BE=y
CONFIG_SYS_PCIE2_IO_BUS=0x00000000
CONFIG_SYS_I2C_EEPROM_ADDR_LEN=y
CONFIG_SYS_MPC85xx_PCIE2_OFFSET=0x9000
CONFIG_HWCONFIG=y
CONFIG_SYS_MPC85xx_SERDES2_OFFSET=0xE3100
CONFIG_SYS_FLASH_CFI=y
CONFIG_SYS_MEMTEST_END=0x1fffffff
CONFIG_SYS_PCIE3_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIE3_OFFSET)"
CONFIG_SYS_MPC8xxx_DDR2_OFFSET=0x6000
CONFIG_TSEC_ENET=y
CONFIG_SYS_FLASH_BASE=0xe8000000
CONFIG_SYS_DDR_TIMING_0=0x00660804
CONFIG_SYS_DDR_TIMING_2=0x0fa888d4
CONFIG_SYS_DDR_TIMING_3=0x010b1000
CONFIG_SYS_DDR_TIMING_4=0x00220001
CONFIG_SYS_DDR_TIMING_5=0x03402400
CONFIG_SYS_FSL_SEC_MON_BE=y
CONFIG_SYS_FSL_FM1_DTSEC1_OFFSET=0x1e0000
CONFIG_SYS_PCIE1_IO_SIZE=0x00010000
CONFIG_SYS_I2C_FSL=y
CONFIG_PCIE2=y
CONFIG_SYS_MEMTEST_START=0x00200000
CONFIG_HARD_SPI=y
CONFIG_SYS_MPC85xx_IFC_OFFSET=0x1e000
CONFIG_NFSBOOTCOMMAND="setenv bootargs root=/dev/nfs rw nfsroot=$serverip:$rootpath ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off console=$consoledev,$baudrate $othbootargs;tftp $loadaddr $bootfile;tftp $fdtaddr $fdtfile;bootm $loadaddr - $fdtaddr"
CONFIG_SYS_PCIE2_IO_PHYS="0xfffc10000ull"
CONFIG_SYS_PCIE2_MEM_BUS=0xc0000000
CONFIG_SYS_DDR_CONTROL_2=0x24401010
CONFIG_SYS_MPC85xx_PCIE1_OFFSET=0xa000
CONFIG_SYS_SEC_MON_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_SEC_MON_OFFSET)"
CONFIG_SYS_MAX_FLASH_SECT=1024
CONFIG_VSC7385_IMAGE_SIZE=8192
CONFIG_NAND_FSL_ELBC=y
CONFIG_SYS_DDR_CS0_BNDS=0x0000007f
CONFIG_GZIP=y
CONFIG_SYS_MPC85xx_SERDES1_OFFSET=0xE3000
CONFIG_LBA48=y
CONFIG_UBOOTPATH="u-boot.bin"
CONFIG_FLASH_BR_PRELIM="(BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | BR_PS_16 | BR_V)"
CONFIG_HAS_ETH0=y
CONFIG_HAS_ETH1=y
CONFIG_SYS_MPC85xx_ESDHC_OFFSET=0x2e000
CONFIG_SYS_MPC85xx_L2_OFFSET=0x20000
CONFIG_SYS_SDRAM_SIZE="(1u << (CONFIG_SYS_SDRAM_SIZE_LAW - 19))"
CONFIG_SYS_FSL_CORENET_SERDES3_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_SERDES3_OFFSET)"
CONFIG_SYS_MDIO1_OFFSET=0x24000
CONFIG_SYS_FSL_QMAN_OFFSET=0x88000
CONFIG_L2_CACHE=y
CONFIG_SYS_BOOT_GET_CMDLINE=y
CONFIG_SYS_PCIE2_MEM_PHYS="0xc20000000ull"
CONFIG_CPLD_BR_PRELIM="(BR_PHYS_ADDR(CONFIG_SYS_CPLD_BASE_PHYS) | BR_PS_8 | BR_V)"
CONFIG_SYS_BOOTM_LEN="(64 << 20)"
CONFIG_SYS_FSL_I2C2_SPEED=400000
CONFIG_SYS_LONGHELP=y
CONFIG_SYS_I2C_NOPROBES="{ {0, 0x29} }"
CONFIG_SYS_LBC_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_LBC_OFFSET)"
CONFIG_SYS_FSL_I2C_SLAVE=0x7F
CONFIG_SYS_FSL_MAX_NUM_OF_SEC=y
CONFIG_SYS_NAND_BASE=0xff800000
CONFIG_SYS_MPC85xx_ESPI_OFFSET=0x7000
CONFIG_SYS_FSL_DDR3_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC8xxx_DDR3_OFFSET)"
CONFIG_SYS_FSL_BMAN_OFFSET=0x8a000
CONFIG_SYS_MPC85xx_DMA_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_DMA_OFFSET)"
CONFIG_BOOTM_RTEMS=y
CONFIG_SYS_CBSIZE=256
CONFIG_SYS_MONITOR_LEN="(768 * 1024)"
CONFIG_SYS_L2_SIZE="(512 << 10)"
CONFIG_SYS_PCIE1_IO_PHYS="0xfffc00000ull"
CONFIG_SYS_PCIE1_MEM_BUS=0x80000000
CONFIG_SYS_SPD_BUS_NUM=y
CONFIG_SYS_MPC85xx_DMA_OFFSET=0x21000
CONFIG_SYS_DDR_ZQ_CONTROL=0x00000000
CONFIG_DDR_CLK_FREQ=66666666
CONFIG_SYS_CACHELINE_SIZE="L1_CACHE_BYTES"
CONFIG_MTD_PARTITIONS=y
CONFIG_SYS_MPC85xx_USB1_PHY_OFFSET=0xE5000
CONFIG_ROOTPATH="/opt/nfsroot"
CONFIG_BTB=y
CONFIG_SYS_MPC85xx_ECM_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_ECM_OFFSET)"
CONFIG_BPTR_VIRT_ADDR=0xfffff000
CONFIG_SYS_NAND_BLOCK_SIZE="(16 * 1024)"
CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
CONFIG_SYS_BR1_PRELIM=$(CONFIG_SYS_NAND_BR_PRELIM)
CONFIG_SYS_CPLD_BASE_PHYS="0xfffa00000ull"
CONFIG_SYS_MPC85xx_L2_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_L2_OFFSET)"
CONFIG_SYS_MPC85xx_SERDES2_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_SERDES2_OFFSET)"
CONFIG_SYS_FSL_SRIO_MAX_PORTS=2
CONFIG_PCIE1=y
CONFIG_SYS_PCIE2_IO_VIRT=0xffc10000
CONFIG_SYS_FSL_FM1_DTSEC1_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_FM1_DTSEC1_OFFSET)"
CONFIG_SYS_BR3_PRELIM=$(CONFIG_CPLD_BR_PRELIM)
CONFIG_SYS_TEXT_BASE=0xeff40000
CONFIG_HAS_ETH2=y
CONFIG_CPLD_OR_PRELIM="(0xfff009f7)"
CONFIG_SYS_MPC85xx_PCIX_OFFSET=0x8000
CONFIG_ENV_SECT_SIZE=0x20000
CONFIG_BOOTM_PLAN9=y
CONFIG_SYS_NS16550_SERIAL=y
CONFIG_IDE_SWAP_IO=y
CONFIG_SYS_MPC85xx_CPM_OFFSET=0x80000
CONFIG_SYS_CCSRBAR_PHYS_LOW=$(CONFIG_SYS_CCSRBAR)
CONFIG_SYS_DDR_SDRAM_BASE=0x00000000
CONFIG_SYS_MAXARGS=16
CONFIG_SYS_PBSIZE="(CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)"
CONFIG_BOARDDIR="board/freescale/p1_p2_rdb_pc"
CONFIG_EHCI_HCD_INIT_AFTER_RESET=y
CONFIG_SYS_FSL_SRIO_IB_WIN_NUM=5
CONFIG_RTC_PT7C4338=y
CONFIG_SYS_FSL_CORENET_PME_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_PME_OFFSET)"
CONFIG_SYS_MPC85xx_GUTS_OFFSET=0xE0000
CONFIG_SYS_OR2_PRELIM=$(CONFIG_SYS_VSC7385_OR_PRELIM)
CONFIG_SYS_PCIE2_MEM_VIRT=0xa0000000
CONFIG_LOADS_ECHO=y
CONFIG_SYS_MAX_FLASH_BANKS=y
CONFIG_SYS_DDR_WRLVL_CONTROL=0x00000000
CONFIG_SYS_MPC85xx_SATA2_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_SATA2_OFFSET)"
CONFIG_BOOTCOMMAND=$(CONFIG_HDBOOT)
CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM=2
CONFIG_MP=y
CONFIG_SYS_VSC7385_BR_PRELIM="(BR_PHYS_ADDR(CONFIG_SYS_VSC7385_BASE_PHYS) | BR_PS_8 | BR_V)"
CONFIG_ZLIB=y
CONFIG_LOADADDR=1000000
CONFIG_SYS_MPC85xx_PCIX2_OFFSET=0x9000
CONFIG_SYS_MPC85xx_USB2_PHY_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_USB2_PHY_OFFSET)"
CONFIG_SYS_MPC85xx_SATA2_OFFSET=0x19000
CONFIG_SYS_FLASH_WRITE_TOUT=500
CONFIG_SYS_FSL_CPC_ADDR="(CONFIG_SYS_CCSRBAR + CONFIG_SYS_FSL_CPC_OFFSET)"
CONFIG_SYS_FSL_SCFG_ADDR="(CONFIG_SYS_CCSRBAR + CONFIG_SYS_FSL_SCFG_OFFSET)"
CONFIG_SYS_PCIE1_MEM_SIZE=0x20000000
CONFIG_SYS_PMC_BASE_PHYS=$(CONFIG_SYS_PMC_BASE)
CONFIG_SYS_PCIE1_IO_VIRT=0xffc00000
CONFIG_SYS_PCIE2_NAME="PCIe SLOT"
CONFIG_SYS_FSL_SEC_OFFSET=0x30000
CONFIG_SYS_FSL_I2C_SPEED=400000
CONFIG_SYS_LOADS_BAUD_CHANGE=y
CONFIG_SYS_FSL_SCFG_PIXCLK_ADDR="(CONFIG_SYS_FSL_SCFG_ADDR + CONFIG_SYS_FSL_SCFG_PIXCLKCR_OFFSET)"
CONFIG_SYS_INIT_RAM_SIZE=0x00004000
CONFIG_TSEC2_NAME="eTSEC2"
CONFIG_SYS_FSL_FM1_OFFSET=0x100000
CONFIG_TSEC1=y
CONFIG_TSEC2=y
CONFIG_SYS_IFC_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_IFC_OFFSET)"
CONFIG_SYS_I2C_EEPROM_ADDR=0x52
CONFIG_SYS_OR1_PRELIM=$(CONFIG_SYS_NAND_OR_PRELIM)
CONFIG_SYS_SDRAM_BASE=$(CONFIG_SYS_DDR_SDRAM_BASE)
CONFIG_IMAGE_FORMAT_LEGACY=y
CONFIG_RAMBOOTCOMMAND="setenv bootargs root=/dev/ram rw console=$consoledev,$baudrate $othbootargs ramdisk_size=$ramdisk_size;tftp $ramdiskaddr $ramdiskfile;tftp $loadaddr $bootfile;tftp $fdtaddr $fdtfile;bootm $loadaddr $ramdiskaddr $fdtaddr"
CONFIG_FLASH_OR_PRELIM=0xf0000ff7
CONFIG_SF_DEFAULT_MODE=0
CONFIG_SYS_FLASH_EMPTY_INFO=y
CONFIG_SYS_DDR_INTERVAL=0x0a280100
CONFIG_VSC7385_ENET=y
CONFIG_SYS_INIT_RAM_ADDR=0xffd00000
CONFIG_SYS_PCIE2_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIE2_OFFSET)"
CONFIG_SYS_SEC_MON_OFFSET=0xE6000
CONFIG_PMC_OR_PRELIM="(OR_AM_64KB | OR_GPCM_CSNT | OR_GPCM_XACS | OR_GPCM_SCY | OR_GPCM_TRLX | OR_GPCM_EHTR | OR_GPCM_EAD)"
CONFIG_SYS_TSEC1_OFFSET=0x24000
CONFIG_SYS_NAND_BASE_LIST="{ CONFIG_SYS_NAND_BASE }"
CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH=0xf
CONFIG_SYS_BOOTMAPSZ="(64 << 20)"
CONFIG_SYS_FSL_CORENET_SERDES2_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_SERDES2_OFFSET)"
CONFIG_NORBOOT="setenv bootargs root=/dev/$jffs2nor rw console=$consoledev,$baudrate rootfstype=jffs2 $othbootargs;bootm $norbootaddr - $norfdtaddr"
CONFIG_SYS_NS16550_REG_SIZE=y
CONFIG_SYS_MPC85xx_PCI1_OFFSET=0x8000
CONFIG_SYS_FSL_CORENET_RCPM_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_RCPM_OFFSET)"
CONFIG_CMDLINE_EDITING=y
CONFIG_SYS_NAND_BR_PRELIM="(BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) | (2<<BR_DECC_SHIFT) | BR_PS_8 | BR_MS_FCM | BR_V)"
CONFIG_SYS_OR0_PRELIM=$(CONFIG_FLASH_OR_PRELIM)
CONFIG_SYS_FSL_I2C_OFFSET=0x3000
CONFIG_SYS_DEF_EEPROM_ADDR=$(CONFIG_SYS_I2C_EEPROM_ADDR)
CONFIG_SYS_BOOT_GET_KBD=y
CONFIG_SYS_DDR_CS0_CONFIG_2=0x00000000
CONFIG_SYS_PCI2_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCI2_OFFSET)"
CONFIG_MTD_DEVICE=y
CONFIG_RESET_VECTOR_ADDRESS=0xeffffffc
CONFIG_SYS_DDR_CONTROL=0xc7000000
CONFIG_SYS_FSL_FM2_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_FM2_OFFSET)"
CONFIG_SYS_DCSR_DCFG_OFFSET=0X20000
CONFIG_SYS_DDR_INIT_ADDR=0x00000000
CONFIG_SYS_MPC8xxx_PIC_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PIC_OFFSET)"
CONFIG_SYS_FSL_SCFG_IODSECR1_ADDR="(CONFIG_SYS_FSL_SCFG_ADDR + CONFIG_SYS_FSL_SCFG_IODSECR1_OFFSET)"
CONFIG_SYS_PCIE4_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIE4_OFFSET)"
CONFIG_SYS_PCIE1_NAME="mini PCIe SLOT"
CONFIG_SYS_MPC85xx_USB2_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_USB2_OFFSET)"
CONFIG_SF_DEFAULT_SPEED=10000000
CONFIG_CONS_INDEX=y
CONFIG_SYS_FSL_DDR_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC8xxx_DDR_OFFSET)"
CONFIG_USB_EHCI_FSL=y
CONFIG_IS_ENABLED(option)="(config_enabled(CONFIG_VAL(option)) || config_enabled(CONFIG_VAL(option ##_MODULE)))"
CONFIG_SYS_FSL_CORENET_SERDES_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_SERDES_OFFSET)"
CONFIG_SYS_FSL_CORENET_SERDES4_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_SERDES4_OFFSET)"
CONFIG_EHCI_DESC_BIG_ENDIAN=y
CONFIG_SYS_MPC85xx_SATA1_OFFSET=0x18000
CONFIG_SYS_FSL_SRIO_OFFSET=0xC0000
CONFIG_SYS_FSL_JR0_OFFSET=0x31000
CONFIG_SYS_MPC85xx_SATA1_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_SATA1_OFFSET)"
CONFIG_SYS_MPC85xx_ESDHC_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_ESDHC_OFFSET)"
CONFIG_DIMM_SLOTS_PER_CTLR=y
CONFIG_ENABLE_36BIT_PHYS=y
CONFIG_SYS_FLASH_ERASE_TOUT=60000
