黄科杰信息与电子工程学院电子科学与技术· 神经形态芯片· 深度学习加速器· 非易失性逻辑电路· 生物识别· 计算机视觉个人简介:黄科杰博士于2003年和2006年在浙江大学信息与电子工程学院先后获得本科学位和硕士学位，2014年在新加坡国立大学电子与计算机工程系获得博士学位。从2006年开始从事集成电路设计，先后入职于三星半导体公司（Samsung Semiconductor），上海格科微电子（GalaxyCore），赛灵思新加坡分公司（Xilinx），新加坡新加坡科技研究局（A*STAR），新加坡科技设计大学（SUTD）。2016年10月以“百人计划”研究员的身份加入浙江大学信息与电子工程学院。黄科杰博士主要从事基于新型阻值存储器的低功耗电路与系统的开发，深度学习与硬件加速环境的开发，以及神经形态计算芯片设计与开发。他目前已经在本领域顶级期刊如IEEE TCAS-I IEEE TCAS-II，IEEE TVLSI，Advanced Material EDL SMALL和著名国际会议如NANOARCH，IJCNNNVMTS发表高水平学术论文30余篇，获得美国专利4项，美国专利申请3项。同时他是IEEE高级会员，并担任IEEE Access TCAS，TVLSI，EDL等多个国际期刊的审稿人。  专利成果:Granted PatentsFoong Huey Chian Huang Kejie. "Write control circuits and write control methods". US Patent. US9257177 2016.Huang Kejie. "A circuit arrangement and a method of writing states to a memory cell". US Patent US8942024 2015.Lua Yan Hwee Sunny Huang Kejie. "Writing circuit for a magnetoresistive memory cell memory cell arrangement and method of writing into a magnetoresistive memory cell of a memory cell arrangement". US Patent. US8773897 2014.Huang Kejie Ning Ning. "Reading Circuit for A Resistive Memory Cell". US Patent. US8867260 2014. SG Patent Application SG/201303132-3 13/03/2013.Patent ApplicationHuang Kejie Foong Huey Chian. "Latch Circuit and Data Processing System". US Patent Application. US/14/092975 11/28/2013.Huang Kejie Sunny Lua Yan Hwee Arthur Ang. "A Current Writing Circuit For A Resistive Memory Cell Arrangement". US/SG Patent Application. US20120300531 2012. SG/201203494-8 23/05/2012.Huang Kejie Zhao Rong. "Writing Circuit for A Resistive Memory Cell Arrangement and A Memory Cell Arrangement". US/SG Patent Application. US20130077383 2013. SG/201106907-7 9/23/2011.ProvisionalHuang Kejie Tan Theng Kiat. "An Optimised Scheme to Minimise Resistance Drift for Multi-Level Phase Change Memory Array". US/61/731005 11/29/2012.Huang Kejie. "A New Reference Cell Circuit for current writing STT-MRAM to Reduce the Cell Resistance Distribution". US/61/567163 06/12/2011.Huang Kejie Lua Yan Hwee Sunny. "A Compact Read-Write Circuit for Bi-Directional Current Writing STT-MRAM". US/61/568688 09/12/2011. 教学工作:现开设课程：2019春夏 计算机组成与系统结构现参与授课：2017-2018 电子科学与技术学科前沿曾参与开课情况：2017 ‘Introduction of Computing’ at ZJU-UIUC2015 ‘Design and Fabrication of MEMS’ at SUTD2015 ‘Digital Integrated Circuits Design’ at SUTD研究内容:1. 片上深度学习使嵌入式系统、穿戴设备、物联网具备人工智能的能力是万物智能的基础。但是目前在嵌入式环境中实现深度学习的最大的挑战是网络规模过大与设备计算能力不足之间的矛盾。我们正在开发面向片上的深度学习芯片，主要分以下三个方向：1. 通过模型压缩与优化，如模块化循环矩阵，FFT 快速运算，指数域量化，剪枝，预测等方法，来大幅度减少深度学习网络的参数与计算复杂度，提高芯片的计算能力。2. 为了提高芯片的利用率和通用性，研究局部可重构技术、专用指令集以及以及编译器。3. 使用全新存储器、处理器架构和编译器来实现无主存深度学习处理器。4. 软硬件协同优化，全新AI芯片设计流程，从“芯片-编译器-软件”向“编译器-软件-芯片”转变，实现快速自动生成AI芯片的开发平台。2. 非易失神经形态芯片神经形态芯片以一种更加类脑的方式来实现神经网络运算。非易失性神经形态芯片将使用非易失性存储器，如忆阻器，来大幅度提升芯片的密度，实现零待机功耗。神经形态芯片的研究也主要分为三个方向：1. 基于忆阻器的存储器内计算的方法，来彻底解决传统处理器上最大的瓶颈 -存储器与计算单元分离的问题。研究基于忆阻器的神经元电路、芯片架构、训练算法和电路实现。2. 使用可重构的方法来开发通用的架构，既实现高速并行运算，也满足不同的网络结构与规模的要求，提升芯片利用率。3. 神经网络与芯片架构之间的映射算法与优化。3. 非易失计算系统CMOS 工艺的缩放使现有芯片系统面临了新的挑战，如指数型上升的漏电流和互连线上的动态功耗。我们在研究使用新的阻值非易失性存储器来解决上述的问题，同时实现零待机功耗。目前已经提出了多种设计方案，如非易失性寄存器，非易失性乘法器，本地化非易失存储阵列，非易失可重构电路等，大幅度减少了内存读写功耗，以及漏电功耗。4. 智能安全随着信息技术的飞速发展，传统的加密与安全管理技术面临了越来越多的挑战。由于生物特征的唯一性，可以很好的用来进行身份认证。传统的指纹识别由于被合成出通用性指纹，亦面临的信息安全的问题，所以需要利用新的技术和生物特征来加强安全性。我们目前正在研究使用人脸、心电信号或者步伐姿态来进行身份认证。在身份认证中，我们提出了全新信号提取、活体识别的方法来大幅度提升认证的准确率并有效的防止电子欺骗。发表论文:Journal201821. Yishu Zhang; Wei He; Yujie Wu; Kejie Huang; Yangshu Shen; Jiasheng Su; Yaoyuan Wang; Ziyang Zhang; Xinglong Ji; Guoqi Li; Hongtao Zhang; Sen Song; Huanglong Li; Litao Sun; Rong Zhao; Luping Shi. "Highly Compact Artificial Memristive Neuron with Low Energy Consumption". Small. 20. Feng Xiao Dandan Zheng Kejie Huang  Yue Qiu Haibin Shen. "An Accurate Regression-based Gaze Tracking System with A Single Camera". Journal of Eye Movement Research (JEMR).  PDF19. Feng Xiao Kejie Huang* Yue Qiu Haibin Shen. "Accurate Gaze Estimation based on Average Binary-Connected-Component-Centroid". Electronics Letters (EL) vol. 54  no. 17 pp. 1026 - 1028 8/23/2018. DOI18. Yue Qiu Kejie Huang* Feng Xiao Haibin Shen."A Segment-Wise Reconstruction Method Based on Bidirectional Long Short Term Memory for Power Line Interference Suppression". Biocybeetics and Biomedical Engineering (BBE) vol. 38 no. 2 pp. 217-227 2018. PDF17. Feng Xiao Kejie Huang* Yue Qiu Haibin Shen."Accurate Iris Center Localization Method Using Facial Landmark Snakuscule Circle Fitting and Binary Connected Component". Multimedia Tools and Applications (MTAP) Volume 77 Issue 19 pp. 25333–25353 October 201816. Kejie Huang Rong Zhao Yong Lian. "Racetrack Memory based Low Power and High Density Non-volatile Look-Up Table (LUT)". Elsevier Journal of Parallel and Distributed Computing(JPDC) Volume 117 Pages 127–137 July 2018.15. Xinglong Ji Li Song Wei He Kejie Huang Zhiyuan Yan Shuai Zhong Yishu Zhang and Rong Zhao*. "A Super Nonlinear Electrodeposition-diffusion-controlled Thin Film Selector". ACS Applied Materials & Interfaces (AMI). vol. 28 no. 10(12) pp. 10165-10172. 2018 Mar 15. DOI14. Kejie Huang Wei He Rong Zhao. "A Two-Step Sensing Circuit for the Hysteresis Loop Selector based Resistive Non-Volatile Memory Arrays". IEEE Trans. on Circuits and Systems II: Express Briefs (TCASII) vol. 65 no. 1 pp. 101--105 Jan 2018.201713. Wei He Hongxin Yang Li Song Kejie Huang Rong Zhao. "A Novel Operation Scheme Enabling Easy Integration of Selector and Memory". IEEE Electronics Device Letter (EDL). Vol. 38 no. 2 pp. 172 - 174 Feb. 2017. PDF 12. Changhong Wang; Wei He; Yi Tong; Yishu Zhang; Kejie Huang; Li Song; Shuai Zhong; Rajasekaran Ganeshkumar. "Memristive Devices with Highly Repeatable Analog States Boosted by Graphene Quantum Dots". Small 13(20) 15 March 2017. (DOI)201611. Kejie Huang Rong Zhao. "Magnetic Domain-Wall Racetrack Memory based Non-volatile Logic for Low Power Computing and Fast Run-Time-Reconfiguration". IEEE Trans. on VLSI systems (TVLSI) vol. 24 no. 9 pp. 2861-2872 2016. PDF 10. Kejie Huang Rong Zhao Wei He Yong Lian. "High Density and High Reliability Non-volatile Field Programmable Gate Array (FPGA) with Staked 1D2R RRAM Array". IEEE Trans. Very Large Scale Integration (VLSI) Systems (TVLSI) vol. 24 no. 1 pp. 139-150 2016. PDF 9. Kejie Huang Rong Zhao Yong Lian. "Racetrack Memory based Non-volatile Storage Elements for Multi-context FPGAs". IEEE Trans. on VLSI systems (TVLSI) vol. 24 no. 5 pp. 1885-1984 2016. PDF 20158. Kejie Huang Rong Zhao Yong Lian. "A Low Power and High Sensing Margin Non-volatile Full Adder Using Racetrack Memory". IEEE Trans. on Circuits and Systems I: Regular Paper (TCASI) vol. 62 no. 4 pp.1109-1116 Apr. 2015. PDF 7. Ning Ning Guoqi Li Wei He Kejie Huang Li Pan Kiruthika Ramanathan Rong Zhao Luping Shi. "Modeling Neuromorphic Persistent Firing Networks". International Journal of Intelligence Science vol. 5 pp. 89-101 2015. PDF 20146. Kejie Huang Yajun Ha Rong Zhao Akash Kumar Yong Lian. "A Low Active Leakage and High Reliability Phase Change Memory (PCM) based Non-Volatile FPGA Storage Element". IEEE Trans. Circuits and Systems I: Regular Paper (TCASI) vol.61 no.9 pp.2605-2613 Sep. 2014. PDF5. Kejie Huang Rong Zhao Ning Ning Yong Lian. "A Low Power Localized 2T1R STT-MRAM Array with Pipelined Quad Phase Saving Scheme for Zero Sleep Power Systems". IEEE Trans. Circuits and Systems I: Regular Paper (TCASI) vol.61 no.9 pp.2514-1623 Sep. 2014. PDF  4. Kejie Huang Ning Ning Yong Lian. "Optimization Scheme to Minimize Reference Resistance Distribution of Spin-transfer-torque MRAM". IEEE Trans. Very Large Scale Integration (VLSI) Systems (TVLSI) vol.22 no.5 pp.1179-1182 May 2014. PDF3. Wei He^ Kejie Huang^ et al. Enabling an Integrated Rate-temporal Learning Scheme on Memristor. Scientific Reports (SR) 4. ^Equal contribution. PDF 2. Tae Hoon Lee Desmond Loke Kejie Huang Wei-Jie Wang Stephen R. Elliott. "Tailoring Transient-amorphous States: Towards Fast and Power-efficient Phase-change Memories and Neuromorphic Computing". Advanced Materials (AM) vol. 26 no. 44 pp. 7493-7498. PDF20131. Kejie Huang Yong Lian. "A Low Power Low Vdd Non-volatile Flip-flop using STT-MRAM". IEEE Trans. on Nanotechnology (TNANO) vol.12 no.6 pp.1094-1103 Nov. 2013. PDFConference20176. Kejie Huang Rong Zhao. "Domain-Wall Racetrack Memory for In-Memory Computing". In 50th International Symposium on Circuits and Systems (ISCAS) 28-31 May 2017. 5. Yue Qiu Kejie Huang* Feng Xiao Haibin Shen. "Power-Line Interference Suppression in Electrocardiogram using Recurrent Neural Networks". The 10th International Congress on Image and Signal Processing BioMedical Engineering and Informatics (CISP-BMEI) 14-16 Oct 2017.20144. Kejie Huang Rong Zhao. "Low Power Computing Using Resistive Non-volatile Memories". In 14th Non-volatile Memory Technology Symposium (NVMTS) 27-29 October 2014. PDF3. Kejie Huang Rong Zhao Yong Lian. "STT-MRAM based Low Power Synchronous non-volatile Logic with Timing Demultiplexing". In 10th ACM/IEEE International Symposium on Nanoscale Architectures (NANOARCH) 8-10 July 2014. PDF 20122. Ning Ning Kejie Huang Luping Shi. "Arti cial Neuron with Somatic and Axonal Computation Units: Axon as a Slow Leaky Integrator Complementry to the fast somatic integration". In 2012 International Joint Conference on Neural Networks (IJCNN) 10-15 June 2012. PDF20111. Ning Ning Yi Kaijun Huang Kejie Shi Luping. "Axonal Slow Integration Induced Persistent Firing Neuron Model and Spiking Network". In Neural Information Processing. Springer Berlin Heidelberg 2011. PDF Book Chapter20111. Kejie Huang Yin Zhou Xiaobo Wu Wentai Liu and Zhi Yang. "Design and Optimization of Inductive Power Link for Biomedical Applications". Applied Biomedical Engineering ISBN: 978-953-307-256-2 2011. PDF