##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_ReportTimer
		4.2::Critical Path Report for OneWire_clock_delay
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_ReportTimer:R vs. Clock_ReportTimer:R)
		5.2::Critical Path Report for (OneWire_clock_delay:R vs. OneWire_clock_delay:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_ReportTimer     | Frequency: 59.34 MHz  | Target: 0.00 MHz   | 
Clock: CyECO                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyHFClk               | N/A                   | Target: 48.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFClk               | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1             | N/A                   | Target: 48.00 MHz  | 
Clock: CySysClk              | N/A                   | Target: 48.00 MHz  | 
Clock: CyWCO                 | N/A                   | Target: 0.03 MHz   | 
Clock: OneWire_clock_delay   | Frequency: 38.21 MHz  | Target: 0.00 MHz   | 
Clock: UART_DEB_SCBCLK       | N/A                   | Target: 1.37 MHz   | 
Clock: UART_DEB_SCBCLK(FFB)  | N/A                   | Target: 1.37 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_ReportTimer    Clock_ReportTimer    1e+009           999983149   N/A              N/A         N/A              N/A         N/A              N/A         
OneWire_clock_delay  OneWire_clock_delay  1e+009           999973831   N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase       
----------------  ------------  ---------------------  
PinLED(0)_PAD     29465         OneWire_clock_delay:R  
Pin_0(0)_PAD:out  22353         CyHFClk:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_ReportTimer
***********************************************
Clock: Clock_ReportTimer
Frequency: 59.34 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_9\/main_11
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999983149p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13341
-------------------------------------   ----- 
End-of-path arrival time (ps)           13341
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q                                 macrocell20   1250   1250  999983149  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell4    4727   5977  999983149  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell4    3350   9327  999983149  RISE       1
\FreqDiv_1:count_9\/main_11                           macrocell15   4015  13341  999983149  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for OneWire_clock_delay
*************************************************
Clock: OneWire_clock_delay
Frequency: 38.21 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999973831p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -5090
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21079
-------------------------------------   ----- 
End-of-path arrival time (ps)           21079
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    2580   2580  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell2      2622   5202  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/q                          macrocell2      3350   8552  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   2817  11369  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell1   9710  21079  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell2      0  21079  999973831  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock       datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_ReportTimer:R vs. Clock_ReportTimer:R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_9\/main_11
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999983149p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13341
-------------------------------------   ----- 
End-of-path arrival time (ps)           13341
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q                                 macrocell20   1250   1250  999983149  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell4    4727   5977  999983149  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell4    3350   9327  999983149  RISE       1
\FreqDiv_1:count_9\/main_11                           macrocell15   4015  13341  999983149  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1


5.2::Critical Path Report for (OneWire_clock_delay:R vs. OneWire_clock_delay:R)
*******************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999973831p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -5090
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21079
-------------------------------------   ----- 
End-of-path arrival time (ps)           21079
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    2580   2580  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell2      2622   5202  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/q                          macrocell2      3350   8552  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   2817  11369  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell1   9710  21079  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell2      0  21079  999973831  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock       datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999973831p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -5090
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21079
-------------------------------------   ----- 
End-of-path arrival time (ps)           21079
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    2580   2580  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell2      2622   5202  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/q                          macrocell2      3350   8552  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   2817  11369  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell1   9710  21079  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell2      0  21079  999973831  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock       datapathcell2              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999977111p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                               -11520
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11369
-------------------------------------   ----- 
End-of-path arrival time (ps)           11369
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    2580   2580  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell2      2622   5202  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/q                          macrocell2      3350   8552  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   2817  11369  999977111  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock       datapathcell1              0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999977112p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                               -11520
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11368
-------------------------------------   ----- 
End-of-path arrival time (ps)           11368
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    2580   2580  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell2      2622   5202  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/q                          macrocell2      3350   8552  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell2   2816  11368  999977112  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock       datapathcell2              0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999979943p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                               -11520
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8537
-------------------------------------   ---- 
End-of-path arrival time (ps)           8537
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock       datapathcell1              0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976663  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976663  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976663  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3257   8537  999979943  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock       datapathcell1              0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999979963p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                               -11520
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8517
-------------------------------------   ---- 
End-of-path arrival time (ps)           8517
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock       datapathcell1              0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976663  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976663  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976663  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   3237   8517  999979963  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock       datapathcell2              0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED/q
Path End       : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999982269p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                               -11520
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6211
-------------------------------------   ---- 
End-of-path arrival time (ps)           6211
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
LED/q                                                    macrocell7      1250   1250  999978989  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell1   4961   6211  999982269  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock       datapathcell1              0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED/q
Path End       : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982607p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                               -11520
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5873
-------------------------------------   ---- 
End-of-path arrival time (ps)           5873
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
LED/q                                                    macrocell7      1250   1250  999978989  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell2   4623   5873  999982607  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock       datapathcell2              0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_9\/main_11
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999983149p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13341
-------------------------------------   ----- 
End-of-path arrival time (ps)           13341
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q                                 macrocell20   1250   1250  999983149  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell4    4727   5977  999983149  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell4    3350   9327  999983149  RISE       1
\FreqDiv_1:count_9\/main_11                           macrocell15   4015  13341  999983149  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_8\/main_11
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999983149p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13341
-------------------------------------   ----- 
End-of-path arrival time (ps)           13341
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q                                 macrocell20   1250   1250  999983149  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell4    4727   5977  999983149  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell4    3350   9327  999983149  RISE       1
\FreqDiv_1:count_8\/main_11                           macrocell16   4015  13341  999983149  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \OneWire:TimerDelay:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OneWire:TimerDelay:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999984249p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -1570
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14181
-------------------------------------   ----- 
End-of-path arrival time (ps)           14181
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock       datapathcell1              0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  999976663  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  999976663  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  999976663  RISE       1
\OneWire:TimerDelay:TimerUDB:status_tc\/main_2         macrocell1      3244   8524  999984249  RISE       1
\OneWire:TimerDelay:TimerUDB:status_tc\/q              macrocell1      3350  11874  999984249  RISE       1
\OneWire:TimerDelay:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2308  14181  999984249  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:rstSts:stsreg\/clock         statusicell1               0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : LED/main_2
Capture Clock  : LED/clock_0
Path slack     : 999987966p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8524
-------------------------------------   ---- 
End-of-path arrival time (ps)           8524
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock       datapathcell1              0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  999976663  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  999976663  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  999976663  RISE       1
LED/main_2                                             macrocell7      3244   8524  999987966  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \OneWire:TimerDelay:TimerUDB:timer_enable\/main_4
Capture Clock  : \OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999988898p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7592
-------------------------------------   ---- 
End-of-path arrival time (ps)           7592
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock       datapathcell1              0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  999976663  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  999976663  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  999976663  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/main_4      macrocell8      2312   7592  999988898  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \OneWire:TimerDelay:TimerUDB:trig_disable\/main_3
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999988898p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7592
-------------------------------------   ---- 
End-of-path arrival time (ps)           7592
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock       datapathcell1              0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  999976663  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  999976663  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  999976663  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/main_3      macrocell9      2312   7592  999988898  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0        macrocell9                 0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_3\/main_6
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999989963p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q       macrocell20   1250   1250  999983149  RISE       1
\FreqDiv_1:count_3\/main_6  macrocell21   5277   6527  999989963  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_9\/main_6
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999989980p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6510
-------------------------------------   ---- 
End-of-path arrival time (ps)           6510
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q       macrocell20   1250   1250  999983149  RISE       1
\FreqDiv_1:count_9\/main_6  macrocell15   5260   6510  999989980  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_8\/main_6
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999989980p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6510
-------------------------------------   ---- 
End-of-path arrival time (ps)           6510
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q       macrocell20   1250   1250  999983149  RISE       1
\FreqDiv_1:count_8\/main_6  macrocell16   5260   6510  999989980  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_6\/main_6
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999989980p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6510
-------------------------------------   ---- 
End-of-path arrival time (ps)           6510
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q       macrocell20   1250   1250  999983149  RISE       1
\FreqDiv_1:count_6\/main_6  macrocell18   5260   6510  999989980  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_5\/main_6
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999989980p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6510
-------------------------------------   ---- 
End-of-path arrival time (ps)           6510
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q       macrocell20   1250   1250  999983149  RISE       1
\FreqDiv_1:count_5\/main_6  macrocell19   5260   6510  999989980  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : Net_1071/main_1
Capture Clock  : Net_1071/clock_0
Path slack     : 999990045p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6445
-------------------------------------   ---- 
End-of-path arrival time (ps)           6445
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990045  RISE       1
Net_1071/main_1               macrocell13   5195   6445  999990045  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_7\/main_0
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999990045p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6445
-------------------------------------   ---- 
End-of-path arrival time (ps)           6445
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990045  RISE       1
\FreqDiv_1:count_7\/main_0    macrocell17   5195   6445  999990045  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_0\/main_0
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : 999990045p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6445
-------------------------------------   ---- 
End-of-path arrival time (ps)           6445
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990045  RISE       1
\FreqDiv_1:count_0\/main_0    macrocell24   5195   6445  999990045  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_4\/main_0
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 999990063p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990045  RISE       1
\FreqDiv_1:count_4\/main_0    macrocell20   5177   6427  999990063  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_3\/main_0
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999990063p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990045  RISE       1
\FreqDiv_1:count_3\/main_0    macrocell21   5177   6427  999990063  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_2\/main_0
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 999990063p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990045  RISE       1
\FreqDiv_1:count_2\/main_0    macrocell22   5177   6427  999990063  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_1\/main_0
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 999990063p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990045  RISE       1
\FreqDiv_1:count_1\/main_0    macrocell23   5177   6427  999990063  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : Net_1071/main_7
Capture Clock  : Net_1071/clock_0
Path slack     : 999990513p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5977
-------------------------------------   ---- 
End-of-path arrival time (ps)           5977
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q  macrocell20   1250   1250  999983149  RISE       1
Net_1071/main_7        macrocell13   4727   5977  999990513  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_7\/main_6
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999990513p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5977
-------------------------------------   ---- 
End-of-path arrival time (ps)           5977
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q       macrocell20   1250   1250  999983149  RISE       1
\FreqDiv_1:count_7\/main_6  macrocell17   4727   5977  999990513  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_9\/main_0
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999990581p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990045  RISE       1
\FreqDiv_1:count_9\/main_0    macrocell15   4659   5909  999990581  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_8\/main_0
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999990581p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990045  RISE       1
\FreqDiv_1:count_8\/main_0    macrocell16   4659   5909  999990581  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_6\/main_0
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999990581p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990045  RISE       1
\FreqDiv_1:count_6\/main_0    macrocell18   4659   5909  999990581  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_5\/main_0
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999990581p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990045  RISE       1
\FreqDiv_1:count_5\/main_0    macrocell19   4659   5909  999990581  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999990623p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5867
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
LED/q                                                    macrocell7    1250   1250  999978989  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_2  macrocell12   4617   5867  999990623  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0  macrocell12                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED/q
Path End       : \OneWire:TimerDelay:TimerUDB:timer_enable\/main_5
Capture Clock  : \OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999990624p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
LED/q                                              macrocell7    1250   1250  999978989  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/main_5  macrocell8    4616   5866  999990624  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_disable\/main_4
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999990624p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
LED/q                                              macrocell7    1250   1250  999978989  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/main_4  macrocell9    4616   5866  999990624  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0        macrocell9                 0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999990624p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
LED/q                                                    macrocell7    1250   1250  999978989  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_2  macrocell11   4616   5866  999990624  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_9\/main_4
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999990771p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_6\/q       macrocell18   1250   1250  999983938  RISE       1
\FreqDiv_1:count_9\/main_4  macrocell15   4469   5719  999990771  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_8\/main_4
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999990771p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_6\/q       macrocell18   1250   1250  999983938  RISE       1
\FreqDiv_1:count_8\/main_4  macrocell16   4469   5719  999990771  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_6\/main_4
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999990771p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_6\/q       macrocell18   1250   1250  999983938  RISE       1
\FreqDiv_1:count_6\/main_4  macrocell18   4469   5719  999990771  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_5\/main_4
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999990771p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_6\/q       macrocell18   1250   1250  999983938  RISE       1
\FreqDiv_1:count_5\/main_4  macrocell19   4469   5719  999990771  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:Trigger:Sync:ctrl_reg\/control_0
Path End       : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999990811p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5679
-------------------------------------   ---- 
End-of-path arrival time (ps)           5679
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:Trigger:Sync:ctrl_reg\/clock                     controlcell4               0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:Trigger:Sync:ctrl_reg\/control_0                controlcell4   2580   2580  999990811  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_4  macrocell11    3099   5679  999990811  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:Trigger:Sync:ctrl_reg\/control_0
Path End       : \OneWire:TimerDelay:TimerUDB:trig_last\/main_0
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_last\/clock_0
Path slack     : 999990818p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:Trigger:Sync:ctrl_reg\/clock                     controlcell4               0      0  RISE       1

Data path
pin name                                        model name    delay     AT      slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:Trigger:Sync:ctrl_reg\/control_0       controlcell4   2580   2580  999990811  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_last\/main_0  macrocell10    3092   5672  999990818  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_last\/clock_0           macrocell10                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:Trigger:Sync:ctrl_reg\/control_0
Path End       : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999990955p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:Trigger:Sync:ctrl_reg\/clock                     controlcell4               0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:Trigger:Sync:ctrl_reg\/control_0                controlcell4   2580   2580  999990811  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_4  macrocell12    2955   5535  999990955  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0  macrocell12                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OneWire:TimerDelay:TimerUDB:run_mode\/main_0
Capture Clock  : \OneWire:TimerDelay:TimerUDB:run_mode\/clock_0
Path slack     : 999991090p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  999991090  RISE       1
\OneWire:TimerDelay:TimerUDB:run_mode\/main_0                     macrocell6     2820   5400  999991090  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:run_mode\/clock_0            macrocell6                 0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999991090p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  999991090  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_0           macrocell12    2820   5400  999991090  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0  macrocell12                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OneWire:TimerDelay:TimerUDB:timer_enable\/main_0
Capture Clock  : \OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999991097p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  999991090  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/main_0                 macrocell8     2813   5393  999991097  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999991097p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  999991090  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_0           macrocell11    2813   5393  999991097  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \OneWire:TimerDelay:TimerUDB:timer_enable\/main_1
Capture Clock  : \OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999991288p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   2580   2580  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/main_1                 macrocell8     2622   5202  999991288  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \OneWire:TimerDelay:TimerUDB:trig_disable\/main_0
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999991288p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   2580   2580  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/main_0                 macrocell9     2622   5202  999991288  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0        macrocell9                 0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999991288p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   2580   2580  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_1           macrocell11    2622   5202  999991288  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : LED/main_0
Capture Clock  : LED/clock_0
Path slack     : 999991298p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   2580   2580  999973831  RISE       1
LED/main_0                                                        macrocell7     2612   5192  999991298  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999991298p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   2580   2580  999973831  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_1           macrocell12    2612   5192  999991298  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0  macrocell12                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : Net_1071/main_5
Capture Clock  : Net_1071/clock_0
Path slack     : 999991302p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_6\/q  macrocell18   1250   1250  999983938  RISE       1
Net_1071/main_5        macrocell13   3938   5188  999991302  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_7\/main_4
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999991302p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_6\/q       macrocell18   1250   1250  999983938  RISE       1
\FreqDiv_1:count_7\/main_4  macrocell17   3938   5188  999991302  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1071/q
Path End       : Net_1071/main_0
Capture Clock  : Net_1071/clock_0
Path slack     : 999991837p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
Net_1071/q       macrocell13   1250   1250  999991837  RISE       1
Net_1071/main_0  macrocell13   3403   4653  999991837  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : Net_1071/main_9
Capture Clock  : Net_1071/clock_0
Path slack     : 999992077p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q  macrocell22   1250   1250  999984712  RISE       1
Net_1071/main_9        macrocell13   3163   4413  999992077  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_7\/main_8
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999992077p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell22   1250   1250  999984712  RISE       1
\FreqDiv_1:count_7\/main_8  macrocell17   3163   4413  999992077  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : Net_1071/main_4
Capture Clock  : Net_1071/clock_0
Path slack     : 999992088p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_7\/q  macrocell17   1250   1250  999984723  RISE       1
Net_1071/main_4        macrocell13   3152   4402  999992088  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_7\/main_3
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999992088p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_7\/q       macrocell17   1250   1250  999984723  RISE       1
\FreqDiv_1:count_7\/main_3  macrocell17   3152   4402  999992088  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_9\/main_8
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999992094p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4396
-------------------------------------   ---- 
End-of-path arrival time (ps)           4396
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell22   1250   1250  999984712  RISE       1
\FreqDiv_1:count_9\/main_8  macrocell15   3146   4396  999992094  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_8\/main_8
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999992094p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4396
-------------------------------------   ---- 
End-of-path arrival time (ps)           4396
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell22   1250   1250  999984712  RISE       1
\FreqDiv_1:count_8\/main_8  macrocell16   3146   4396  999992094  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_6\/main_8
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999992094p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4396
-------------------------------------   ---- 
End-of-path arrival time (ps)           4396
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell22   1250   1250  999984712  RISE       1
\FreqDiv_1:count_6\/main_8  macrocell18   3146   4396  999992094  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_5\/main_8
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992094p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4396
-------------------------------------   ---- 
End-of-path arrival time (ps)           4396
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell22   1250   1250  999984712  RISE       1
\FreqDiv_1:count_5\/main_8  macrocell19   3146   4396  999992094  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_3\/main_3
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992099p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_7\/q       macrocell17   1250   1250  999984723  RISE       1
\FreqDiv_1:count_3\/main_3  macrocell21   3141   4391  999992099  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_3\/main_4
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992112p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_6\/q       macrocell18   1250   1250  999983938  RISE       1
\FreqDiv_1:count_3\/main_4  macrocell21   3128   4378  999992112  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_9\/main_3
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999992118p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_7\/q       macrocell17   1250   1250  999984723  RISE       1
\FreqDiv_1:count_9\/main_3  macrocell15   3122   4372  999992118  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_8\/main_3
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999992118p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_7\/q       macrocell17   1250   1250  999984723  RISE       1
\FreqDiv_1:count_8\/main_3  macrocell16   3122   4372  999992118  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_6\/main_3
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999992118p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_7\/q       macrocell17   1250   1250  999984723  RISE       1
\FreqDiv_1:count_6\/main_3  macrocell18   3122   4372  999992118  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_5\/main_3
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992118p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_7\/q       macrocell17   1250   1250  999984723  RISE       1
\FreqDiv_1:count_5\/main_3  macrocell19   3122   4372  999992118  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_4\/main_2
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 999992121p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell22   1250   1250  999984712  RISE       1
\FreqDiv_1:count_4\/main_2  macrocell20   3119   4369  999992121  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_3\/main_8
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992121p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell22   1250   1250  999984712  RISE       1
\FreqDiv_1:count_3\/main_8  macrocell21   3119   4369  999992121  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_4\/main_1
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 999992244p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell21   1250   1250  999984998  RISE       1
\FreqDiv_1:count_4\/main_1  macrocell20   2996   4246  999992244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_3\/main_7
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992244p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell21   1250   1250  999984998  RISE       1
\FreqDiv_1:count_3\/main_7  macrocell21   2996   4246  999992244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_9\/main_7
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999992244p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell21   1250   1250  999984998  RISE       1
\FreqDiv_1:count_9\/main_7  macrocell15   2996   4246  999992244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_8\/main_7
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999992244p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell21   1250   1250  999984998  RISE       1
\FreqDiv_1:count_8\/main_7  macrocell16   2996   4246  999992244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_6\/main_7
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999992244p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell21   1250   1250  999984998  RISE       1
\FreqDiv_1:count_6\/main_7  macrocell18   2996   4246  999992244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_5\/main_7
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992244p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell21   1250   1250  999984998  RISE       1
\FreqDiv_1:count_5\/main_7  macrocell19   2996   4246  999992244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : Net_1071/main_11
Capture Clock  : Net_1071/clock_0
Path slack     : 999992256p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4234
-------------------------------------   ---- 
End-of-path arrival time (ps)           4234
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q  macrocell24   1250   1250  999984891  RISE       1
Net_1071/main_11       macrocell13   2984   4234  999992256  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_7\/main_10
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999992256p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4234
-------------------------------------   ---- 
End-of-path arrival time (ps)           4234
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                     model name   delay     AT      slack  edge  Fanout
---------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q        macrocell24   1250   1250  999984891  RISE       1
\FreqDiv_1:count_7\/main_10  macrocell17   2984   4234  999992256  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_4\/main_4
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 999992257p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4233
-------------------------------------   ---- 
End-of-path arrival time (ps)           4233
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q       macrocell24   1250   1250  999984891  RISE       1
\FreqDiv_1:count_4\/main_4  macrocell20   2983   4233  999992257  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_3\/main_10
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992257p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4233
-------------------------------------   ---- 
End-of-path arrival time (ps)           4233
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                     model name   delay     AT      slack  edge  Fanout
---------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q        macrocell24   1250   1250  999984891  RISE       1
\FreqDiv_1:count_3\/main_10  macrocell21   2983   4233  999992257  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_2\/main_2
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 999992257p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4233
-------------------------------------   ---- 
End-of-path arrival time (ps)           4233
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q       macrocell24   1250   1250  999984891  RISE       1
\FreqDiv_1:count_2\/main_2  macrocell22   2983   4233  999992257  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_1\/main_1
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 999992257p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4233
-------------------------------------   ---- 
End-of-path arrival time (ps)           4233
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q       macrocell24   1250   1250  999984891  RISE       1
\FreqDiv_1:count_1\/main_1  macrocell23   2983   4233  999992257  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_3\/main_5
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992264p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q       macrocell19   1250   1250  999984899  RISE       1
\FreqDiv_1:count_3\/main_5  macrocell21   2976   4226  999992264  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : Net_1071/main_6
Capture Clock  : Net_1071/clock_0
Path slack     : 999992264p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q  macrocell19   1250   1250  999984899  RISE       1
Net_1071/main_6        macrocell13   2976   4226  999992264  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_7\/main_5
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999992264p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q       macrocell19   1250   1250  999984899  RISE       1
\FreqDiv_1:count_7\/main_5  macrocell17   2976   4226  999992264  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_3\/main_2
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992270p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_8\/q       macrocell16   1250   1250  999992270  RISE       1
\FreqDiv_1:count_3\/main_2  macrocell21   2970   4220  999992270  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : Net_1071/main_3
Capture Clock  : Net_1071/clock_0
Path slack     : 999992271p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_8\/q  macrocell16   1250   1250  999992270  RISE       1
Net_1071/main_3        macrocell13   2969   4219  999992271  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_7\/main_2
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999992271p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_8\/q       macrocell16   1250   1250  999992270  RISE       1
\FreqDiv_1:count_7\/main_2  macrocell17   2969   4219  999992271  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_3\/main_1
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992273p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_9\/q       macrocell15   1250   1250  999992273  RISE       1
\FreqDiv_1:count_3\/main_1  macrocell21   2967   4217  999992273  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : Net_1071/main_2
Capture Clock  : Net_1071/clock_0
Path slack     : 999992276p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_9\/q  macrocell15   1250   1250  999992273  RISE       1
Net_1071/main_2        macrocell13   2964   4214  999992276  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_7\/main_1
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999992276p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_9\/q       macrocell15   1250   1250  999992273  RISE       1
\FreqDiv_1:count_7\/main_1  macrocell17   2964   4214  999992276  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : Net_1071/main_8
Capture Clock  : Net_1071/clock_0
Path slack     : 999992363p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q  macrocell21   1250   1250  999984998  RISE       1
Net_1071/main_8        macrocell13   2877   4127  999992363  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_7\/main_7
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999992363p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell21   1250   1250  999984998  RISE       1
\FreqDiv_1:count_7\/main_7  macrocell17   2877   4127  999992363  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_9\/main_2
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999992390p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4100
-------------------------------------   ---- 
End-of-path arrival time (ps)           4100
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_8\/q       macrocell16   1250   1250  999992270  RISE       1
\FreqDiv_1:count_9\/main_2  macrocell15   2850   4100  999992390  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_8\/main_2
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999992390p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4100
-------------------------------------   ---- 
End-of-path arrival time (ps)           4100
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_8\/q       macrocell16   1250   1250  999992270  RISE       1
\FreqDiv_1:count_8\/main_2  macrocell16   2850   4100  999992390  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_6\/main_2
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999992390p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4100
-------------------------------------   ---- 
End-of-path arrival time (ps)           4100
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_8\/q       macrocell16   1250   1250  999992270  RISE       1
\FreqDiv_1:count_6\/main_2  macrocell18   2850   4100  999992390  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_5\/main_2
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992390p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4100
-------------------------------------   ---- 
End-of-path arrival time (ps)           4100
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_8\/q       macrocell16   1250   1250  999992270  RISE       1
\FreqDiv_1:count_5\/main_2  macrocell19   2850   4100  999992390  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_9\/main_10
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999992391p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4099
-------------------------------------   ---- 
End-of-path arrival time (ps)           4099
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                     model name   delay     AT      slack  edge  Fanout
---------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q        macrocell24   1250   1250  999984891  RISE       1
\FreqDiv_1:count_9\/main_10  macrocell15   2849   4099  999992391  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_8\/main_10
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999992391p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4099
-------------------------------------   ---- 
End-of-path arrival time (ps)           4099
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                     model name   delay     AT      slack  edge  Fanout
---------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q        macrocell24   1250   1250  999984891  RISE       1
\FreqDiv_1:count_8\/main_10  macrocell16   2849   4099  999992391  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_6\/main_10
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999992391p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4099
-------------------------------------   ---- 
End-of-path arrival time (ps)           4099
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                     model name   delay     AT      slack  edge  Fanout
---------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q        macrocell24   1250   1250  999984891  RISE       1
\FreqDiv_1:count_6\/main_10  macrocell18   2849   4099  999992391  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_5\/main_10
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992391p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4099
-------------------------------------   ---- 
End-of-path arrival time (ps)           4099
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                     model name   delay     AT      slack  edge  Fanout
---------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q        macrocell24   1250   1250  999984891  RISE       1
\FreqDiv_1:count_5\/main_10  macrocell19   2849   4099  999992391  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_9\/main_1
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999992394p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           4096
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_9\/q       macrocell15   1250   1250  999992273  RISE       1
\FreqDiv_1:count_9\/main_1  macrocell15   2846   4096  999992394  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_8\/main_1
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999992394p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           4096
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_9\/q       macrocell15   1250   1250  999992273  RISE       1
\FreqDiv_1:count_8\/main_1  macrocell16   2846   4096  999992394  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_6\/main_1
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999992394p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           4096
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_9\/q       macrocell15   1250   1250  999992273  RISE       1
\FreqDiv_1:count_6\/main_1  macrocell18   2846   4096  999992394  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_5\/main_1
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992394p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           4096
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_9\/q       macrocell15   1250   1250  999992273  RISE       1
\FreqDiv_1:count_5\/main_1  macrocell19   2846   4096  999992394  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_9\/main_5
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999992398p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q       macrocell19   1250   1250  999984899  RISE       1
\FreqDiv_1:count_9\/main_5  macrocell15   2842   4092  999992398  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_8\/main_5
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999992398p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q       macrocell19   1250   1250  999984899  RISE       1
\FreqDiv_1:count_8\/main_5  macrocell16   2842   4092  999992398  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_6\/main_5
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999992398p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q       macrocell19   1250   1250  999984899  RISE       1
\FreqDiv_1:count_6\/main_5  macrocell18   2842   4092  999992398  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_5\/main_5
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992398p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q       macrocell19   1250   1250  999984899  RISE       1
\FreqDiv_1:count_5\/main_5  macrocell19   2842   4092  999992398  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : Net_1071/main_10
Capture Clock  : Net_1071/clock_0
Path slack     : 999992407p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q  macrocell23   1250   1250  999985042  RISE       1
Net_1071/main_10       macrocell13   2833   4083  999992407  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_7\/main_9
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999992407p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell23   1250   1250  999985042  RISE       1
\FreqDiv_1:count_7\/main_9  macrocell17   2833   4083  999992407  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_9\/main_9
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999992411p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4079
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell23   1250   1250  999985042  RISE       1
\FreqDiv_1:count_9\/main_9  macrocell15   2829   4079  999992411  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_8\/main_9
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999992411p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4079
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell23   1250   1250  999985042  RISE       1
\FreqDiv_1:count_8\/main_9  macrocell16   2829   4079  999992411  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_6\/main_9
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999992411p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4079
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell23   1250   1250  999985042  RISE       1
\FreqDiv_1:count_6\/main_9  macrocell18   2829   4079  999992411  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_5\/main_9
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992411p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4079
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell23   1250   1250  999985042  RISE       1
\FreqDiv_1:count_5\/main_9  macrocell19   2829   4079  999992411  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_4\/main_3
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 999992413p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4077
-------------------------------------   ---- 
End-of-path arrival time (ps)           4077
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell23   1250   1250  999985042  RISE       1
\FreqDiv_1:count_4\/main_3  macrocell20   2827   4077  999992413  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_3\/main_9
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992413p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4077
-------------------------------------   ---- 
End-of-path arrival time (ps)           4077
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell23   1250   1250  999985042  RISE       1
\FreqDiv_1:count_3\/main_9  macrocell21   2827   4077  999992413  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_2\/main_1
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 999992413p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4077
-------------------------------------   ---- 
End-of-path arrival time (ps)           4077
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell23   1250   1250  999985042  RISE       1
\FreqDiv_1:count_2\/main_1  macrocell22   2827   4077  999992413  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:trig_last\/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992450p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_last\/clock_0           macrocell10                0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:trig_last\/q                macrocell10   1250   1250  999992450  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_3  macrocell12   2790   4040  999992450  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0  macrocell12                0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:trig_last\/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999992451p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_last\/clock_0           macrocell10                0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:trig_last\/q                macrocell10   1250   1250  999992450  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_3  macrocell11   2789   4039  999992451  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:run_mode\/q
Path End       : LED/main_1
Capture Clock  : LED/clock_0
Path slack     : 999992451p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:run_mode\/clock_0            macrocell6                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:run_mode\/q  macrocell6    1250   1250  999988733  RISE       1
LED/main_1                                macrocell7    2789   4039  999992451  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:run_mode\/q
Path End       : \OneWire:TimerDelay:TimerUDB:timer_enable\/main_3
Capture Clock  : \OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992472p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:run_mode\/clock_0            macrocell6                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:run_mode\/q           macrocell6    1250   1250  999988733  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/main_3  macrocell8    2768   4018  999992472  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:run_mode\/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_disable\/main_2
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992472p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:run_mode\/clock_0            macrocell6                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:run_mode\/q           macrocell6    1250   1250  999988733  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/main_2  macrocell9    2768   4018  999992472  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0        macrocell9                 0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : LED/main_3
Capture Clock  : LED/clock_0
Path slack     : 999992633p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1

Data path
pin name                                            model name   delay     AT      slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/q  macrocell11   1250   1250  999975179  RISE       1
LED/main_3                                          macrocell7    2607   3857  999992633  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \OneWire:TimerDelay:TimerUDB:timer_enable\/main_7
Capture Clock  : \OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992636p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1

Data path
pin name                                            model name   delay     AT      slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/q  macrocell11   1250   1250  999975179  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/main_7   macrocell8    2604   3854  999992636  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_disable\/main_6
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992636p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1

Data path
pin name                                            model name   delay     AT      slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/q  macrocell11   1250   1250  999975179  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/main_6   macrocell9    2604   3854  999992636  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0        macrocell9                 0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_5
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999992636p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/q       macrocell11   1250   1250  999975179  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_5  macrocell11   2604   3854  999992636  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:timer_enable\/q
Path End       : \OneWire:TimerDelay:TimerUDB:timer_enable\/main_2
Capture Clock  : \OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992936p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:timer_enable\/q       macrocell8    1250   1250  999975479  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/main_2  macrocell8    2304   3554  999992936  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:timer_enable\/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_disable\/main_1
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992936p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:timer_enable\/q       macrocell8    1250   1250  999975479  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/main_1  macrocell9    2304   3554  999992936  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0        macrocell9                 0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_5
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992942p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0  macrocell12                0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/q       macrocell12   1250   1250  999992942  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_5  macrocell12   2298   3548  999992942  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0  macrocell12                0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:trig_disable\/q
Path End       : \OneWire:TimerDelay:TimerUDB:timer_enable\/main_6
Capture Clock  : \OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992945p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0        macrocell9                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:trig_disable\/q       macrocell9    1250   1250  999992945  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/main_6  macrocell8    2295   3545  999992945  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:trig_disable\/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_disable\/main_5
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992945p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0        macrocell9                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:trig_disable\/q       macrocell9    1250   1250  999992945  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/main_5  macrocell9    2295   3545  999992945  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0        macrocell9                 0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED/q
Path End       : \OneWire:TimerDelay:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \OneWire:TimerDelay:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999994205p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Recovery time                                                                 0
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                         1000000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5795
-------------------------------------   ---- 
End-of-path arrival time (ps)           5795
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1

Data path
pin name                                           model name    delay     AT      slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ---------  ----  ------
LED/q                                              macrocell7     1250   1250  999978989  RISE       1
\OneWire:TimerDelay:TimerUDB:rstSts:stsreg\/reset  statusicell1   4545   5795  999994205  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:rstSts:stsreg\/clock         statusicell1               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

