Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sun May 27 23:33:12 2018
| Host         : volly-SF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_controler_top_control_sets_placed.rpt
| Design       : vga_controler_top
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           29 |
| No           | No                    | Yes                    |              81 |           27 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             105 |           43 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------+--------------------------------+------------------+----------------+
|   Clock Signal   |           Enable Signal          |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------+----------------------------------+--------------------------------+------------------+----------------+
|  clk_i_IBUF_BUFG | i_io_ctrl/y_mov_reg[8][0]        | reset_i_IBUF                   |                6 |              9 |
|  clk_i_IBUF_BUFG | i_io_ctrl/E[0]                   | reset_i_IBUF                   |                8 |             10 |
|  clk_i_IBUF_BUFG | i_io_ctrl/red_o0                 | i_vga_ctrl/red_o[3]_i_1__0_n_0 |                3 |             12 |
|  clk_i_IBUF_BUFG | i_content_ctrl/s_addra_mu2       | reset_i_IBUF                   |                4 |             14 |
|  clk_i_IBUF_BUFG | i_io_ctrl/s_int_clk_enable       | reset_i_IBUF                   |                5 |             14 |
|  clk_i_IBUF_BUFG | i_io_ctrl/s_addra_mu1_reg[16][0] | reset_i_IBUF                   |                6 |             17 |
|  clk_i_IBUF_BUFG |                                  |                                |               29 |             40 |
|  clk_i_IBUF_BUFG | i_io_ctrl/s_px_en                | reset_i_IBUF                   |               14 |             41 |
|  clk_i_IBUF_BUFG |                                  | reset_i_IBUF                   |               27 |             81 |
+------------------+----------------------------------+--------------------------------+------------------+----------------+


