Analysis & Synthesis report for LVDS_echo_FPGA12
Tue Jun 19 14:39:06 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Source assignments for LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
  6. Source assignments for LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
  7. Source assignments for LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
  8. Source assignments for LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
  9. Source assignments for LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 10. Source assignments for LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 11. Source assignments for LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 12. Source assignments for LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 13. Source assignments for LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 14. Source assignments for LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 15. Source assignments for LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9gi1:auto_generated
 16. Source assignments for LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux:cmd_demux
 17. Source assignments for LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 18. Source assignments for LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux:rsp_demux
 19. Source assignments for LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux:rsp_demux_001
 20. Source assignments for LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 21. Source assignments for LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 22. Source assignments for altera_reset_controller:rst_controller
 23. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 24. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 25. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|SizedFIFO:flitsr_port_in_0_f
 26. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|SizedFIFO:flitsr_port_out_0_f
 27. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf
 28. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1
 29. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2
 30. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_3
 31. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_4
 32. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_5
 33. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_6
 34. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_7
 35. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf
 36. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1
 37. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2
 38. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_3
 39. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_4
 40. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_5
 41. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_6
 42. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_7
 43. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf
 44. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1
 45. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2
 46. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3
 47. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4
 48. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5
 49. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_6
 50. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_7
 51. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf
 52. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1
 53. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2
 54. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_3
 55. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_4
 56. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_5
 57. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_6
 58. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_7
 59. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 60. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 61. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 62. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 63. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 64. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 65. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 66. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 67. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 68. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 69. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 70. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 71. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 72. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 73. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 74. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 75. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 76. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 77. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 78. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 79. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 80. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 81. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 82. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 83. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 84. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 85. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 86. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 87. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 88. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 89. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 90. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 91. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0
 92. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge
 93. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_0
 94. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_1
 95. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_0
 96. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1
 97. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:sendFlit
 98. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1
 99. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge
100. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_0
101. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_1
102. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0
103. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1
104. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit
105. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:core_mergeF_dataQ
106. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0
107. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1
108. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_c2nw
109. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_nw2c_0
110. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ
111. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_0
112. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_1
113. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_2
114. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_3
115. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_4
116. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_0
117. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_1
118. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4
119. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge
120. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_0
121. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_1
122. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_0
123. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1
124. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:sendFlit
125. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkInterFPGA_LVDS:xfpga4|SizedFIFO:inout_
126. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkInterFPGA_LVDS:xfpga4|SizedFIFO:outin_
127. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf
128. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1
129. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2
130. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_3
131. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_4
132. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_5
133. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_6
134. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_7
135. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf
136. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1
137. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2
138. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_3
139. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_4
140. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_5
141. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_6
142. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_7
143. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf
144. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1
145. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2
146. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3
147. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4
148. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5
149. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_6
150. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_7
151. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf
152. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1
153. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2
154. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_3
155. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_4
156. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_5
157. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_6
158. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_7
159. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
160. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
161. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
162. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
163. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
164. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
165. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
166. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
167. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
168. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
169. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
170. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
171. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
172. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
173. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
174. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
175. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
176. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
177. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
178. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
179. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
180. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
181. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
182. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
183. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
184. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
185. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
186. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
187. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
188. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
189. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
190. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
191. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5
192. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge
193. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0
194. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_1
195. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0
196. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_1
197. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit
198. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6
199. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge
200. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0
201. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1
202. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0
203. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_1
204. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:sendFlit
205. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:core_mergeF_dataQ
206. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:fromCore_outFifo_0
207. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:fromCore_outFifo_1
208. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:pkt_c2nw
209. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:pkt_nw2c_0
210. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_c2nw_dataQ
211. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_0
212. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_1
213. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_2
214. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_3
215. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_4
216. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0
217. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_1
218. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkInterFPGA_LVDS:xfpga5|SizedFIFO:inout_
219. Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkInterFPGA_LVDS:xfpga5|SizedFIFO:outin_
220. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo
221. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo
222. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a
223. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
224. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b
225. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
226. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
227. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram
228. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
229. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
230. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
231. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
232. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
233. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy
234. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0
235. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
236. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
237. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
238. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
239. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lvds_echo_fpga12_component_0_avalon_slave_0_translator
240. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
241. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
242. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
243. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
244. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
245. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
246. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
247. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga12_component_0_avalon_slave_0_agent
248. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga12_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
249. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga12_component_0_avalon_slave_0_agent_rsp_fifo
250. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
251. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
252. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
253. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
254. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
255. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
256. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router:router|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode:the_default_decode
257. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001:router_001|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
258. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_002|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
259. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_003|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
260. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004:router_004|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode
261. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004:router_005|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode
262. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
263. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
264. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
265. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
266. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
267. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
268. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
269. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
270. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
271. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
272. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
273. Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
274. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
275. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
276. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
277. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
278. Port Connectivity Checks: "altera_reset_controller:rst_controller"
279. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
280. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
281. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
282. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004:router_004|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode"
283. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_002|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode"
284. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001:router_001|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
285. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router:router|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode:the_default_decode"
286. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
287. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
288. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
289. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
290. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga12_component_0_avalon_slave_0_agent_rsp_fifo"
291. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga12_component_0_avalon_slave_0_agent"
292. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
293. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
294. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
295. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
296. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
297. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
298. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lvds_echo_fpga12_component_0_avalon_slave_0_translator"
299. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
300. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
301. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
302. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0"
303. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy"
304. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
305. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
306. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib"
307. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
308. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
309. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace"
310. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk"
311. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk"
312. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug"
313. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci"
314. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench"
315. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0"
316. Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0"
317. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkInterFPGA_LVDS:xfpga5"
318. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_1"
319. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0"
320. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_4"
321. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_3"
322. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_2"
323. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_1"
324. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_0"
325. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_c2nw_dataQ"
326. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:pkt_nw2c_0"
327. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:pkt_c2nw"
328. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:fromCore_outFifo_1"
329. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:fromCore_outFifo_0"
330. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:core_mergeF_dataQ"
331. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:sendFlit"
332. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_1"
333. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0"
334. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1"
335. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0"
336. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge"
337. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"
338. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit"
339. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_1"
340. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0"
341. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_1"
342. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0"
343. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge"
344. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5"
345. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3"
346. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2"
347. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1"
348. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core"
349. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_7"
350. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_6"
351. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_5"
352. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_4"
353. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_3"
354. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2"
355. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1"
356. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"
357. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_7"
358. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_6"
359. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5"
360. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4"
361. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3"
362. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2"
363. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1"
364. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"
365. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_7"
366. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_6"
367. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_5"
368. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_4"
369. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_3"
370. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2"
371. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1"
372. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"
373. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_7"
374. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_6"
375. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_5"
376. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_4"
377. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_3"
378. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2"
379. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1"
380. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"
381. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc"
382. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkInterFPGA_LVDS:xfpga4|SizedFIFO:outin_"
383. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkInterFPGA_LVDS:xfpga4|SizedFIFO:inout_"
384. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkInterFPGA_LVDS:xfpga4"
385. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:sendFlit"
386. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1"
387. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_0"
388. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_1"
389. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_0"
390. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge"
391. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4"
392. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_1"
393. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_0"
394. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_4"
395. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_3"
396. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_2"
397. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_1"
398. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_0"
399. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ"
400. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_nw2c_0"
401. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_c2nw"
402. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1"
403. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0"
404. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:core_mergeF_dataQ"
405. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit"
406. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1"
407. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0"
408. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_1"
409. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_0"
410. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge"
411. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"
412. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:sendFlit"
413. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1"
414. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_0"
415. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_1"
416. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_0"
417. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge"
418. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0"
419. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3"
420. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2"
421. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1"
422. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_119"
423. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_127"
424. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_104"
425. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_126"
426. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_89"
427. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_125"
428. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_74"
429. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_124"
430. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_44"
431. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_122"
432. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_59"
433. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_123"
434. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_29"
435. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_121"
436. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_14"
437. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_120"
438. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_119"
439. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_127"
440. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_104"
441. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_126"
442. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_89"
443. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_125"
444. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_74"
445. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_124"
446. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_59"
447. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_123"
448. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_44"
449. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_122"
450. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_29"
451. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_121"
452. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_14"
453. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_120"
454. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc"
455. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7"
456. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_6"
457. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_5"
458. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_4"
459. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_3"
460. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2"
461. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1"
462. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs"
463. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"
464. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_7"
465. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_6"
466. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_5"
467. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_4"
468. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_3"
469. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2"
470. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1"
471. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"
472. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_7"
473. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_6"
474. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5"
475. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4"
476. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3"
477. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2"
478. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1"
479. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"
480. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_7"
481. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_6"
482. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_5"
483. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_4"
484. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_3"
485. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2"
486. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1"
487. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"
488. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_7"
489. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_6"
490. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_5"
491. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_4"
492. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_3"
493. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2"
494. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1"
495. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"
496. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc"
497. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|SizedFIFO:flitsr_port_out_0_f"
498. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|SizedFIFO:flitsr_port_in_0_f"
499. Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0"
500. Analysis & Synthesis Messages
501. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Jun 19 14:39:06 2018           ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; LVDS_echo_FPGA12                            ;
; Top-level Entity Name              ; LVDS_echo_FPGA12_qsys                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                           ;
+----------------------------------------------------------------------------+-----------------------+--------------------+
; Option                                                                     ; Setting               ; Default Value      ;
+----------------------------------------------------------------------------+-----------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6          ;                    ;
; Top-level entity name                                                      ; LVDS_echo_FPGA12_qsys ; LVDS_echo_FPGA12   ;
; Family name                                                                ; Cyclone IV E          ; Cyclone V          ;
; Use smart compilation                                                      ; Off                   ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                    ; On                 ;
; Enable compact report table                                                ; Off                   ; Off                ;
; Restructure Multiplexers                                                   ; Auto                  ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                   ; Off                ;
; Preserve fewer node names                                                  ; On                    ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable                ; Enable             ;
; Verilog Version                                                            ; Verilog_2001          ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993             ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                  ; Auto               ;
; Safe State Machine                                                         ; Off                   ; Off                ;
; Extract Verilog State Machines                                             ; On                    ; On                 ;
; Extract VHDL State Machines                                                ; On                    ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                   ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                  ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                   ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                    ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                    ; On                 ;
; Parallel Synthesis                                                         ; On                    ; On                 ;
; DSP Block Balancing                                                        ; Auto                  ; Auto               ;
; NOT Gate Push-Back                                                         ; On                    ; On                 ;
; Power-Up Don't Care                                                        ; On                    ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                   ; Off                ;
; Remove Duplicate Registers                                                 ; On                    ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                   ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                   ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                   ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                   ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                   ; Off                ;
; Ignore SOFT Buffers                                                        ; On                    ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                   ; Off                ;
; Optimization Technique                                                     ; Balanced              ; Balanced           ;
; Carry Chain Length                                                         ; 70                    ; 70                 ;
; Auto Carry Chains                                                          ; On                    ; On                 ;
; Auto Open-Drain Pins                                                       ; On                    ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                   ; Off                ;
; Auto ROM Replacement                                                       ; On                    ; On                 ;
; Auto RAM Replacement                                                       ; On                    ; On                 ;
; Auto DSP Block Replacement                                                 ; On                    ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                  ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                  ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                    ; On                 ;
; Strict RAM Replacement                                                     ; Off                   ; Off                ;
; Allow Synchronous Control Signals                                          ; On                    ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                   ; Off                ;
; Auto RAM Block Balancing                                                   ; On                    ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                   ; Off                ;
; Auto Resource Sharing                                                      ; Off                   ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                   ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                   ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                   ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                    ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                   ; Off                ;
; Timing-Driven Synthesis                                                    ; On                    ; On                 ;
; Report Parameter Settings                                                  ; On                    ; On                 ;
; Report Source Assignments                                                  ; On                    ; On                 ;
; Report Connectivity Checks                                                 ; On                    ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                   ; Off                ;
; Synchronization Register Chain Length                                      ; 2                     ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation    ; Normal compilation ;
; HDL message level                                                          ; Level2                ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                   ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                  ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                  ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                   ; 100                ;
; Clock MUX Protection                                                       ; On                    ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                   ; Off                ;
; Block Design Naming                                                        ; Auto                  ; Auto               ;
; SDC constraint protection                                                  ; Off                   ; Off                ;
; Synthesis Effort                                                           ; Auto                  ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                    ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                   ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium                ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                  ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                    ; On                 ;
+----------------------------------------------------------------------------+-----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9gi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|SizedFIFO:flitsr_port_in_0_f ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+
; p1width        ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                             ;
; p2depth        ; 00000000000000000000000001000000 ; Unsigned Binary                                                                                             ;
; p3cntr_width   ; 00000000000000000000000000000110 ; Unsigned Binary                                                                                             ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                             ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|SizedFIFO:flitsr_port_out_0_f ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                         ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+
; p1width        ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                              ;
; p2depth        ; 00000000000000000000000001000000 ; Unsigned Binary                                                                                              ;
; p3cntr_width   ; 00000000000000000000000000000110 ; Unsigned Binary                                                                                              ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                              ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_3 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_4 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_5 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_6 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_7 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_3 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_4 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_5 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_6 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_7 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_6 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_7 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex ; String                                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_3 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_4 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_5 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_6 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_7 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                  ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                        ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; portid         ; 0000  ; Unsigned Binary                                                                                                                   ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; port_id        ; 0000  ; Unsigned Binary                                                                                                                                       ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_0 ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                           ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                                ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_1 ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                           ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                                ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_0 ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                         ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                              ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                              ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1 ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                         ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                              ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                              ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:sendFlit ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                           ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; portid         ; 0001  ; Unsigned Binary                                                                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; port_id        ; 0001  ; Unsigned Binary                                                                                                                                        ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_0 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                            ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                                 ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_1 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                            ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                                 ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0 ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                          ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                               ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                               ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1 ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                          ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                               ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                               ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                            ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:core_mergeF_dataQ ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100010 ; Unsigned Binary                                                                                                                 ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                 ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0 ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                             ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                  ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                  ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1 ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                             ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                  ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                  ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_c2nw ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                   ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100010 ; Unsigned Binary                                                                                                        ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                        ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_nw2c_0 ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                     ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100001 ; Unsigned Binary                                                                                                          ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                          ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000010100101 ; Unsigned Binary                                                                                                               ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                               ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_0 ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                           ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                           ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_1 ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                           ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                           ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_2 ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                           ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                           ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_3 ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                           ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                           ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_4 ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                           ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                           ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_0 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                               ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                               ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_1 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                               ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                               ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; portid         ; 0100  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; port_id        ; 0100  ; Unsigned Binary                                                                                                                                          ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_0 ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                              ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                                   ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                   ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_1 ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                              ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                                   ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                   ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_0 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                            ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                                 ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                            ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                                 ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:sendFlit ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                         ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                              ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                              ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkInterFPGA_LVDS:xfpga4|SizedFIFO:inout_ ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; p1width        ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                         ;
; p2depth        ; 00000000000000000000000000000101 ; Unsigned Binary                                                                                                         ;
; p3cntr_width   ; 00000000000000000000000000000010 ; Unsigned Binary                                                                                                         ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                         ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkInterFPGA_LVDS:xfpga4|SizedFIFO:outin_ ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; p1width        ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                         ;
; p2depth        ; 00000000000000000000000000000101 ; Unsigned Binary                                                                                                         ;
; p3cntr_width   ; 00000000000000000000000000000010 ; Unsigned Binary                                                                                                         ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                         ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_3 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_4 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_5 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_6 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_7 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_3 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_4 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_5 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_6 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_7 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_6 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_7 ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                   ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex ; String                                                                                                 ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                        ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                        ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                        ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                        ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex ; String                                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_3 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_4 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_5 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_6 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_7 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                                                 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex ; String                                                                                               ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                                      ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                                      ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                                      ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                  ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                        ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                         ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                         ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                                           ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                           ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; portid         ; 0101  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; port_id        ; 0101  ; Unsigned Binary                                                                                                                                          ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0 ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                              ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                                   ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                   ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_1 ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                              ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                                   ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                   ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                            ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                                 ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_1 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                            ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                                 ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                         ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                              ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                              ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; portid         ; 0110  ; Unsigned Binary                                                                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; port_id        ; 0110  ; Unsigned Binary                                                                                                                                        ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                            ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                                 ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                            ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                                 ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0 ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                          ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                               ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                               ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_1 ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                          ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                               ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                               ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:sendFlit ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                            ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:core_mergeF_dataQ ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                            ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100010 ; Unsigned Binary                                                                                                                 ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                 ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:fromCore_outFifo_0 ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                             ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                  ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                  ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:fromCore_outFifo_1 ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                             ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                                  ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                  ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:pkt_c2nw ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                   ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100010 ; Unsigned Binary                                                                                                        ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                        ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:pkt_nw2c_0 ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                     ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100001 ; Unsigned Binary                                                                                                          ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                          ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_c2nw_dataQ ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000010100101 ; Unsigned Binary                                                                                                               ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                               ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_0 ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                           ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                           ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_1 ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                           ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                           ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_2 ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                           ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                           ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_3 ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                           ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                           ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_4 ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                           ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                           ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                               ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                               ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_1 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                               ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                               ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkInterFPGA_LVDS:xfpga5|SizedFIFO:inout_ ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; p1width        ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                         ;
; p2depth        ; 00000000000000000000000000000101 ; Unsigned Binary                                                                                                         ;
; p3cntr_width   ; 00000000000000000000000000000010 ; Unsigned Binary                                                                                                         ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                         ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkInterFPGA_LVDS:xfpga5|SizedFIFO:outin_ ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; p1width        ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                         ;
; p2depth        ; 00000000000000000000000000000101 ; Unsigned Binary                                                                                                         ;
; p3cntr_width   ; 00000000000000000000000000000010 ; Unsigned Binary                                                                                                         ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                         ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                                                                             ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                                                                             ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                                                                             ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------------------------+----------------------------------------+
; Parameter Name ; Value                                      ; Type                                   ;
+----------------+--------------------------------------------+----------------------------------------+
; INIT_FILE      ; LVDS_echo_FPGA12_qsys_onchip_memory2_0.hex ; String                                 ;
+----------------+--------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                         ;
+------------------------------------+--------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                                ; Untyped                                      ;
; WIDTH_A                            ; 32                                         ; Signed Integer                               ;
; WIDTHAD_A                          ; 13                                         ; Signed Integer                               ;
; NUMWORDS_A                         ; 8192                                       ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                      ;
; WIDTH_B                            ; 1                                          ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                                          ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                          ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                  ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                      ;
; INIT_FILE                          ; LVDS_echo_FPGA12_qsys_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 8192                                       ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_9gi1                            ; Untyped                                      ;
+------------------------------------+--------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lvds_echo_fpga12_component_0_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                      ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                               ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                               ;
; PKT_CACHE_H               ; 85    ; Signed Integer                                                                                                               ;
; PKT_CACHE_L               ; 82    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_H           ; 78    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_L           ; 78    ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                               ;
; ID                        ; 0     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 85    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 82    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_H           ; 78    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 78    ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                      ;
; ID                        ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga12_component_0_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                 ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                 ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga12_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga12_component_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                            ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router:router|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001:router_001|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_002|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_003|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004:router_004|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004:router_005|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004:router_004|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_002|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001:router_001|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router:router|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga12_component_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga12_component_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                           ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                             ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lvds_echo_fpga12_component_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+---------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                 ;
+--------+-------+----------+---------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                            ;
+--------+-------+----------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                     ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                             ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                             ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0" ;
+---------------------+--------+----------+-----------------------------------+
; Port                ; Type   ; Severity ; Details                           ;
+---------------------+--------+----------+-----------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected            ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected            ;
+---------------------+--------+----------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0"                                                                    ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkInterFPGA_LVDS:xfpga5" ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                   ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; instnum[2] ; Input ; Info     ; Stuck at VCC                                                                                              ;
; instnum[1] ; Input ; Info     ; Stuck at GND                                                                                              ;
; instnum[0] ; Input ; Info     ; Stuck at VCC                                                                                              ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_1" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_4" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; DEQ     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; CLR     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; D_OUT   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; EMPTY_N ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_3" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; DEQ     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; CLR     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; D_OUT   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; EMPTY_N ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_2" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; DEQ     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; CLR     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; D_OUT   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; EMPTY_N ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_1" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; DEQ     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; CLR     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; D_OUT   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; EMPTY_N ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_0" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; DEQ     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; CLR     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; D_OUT   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; EMPTY_N ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_c2nw_dataQ" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; D_IN   ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; ENQ    ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; CLR    ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; FULL_N ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:pkt_nw2c_0" ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; CLR           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; D_OUT[32..29] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; D_OUT[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:pkt_c2nw" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; D_IN[33..30] ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; D_IN[4..0]   ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; CLR          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; D_OUT[3..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:fromCore_outFifo_1" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:fromCore_outFifo_0" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:core_mergeF_dataQ" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; ENQ     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; DEQ     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; CLR     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; D_OUT   ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; FULL_N  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; EMPTY_N ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:sendFlit" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_1" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge" ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                        ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; RDY_nocPort_setNonFullVC  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; RDY_nocPort_setRecvFlit   ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; RDY_nocPort_setRecvPortID ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                         ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; putFlitSoft_put      ; Input  ; Info     ; Stuck at GND                                                                                    ;
; setRecvPortID_portid ; Input  ; Info     ; Stuck at GND                                                                                    ;
; EN_setNonFullVC      ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; EN_setRecvFlit       ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; EN_setRecvPortID     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; EN_putFlitSoft_put   ; Input  ; Info     ; Stuck at GND                                                                                    ;
; EN_getFlitSoft_get   ; Input  ; Info     ; Stuck at GND                                                                                    ;
; RDY_setNonFullVC     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; RDY_setRecvFlit      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; RDY_setRecvPortID    ; Output ; Info     ; Explicitly unconnected                                                                          ;
; RDY_putFlitSoft_put  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; getFlitSoft_get      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; RDY_getFlitSoft_get  ; Output ; Info     ; Explicitly unconnected                                                                          ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_1" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge" ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                          ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; corePort_0_put_flit       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; corePort_1_put_flit       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; EN_corePort_0_put         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; EN_corePort_0_get         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; EN_corePort_1_put         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; EN_corePort_1_get         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; RDY_nocPort_setNonFullVC  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; RDY_nocPort_setRecvFlit   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; RDY_nocPort_setRecvPortID ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; RDY_corePort_0_put        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; corePort_0_get            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; RDY_corePort_0_get        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; RDY_corePort_1_put        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; corePort_1_get            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; RDY_corePort_1_get        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                           ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; setRecvPortID_portid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; EN_setNonFullVC      ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; EN_setRecvFlit       ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; EN_setRecvPortID     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; RDY_setNonFullVC     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; RDY_setRecvFlit      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; RDY_setRecvPortID    ; Output ; Info     ; Explicitly unconnected                                                                            ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3" ;
+------------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                         ; Type  ; Severity ; Details                                                                                                                             ;
+------------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; EN_in_ports_1_putRoutedFlit  ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
; EN_in_ports_1_getNonFullVCs  ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
; EN_in_ports_2_putRoutedFlit  ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
; EN_in_ports_2_getNonFullVCs  ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
; EN_out_ports_1_getFlit       ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
; EN_out_ports_1_putNonFullVCs ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
; EN_out_ports_2_getFlit       ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
; EN_out_ports_2_putNonFullVCs ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
+------------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2" ;
+--------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                                                                    ;
+--------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; in_ports_3_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_4_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_5_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_6_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_7_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_3_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_4_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_5_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_6_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_7_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_1_putRoutedFlit          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_in_ports_1_getNonFullVCs          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_in_ports_2_putRoutedFlit          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_in_ports_2_getNonFullVCs          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_in_ports_3_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_3_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_4_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_4_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_5_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_5_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_6_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_6_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_7_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_7_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_1_getFlit               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_out_ports_1_putNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_out_ports_2_getFlit               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_out_ports_2_putNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_out_ports_3_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_3_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_4_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_4_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_5_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_5_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_6_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_6_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_7_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_7_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_3_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_ports_4_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_ports_5_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_ports_6_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_ports_7_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_3_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_4_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_5_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_6_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_7_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+--------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1" ;
+--------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                                                                    ;
+--------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; in_ports_3_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_4_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_5_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_6_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_7_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_3_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_4_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_5_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_6_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_7_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_1_putRoutedFlit          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_in_ports_1_getNonFullVCs          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_in_ports_2_putRoutedFlit          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_in_ports_2_getNonFullVCs          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_in_ports_3_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_3_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_4_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_4_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_5_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_5_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_6_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_6_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_7_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_7_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_1_getFlit               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_out_ports_1_putNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_out_ports_2_getFlit               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_out_ports_2_putNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_out_ports_3_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_3_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_4_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_4_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_5_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_5_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_6_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_6_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_7_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_7_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_3_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_ports_4_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_ports_5_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_ports_6_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_ports_7_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_3_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_4_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_5_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_6_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_7_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+--------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core" ;
+--------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                                                                  ;
+--------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_ports_3_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_ports_4_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_ports_5_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_ports_6_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_ports_7_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_ports_3_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_ports_4_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_ports_5_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_ports_6_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_ports_7_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_1_putRoutedFlit          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; EN_in_ports_1_getNonFullVCs          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; EN_in_ports_2_putRoutedFlit          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; EN_in_ports_2_getNonFullVCs          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; EN_in_ports_3_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_3_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_4_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_4_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_5_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_5_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_6_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_6_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_7_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_7_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_1_getFlit               ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; EN_out_ports_1_putNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; EN_out_ports_2_getFlit               ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; EN_out_ports_2_putNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; EN_out_ports_3_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_3_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_4_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_4_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_5_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_5_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_6_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_6_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_7_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_7_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_ports_3_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_ports_4_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_ports_5_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_ports_6_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_ports_7_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_ports_3_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_ports_4_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_ports_5_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_ports_6_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_ports_7_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+--------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_7" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_6" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_5" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_4" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_3" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                          ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                          ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_7" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_6" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_7" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_6" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_5" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_4" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_3" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_7" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_6" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_5" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_4" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_3" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc" ;
+---------------------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                                    ;
+---------------------------------------+--------+----------+----------------------------------------------------------------------------+
; recv_ports_0_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                               ;
; recv_ports_1_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                               ;
; recv_ports_2_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                               ;
; recv_ports_3_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                               ;
; recv_ports_4_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                               ;
; recv_ports_7_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                               ;
; recv_ports_8_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                               ;
; send_ports_0_putFlit_flit_in          ; Input  ; Info     ; Stuck at GND                                                               ;
; send_ports_1_putFlit_flit_in          ; Input  ; Info     ; Stuck at GND                                                               ;
; send_ports_2_putFlit_flit_in          ; Input  ; Info     ; Stuck at GND                                                               ;
; send_ports_3_putFlit_flit_in          ; Input  ; Info     ; Stuck at GND                                                               ;
; send_ports_4_putFlit_flit_in          ; Input  ; Info     ; Stuck at GND                                                               ;
; send_ports_7_putFlit_flit_in          ; Input  ; Info     ; Stuck at GND                                                               ;
; send_ports_8_putFlit_flit_in          ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_0_putFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_0_getNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_1_putFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_1_getNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_2_putFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_2_getNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_3_putFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_3_getNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_4_putFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_4_getNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_5_getNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                               ;
; EN_send_ports_6_getNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                               ;
; EN_send_ports_7_putFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_7_getNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_8_putFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_8_getNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_0_getFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_0_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_1_getFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_1_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_2_getFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_2_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_3_getFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_3_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_4_getFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_4_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_5_getFlit               ; Input  ; Info     ; Stuck at VCC                                                               ;
; EN_recv_ports_6_getFlit               ; Input  ; Info     ; Stuck at VCC                                                               ;
; EN_recv_ports_7_getFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_7_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_8_getFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_8_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; send_ports_0_getNonFullVCs            ; Output ; Info     ; Explicitly unconnected                                                     ;
; send_ports_1_getNonFullVCs            ; Output ; Info     ; Explicitly unconnected                                                     ;
; send_ports_2_getNonFullVCs            ; Output ; Info     ; Explicitly unconnected                                                     ;
; send_ports_3_getNonFullVCs            ; Output ; Info     ; Explicitly unconnected                                                     ;
; send_ports_4_getNonFullVCs            ; Output ; Info     ; Explicitly unconnected                                                     ;
; send_ports_7_getNonFullVCs            ; Output ; Info     ; Explicitly unconnected                                                     ;
; send_ports_8_getNonFullVCs            ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_0_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_1_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_2_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_3_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_4_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_7_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_8_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_info_0_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_info_1_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_info_2_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_info_3_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_info_4_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_info_5_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_info_6_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_info_7_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_info_8_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                                     ;
+---------------------------------------+--------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkInterFPGA_LVDS:xfpga4|SizedFIFO:outin_" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkInterFPGA_LVDS:xfpga4|SizedFIFO:inout_" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkInterFPGA_LVDS:xfpga4" ;
+---------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                ;
+---------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; instnum[1..0] ; Input ; Info     ; Stuck at GND                                                                                           ;
; instnum[2]    ; Input ; Info     ; Stuck at VCC                                                                                           ;
+---------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:sendFlit" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_0" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_0" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge" ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                          ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; corePort_0_put_flit       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; corePort_1_put_flit       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; EN_corePort_0_put         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; EN_corePort_0_get         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; EN_corePort_1_put         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; EN_corePort_1_get         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; RDY_nocPort_setNonFullVC  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; RDY_nocPort_setRecvFlit   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; RDY_nocPort_setRecvPortID ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; RDY_corePort_0_put        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; corePort_0_get            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; RDY_corePort_0_get        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; RDY_corePort_1_put        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; corePort_1_get            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; RDY_corePort_1_get        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                           ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; setRecvPortID_portid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; EN_setNonFullVC      ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; EN_setRecvFlit       ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; EN_setRecvPortID     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; RDY_setNonFullVC     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; RDY_setRecvFlit      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; RDY_setRecvPortID    ; Output ; Info     ; Explicitly unconnected                                                                            ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_1" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_0" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_4" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; DEQ     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; CLR     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; D_OUT   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; EMPTY_N ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_3" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; DEQ     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; CLR     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; D_OUT   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; EMPTY_N ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_2" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; DEQ     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; CLR     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; D_OUT   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; EMPTY_N ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_1" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; DEQ     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; CLR     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; D_OUT   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; EMPTY_N ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_0" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; DEQ     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; CLR     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; D_OUT   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; EMPTY_N ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; D_IN   ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; ENQ    ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; CLR    ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; FULL_N ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_nw2c_0" ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; CLR           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; D_OUT[32..29] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; D_OUT[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_c2nw" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; D_IN[33..30] ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; D_IN[4..0]   ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; CLR          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; D_OUT[3..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:core_mergeF_dataQ" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; ENQ     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; DEQ     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; CLR     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; D_OUT   ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; FULL_N  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; EMPTY_N ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_1" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_0" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge" ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                        ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; RDY_nocPort_setNonFullVC  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; RDY_nocPort_setRecvFlit   ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; RDY_nocPort_setRecvPortID ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                         ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; putFlitSoft_put      ; Input  ; Info     ; Stuck at GND                                                                                    ;
; setRecvPortID_portid ; Input  ; Info     ; Stuck at GND                                                                                    ;
; EN_setNonFullVC      ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; EN_setRecvFlit       ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; EN_setRecvPortID     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; EN_putFlitSoft_put   ; Input  ; Info     ; Stuck at GND                                                                                    ;
; EN_getFlitSoft_get   ; Input  ; Info     ; Stuck at GND                                                                                    ;
; RDY_setNonFullVC     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; RDY_setRecvFlit      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; RDY_setRecvPortID    ; Output ; Info     ; Explicitly unconnected                                                                          ;
; RDY_putFlitSoft_put  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; getFlitSoft_get      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; RDY_getFlitSoft_get  ; Output ; Info     ; Explicitly unconnected                                                                          ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:sendFlit" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_0" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_1" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                 ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_0" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                 ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge" ;
+---------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                       ;
+---------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; corePort_0_put_flit       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; corePort_1_put_flit       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; EN_corePort_0_put         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; EN_corePort_0_get         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; EN_corePort_1_put         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; EN_corePort_1_get         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; RDY_nocPort_setNonFullVC  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; RDY_nocPort_setRecvFlit   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; RDY_nocPort_setRecvPortID ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; RDY_corePort_0_put        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; corePort_0_get            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; RDY_corePort_0_get        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; RDY_corePort_1_put        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; corePort_1_get            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; RDY_corePort_1_get        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+---------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                        ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; setRecvPortID_portid ; Input  ; Info     ; Stuck at GND                                                                                   ;
; EN_setNonFullVC      ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; EN_setRecvFlit       ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; EN_setRecvPortID     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; RDY_setNonFullVC     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; RDY_setRecvFlit      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; RDY_setRecvPortID    ; Output ; Info     ; Explicitly unconnected                                                                         ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3" ;
+------------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                         ; Type  ; Severity ; Details                                                                                                                             ;
+------------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; EN_in_ports_1_putRoutedFlit  ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
; EN_in_ports_1_getNonFullVCs  ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
; EN_in_ports_2_putRoutedFlit  ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
; EN_in_ports_2_getNonFullVCs  ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
; EN_out_ports_1_getFlit       ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
; EN_out_ports_1_putNonFullVCs ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
; EN_out_ports_2_getFlit       ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
; EN_out_ports_2_putNonFullVCs ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
+------------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2" ;
+--------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                                                                    ;
+--------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; in_ports_3_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_4_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_5_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_6_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_7_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_3_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_4_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_5_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_6_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_7_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_1_putRoutedFlit          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_in_ports_1_getNonFullVCs          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_in_ports_2_putRoutedFlit          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_in_ports_2_getNonFullVCs          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_in_ports_3_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_3_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_4_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_4_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_5_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_5_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_6_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_6_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_7_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_7_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_1_getFlit               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_out_ports_1_putNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_out_ports_2_getFlit               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_out_ports_2_putNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_out_ports_3_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_3_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_4_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_4_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_5_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_5_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_6_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_6_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_7_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_7_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_3_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_ports_4_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_ports_5_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_ports_6_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_ports_7_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_3_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_4_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_5_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_6_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_7_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+--------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1" ;
+--------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                                                                    ;
+--------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; in_ports_3_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_4_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_5_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_6_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_7_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_3_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_4_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_5_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_6_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_ports_7_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_1_putRoutedFlit          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_in_ports_1_getNonFullVCs          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_in_ports_2_putRoutedFlit          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_in_ports_2_getNonFullVCs          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_in_ports_3_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_3_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_4_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_4_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_5_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_5_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_6_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_6_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_7_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_in_ports_7_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_1_getFlit               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_out_ports_1_putNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_out_ports_2_getFlit               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_out_ports_2_putNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; EN_out_ports_3_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_3_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_4_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_4_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_5_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_5_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_6_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_6_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_7_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; EN_out_ports_7_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_ports_3_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_ports_4_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_ports_5_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_ports_6_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_ports_7_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_3_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_4_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_5_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_6_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_ports_7_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+--------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_119" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_127" ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_104" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_126" ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_89" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_125" ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_74" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_124" ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_44" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_122" ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_59" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_123" ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_29" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_121" ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_14" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_120" ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_119" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                       ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_127" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_104" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                       ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_126" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_89" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_125" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_74" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_124" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_59" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_123" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_44" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_122" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_29" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_121" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_14" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_120" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pipeline    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; EN_allocate ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; EN_next     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; notFull      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; count        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_6" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; notFull      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; count        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_5" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; notFull      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; count        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_4" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; notFull      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; count        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_3" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; notFull      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; count        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; notFull      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; count        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; notFull      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; count        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; notFull      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; count        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core" ;
+--------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                                                                  ;
+--------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_ports_3_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_ports_4_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_ports_5_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_ports_6_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_ports_7_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_ports_3_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_ports_4_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_ports_5_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_ports_6_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_ports_7_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_1_putRoutedFlit          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; EN_in_ports_1_getNonFullVCs          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; EN_in_ports_2_putRoutedFlit          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; EN_in_ports_2_getNonFullVCs          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; EN_in_ports_3_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_3_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_4_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_4_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_5_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_5_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_6_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_6_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_7_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_in_ports_7_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_1_getFlit               ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; EN_out_ports_1_putNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; EN_out_ports_2_getFlit               ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; EN_out_ports_2_putNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; EN_out_ports_3_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_3_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_4_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_4_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_5_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_5_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_6_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_6_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_7_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; EN_out_ports_7_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_ports_3_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_ports_4_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_ports_5_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_ports_6_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_ports_7_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_ports_3_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_ports_4_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_ports_5_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_ports_6_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_ports_7_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+--------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_7" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_6" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_5" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_4" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_3" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                          ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                          ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_7" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_6" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_7" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_6" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_5" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_4" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_3" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_7" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_6" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_5" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_4" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_3" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc" ;
+---------------------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                                    ;
+---------------------------------------+--------+----------+----------------------------------------------------------------------------+
; recv_ports_2_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                               ;
; recv_ports_3_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                               ;
; recv_ports_5_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                               ;
; recv_ports_6_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                               ;
; recv_ports_7_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                               ;
; recv_ports_8_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                               ;
; send_ports_2_putFlit_flit_in          ; Input  ; Info     ; Stuck at GND                                                               ;
; send_ports_3_putFlit_flit_in          ; Input  ; Info     ; Stuck at GND                                                               ;
; send_ports_5_putFlit_flit_in          ; Input  ; Info     ; Stuck at GND                                                               ;
; send_ports_6_putFlit_flit_in          ; Input  ; Info     ; Stuck at GND                                                               ;
; send_ports_7_putFlit_flit_in          ; Input  ; Info     ; Stuck at GND                                                               ;
; send_ports_8_putFlit_flit_in          ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_0_getNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                               ;
; EN_send_ports_1_getNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                               ;
; EN_send_ports_2_putFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_2_getNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_3_putFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_3_getNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_4_getNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                               ;
; EN_send_ports_5_putFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_5_getNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_6_putFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_6_getNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_7_putFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_7_getNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_8_putFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_send_ports_8_getNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_0_getFlit               ; Input  ; Info     ; Stuck at VCC                                                               ;
; EN_recv_ports_1_getFlit               ; Input  ; Info     ; Stuck at VCC                                                               ;
; EN_recv_ports_2_getFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_2_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_3_getFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_3_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_4_getFlit               ; Input  ; Info     ; Stuck at VCC                                                               ;
; EN_recv_ports_5_getFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_5_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_6_getFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_6_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_7_getFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_7_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_8_getFlit               ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_recv_ports_8_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                               ;
; send_ports_2_getNonFullVCs            ; Output ; Info     ; Explicitly unconnected                                                     ;
; send_ports_3_getNonFullVCs            ; Output ; Info     ; Explicitly unconnected                                                     ;
; send_ports_5_getNonFullVCs            ; Output ; Info     ; Explicitly unconnected                                                     ;
; send_ports_6_getNonFullVCs            ; Output ; Info     ; Explicitly unconnected                                                     ;
; send_ports_7_getNonFullVCs            ; Output ; Info     ; Explicitly unconnected                                                     ;
; send_ports_8_getNonFullVCs            ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_2_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_3_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_5_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_6_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_7_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_8_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_info_0_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_info_1_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_info_2_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_info_3_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_info_4_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_info_5_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_info_6_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_info_7_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                                     ;
; recv_ports_info_8_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                                     ;
+---------------------------------------+--------+----------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|SizedFIFO:flitsr_port_out_0_f" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|SizedFIFO:flitsr_port_in_0_f" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                         ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0"                          ;
+---------------------+---------+------------------+--------------------------------------------------------+
; Port                ; Type    ; Severity         ; Details                                                ;
+---------------------+---------+------------------+--------------------------------------------------------+
; tx_out_fpga1        ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; tx_outclock_fpga1   ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; tx_outclock_fpga2   ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; tx_align_done_fpga1 ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; rx_in_fpga1         ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; rx_inclock_fpga1    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; rx_align_done_fpga1 ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; tx_out_fpga2        ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; tx_align_done_fpga2 ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; rx_in_fpga2         ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; rx_inclock_fpga2    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; rx_align_done_fpga2 ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; led_out             ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+---------------------+---------+------------------+--------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Copyright (C) 2016  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Jun 19 14:38:48 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LVDS_echo_FPGA12.qsf -c LVDS_echo_FPGA12.qsf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_onchip_memory2_0 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 21 design units, including 21 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_performance_monitors File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004_default_decode File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 5 design units, including 5 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_jtag_uart_0_sim_scfifo_w File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: LVDS_echo_FPGA12_qsys_jtag_uart_0_sim_scfifo_r File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: LVDS_echo_FPGA12_qsys_jtag_uart_0 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_irq_mapper.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys_irq_mapper File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file src_files/SyncFIFO1.v
    Info (12023): Found entity 1: SyncFIFO1 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/SyncFIFO1.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file src_files/SizedFIFO.v
    Info (12023): Found entity 1: SizedFIFO File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/SizedFIFO.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file src_files/RevertReg.v
    Info (12023): Found entity 1: RevertReg File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/RevertReg.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src_files/RegFileLoadSyn.v
    Info (12023): Found entity 1: RegFileLoadSyn File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/RegFileLoadSyn.v Line: 33
Warning (10335): Unrecognized synthesis attribute "template" at src_files/RegFile_1port.v(50) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/RegFile_1port.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file src_files/RegFile_1port.v
    Info (12023): Found entity 1: RegFile_1port File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/RegFile_1port.v Line: 45
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src_files/RegFile.v(71) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/RegFile.v Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file src_files/RegFile.v
    Info (12023): Found entity 1: RegFile File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/RegFile.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file src_files/module_outport_encoder.v
    Info (12023): Found entity 1: module_outport_encoder File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/module_outport_encoder.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file src_files/module_gen_grant_carry.v
    Info (12023): Found entity 1: module_gen_grant_carry File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/module_gen_grant_carry.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkTop_fpga2.v
    Info (12023): Found entity 1: mkTop_fpga2 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga2.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkTop_fpga1.v
    Info (12023): Found entity 1: mkTop_fpga1 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga1.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkTb.v
    Info (12023): Found entity 1: mkTb File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTb.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkSepRouterAllocator.v
    Info (12023): Found entity 1: mkSepRouterAllocator File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkSepRouterAllocator.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkRouterOutputArbitersStatic.v
    Info (12023): Found entity 1: mkRouterOutputArbitersStatic File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkRouterOutputArbitersStatic.v Line: 374
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkRouterOutputArbitersRoundRobin.v
    Info (12023): Found entity 1: mkRouterOutputArbitersRoundRobin File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkRouterOutputArbitersRoundRobin.v Line: 374
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkRouterInputArbitersStatic.v
    Info (12023): Found entity 1: mkRouterInputArbitersStatic File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkRouterInputArbitersStatic.v Line: 374
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkRouterInputArbitersRoundRobin.v
    Info (12023): Found entity 1: mkRouterInputArbitersRoundRobin File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkRouterInputArbitersRoundRobin.v Line: 374
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkOutputArbiter.v
    Info (12023): Found entity 1: mkOutputArbiter File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkOutputArbiter.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkOutPortFIFO.v
    Info (12023): Found entity 1: mkOutPortFIFO File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkOutPortFIFO.v Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_host.v
    Info (12023): Found entity 1: mkNodeTask_host File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_host.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_fpga2_5.v
    Info (12023): Found entity 1: mkNodeTask_fpga2_5 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_fpga2_5.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_fpga1_4.v
    Info (12023): Found entity 1: mkNodeTask_fpga1_4 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_fpga1_4.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_echo2.v
    Info (12023): Found entity 1: mkNodeTask_echo2 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_echo1.v
    Info (12023): Found entity 1: mkNodeTask_echo1 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkNetworkSimple2.v
    Info (12023): Found entity 1: mkNetworkSimple2 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple2.v Line: 2328
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkNetworkSimple1.v
    Info (12023): Found entity 1: mkNetworkSimple1 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple1.v Line: 2328
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkMFpgaTop.v
    Info (12023): Found entity 1: mkMFpgaTop File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkMFpgaTop.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkIQRouterCoreSimple.v
    Info (12023): Found entity 1: mkIQRouterCoreSimple File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1334
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkInterFPGA_LVDS.v
    Info (12023): Found entity 1: mkInterFPGA_LVDS File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkInterFPGA_LVDS.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkInputQueue.v
    Info (12023): Found entity 1: mkInputQueue File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkInputQueue.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkInputArbiter.v
    Info (12023): Found entity 1: mkInputArbiter File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkInputArbiter.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file src_files/mkCnctBridge.v
    Info (12023): Found entity 1: mkCnctBridge File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkCnctBridge.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file src_files/LVDS_fpga.v
    Info (12023): Found entity 1: LVDS_fpga File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/LVDS_fpga.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src_files/FPGA12_TopNiosInterface.v
    Info (12023): Found entity 1: FPGA12_TopNiosInterface File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/FPGA12_TopNiosInterface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src_files/FIFO10.v
    Info (12023): Found entity 1: FIFO10 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/FIFO10.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file src_files/FIFO2.v
    Info (12023): Found entity 1: FIFO2 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/FIFO2.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file src_files/FIFO1.v
    Info (12023): Found entity 1: FIFO1 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/FIFO1.v Line: 51
Info (12021): Found 0 design units, including 0 entities, in source file src_files/connect_parameters.v
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src_files/BRAM2Load.v(65) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM2Load.v Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file src_files/BRAM2Load.v
    Info (12023): Found entity 1: BRAM2Load File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM2Load.v Line: 30
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src_files/BRAM2BELoad.v(67) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM2BELoad.v Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file src_files/BRAM2BELoad.v
    Info (12023): Found entity 1: BRAM2BELoad File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM2BELoad.v Line: 30
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src_files/BRAM2BE.v(65) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM2BE.v Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file src_files/BRAM2BE.v
    Info (12023): Found entity 1: BRAM2BE File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM2BE.v Line: 30
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src_files/BRAM2.v(63) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM2.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file src_files/BRAM2.v
    Info (12023): Found entity 1: BRAM2 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM2.v Line: 30
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src_files/BRAM1Load.v(52) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM1Load.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file src_files/BRAM1Load.v
    Info (12023): Found entity 1: BRAM1Load File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM1Load.v Line: 30
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src_files/BRAM1BELoad.v(54) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM1BELoad.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file src_files/BRAM1BELoad.v
    Info (12023): Found entity 1: BRAM1BELoad File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM1BELoad.v Line: 30
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src_files/BRAM1BE.v(52) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM1BE.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file src_files/BRAM1BE.v
    Info (12023): Found entity 1: BRAM1BE File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM1BE.v Line: 30
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src_files/BRAM1.v(50) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM1.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file src_files/BRAM1.v
    Info (12023): Found entity 1: BRAM1 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM1.v Line: 30
Warning (10335): Unrecognized synthesis attribute "ram_style" at src_files/Bram.v(9) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/Bram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file src_files/Bram.v
    Info (12023): Found entity 1: Bram File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/Bram.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file tx.v
    Info (12023): Found entity 1: tx File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/tx.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rx.v
    Info (12023): Found entity 1: rx File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/rx.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v
    Info (12023): Found entity 1: LVDS_echo_FPGA12_qsys File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 6
Info (12127): Elaborating entity "LVDS_echo_FPGA12_qsys" for the top level hierarchy
Info (12128): Elaborating entity "FPGA12_TopNiosInterface" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 91
Info (12128): Elaborating entity "mkMFpgaTop" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/FPGA12_TopNiosInterface.v Line: 62
Info (12128): Elaborating entity "mkTop_fpga1" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkMFpgaTop.v Line: 105
Info (12128): Elaborating entity "SizedFIFO" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|SizedFIFO:flitsr_port_in_0_f" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga1.v Line: 261
Info (12128): Elaborating entity "mkNetworkSimple1" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga1.v Line: 360
Info (12128): Elaborating entity "RegFileLoadSyn" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple1.v Line: 3212
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(1): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 1
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(2): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 2
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(3): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 3
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(4): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 4
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(5): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 5
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(6): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 6
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(7): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 7
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(8): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 8
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(9): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 9
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(10): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 10
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(11): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 11
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(12): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 12
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(13): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 13
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(14): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 14
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(15): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 15
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(16): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 16
Info (12128): Elaborating entity "RegFileLoadSyn" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple1.v Line: 3324
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(1): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 1
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(2): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 2
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(3): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 3
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(4): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 4
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(5): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 5
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(6): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 6
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(7): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 7
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(8): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 8
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(9): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 9
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(10): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 10
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(11): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 11
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(12): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 12
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(13): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 13
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(14): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 14
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(15): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 15
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(16): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 16
Info (12128): Elaborating entity "RegFileLoadSyn" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple1.v Line: 3436
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(1): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 1
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(2): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 2
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(3): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 3
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(4): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 4
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(5): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 5
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(6): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 6
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(7): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 7
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(8): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 8
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(9): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 9
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(10): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 10
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(11): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 11
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(12): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 12
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(13): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 13
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(14): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 14
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(15): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 15
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(16): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 16
Info (12128): Elaborating entity "RegFileLoadSyn" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple1.v Line: 3548
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(1): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 1
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(2): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 2
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(3): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 3
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(4): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 4
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(5): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 5
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(6): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 6
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(7): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 7
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(8): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 8
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(9): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 9
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(10): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 10
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(11): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 11
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(12): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 12
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(13): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 13
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(14): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 14
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(15): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 15
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(16): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 16
Info (12128): Elaborating entity "mkIQRouterCoreSimple" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple1.v Line: 3714
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1592): object "inPortVL" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1592
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1597): object "inPortVL_1" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1597
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1602): object "inPortVL_2" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1602
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1607): object "inPortVL_3" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1607
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1612): object "inPortVL_4" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1612
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1617): object "inPortVL_5" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1617
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1622): object "inPortVL_6" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1622
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1627): object "inPortVL_7" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1627
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1632): object "lockedVL" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1632
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1636): object "lockedVL_1" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1636
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1640): object "lockedVL_2" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1640
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1644): object "lockedVL_3" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1644
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1648): object "lockedVL_4" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1648
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1652): object "lockedVL_5" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1652
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1656): object "lockedVL_6" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1656
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1660): object "lockedVL_7" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1660
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1664): object "selectedIO_reg_0" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1664
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1668): object "selectedIO_reg_0_1" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1668
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1672): object "selectedIO_reg_0_2" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1672
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1676): object "selectedIO_reg_0_3" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1676
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1680): object "selectedIO_reg_0_4" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1680
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1684): object "selectedIO_reg_0_5" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1684
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1688): object "selectedIO_reg_0_6" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1688
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1692): object "selectedIO_reg_0_7" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1692
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1696): object "selectedIO_reg_1" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1696
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1700): object "selectedIO_reg_1_1" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1700
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1704): object "selectedIO_reg_1_2" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1704
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1708): object "selectedIO_reg_1_3" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1708
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1712): object "selectedIO_reg_1_4" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1712
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1716): object "selectedIO_reg_1_5" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1716
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1720): object "selectedIO_reg_1_6" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1720
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1724): object "selectedIO_reg_1_7" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1724
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1728): object "selectedIO_reg_2" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1728
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1732): object "selectedIO_reg_2_1" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1732
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1736): object "selectedIO_reg_2_2" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1736
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1740): object "selectedIO_reg_2_3" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1740
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1744): object "selectedIO_reg_2_4" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1744
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1748): object "selectedIO_reg_2_5" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1748
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1752): object "selectedIO_reg_2_6" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1752
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1756): object "selectedIO_reg_2_7" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1756
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1760): object "selectedIO_reg_3" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1760
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1764): object "selectedIO_reg_3_1" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1764
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1768): object "selectedIO_reg_3_2" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1768
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1772): object "selectedIO_reg_3_3" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1772
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1776): object "selectedIO_reg_3_4" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1776
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1780): object "selectedIO_reg_3_5" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1780
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1784): object "selectedIO_reg_3_6" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1784
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1788): object "selectedIO_reg_3_7" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1788
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1792): object "selectedIO_reg_4" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1792
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1796): object "selectedIO_reg_4_1" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1796
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1800): object "selectedIO_reg_4_2" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1800
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1804): object "selectedIO_reg_4_3" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1804
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1808): object "selectedIO_reg_4_4" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1808
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1812): object "selectedIO_reg_4_5" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1812
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1816): object "selectedIO_reg_4_6" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1816
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1820): object "selectedIO_reg_4_7" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1820
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1824): object "selectedIO_reg_5" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1824
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1828): object "selectedIO_reg_5_1" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1828
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1832): object "selectedIO_reg_5_2" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1832
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1836): object "selectedIO_reg_5_3" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1836
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1840): object "selectedIO_reg_5_4" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1840
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1844): object "selectedIO_reg_5_5" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1844
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1848): object "selectedIO_reg_5_6" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1848
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1852): object "selectedIO_reg_5_7" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1852
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1856): object "selectedIO_reg_6" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1856
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1860): object "selectedIO_reg_6_1" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1860
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1864): object "selectedIO_reg_6_2" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1864
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1868): object "selectedIO_reg_6_3" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1868
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1872): object "selectedIO_reg_6_4" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1872
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1876): object "selectedIO_reg_6_5" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1876
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1880): object "selectedIO_reg_6_6" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1880
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1884): object "selectedIO_reg_6_7" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1884
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1888): object "selectedIO_reg_7" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1888
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1892): object "selectedIO_reg_7_1" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1892
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1896): object "selectedIO_reg_7_2" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1896
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1900): object "selectedIO_reg_7_3" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1900
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1904): object "selectedIO_reg_7_4" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1904
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1908): object "selectedIO_reg_7_5" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1908
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1912): object "selectedIO_reg_7_6" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1912
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1916): object "selectedIO_reg_7_7" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 1916
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2025): object "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2021" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 2025
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2026): object "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2022" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 2026
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2027): object "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2023" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 2027
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2028): object "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2024" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 2028
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2029): object "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2025" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 2029
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2030): object "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2026" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 2030
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2031): object "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2027" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 2031
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2101): object "IF_IF_outport_encoder_89_BIT_3_90_THEN_NOT_out_ETC___d2020" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 2101
Info (12128): Elaborating entity "mkInputQueue" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 2281
Info (12128): Elaborating entity "RegFile_1port" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkInputQueue.v Line: 159
Info (12128): Elaborating entity "mkOutPortFIFO" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 2370
Warning (10036): Verilog HDL or VHDL warning at mkOutPortFIFO.v(241): object "WILL_FIRE_RL_outPortFIFO_ifc_fifo_continuousAssert" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkOutPortFIFO.v Line: 241
Warning (10036): Verilog HDL or VHDL warning at mkOutPortFIFO.v(256): object "outPortFIFO_ifc_fifo_empty_6_EQ_outPortFIFO_if_ETC___d82" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkOutPortFIFO.v Line: 256
Info (12128): Elaborating entity "mkSepRouterAllocator" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 2512
Info (12128): Elaborating entity "mkRouterInputArbitersRoundRobin" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkSepRouterAllocator.v Line: 493
Info (12128): Elaborating entity "module_gen_grant_carry" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_120" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkRouterInputArbitersRoundRobin.v Line: 1091
Info (12128): Elaborating entity "mkRouterOutputArbitersRoundRobin" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkSepRouterAllocator.v Line: 521
Info (12128): Elaborating entity "module_outport_encoder" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v Line: 3178
Info (12128): Elaborating entity "mkNodeTask_host" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga1.v Line: 384
Info (12128): Elaborating entity "mkCnctBridge" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_host.v Line: 211
Warning (10036): Verilog HDL or VHDL warning at mkCnctBridge.v(185): object "port_id_unused" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkCnctBridge.v Line: 185
Info (12128): Elaborating entity "FIFO2" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkCnctBridge.v Line: 290
Info (12128): Elaborating entity "mkNodeTask_echo1" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga1.v Line: 408
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo1.v(142): object "core_dtlogger_dlog" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 142
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo1.v(151): object "core_dtlogger_tlog" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 151
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo1.v(156): object "core_mergeF_m_notDeqPort" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 156
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo1.v(164): object "core_saved_source_address" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 164
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo1.v(190): object "core_task_info" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 190
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo1.v(210): object "fromCore_dtlogger_dlog" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 210
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo1.v(219): object "fromCore_dtlogger_tlog" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 219
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo1.v(348): object "toCore_dtlogger_dlog" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 348
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo1.v(357): object "toCore_dtlogger_tlog" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 357
Warning (10858): Verilog HDL warning at mkNodeTask_echo1.v(533): object TASK_fopen___d171 used but never assigned File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 533
Warning (10858): Verilog HDL warning at mkNodeTask_echo1.v(534): object TASK_fopen___d172 used but never assigned File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 534
Warning (10858): Verilog HDL warning at mkNodeTask_echo1.v(535): object TASK_fopen___d263 used but never assigned File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 535
Warning (10858): Verilog HDL warning at mkNodeTask_echo1.v(536): object TASK_fopen___d264 used but never assigned File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 536
Warning (10858): Verilog HDL warning at mkNodeTask_echo1.v(537): object TASK_fopen___d342 used but never assigned File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 537
Warning (10858): Verilog HDL warning at mkNodeTask_echo1.v(538): object TASK_fopen___d343 used but never assigned File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 538
Warning (10762): Verilog HDL Case Statement warning at mkNodeTask_echo1.v(1503): can't check case statement for completeness because the case expression has too many possible states File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 1503
Info (12128): Elaborating entity "mkCnctBridge" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 615
Warning (10036): Verilog HDL or VHDL warning at mkCnctBridge.v(185): object "port_id_unused" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkCnctBridge.v Line: 185
Info (12128): Elaborating entity "FIFO2" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:core_mergeF_dataQ" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 626
Info (12128): Elaborating entity "FIFO2" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_nw2c_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 670
Info (12128): Elaborating entity "FIFO2" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v Line: 681
Info (12128): Elaborating entity "mkNodeTask_fpga1_4" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga1.v Line: 432
Info (12128): Elaborating entity "mkCnctBridge" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_fpga1_4.v Line: 211
Warning (10036): Verilog HDL or VHDL warning at mkCnctBridge.v(185): object "port_id_unused" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkCnctBridge.v Line: 185
Info (12128): Elaborating entity "mkInterFPGA_LVDS" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkInterFPGA_LVDS:xfpga4" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga1.v Line: 450
Info (12128): Elaborating entity "SizedFIFO" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkInterFPGA_LVDS:xfpga4|SizedFIFO:inout_" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkInterFPGA_LVDS.v Line: 126
Info (12128): Elaborating entity "mkTop_fpga2" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkMFpgaTop.v Line: 116
Info (12128): Elaborating entity "mkNetworkSimple2" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga2.v Line: 262
Info (12128): Elaborating entity "RegFileLoadSyn" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple2.v Line: 3212
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(1): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex Line: 1
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(2): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex Line: 2
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(3): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex Line: 3
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(4): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex Line: 4
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(5): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex Line: 5
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(6): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex Line: 6
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(7): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex Line: 7
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(8): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex Line: 8
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(9): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex Line: 9
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(10): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex Line: 10
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(11): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex Line: 11
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(12): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex Line: 12
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(13): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex Line: 13
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(14): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex Line: 14
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(15): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex Line: 15
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(16): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex Line: 16
Info (12128): Elaborating entity "RegFileLoadSyn" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple2.v Line: 3324
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(1): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex Line: 1
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(2): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex Line: 2
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(3): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex Line: 3
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(4): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex Line: 4
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(5): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex Line: 5
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(6): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex Line: 6
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(7): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex Line: 7
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(8): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex Line: 8
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(9): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex Line: 9
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(10): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex Line: 10
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(11): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex Line: 11
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(12): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex Line: 12
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(13): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex Line: 13
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(14): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex Line: 14
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(15): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex Line: 15
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(16): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex Line: 16
Info (12128): Elaborating entity "RegFileLoadSyn" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple2.v Line: 3436
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(1): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex Line: 1
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(2): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex Line: 2
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(3): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex Line: 3
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(4): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex Line: 4
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(5): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex Line: 5
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(6): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex Line: 6
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(7): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex Line: 7
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(8): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex Line: 8
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(9): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex Line: 9
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(10): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex Line: 10
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(11): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex Line: 11
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(12): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex Line: 12
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(13): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex Line: 13
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(14): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex Line: 14
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(15): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex Line: 15
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(16): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex Line: 16
Info (12128): Elaborating entity "RegFileLoadSyn" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple2.v Line: 3548
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(1): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex Line: 1
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(2): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex Line: 2
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(3): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex Line: 3
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(4): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex Line: 4
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(5): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex Line: 5
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(6): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex Line: 6
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(7): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex Line: 7
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(8): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex Line: 8
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(9): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex Line: 9
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(10): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex Line: 10
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(11): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex Line: 11
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(12): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex Line: 12
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(13): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex Line: 13
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(14): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex Line: 14
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(15): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex Line: 15
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(16): truncated value with size 4 to match size of target (3) File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex Line: 16
Info (12128): Elaborating entity "mkNodeTask_fpga2_5" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga2.v Line: 286
Info (12128): Elaborating entity "mkCnctBridge" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_fpga2_5.v Line: 211
Warning (10036): Verilog HDL or VHDL warning at mkCnctBridge.v(185): object "port_id_unused" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkCnctBridge.v Line: 185
Info (12128): Elaborating entity "mkNodeTask_echo2" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga2.v Line: 310
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo2.v(142): object "core_dtlogger_dlog" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v Line: 142
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo2.v(151): object "core_dtlogger_tlog" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v Line: 151
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo2.v(156): object "core_mergeF_m_notDeqPort" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v Line: 156
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo2.v(164): object "core_saved_source_address" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v Line: 164
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo2.v(190): object "core_task_info" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v Line: 190
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo2.v(210): object "fromCore_dtlogger_dlog" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v Line: 210
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo2.v(219): object "fromCore_dtlogger_tlog" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v Line: 219
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo2.v(348): object "toCore_dtlogger_dlog" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v Line: 348
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo2.v(357): object "toCore_dtlogger_tlog" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v Line: 357
Warning (10858): Verilog HDL warning at mkNodeTask_echo2.v(533): object TASK_fopen___d171 used but never assigned File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v Line: 533
Warning (10858): Verilog HDL warning at mkNodeTask_echo2.v(534): object TASK_fopen___d172 used but never assigned File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v Line: 534
Warning (10858): Verilog HDL warning at mkNodeTask_echo2.v(535): object TASK_fopen___d263 used but never assigned File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v Line: 535
Warning (10858): Verilog HDL warning at mkNodeTask_echo2.v(536): object TASK_fopen___d264 used but never assigned File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v Line: 536
Warning (10858): Verilog HDL warning at mkNodeTask_echo2.v(537): object TASK_fopen___d342 used but never assigned File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v Line: 537
Warning (10858): Verilog HDL warning at mkNodeTask_echo2.v(538): object TASK_fopen___d343 used but never assigned File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v Line: 538
Warning (10762): Verilog HDL Case Statement warning at mkNodeTask_echo2.v(1512): can't check case statement for completeness because the case expression has too many possible states File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v Line: 1512
Info (12128): Elaborating entity "mkCnctBridge" for hierarchy "FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v Line: 615
Warning (10036): Verilog HDL or VHDL warning at mkCnctBridge.v(185): object "port_id_unused" assigned a value but never read File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkCnctBridge.v Line: 185
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_jtag_uart_0" for hierarchy "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 104
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w" for hierarchy "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: /opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r" for hierarchy "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: /opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic" File: /opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: /opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic" File: /opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 133
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/altsyncram_6mc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: /opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/altsyncram_ac71.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: /opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy" File: /opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_onchip_memory2_0" for hierarchy "LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 147
Info (12128): Elaborating entity "altsyncram" for hierarchy "LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "LVDS_echo_FPGA12_qsys_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9gi1.tdf
    Info (12023): Found entity 1: altsyncram_9gi1 File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/altsyncram_9gi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9gi1" for hierarchy "LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9gi1:auto_generated" File: /opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_mm_interconnect_0" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 191
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 420
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 480
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 544
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lvds_echo_fpga12_component_0_avalon_slave_0_translator" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 608
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 672
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 736
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 817
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 898
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 982
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 1023
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router:router" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 1414
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router:router|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001:router_001" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 1430
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001:router_001|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_002" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 1446
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_002|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004:router_004" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 1478
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004_default_decode" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004:router_004|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 1529
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 1552
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 1569
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 1609
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 1649
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 1747
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 1770
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v Line: 1799
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "LVDS_echo_FPGA12_qsys_irq_mapper" for hierarchy "LVDS_echo_FPGA12_qsys_irq_mapper:irq_mapper" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 199
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 262
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v Line: 220
Error (12002): Port "led_out" does not exist in macrofunction "lvds_echo_fpga12_component_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 91
Error (12002): Port "rx_align_done_fpga1" does not exist in macrofunction "lvds_echo_fpga12_component_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 91
Error (12002): Port "rx_align_done_fpga2" does not exist in macrofunction "lvds_echo_fpga12_component_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 91
Error (12002): Port "rx_in_fpga1" does not exist in macrofunction "lvds_echo_fpga12_component_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 91
Error (12002): Port "rx_in_fpga2" does not exist in macrofunction "lvds_echo_fpga12_component_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 91
Error (12002): Port "rx_inclock_fpga1" does not exist in macrofunction "lvds_echo_fpga12_component_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 91
Error (12002): Port "rx_inclock_fpga2" does not exist in macrofunction "lvds_echo_fpga12_component_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 91
Error (12002): Port "tx_align_done_fpga1" does not exist in macrofunction "lvds_echo_fpga12_component_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 91
Error (12002): Port "tx_align_done_fpga2" does not exist in macrofunction "lvds_echo_fpga12_component_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 91
Error (12002): Port "tx_out_fpga1" does not exist in macrofunction "lvds_echo_fpga12_component_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 91
Error (12002): Port "tx_out_fpga2" does not exist in macrofunction "lvds_echo_fpga12_component_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 91
Error (12002): Port "tx_outclock_fpga1" does not exist in macrofunction "lvds_echo_fpga12_component_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 91
Error (12002): Port "tx_outclock_fpga2" does not exist in macrofunction "lvds_echo_fpga12_component_0" File: /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v Line: 91
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/output_files/LVDS_echo_FPGA12.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 269 warnings
    Error: Peak virtual memory: 1167 megabytes
    Error: Processing ended: Tue Jun 19 14:39:07 2018
    Error: Elapsed time: 00:00:19
    Error: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/output_files/LVDS_echo_FPGA12.map.smsg.


