============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/FPGA_ANLU/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     star
   Run Date =   Fri Nov 22 16:18:25 2019

   Run on =     DESKTOP-0V3OOB3
============================================================
RUN-1002 : start command "open_project eglm35.al"
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1003 : finish command "import_device eagle_s20.db -package BG256" in  3.888256s wall, 1.421875s user + 0.640625s system = 2.062500s CPU (53.0%)

RUN-1004 : used memory is 86 MB, reserved memory is 57 MB, peak memory is 87 MB
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: syntax error near 'endmodule' in Top.v(4)
HDL-8007 ERROR: Verilog 2000 keyword endmodule used in incorrect context in Top.v(4)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
RUN-002 WARNING: File  does not exist!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file Top.v
RUN-1002 : start command "download -bit ..\..\..\..\SparkRoad_demo参考例程\2_Buttons&LED\Buttons&LED.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../SparkRoad_demo参考例程/2_Buttons&LED/Buttons&LED.bit"
PRG-8002 ERROR: Cannot open file ../../../../SparkRoad_demo参考例程/2_Buttons&LED/Buttons&LED.bit
GUI-8702 ERROR: Download failed!
RUN-1002 : start command "download -bit ..\..\..\..\SparkRoad_demo参考例程\2_Buttons&LED\Buttons&LED.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../SparkRoad_demo参考例程/2_Buttons&LED/Buttons&LED.bit"
PRG-8002 ERROR: Cannot open file ../../../../SparkRoad_demo参考例程/2_Buttons&LED/Buttons&LED.bit
GUI-8702 ERROR: Download failed!
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  5.348933s wall, 4.687500s user + 1.250000s system = 5.937500s CPU (111.0%)

RUN-1004 : used memory is 218 MB, reserved memory is 260 MB, peak memory is 220 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.019426s wall, 0.750000s user + 1.765625s system = 2.515625s CPU (35.8%)

RUN-1004 : used memory is 240 MB, reserved memory is 286 MB, peak memory is 241 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.865862s wall, 5.812500s user + 3.406250s system = 9.218750s CPU (66.5%)

RUN-1004 : used memory is 98 MB, reserved memory is 139 MB, peak memory is 241 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(25)
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in ../../rtl/eglm35.v(23)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(84)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(107)
HDL-1007 : elaborate module de_code_seg_dp in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.745791s wall, 0.953125s user + 0.437500s system = 1.390625s CPU (79.7%)

RUN-1004 : used memory is 124 MB, reserved memory is 162 MB, peak memory is 241 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
USR-6010 WARNING: ADC constraints: pin echo has no constraint.
USR-6010 WARNING: ADC constraints: pin trig has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "de_code_seg_dp"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1043 : Mark eglm35 as IO macro for instance i8
SYN-5013 WARNING: Undriven net: model "Top" / net "trig" in Top.v(6)
SYN-5014 WARNING: the net's pin: pin "trig" in Top.v(6)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model de_code_seg_dp
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 14 instances.
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4390/438 useful/useless nets, 2486/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 224 instances.
SYN-1015 : Optimize round 1, 512 better
SYN-1014 : Optimize round 2
SYN-1032 : 3912/139 useful/useless nets, 2178/4 useful/useless insts
SYN-1019 : Optimized 882 mux instances.
SYN-1016 : Merged 34 instances.
SYN-1015 : Optimize round 2, 996 better
SYN-1014 : Optimize round 3
SYN-1032 : 2146/922 useful/useless nets, 1235/31 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 3, 136 better
SYN-1014 : Optimize round 4
SYN-1032 : 2006/82 useful/useless nets, 1157/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 94 better
SYN-1014 : Optimize round 5
SYN-1032 : 1865/81 useful/useless nets, 1078/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 5, 83 better
SYN-1014 : Optimize round 6
SYN-1032 : 1734/72 useful/useless nets, 1007/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 20 instances.
SYN-1015 : Optimize round 6, 53 better
SYN-1014 : Optimize round 7
SYN-1032 : 1670/18 useful/useless nets, 971/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 7, 7 better
SYN-1014 : Optimize round 8
SYN-1032 : 1666/4 useful/useless nets, 969/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 8, 6 better
SYN-1014 : Optimize round 9
SYN-1032 : 1662/4 useful/useless nets, 967/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 9, 6 better
SYN-1014 : Optimize round 10
SYN-1032 : 1658/4 useful/useless nets, 965/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 10, 6 better
RUN-1003 : finish command "optimize_rtl" in  4.303213s wall, 3.828125s user + 1.062500s system = 4.890625s CPU (113.7%)

RUN-1004 : used memory is 163 MB, reserved memory is 201 MB, peak memory is 241 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Gate Statistics
#Basic gates          758
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 46
  #bufif1               0
  #MX21               634
  #FADD                 0
  #DFF                 78
  #LATCH                0
#MACRO_ADD             89
#MACRO_EQ               7
#MACRO_MULT             2
#MACRO_MUX            102

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |680    |78     |99     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  1.768782s wall, 1.187500s user + 0.671875s system = 1.859375s CPU (105.1%)

RUN-1004 : used memory is 185 MB, reserved memory is 223 MB, peak memory is 241 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 16 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1669/2 useful/useless nets, 980/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1669/0 useful/useless nets, 980/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1709/12 useful/useless nets, 1020/12 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 69 better
SYN-2501 : Optimize round 2
SYN-1032 : 1706/0 useful/useless nets, 1017/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 89 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 3227/41 useful/useless nets, 2538/41 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 953 (2.94), #lev = 8 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.22 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 842 instances into 979 LUTs, name keeping = 74%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3363/0 useful/useless nets, 2674/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 66 DFF/LATCH to SEQ ...
SYN-4009 : Pack 42 carry chain into lslice
SYN-4007 : Packing 846 adder to BLE ...
SYN-4008 : Packed 846 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1007 LUT to BLE ...
SYN-4008 : Packed 1007 LUT and 66 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 941 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 1007/1664 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Utilization Statistics
#lut                 2271   out of  19600   11.59%
#reg                   66   out of  19600    0.34%
#le                  2271
  #lut only          2205   out of   2271   97.09%
  #reg only             0   out of   2271    0.00%
  #lut&reg             66   out of   2271    2.91%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   16   out of    187    8.56%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |2271  |2271  |66    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  7.132981s wall, 5.484375s user + 2.000000s system = 7.484375s CPU (104.9%)

RUN-1004 : used memory is 210 MB, reserved memory is 236 MB, peak memory is 241 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  2.359274s wall, 1.953125s user + 0.812500s system = 2.765625s CPU (117.2%)

RUN-1004 : used memory is 244 MB, reserved memory is 273 MB, peak memory is 244 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net i4/clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i4/i8/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i4/i8/pll_inst.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i4/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1160 instances
RUN-1001 : 568 mslices, 568 lslices, 16 pads, 0 brams, 2 dsps
RUN-1001 : There are total 2352 nets
RUN-1001 : 1308 nets have 2 pins
RUN-1001 : 953 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1158 instances, 1136 slices, 89 macros(632 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 7393, tnet num: 2350, tinst num: 1158, tnode num: 7533, tedge num: 12642.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 538 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 75 clock pins, and constraint 140 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.666330s wall, 0.531250s user + 0.171875s system = 0.703125s CPU (105.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 707021
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.930449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 623648, overlap = 4.5
PHY-3002 : Step(2): len = 578804, overlap = 4.5
PHY-3002 : Step(3): len = 548334, overlap = 4.5
PHY-3002 : Step(4): len = 523593, overlap = 4.5
PHY-3002 : Step(5): len = 501245, overlap = 4.5
PHY-3002 : Step(6): len = 478291, overlap = 4.5
PHY-3002 : Step(7): len = 431583, overlap = 4.5
PHY-3002 : Step(8): len = 396225, overlap = 4.5
PHY-3002 : Step(9): len = 377664, overlap = 4.5
PHY-3002 : Step(10): len = 349692, overlap = 4.5
PHY-3002 : Step(11): len = 311686, overlap = 6
PHY-3002 : Step(12): len = 292862, overlap = 6.75
PHY-3002 : Step(13): len = 275544, overlap = 6.5
PHY-3002 : Step(14): len = 228108, overlap = 5.75
PHY-3002 : Step(15): len = 203020, overlap = 9
PHY-3002 : Step(16): len = 195567, overlap = 10
PHY-3002 : Step(17): len = 157331, overlap = 14.75
PHY-3002 : Step(18): len = 128042, overlap = 22
PHY-3002 : Step(19): len = 122752, overlap = 22.5
PHY-3002 : Step(20): len = 107742, overlap = 24.75
PHY-3002 : Step(21): len = 91856.3, overlap = 30
PHY-3002 : Step(22): len = 86274.1, overlap = 31.75
PHY-3002 : Step(23): len = 80086.2, overlap = 32.25
PHY-3002 : Step(24): len = 74926.1, overlap = 33.75
PHY-3002 : Step(25): len = 71709.6, overlap = 32.25
PHY-3002 : Step(26): len = 68670.7, overlap = 35.25
PHY-3002 : Step(27): len = 66176.9, overlap = 36.25
PHY-3002 : Step(28): len = 63943.8, overlap = 38.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.69755e-06
PHY-3002 : Step(29): len = 62924.6, overlap = 37.75
PHY-3002 : Step(30): len = 62890.8, overlap = 35.75
PHY-3002 : Step(31): len = 62513.6, overlap = 33
PHY-3002 : Step(32): len = 62677.2, overlap = 26.75
PHY-3002 : Step(33): len = 61877.6, overlap = 25
PHY-3002 : Step(34): len = 61313.2, overlap = 23.5
PHY-3002 : Step(35): len = 60328.9, overlap = 21.75
PHY-3002 : Step(36): len = 58341.3, overlap = 14.5
PHY-3002 : Step(37): len = 57011.3, overlap = 12.75
PHY-3002 : Step(38): len = 55749.9, overlap = 10.75
PHY-3002 : Step(39): len = 54766.7, overlap = 10.75
PHY-3002 : Step(40): len = 52691.2, overlap = 10.75
PHY-3002 : Step(41): len = 51248.6, overlap = 11.25
PHY-3002 : Step(42): len = 50325.4, overlap = 10.25
PHY-3002 : Step(43): len = 49545.7, overlap = 10.5
PHY-3002 : Step(44): len = 48806, overlap = 12
PHY-3002 : Step(45): len = 48454.2, overlap = 14
PHY-3002 : Step(46): len = 47612.1, overlap = 12.75
PHY-3002 : Step(47): len = 46675.5, overlap = 14.5
PHY-3002 : Step(48): len = 46421.1, overlap = 13.5
PHY-3002 : Step(49): len = 45869.7, overlap = 13.5
PHY-3002 : Step(50): len = 45582.6, overlap = 13.5
PHY-3002 : Step(51): len = 45430.5, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.53951e-05
PHY-3002 : Step(52): len = 45128.2, overlap = 14
PHY-3002 : Step(53): len = 45145.9, overlap = 14
PHY-3002 : Step(54): len = 45139.5, overlap = 14.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.07902e-05
PHY-3002 : Step(55): len = 45641.8, overlap = 13
PHY-3002 : Step(56): len = 45978.3, overlap = 13
PHY-3002 : Step(57): len = 46521.8, overlap = 10.5
PHY-3002 : Step(58): len = 47034.1, overlap = 9.25
PHY-3002 : Step(59): len = 46735.3, overlap = 9.25
PHY-3002 : Step(60): len = 46685, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022478s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.930449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.29455e-06
PHY-3002 : Step(61): len = 47525.4, overlap = 18.25
PHY-3002 : Step(62): len = 47489.3, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.58909e-06
PHY-3002 : Step(63): len = 47244.9, overlap = 18.75
PHY-3002 : Step(64): len = 47221.5, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.17819e-06
PHY-3002 : Step(65): len = 47027.6, overlap = 19
PHY-3002 : Step(66): len = 47033, overlap = 19
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.930449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.0359e-05
PHY-3002 : Step(67): len = 47066.1, overlap = 57.5
PHY-3002 : Step(68): len = 47099.3, overlap = 57.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.0718e-05
PHY-3002 : Step(69): len = 47322.6, overlap = 56.25
PHY-3002 : Step(70): len = 47622, overlap = 55.25
PHY-3002 : Step(71): len = 51691, overlap = 43.75
PHY-3002 : Step(72): len = 52126.3, overlap = 42.25
PHY-3002 : Step(73): len = 52502.4, overlap = 39.25
PHY-3002 : Step(74): len = 52771.1, overlap = 36.75
PHY-3002 : Step(75): len = 52729.9, overlap = 37.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.1436e-05
PHY-3002 : Step(76): len = 53247.7, overlap = 35.5
PHY-3002 : Step(77): len = 53416, overlap = 35.25
PHY-3002 : Step(78): len = 54367.9, overlap = 32.5
PHY-3002 : Step(79): len = 55012.6, overlap = 32.5
PHY-3002 : Step(80): len = 56883.9, overlap = 27.75
PHY-3002 : Step(81): len = 57970.5, overlap = 29
PHY-3002 : Step(82): len = 58573.9, overlap = 28.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.2872e-05
PHY-3002 : Step(83): len = 59047.8, overlap = 26.25
PHY-3002 : Step(84): len = 59306.5, overlap = 26
PHY-3002 : Step(85): len = 59823.8, overlap = 26.25
PHY-3002 : Step(86): len = 60221.9, overlap = 28.25
PHY-3002 : Step(87): len = 60367.2, overlap = 28.75
PHY-3002 : Step(88): len = 60246.2, overlap = 28
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.436740s wall, 0.406250s user + 0.359375s system = 0.765625s CPU (175.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.930449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000344502
PHY-3002 : Step(89): len = 73934.6, overlap = 7.5
PHY-3002 : Step(90): len = 72079.5, overlap = 9.25
PHY-3002 : Step(91): len = 69656, overlap = 14.5
PHY-3002 : Step(92): len = 67664, overlap = 24.25
PHY-3002 : Step(93): len = 66324.6, overlap = 31
PHY-3002 : Step(94): len = 65969, overlap = 34.25
PHY-3002 : Step(95): len = 65813.3, overlap = 33.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000689005
PHY-3002 : Step(96): len = 66461.8, overlap = 34.25
PHY-3002 : Step(97): len = 66709.2, overlap = 34.75
PHY-3002 : Step(98): len = 66709.2, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00137801
PHY-3002 : Step(99): len = 67210.5, overlap = 35.25
PHY-3002 : Step(100): len = 67567.6, overlap = 33.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048766s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (64.1%)

PHY-3001 : Legalized: Len = 72891.4, Over = 0
PHY-3001 : Final: Len = 72891.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 102128, over cnt = 45(0%), over = 55, worst = 2
PHY-1002 : len = 102400, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 102504, over cnt = 16(0%), over = 18, worst = 2
PHY-1002 : len = 102536, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 102608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.198661s wall, 0.156250s user + 0.109375s system = 0.265625s CPU (133.7%)

RUN-1003 : finish command "place" in  16.180941s wall, 19.937500s user + 9.078125s system = 29.015625s CPU (179.3%)

RUN-1004 : used memory is 267 MB, reserved memory is 296 MB, peak memory is 287 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 1259 to 951
PHY-1001 : Pin misalignment score is improved from 951 to 945
PHY-1001 : Pin misalignment score is improved from 945 to 945
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 1160 instances
RUN-1001 : 568 mslices, 568 lslices, 16 pads, 0 brams, 2 dsps
RUN-1001 : There are total 2352 nets
RUN-1001 : 1308 nets have 2 pins
RUN-1001 : 953 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 102128, over cnt = 45(0%), over = 55, worst = 2
PHY-1002 : len = 102400, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 102504, over cnt = 16(0%), over = 18, worst = 2
PHY-1002 : len = 102536, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 102608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.132242s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (165.4%)

PHY-1001 : End global routing;  0.519337s wall, 0.609375s user + 0.062500s system = 0.671875s CPU (129.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net i4/clk0_out will be merged with clock i4/i8/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.237159s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (32.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 76% nets.
PHY-1002 : len = 149208, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 7.153919s wall, 6.312500s user + 1.703125s system = 8.015625s CPU (112.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 149144, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.082802s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (151.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 149160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 149160
PHY-1001 : End DR Iter 2; 0.045623s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net i4/clk0_out will be merged with clock i4/i8/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  26.889433s wall, 22.171875s user + 6.734375s system = 28.906250s CPU (107.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  30.583279s wall, 25.515625s user + 7.515625s system = 33.031250s CPU (108.0%)

RUN-1004 : used memory is 159 MB, reserved memory is 423 MB, peak memory is 441 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Utilization Statistics
#lut                 2271   out of  19600   11.59%
#reg                   66   out of  19600    0.34%
#le                  2271
  #lut only          2205   out of   2271   97.09%
  #reg only             0   out of   2271    0.00%
  #lut&reg             66   out of   2271    2.91%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   15   out of    187    8.02%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  3.037714s wall, 2.031250s user + 1.359375s system = 3.390625s CPU (111.6%)

RUN-1004 : used memory is 259 MB, reserved memory is 407 MB, peak memory is 441 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 1160
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 2352, pip num: 14746
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 786 valid insts, and 55690 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  8.854168s wall, 19.328125s user + 1.875000s system = 21.203125s CPU (239.5%)

RUN-1004 : used memory is 292 MB, reserved memory is 430 MB, peak memory is 441 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in ../../rtl/eglm35.v(23)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(84)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(107)
HDL-1007 : elaborate module de_code_seg_dp in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.858056s wall, 1.000000s user + 0.500000s system = 1.500000s CPU (80.7%)

RUN-1004 : used memory is 130 MB, reserved memory is 314 MB, peak memory is 441 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
USR-6010 WARNING: ADC constraints: pin echo has no constraint.
USR-6010 WARNING: ADC constraints: pin trig has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "de_code_seg_dp"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1043 : Mark eglm35 as IO macro for instance i8
SYN-5013 WARNING: Undriven net: model "Top" / net "trig" in Top.v(6)
SYN-5014 WARNING: the net's pin: pin "trig" in Top.v(6)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model de_code_seg_dp
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 14 instances.
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4390/438 useful/useless nets, 2486/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1016 : Merged 224 instances.
SYN-1015 : Optimize round 1, 512 better
SYN-1014 : Optimize round 2
SYN-1032 : 3912/139 useful/useless nets, 2178/4 useful/useless insts
SYN-1019 : Optimized 882 mux instances.
SYN-1016 : Merged 34 instances.
SYN-1015 : Optimize round 2, 996 better
SYN-1014 : Optimize round 3
SYN-1032 : 2146/922 useful/useless nets, 1235/31 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 3, 136 better
SYN-1014 : Optimize round 4
SYN-1032 : 2006/82 useful/useless nets, 1157/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 94 better
SYN-1014 : Optimize round 5
SYN-1032 : 1865/81 useful/useless nets, 1078/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 5, 83 better
SYN-1014 : Optimize round 6
SYN-1032 : 1734/72 useful/useless nets, 1007/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 20 instances.
SYN-1015 : Optimize round 6, 53 better
SYN-1014 : Optimize round 7
SYN-1032 : 1670/18 useful/useless nets, 971/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 7, 7 better
SYN-1014 : Optimize round 8
SYN-1032 : 1666/4 useful/useless nets, 969/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 8, 6 better
SYN-1014 : Optimize round 9
SYN-1032 : 1662/4 useful/useless nets, 967/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 9, 6 better
SYN-1014 : Optimize round 10
SYN-1032 : 1658/4 useful/useless nets, 965/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 10, 6 better
RUN-1003 : finish command "optimize_rtl" in  5.110487s wall, 4.843750s user + 1.265625s system = 6.109375s CPU (119.5%)

RUN-1004 : used memory is 162 MB, reserved memory is 343 MB, peak memory is 441 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Gate Statistics
#Basic gates          758
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 46
  #bufif1               0
  #MX21               634
  #FADD                 0
  #DFF                 78
  #LATCH                0
#MACRO_ADD             89
#MACRO_EQ               7
#MACRO_MULT             2
#MACRO_MUX            102

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |680    |78     |99     |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  1.968546s wall, 1.171875s user + 0.718750s system = 1.890625s CPU (96.0%)

RUN-1004 : used memory is 190 MB, reserved memory is 347 MB, peak memory is 441 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 16 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1669/2 useful/useless nets, 980/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1669/0 useful/useless nets, 980/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1709/12 useful/useless nets, 1020/12 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 69 better
SYN-2501 : Optimize round 2
SYN-1032 : 1706/0 useful/useless nets, 1017/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 89 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 3227/41 useful/useless nets, 2538/41 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 953 (2.94), #lev = 8 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.20 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 842 instances into 979 LUTs, name keeping = 74%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3363/0 useful/useless nets, 2674/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 66 DFF/LATCH to SEQ ...
SYN-4009 : Pack 42 carry chain into lslice
SYN-4007 : Packing 846 adder to BLE ...
SYN-4008 : Packed 846 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1007 LUT to BLE ...
SYN-4008 : Packed 1007 LUT and 66 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 941 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 1007/1664 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Utilization Statistics
#lut                 2271   out of  19600   11.59%
#reg                   66   out of  19600    0.34%
#le                  2271
  #lut only          2205   out of   2271   97.09%
  #reg only             0   out of   2271    0.00%
  #lut&reg             66   out of   2271    2.91%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   16   out of    187    8.56%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |2271  |2271  |66    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  7.310288s wall, 5.734375s user + 2.078125s system = 7.812500s CPU (106.9%)

RUN-1004 : used memory is 209 MB, reserved memory is 353 MB, peak memory is 441 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  2.361886s wall, 2.156250s user + 0.656250s system = 2.812500s CPU (119.1%)

RUN-1004 : used memory is 236 MB, reserved memory is 375 MB, peak memory is 441 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net eglm35_init/clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll eglm35_init/i8/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll eglm35_init/i8/pll_inst.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net eglm35_init/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1160 instances
RUN-1001 : 568 mslices, 568 lslices, 16 pads, 0 brams, 2 dsps
RUN-1001 : There are total 2352 nets
RUN-1001 : 1308 nets have 2 pins
RUN-1001 : 953 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1158 instances, 1136 slices, 89 macros(632 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 7393, tnet num: 2350, tinst num: 1158, tnode num: 7533, tedge num: 12642.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 538 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 75 clock pins, and constraint 140 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.609377s wall, 0.500000s user + 0.187500s system = 0.687500s CPU (112.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 707021
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.930449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(101): len = 623648, overlap = 4.5
PHY-3002 : Step(102): len = 578804, overlap = 4.5
PHY-3002 : Step(103): len = 548334, overlap = 4.5
PHY-3002 : Step(104): len = 523593, overlap = 4.5
PHY-3002 : Step(105): len = 501245, overlap = 4.5
PHY-3002 : Step(106): len = 478291, overlap = 4.5
PHY-3002 : Step(107): len = 431583, overlap = 4.5
PHY-3002 : Step(108): len = 396225, overlap = 4.5
PHY-3002 : Step(109): len = 377664, overlap = 4.5
PHY-3002 : Step(110): len = 349692, overlap = 4.5
PHY-3002 : Step(111): len = 311686, overlap = 6
PHY-3002 : Step(112): len = 292862, overlap = 6.75
PHY-3002 : Step(113): len = 275544, overlap = 6.5
PHY-3002 : Step(114): len = 228108, overlap = 5.75
PHY-3002 : Step(115): len = 203020, overlap = 9
PHY-3002 : Step(116): len = 195567, overlap = 10
PHY-3002 : Step(117): len = 157331, overlap = 14.75
PHY-3002 : Step(118): len = 128042, overlap = 22
PHY-3002 : Step(119): len = 122752, overlap = 22.5
PHY-3002 : Step(120): len = 107742, overlap = 24.75
PHY-3002 : Step(121): len = 91856.3, overlap = 30
PHY-3002 : Step(122): len = 86274.1, overlap = 31.75
PHY-3002 : Step(123): len = 80086.2, overlap = 32.25
PHY-3002 : Step(124): len = 74926.1, overlap = 33.75
PHY-3002 : Step(125): len = 71709.6, overlap = 32.25
PHY-3002 : Step(126): len = 68670.7, overlap = 35.25
PHY-3002 : Step(127): len = 66176.9, overlap = 36.25
PHY-3002 : Step(128): len = 63943.8, overlap = 38.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.69755e-06
PHY-3002 : Step(129): len = 62924.6, overlap = 37.75
PHY-3002 : Step(130): len = 62890.8, overlap = 35.75
PHY-3002 : Step(131): len = 62513.6, overlap = 33
PHY-3002 : Step(132): len = 62677.2, overlap = 26.75
PHY-3002 : Step(133): len = 61877.6, overlap = 25
PHY-3002 : Step(134): len = 61313.2, overlap = 23.5
PHY-3002 : Step(135): len = 60328.9, overlap = 21.75
PHY-3002 : Step(136): len = 58341.3, overlap = 14.5
PHY-3002 : Step(137): len = 57011.3, overlap = 12.75
PHY-3002 : Step(138): len = 55749.9, overlap = 10.75
PHY-3002 : Step(139): len = 54766.7, overlap = 10.75
PHY-3002 : Step(140): len = 52691.2, overlap = 10.75
PHY-3002 : Step(141): len = 51248.6, overlap = 11.25
PHY-3002 : Step(142): len = 50325.4, overlap = 10.25
PHY-3002 : Step(143): len = 49545.7, overlap = 10.5
PHY-3002 : Step(144): len = 48806, overlap = 12
PHY-3002 : Step(145): len = 48454.2, overlap = 14
PHY-3002 : Step(146): len = 47612.1, overlap = 12.75
PHY-3002 : Step(147): len = 46675.5, overlap = 14.5
PHY-3002 : Step(148): len = 46421.1, overlap = 13.5
PHY-3002 : Step(149): len = 45869.7, overlap = 13.5
PHY-3002 : Step(150): len = 45582.6, overlap = 13.5
PHY-3002 : Step(151): len = 45430.5, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.53951e-05
PHY-3002 : Step(152): len = 45128.2, overlap = 14
PHY-3002 : Step(153): len = 45145.9, overlap = 14
PHY-3002 : Step(154): len = 45139.5, overlap = 14.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.07902e-05
PHY-3002 : Step(155): len = 45641.8, overlap = 13
PHY-3002 : Step(156): len = 45978.3, overlap = 13
PHY-3002 : Step(157): len = 46521.8, overlap = 10.5
PHY-3002 : Step(158): len = 47034.1, overlap = 9.25
PHY-3002 : Step(159): len = 46735.3, overlap = 9.25
PHY-3002 : Step(160): len = 46685, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048422s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (96.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.930449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.29455e-06
PHY-3002 : Step(161): len = 47525.4, overlap = 18.25
PHY-3002 : Step(162): len = 47489.3, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.58909e-06
PHY-3002 : Step(163): len = 47244.9, overlap = 18.75
PHY-3002 : Step(164): len = 47221.5, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.17819e-06
PHY-3002 : Step(165): len = 47027.6, overlap = 19
PHY-3002 : Step(166): len = 47033, overlap = 19
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.930449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.0359e-05
PHY-3002 : Step(167): len = 47066.1, overlap = 57.5
PHY-3002 : Step(168): len = 47099.3, overlap = 57.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.0718e-05
PHY-3002 : Step(169): len = 47322.6, overlap = 56.25
PHY-3002 : Step(170): len = 47622, overlap = 55.25
PHY-3002 : Step(171): len = 51691, overlap = 43.75
PHY-3002 : Step(172): len = 52126.3, overlap = 42.25
PHY-3002 : Step(173): len = 52502.4, overlap = 39.25
PHY-3002 : Step(174): len = 52771.1, overlap = 36.75
PHY-3002 : Step(175): len = 52729.9, overlap = 37.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.1436e-05
PHY-3002 : Step(176): len = 53247.7, overlap = 35.5
PHY-3002 : Step(177): len = 53416, overlap = 35.25
PHY-3002 : Step(178): len = 54367.9, overlap = 32.5
PHY-3002 : Step(179): len = 55012.6, overlap = 32.5
PHY-3002 : Step(180): len = 56883.9, overlap = 27.75
PHY-3002 : Step(181): len = 57970.5, overlap = 29
PHY-3002 : Step(182): len = 58573.9, overlap = 28.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.2872e-05
PHY-3002 : Step(183): len = 59047.8, overlap = 26.25
PHY-3002 : Step(184): len = 59306.5, overlap = 26
PHY-3002 : Step(185): len = 59823.8, overlap = 26.25
PHY-3002 : Step(186): len = 60221.9, overlap = 28.25
PHY-3002 : Step(187): len = 60367.2, overlap = 28.75
PHY-3002 : Step(188): len = 60246.2, overlap = 28
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.547760s wall, 0.546875s user + 0.468750s system = 1.015625s CPU (185.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.930449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000344502
PHY-3002 : Step(189): len = 73934.6, overlap = 7.5
PHY-3002 : Step(190): len = 72079.5, overlap = 9.25
PHY-3002 : Step(191): len = 69656, overlap = 14.5
PHY-3002 : Step(192): len = 67664, overlap = 24.25
PHY-3002 : Step(193): len = 66324.6, overlap = 31
PHY-3002 : Step(194): len = 65969, overlap = 34.25
PHY-3002 : Step(195): len = 65813.3, overlap = 33.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000689005
PHY-3002 : Step(196): len = 66461.8, overlap = 34.25
PHY-3002 : Step(197): len = 66709.2, overlap = 34.75
PHY-3002 : Step(198): len = 66709.2, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00137801
PHY-3002 : Step(199): len = 67210.5, overlap = 35.25
PHY-3002 : Step(200): len = 67567.6, overlap = 33.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048264s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (129.5%)

PHY-3001 : Legalized: Len = 72891.4, Over = 0
PHY-3001 : Final: Len = 72891.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 102128, over cnt = 45(0%), over = 55, worst = 2
PHY-1002 : len = 102400, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 102504, over cnt = 16(0%), over = 18, worst = 2
PHY-1002 : len = 102536, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 102608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.218623s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (107.2%)

RUN-1003 : finish command "place" in  28.551193s wall, 20.640625s user + 8.156250s system = 28.796875s CPU (100.9%)

RUN-1004 : used memory is 94 MB, reserved memory is 409 MB, peak memory is 441 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 1259 to 951
PHY-1001 : Pin misalignment score is improved from 951 to 945
PHY-1001 : Pin misalignment score is improved from 945 to 945
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 1160 instances
RUN-1001 : 568 mslices, 568 lslices, 16 pads, 0 brams, 2 dsps
RUN-1001 : There are total 2352 nets
RUN-1001 : 1308 nets have 2 pins
RUN-1001 : 953 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 102128, over cnt = 45(0%), over = 55, worst = 2
PHY-1002 : len = 102400, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 102504, over cnt = 16(0%), over = 18, worst = 2
PHY-1002 : len = 102536, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 102608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.166504s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (122.0%)

PHY-1001 : End global routing;  0.808378s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (90.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net eglm35_init/clk0_out will be merged with clock eglm35_init/i8/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.534086s wall, 0.093750s user + 0.109375s system = 0.203125s CPU (38.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000039s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 76% nets.
PHY-1002 : len = 149208, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 13.973319s wall, 7.890625s user + 2.109375s system = 10.000000s CPU (71.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 149144, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.110413s wall, 0.046875s user + 0.078125s system = 0.125000s CPU (113.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 149160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 149160
PHY-1001 : End DR Iter 2; 0.041582s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (112.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net eglm35_init/clk0_out will be merged with clock eglm35_init/i8/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  32.343684s wall, 13.328125s user + 8.390625s system = 21.718750s CPU (67.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  42.482542s wall, 18.562500s user + 8.734375s system = 27.296875s CPU (64.3%)

RUN-1004 : used memory is 98 MB, reserved memory is 415 MB, peak memory is 441 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Utilization Statistics
#lut                 2271   out of  19600   11.59%
#reg                   66   out of  19600    0.34%
#le                  2271
  #lut only          2205   out of   2271   97.09%
  #reg only             0   out of   2271    0.00%
  #lut&reg             66   out of   2271    2.91%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   15   out of    187    8.02%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  8.879423s wall, 2.515625s user + 1.546875s system = 4.062500s CPU (45.8%)

RUN-1004 : used memory is 200 MB, reserved memory is 415 MB, peak memory is 441 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 1160
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 2352, pip num: 14746
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 786 valid insts, and 55690 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  15.225634s wall, 20.406250s user + 2.015625s system = 22.421875s CPU (147.3%)

RUN-1004 : used memory is 122 MB, reserved memory is 432 MB, peak memory is 441 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in ../../rtl/eglm35.v(23)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(84)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(107)
HDL-1007 : elaborate module de_code_seg_dp in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(37)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  2.457568s wall, 1.640625s user + 0.671875s system = 2.312500s CPU (94.1%)

RUN-1004 : used memory is 167 MB, reserved memory is 366 MB, peak memory is 441 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
USR-6010 WARNING: ADC constraints: pin echo has no constraint.
USR-6010 WARNING: ADC constraints: pin trig has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "eglm35"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "de_code_seg_dp"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
SYN-1012 : SanityCheck: Model "rs04_dri"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1043 : Mark eglm35 as IO macro for instance i8
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model eglm35
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model de_code_seg_dp
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 14 instances.
SYN-1011 : Flatten model rs04_dri
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4525/5260 useful/useless nets, 2590/2536 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 316 instances.
SYN-1015 : Optimize round 1, 7755 better
SYN-1014 : Optimize round 2
SYN-1032 : 4016/141 useful/useless nets, 2251/36 useful/useless insts
SYN-1019 : Optimized 882 mux instances.
SYN-1016 : Merged 34 instances.
SYN-1015 : Optimize round 2, 1028 better
SYN-1014 : Optimize round 3
SYN-1032 : 2250/922 useful/useless nets, 1308/31 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 3, 136 better
SYN-1014 : Optimize round 4
SYN-1032 : 2110/82 useful/useless nets, 1230/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 4, 94 better
SYN-1014 : Optimize round 5
SYN-1032 : 1969/81 useful/useless nets, 1151/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 5, 83 better
SYN-1014 : Optimize round 6
SYN-1032 : 1838/72 useful/useless nets, 1080/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 20 instances.
SYN-1015 : Optimize round 6, 53 better
SYN-1014 : Optimize round 7
SYN-1032 : 1774/18 useful/useless nets, 1044/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 7, 7 better
SYN-1014 : Optimize round 8
SYN-1032 : 1770/4 useful/useless nets, 1042/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 8, 6 better
SYN-1014 : Optimize round 9
SYN-1032 : 1766/4 useful/useless nets, 1040/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 9, 6 better
SYN-1014 : Optimize round 10
SYN-1032 : 1762/4 useful/useless nets, 1038/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 10, 6 better
RUN-1003 : finish command "optimize_rtl" in  5.657989s wall, 5.234375s user + 1.093750s system = 6.328125s CPU (111.8%)

RUN-1004 : used memory is 213 MB, reserved memory is 414 MB, peak memory is 441 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Gate Statistics
#Basic gates          827
  #and                  2
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 48
  #bufif1               0
  #MX21               666
  #FADD                 0
  #DFF                111
  #LATCH                0
#MACRO_ADD             93
#MACRO_EQ               7
#MACRO_MULT             2
#MACRO_MUX            102

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |716    |111    |103    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.539614s wall, 1.859375s user + 0.828125s system = 2.687500s CPU (105.8%)

RUN-1004 : used memory is 236 MB, reserved memory is 416 MB, peak memory is 441 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1774/1 useful/useless nets, 1053/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1774/0 useful/useless nets, 1053/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1813/12 useful/useless nets, 1092/12 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 70 better
SYN-2501 : Optimize round 2
SYN-1032 : 1810/0 useful/useless nets, 1089/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 93 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 3463/41 useful/useless nets, 2742/41 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 986 (2.91), #lev = 8 (3.77)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.30 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 879 instances into 1012 LUTs, name keeping = 75%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3594/0 useful/useless nets, 2873/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 98 DFF/LATCH to SEQ ...
SYN-4009 : Pack 43 carry chain into lslice
SYN-4007 : Packing 948 adder to BLE ...
SYN-4008 : Packed 948 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1040 LUT to BLE ...
SYN-4008 : Packed 1040 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 942 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 1040/1756 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Utilization Statistics
#lut                 2424   out of  19600   12.37%
#reg                   98   out of  19600    0.50%
#le                  2424
  #lut only          2326   out of   2424   95.96%
  #reg only             0   out of   2424    0.00%
  #lut&reg             98   out of   2424    4.04%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   15   out of    187    8.02%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |2424  |2424  |98    |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  8.900923s wall, 5.750000s user + 2.203125s system = 7.953125s CPU (89.4%)

RUN-1004 : used memory is 262 MB, reserved memory is 428 MB, peak memory is 441 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  3.283510s wall, 2.812500s user + 1.093750s system = 3.906250s CPU (119.0%)

RUN-1004 : used memory is 289 MB, reserved memory is 453 MB, peak memory is 441 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net eglm35_init/clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll eglm35_init/i8/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll eglm35_init/i8/pll_inst.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net eglm35_init/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1236 instances
RUN-1001 : 606 mslices, 607 lslices, 15 pads, 0 brams, 2 dsps
RUN-1001 : There are total 2475 nets
RUN-1001 : 1397 nets have 2 pins
RUN-1001 : 986 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1234 instances, 1213 slices, 93 macros(692 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 7802, tnet num: 2473, tinst num: 1234, tnode num: 8006, tedge num: 13346.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 538 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2473 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 107 clock pins, and constraint 204 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.769346s wall, 0.515625s user + 0.140625s system = 0.656250s CPU (85.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 712188
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.925735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(201): len = 609343, overlap = 4.5
PHY-3002 : Step(202): len = 559914, overlap = 4.5
PHY-3002 : Step(203): len = 520509, overlap = 4.5
PHY-3002 : Step(204): len = 496619, overlap = 4.5
PHY-3002 : Step(205): len = 475335, overlap = 4.5
PHY-3002 : Step(206): len = 445977, overlap = 4.5
PHY-3002 : Step(207): len = 421653, overlap = 4.5
PHY-3002 : Step(208): len = 388535, overlap = 4.5
PHY-3002 : Step(209): len = 357190, overlap = 4.5
PHY-3002 : Step(210): len = 332961, overlap = 4.5
PHY-3002 : Step(211): len = 309437, overlap = 4.5
PHY-3002 : Step(212): len = 281878, overlap = 4.5
PHY-3002 : Step(213): len = 256619, overlap = 4.5
PHY-3002 : Step(214): len = 238808, overlap = 5
PHY-3002 : Step(215): len = 218504, overlap = 8
PHY-3002 : Step(216): len = 189289, overlap = 4.5
PHY-3002 : Step(217): len = 169679, overlap = 13
PHY-3002 : Step(218): len = 158708, overlap = 11
PHY-3002 : Step(219): len = 121851, overlap = 21.75
PHY-3002 : Step(220): len = 106779, overlap = 21.5
PHY-3002 : Step(221): len = 102601, overlap = 22
PHY-3002 : Step(222): len = 82334.9, overlap = 28.5
PHY-3002 : Step(223): len = 73356.6, overlap = 32.75
PHY-3002 : Step(224): len = 69926.5, overlap = 33.5
PHY-3002 : Step(225): len = 67594.4, overlap = 32.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.6116e-06
PHY-3002 : Step(226): len = 66182, overlap = 32.75
PHY-3002 : Step(227): len = 64902.9, overlap = 21
PHY-3002 : Step(228): len = 65866.8, overlap = 9.75
PHY-3002 : Step(229): len = 63556.9, overlap = 12.5
PHY-3002 : Step(230): len = 62324.6, overlap = 12.5
PHY-3002 : Step(231): len = 61735.5, overlap = 13.25
PHY-3002 : Step(232): len = 58931.8, overlap = 14.5
PHY-3002 : Step(233): len = 56261.2, overlap = 17
PHY-3002 : Step(234): len = 55133.1, overlap = 17
PHY-3002 : Step(235): len = 53115.1, overlap = 17.75
PHY-3002 : Step(236): len = 51650.8, overlap = 17.5
PHY-3002 : Step(237): len = 49900.1, overlap = 18.5
PHY-3002 : Step(238): len = 48029.9, overlap = 18.5
PHY-3002 : Step(239): len = 47589.7, overlap = 18.5
PHY-3002 : Step(240): len = 46564.2, overlap = 18
PHY-3002 : Step(241): len = 45816.2, overlap = 18.5
PHY-3002 : Step(242): len = 44918.6, overlap = 18.75
PHY-3002 : Step(243): len = 44104.5, overlap = 18.75
PHY-3002 : Step(244): len = 43201.1, overlap = 17.75
PHY-3002 : Step(245): len = 42518.2, overlap = 18.25
PHY-3002 : Step(246): len = 42108.1, overlap = 17.75
PHY-3002 : Step(247): len = 41888.6, overlap = 18
PHY-3002 : Step(248): len = 41793.9, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.72232e-05
PHY-3002 : Step(249): len = 41548.4, overlap = 18.5
PHY-3002 : Step(250): len = 41525, overlap = 18.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.44464e-05
PHY-3002 : Step(251): len = 41674.4, overlap = 18.75
PHY-3002 : Step(252): len = 41739.5, overlap = 18.75
PHY-3002 : Step(253): len = 41934.8, overlap = 14.75
PHY-3002 : Step(254): len = 41985.3, overlap = 14.5
PHY-3002 : Step(255): len = 42154.7, overlap = 13.5
PHY-3002 : Step(256): len = 42313.2, overlap = 13.25
PHY-3002 : Step(257): len = 43265.2, overlap = 12.75
PHY-3002 : Step(258): len = 43505.9, overlap = 12.75
PHY-3002 : Step(259): len = 43693.6, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.091263s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (85.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.31189e-06
PHY-3002 : Step(260): len = 43685.6, overlap = 27.5
PHY-3002 : Step(261): len = 43612.5, overlap = 27.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.62377e-06
PHY-3002 : Step(262): len = 43408.7, overlap = 27.75
PHY-3002 : Step(263): len = 43311.5, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.24755e-06
PHY-3002 : Step(264): len = 43147.4, overlap = 27.75
PHY-3002 : Step(265): len = 43112.8, overlap = 27.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.91931e-06
PHY-3002 : Step(266): len = 43153.4, overlap = 50.25
PHY-3002 : Step(267): len = 43196.2, overlap = 49.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.38386e-05
PHY-3002 : Step(268): len = 43518.6, overlap = 49
PHY-3002 : Step(269): len = 43841.1, overlap = 47.25
PHY-3002 : Step(270): len = 47453.8, overlap = 40.75
PHY-3002 : Step(271): len = 48870.2, overlap = 38
PHY-3002 : Step(272): len = 49016.9, overlap = 39.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.76772e-05
PHY-3002 : Step(273): len = 49192.2, overlap = 37.5
PHY-3002 : Step(274): len = 49334.6, overlap = 37.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.229140s wall, 0.187500s user + 0.250000s system = 0.437500s CPU (190.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000267256
PHY-3002 : Step(275): len = 78571.8, overlap = 14
PHY-3002 : Step(276): len = 76724, overlap = 21.75
PHY-3002 : Step(277): len = 73703.2, overlap = 33.5
PHY-3002 : Step(278): len = 72506.4, overlap = 40.75
PHY-3002 : Step(279): len = 71908.8, overlap = 41.5
PHY-3002 : Step(280): len = 71434.4, overlap = 41.75
PHY-3002 : Step(281): len = 71039.6, overlap = 42
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000534511
PHY-3002 : Step(282): len = 73061, overlap = 39.75
PHY-3002 : Step(283): len = 74166, overlap = 38.5
PHY-3002 : Step(284): len = 74183.2, overlap = 37.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00106902
PHY-3002 : Step(285): len = 75501.8, overlap = 36.75
PHY-3002 : Step(286): len = 76843.8, overlap = 36
PHY-3002 : Step(287): len = 77056.8, overlap = 37.75
PHY-3002 : Step(288): len = 77241.9, overlap = 37.5
PHY-3002 : Step(289): len = 77382.9, overlap = 37.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023054s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (271.1%)

PHY-3001 : Legalized: Len = 82726.2, Over = 0
PHY-3001 : Final: Len = 82726.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 115112, over cnt = 66(0%), over = 68, worst = 2
PHY-1002 : len = 115488, over cnt = 29(0%), over = 30, worst = 2
PHY-1002 : len = 115592, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 115712, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 115744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.148458s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (136.8%)

RUN-1003 : finish command "place" in  12.503354s wall, 16.562500s user + 7.281250s system = 23.843750s CPU (190.7%)

RUN-1004 : used memory is 328 MB, reserved memory is 491 MB, peak memory is 441 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 1324 to 1009
PHY-1001 : Pin misalignment score is improved from 1009 to 999
PHY-1001 : Pin misalignment score is improved from 999 to 999
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 1236 instances
RUN-1001 : 606 mslices, 607 lslices, 15 pads, 0 brams, 2 dsps
RUN-1001 : There are total 2475 nets
RUN-1001 : 1397 nets have 2 pins
RUN-1001 : 986 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 115112, over cnt = 66(0%), over = 68, worst = 2
PHY-1002 : len = 115488, over cnt = 29(0%), over = 30, worst = 2
PHY-1002 : len = 115592, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 115712, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 115744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.147390s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (169.6%)

PHY-1001 : End global routing;  0.514127s wall, 0.593750s user + 0.125000s system = 0.718750s CPU (139.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net eglm35_init/clk0_out will be merged with clock eglm35_init/i8/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.117266s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (53.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 160088, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 6.476997s wall, 6.812500s user + 1.796875s system = 8.609375s CPU (132.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 159936, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.072129s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (173.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 159952, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 159952
PHY-1001 : End DR Iter 2; 0.044736s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (139.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net eglm35_init/clk0_out will be merged with clock eglm35_init/i8/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.899009s wall, 10.937500s user + 4.765625s system = 15.703125s CPU (105.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.215743s wall, 14.156250s user + 5.437500s system = 19.593750s CPU (107.6%)

RUN-1004 : used memory is 176 MB, reserved memory is 497 MB, peak memory is 441 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Utilization Statistics
#lut                 2424   out of  19600   12.37%
#reg                   98   out of  19600    0.50%
#le                  2424
  #lut only          2326   out of   2424   95.96%
  #reg only             0   out of   2424    0.00%
  #lut&reg             98   out of   2424    4.04%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   14   out of    187    7.49%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  5.278030s wall, 2.750000s user + 2.015625s system = 4.765625s CPU (90.3%)

RUN-1004 : used memory is 357 MB, reserved memory is 498 MB, peak memory is 441 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 1236
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 2475, pip num: 16016
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 827 valid insts, and 59933 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  8.480797s wall, 19.187500s user + 1.484375s system = 20.671875s CPU (243.7%)

RUN-1004 : used memory is 378 MB, reserved memory is 510 MB, peak memory is 441 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in ../../rtl/eglm35.v(23)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(84)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(107)
HDL-1007 : elaborate module de_code_seg_dp in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: instantiate unknown module egsr04 in Top.v(38)
HDL-8007 ERROR: egsr04 is a black box
RUN-1003 : finish command "elaborate -top Top" in  1.487158s wall, 0.703125s user + 0.375000s system = 1.078125s CPU (72.5%)

RUN-1004 : used memory is 177 MB, reserved memory is 415 MB, peak memory is 441 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in ../../rtl/eglm35.v(23)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(84)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(107)
HDL-1007 : elaborate module de_code_seg_dp in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: instantiate unknown module egsr04 in Top.v(38)
HDL-8007 ERROR: egsr04 is a black box
RUN-1003 : finish command "elaborate -top Top" in  1.877551s wall, 0.859375s user + 0.515625s system = 1.375000s CPU (73.2%)

RUN-1004 : used memory is 108 MB, reserved memory is 427 MB, peak memory is 441 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file egsr04.v
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in ../../rtl/eglm35.v(23)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(84)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(107)
HDL-1007 : elaborate module de_code_seg_dp in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1007 : elaborate module egsr04 in egsr04.v(1)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in egsr04.v(31)
HDL-8007 ERROR: net 'seg[7]' is constantly driven from multiple places in Top.v(25)
HDL-8007 ERROR: another driver from here in Top.v(31)
HDL-1007 : module 'Top' remains a black box, due to errors in its contents in Top.v(1)
HDL-8007 ERROR: Top is a black box in Top.v(1)
RUN-1003 : finish command "elaborate -top Top" in  3.065339s wall, 2.015625s user + 1.125000s system = 3.140625s CPU (102.5%)

RUN-1004 : used memory is 158 MB, reserved memory is 429 MB, peak memory is 441 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file egsr04.v
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in ../../rtl/eglm35.v(23)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(84)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(107)
HDL-1007 : elaborate module de_code_seg_dp in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1007 : elaborate module egsr04 in egsr04.v(1)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in egsr04.v(31)
HDL-8007 ERROR: net 'seg[7]' is constantly driven from multiple places in Top.v(13)
HDL-8007 ERROR: another driver from here in Top.v(19)
HDL-1007 : module 'Top' remains a black box, due to errors in its contents in Top.v(1)
HDL-8007 ERROR: Top is a black box in Top.v(1)
RUN-1003 : finish command "elaborate -top Top" in  2.639591s wall, 2.281250s user + 0.953125s system = 3.234375s CPU (122.5%)

RUN-1004 : used memory is 156 MB, reserved memory is 436 MB, peak memory is 441 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file egsr04.v
HDL-8007 ERROR: syntax error near ')' in egsr04.v(51)
HDL-8007 ERROR: ignore module module due to previous errors in egsr04.v(96)
HDL-1007 : Verilog file 'egsr04.v' ignored due to errors
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file egsr04.v
HDL-8007 ERROR: syntax error near ')' in egsr04.v(51)
HDL-8007 ERROR: ignore module module due to previous errors in egsr04.v(96)
HDL-1007 : Verilog file 'egsr04.v' ignored due to errors
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file egsr04.v
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in ../../rtl/eglm35.v(23)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(84)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(107)
HDL-1007 : elaborate module de_code_seg_dp in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1007 : elaborate module egsr04 in egsr04.v(1)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in egsr04.v(31)
HDL-8007 ERROR: net 'seg[7]' is constantly driven from multiple places in Top.v(25)
HDL-8007 ERROR: another driver from here in Top.v(31)
HDL-1007 : module 'Top' remains a black box, due to errors in its contents in Top.v(1)
HDL-8007 ERROR: Top is a black box in Top.v(1)
RUN-1003 : finish command "elaborate -top Top" in  2.904297s wall, 2.156250s user + 1.203125s system = 3.359375s CPU (115.7%)

RUN-1004 : used memory is 153 MB, reserved memory is 440 MB, peak memory is 441 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file egsr04.v
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-1007 : elaborate module eglm35 in ../../rtl/eglm35.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in ../../rtl/eglm35.v(23)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(31)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in ../../rtl/eglm35.v(84)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-5007 WARNING: module instantiation should have an instance name in ../../rtl/eglm35.v(107)
HDL-1007 : elaborate module de_code_seg_dp in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1007 : elaborate module egsr04 in egsr04.v(1)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in egsr04.v(31)
HDL-8007 ERROR: net 'seg[7]' is constantly driven from multiple places in Top.v(12)
HDL-8007 ERROR: another driver from here in Top.v(18)
HDL-1007 : module 'Top' remains a black box, due to errors in its contents in Top.v(1)
HDL-8007 ERROR: Top is a black box in Top.v(1)
RUN-1003 : finish command "elaborate -top Top" in  3.057959s wall, 2.328125s user + 0.937500s system = 3.265625s CPU (106.8%)

RUN-1004 : used memory is 147 MB, reserved memory is 442 MB, peak memory is 441 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file egsr04.v
RUN-1002 : start command "elaborate -top egsr04"
HDL-1007 : elaborate module egsr04 in egsr04.v(1)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in egsr04.v(31)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is egsr04
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top egsr04" in  2.468514s wall, 1.500000s user + 0.828125s system = 2.328125s CPU (94.3%)

RUN-1004 : used memory is 143 MB, reserved memory is 444 MB, peak memory is 441 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
USR-6010 WARNING: ADC constraints: pin echo has no constraint.
USR-6010 WARNING: ADC constraints: pin trig has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "egsr04"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1011 : Flatten model egsr04
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8054/561 useful/useless nets, 4576/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 128 distributor mux.
SYN-1016 : Merged 489 instances.
SYN-1015 : Optimize round 1, 1031 better
SYN-1014 : Optimize round 2
SYN-1032 : 7348/263 useful/useless nets, 4042/132 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1722 better
SYN-1014 : Optimize round 3
SYN-1032 : 4421/1509 useful/useless nets, 2503/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4279/83 useful/useless nets, 2424/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4136/82 useful/useless nets, 2344/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4003/73 useful/useless nets, 2272/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 3937/19 useful/useless nets, 2235/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 3931/5 useful/useless nets, 2232/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 3925/5 useful/useless nets, 2229/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 3919/5 useful/useless nets, 2226/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  7.990932s wall, 7.703125s user + 2.234375s system = 9.937500s CPU (124.4%)

RUN-1004 : used memory is 205 MB, reserved memory is 484 MB, peak memory is 441 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: egsr04***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Gate Statistics
#Basic gates         1897
  #and                  5
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 76
  #bufif1               0
  #MX21              1640
  #FADD                 0
  #DFF                176
  #LATCH                0
#MACRO_ADD            150
#MACRO_EQ               8
#MACRO_MULT             1
#MACRO_MUX            165

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |egsr04 |1721   |176    |159    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  3.221541s wall, 2.656250s user + 1.421875s system = 4.078125s CPU (126.6%)

RUN-1004 : used memory is 252 MB, reserved memory is 492 MB, peak memory is 441 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 16 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 3970/14 useful/useless nets, 2243/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 3970/0 useful/useless nets, 2243/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4004/0 useful/useless nets, 2295/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 46 better
SYN-2501 : Optimize round 2
SYN-1032 : 4002/0 useful/useless nets, 2293/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 151 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 7739/68 useful/useless nets, 6030/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2348 (2.97), #lev = 18 (6.99)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   1.74 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1936 instances into 2402 LUTs, name keeping = 74%.
SYN-1001 : Packing model "egsr04" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8201/0 useful/useless nets, 6492/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 175 DFF/LATCH to SEQ ...
SYN-4009 : Pack 72 carry chain into lslice
SYN-4007 : Packing 2055 adder to BLE ...
SYN-4008 : Packed 2055 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2430 LUT to BLE ...
SYN-4008 : Packed 2430 LUT and 143 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2257 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "egsr04" (AL_USER_NORMAL) with 2430/3984 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: egsr04***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Utilization Statistics
#lut                 5494   out of  19600   28.03%
#reg                  175   out of  19600    0.89%
#le                  5494
  #lut only          5319   out of   5494   96.81%
  #reg only             0   out of   5494    0.00%
  #lut&reg            175   out of   5494    3.19%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   16   out of    188    8.51%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |egsr04 |5494  |5494  |175   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  17.708246s wall, 11.281250s user + 5.187500s system = 16.468750s CPU (93.0%)

RUN-1004 : used memory is 258 MB, reserved memory is 505 MB, peak memory is 441 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model egsr04
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  11.155696s wall, 3.953125s user + 2.562500s system = 6.515625s CPU (58.4%)

RUN-1004 : used memory is 202 MB, reserved memory is 570 MB, peak memory is 441 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2769 instances
RUN-1001 : 1374 mslices, 1374 lslices, 16 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5724 nets
RUN-1001 : 3084 nets have 2 pins
RUN-1001 : 2516 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 47 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2767 instances, 2748 slices, 151 macros(1532 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model egsr04.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 18259, tnet num: 5722, tinst num: 2767, tnode num: 18718, tedge num: 32013.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1477 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.164419s wall, 1.796875s user + 0.109375s system = 1.906250s CPU (88.1%)

RUN-1004 : used memory is 180 MB, reserved memory is 599 MB, peak memory is 441 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5722 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 224 clock pins, and constraint 459 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.180856s wall, 2.437500s user + 0.250000s system = 2.687500s CPU (84.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.68573e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.831755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(290): len = 1.11729e+06, overlap = 4.5
PHY-3002 : Step(291): len = 793762, overlap = 20.75
PHY-3002 : Step(292): len = 625354, overlap = 52.5
PHY-3002 : Step(293): len = 517702, overlap = 87
PHY-3002 : Step(294): len = 423615, overlap = 117.25
PHY-3002 : Step(295): len = 339050, overlap = 146
PHY-3002 : Step(296): len = 302445, overlap = 156.25
PHY-3002 : Step(297): len = 266806, overlap = 163
PHY-3002 : Step(298): len = 230311, overlap = 171.25
PHY-3002 : Step(299): len = 207119, overlap = 177
PHY-3002 : Step(300): len = 184897, overlap = 180.25
PHY-3002 : Step(301): len = 164390, overlap = 182.75
PHY-3002 : Step(302): len = 156456, overlap = 182
PHY-3002 : Step(303): len = 145036, overlap = 183.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.72903e-06
PHY-3002 : Step(304): len = 142312, overlap = 181.5
PHY-3002 : Step(305): len = 139781, overlap = 172.75
PHY-3002 : Step(306): len = 135913, overlap = 155.25
PHY-3002 : Step(307): len = 130151, overlap = 158.25
PHY-3002 : Step(308): len = 126130, overlap = 152.75
PHY-3002 : Step(309): len = 119284, overlap = 141.25
PHY-3002 : Step(310): len = 116669, overlap = 137.75
PHY-3002 : Step(311): len = 112928, overlap = 135.5
PHY-3002 : Step(312): len = 109978, overlap = 128
PHY-3002 : Step(313): len = 107710, overlap = 128
PHY-3002 : Step(314): len = 105292, overlap = 127.75
PHY-3002 : Step(315): len = 104322, overlap = 127
PHY-3002 : Step(316): len = 101579, overlap = 123.5
PHY-3002 : Step(317): len = 99513.8, overlap = 122.25
PHY-3002 : Step(318): len = 97429.4, overlap = 124
PHY-3002 : Step(319): len = 96081.2, overlap = 125.25
PHY-3002 : Step(320): len = 95421, overlap = 126.25
PHY-3002 : Step(321): len = 94154.2, overlap = 128
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.45807e-06
PHY-3002 : Step(322): len = 93689, overlap = 128.5
PHY-3002 : Step(323): len = 93704, overlap = 127.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.067228s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (93.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.831755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.17e-07
PHY-3002 : Step(324): len = 94838.7, overlap = 159
PHY-3002 : Step(325): len = 94073.4, overlap = 159.5
PHY-3002 : Step(326): len = 92667.7, overlap = 162.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.33999e-07
PHY-3002 : Step(327): len = 92070, overlap = 163.25
PHY-3002 : Step(328): len = 91861.9, overlap = 163.25
PHY-3002 : Step(329): len = 91645, overlap = 163.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.268e-06
PHY-3002 : Step(330): len = 91209.5, overlap = 163.75
PHY-3002 : Step(331): len = 91133.7, overlap = 164
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.536e-06
PHY-3002 : Step(332): len = 90618.6, overlap = 163.5
PHY-3002 : Step(333): len = 90531.6, overlap = 164
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.831755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.31013e-06
PHY-3002 : Step(334): len = 90345.8, overlap = 208.5
PHY-3002 : Step(335): len = 90266, overlap = 208
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.62026e-06
PHY-3002 : Step(336): len = 90264.9, overlap = 206.25
PHY-3002 : Step(337): len = 90574.9, overlap = 203
PHY-3002 : Step(338): len = 94355.8, overlap = 184.5
PHY-3002 : Step(339): len = 97073.7, overlap = 168.25
PHY-3002 : Step(340): len = 96301.3, overlap = 172.25
PHY-3002 : Step(341): len = 95107.8, overlap = 171
PHY-3002 : Step(342): len = 95043.6, overlap = 170
PHY-3002 : Step(343): len = 95434.4, overlap = 177.25
PHY-3002 : Step(344): len = 97039.2, overlap = 177.75
PHY-3002 : Step(345): len = 97855.1, overlap = 179.25
PHY-3002 : Step(346): len = 96969.1, overlap = 171
PHY-3002 : Step(347): len = 96969.2, overlap = 168.5
PHY-3002 : Step(348): len = 94861.4, overlap = 166.5
PHY-3002 : Step(349): len = 94543, overlap = 166.5
PHY-3002 : Step(350): len = 93047.1, overlap = 164.75
PHY-3002 : Step(351): len = 91618.1, overlap = 166
PHY-3002 : Step(352): len = 90822.3, overlap = 165.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.24052e-06
PHY-3002 : Step(353): len = 90730.5, overlap = 163.75
PHY-3002 : Step(354): len = 90855.7, overlap = 163.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.260377s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (90.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%, beta_incr = 0.831755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000207273
PHY-3002 : Step(355): len = 348610, overlap = 87
PHY-3002 : Step(356): len = 327286, overlap = 87.25
PHY-3002 : Step(357): len = 309971, overlap = 88.25
PHY-3002 : Step(358): len = 300272, overlap = 88.25
PHY-3002 : Step(359): len = 291774, overlap = 84
PHY-3002 : Step(360): len = 284876, overlap = 82
PHY-3002 : Step(361): len = 280408, overlap = 80.75
PHY-3002 : Step(362): len = 277451, overlap = 82.5
PHY-3002 : Step(363): len = 275645, overlap = 81.5
PHY-3002 : Step(364): len = 274798, overlap = 79.75
PHY-3002 : Step(365): len = 273962, overlap = 84.75
PHY-3002 : Step(366): len = 273193, overlap = 86
PHY-3002 : Step(367): len = 272151, overlap = 86.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000414546
PHY-3002 : Step(368): len = 297138, overlap = 70.25
PHY-3002 : Step(369): len = 308495, overlap = 65
PHY-3002 : Step(370): len = 322680, overlap = 64
PHY-3002 : Step(371): len = 330445, overlap = 58.75
PHY-3002 : Step(372): len = 334003, overlap = 55
PHY-3002 : Step(373): len = 336826, overlap = 53.75
PHY-3002 : Step(374): len = 337036, overlap = 54
PHY-3002 : Step(375): len = 336461, overlap = 56
PHY-3002 : Step(376): len = 336207, overlap = 55.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000808714
PHY-3002 : Step(377): len = 357975, overlap = 47
PHY-3002 : Step(378): len = 369172, overlap = 40.75
PHY-3002 : Step(379): len = 378115, overlap = 39
PHY-3002 : Step(380): len = 385942, overlap = 36
PHY-3002 : Step(381): len = 392013, overlap = 34.25
PHY-3002 : Step(382): len = 397061, overlap = 32.75
PHY-3002 : Step(383): len = 400254, overlap = 31.25
PHY-3002 : Step(384): len = 402923, overlap = 32.25
PHY-3002 : Step(385): len = 405432, overlap = 27.75
PHY-3002 : Step(386): len = 407380, overlap = 28.25
PHY-3002 : Step(387): len = 408813, overlap = 27.75
PHY-3002 : Step(388): len = 409124, overlap = 26
PHY-3002 : Step(389): len = 409336, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.143613s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (65.3%)

PHY-3001 : Legalized: Len = 413599, Over = 0
PHY-3001 : Final: Len = 413599, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 593760, over cnt = 93(0%), over = 110, worst = 3
PHY-1002 : len = 593968, over cnt = 68(0%), over = 75, worst = 3
PHY-1002 : len = 594184, over cnt = 28(0%), over = 30, worst = 2
PHY-1002 : len = 594072, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 593864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.409701s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (95.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 16 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2750 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2767 instances, 2748 slices, 151 macros(1532 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model egsr04.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 18259, tnet num: 5722, tinst num: 2767, tnode num: 18718, tedge num: 32013.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1477 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.928703s wall, 1.718750s user + 0.078125s system = 1.796875s CPU (93.2%)

RUN-1004 : used memory is 221 MB, reserved memory is 644 MB, peak memory is 441 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5722 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 224 clock pins, and constraint 459 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.454065s wall, 2.265625s user + 0.093750s system = 2.359375s CPU (96.1%)

PHY-3001 : End placement; No cells to be placed.
RUN-1003 : finish command "place -eco" in  3.210107s wall, 2.671875s user + 0.140625s system = 2.812500s CPU (87.6%)

RUN-1004 : used memory is 224 MB, reserved memory is 648 MB, peak memory is 441 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  33.764062s wall, 38.468750s user + 6.031250s system = 44.500000s CPU (131.8%)

RUN-1004 : used memory is 224 MB, reserved memory is 648 MB, peak memory is 441 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3078 to 2341
PHY-1001 : Pin misalignment score is improved from 2341 to 2311
PHY-1001 : Pin misalignment score is improved from 2311 to 2311
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2769 instances
RUN-1001 : 1374 mslices, 1374 lslices, 16 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5724 nets
RUN-1001 : 3084 nets have 2 pins
RUN-1001 : 2516 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 47 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 593760, over cnt = 93(0%), over = 110, worst = 3
PHY-1002 : len = 593968, over cnt = 68(0%), over = 75, worst = 3
PHY-1002 : len = 594184, over cnt = 28(0%), over = 30, worst = 2
PHY-1002 : len = 594072, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 593864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.318381s wall, 0.500000s user + 0.109375s system = 0.609375s CPU (191.4%)

PHY-1001 : End global routing;  1.109402s wall, 1.546875s user + 0.281250s system = 1.828125s CPU (164.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.244130s wall, 0.031250s user + 0.156250s system = 0.187500s CPU (76.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000130s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 783112, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End Routed; 41.895141s wall, 62.328125s user + 10.812500s system = 73.140625s CPU (174.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 782912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.188937s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (91.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 782928, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 782928
PHY-1001 : End DR Iter 2; 0.112620s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (138.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  58.603928s wall, 69.687500s user + 16.890625s system = 86.578125s CPU (147.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  82.089365s wall, 91.687500s user + 18.265625s system = 109.953125s CPU (133.9%)

RUN-1004 : used memory is 265 MB, reserved memory is 677 MB, peak memory is 497 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: egsr04***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Utilization Statistics
#lut                 5494   out of  19600   28.03%
#reg                  175   out of  19600    0.89%
#le                  5494
  #lut only          5319   out of   5494   96.81%
  #reg only             0   out of   5494    0.00%
  #lut&reg            175   out of   5494    3.19%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  9.529247s wall, 4.375000s user + 3.328125s system = 7.703125s CPU (80.8%)

RUN-1004 : used memory is 402 MB, reserved memory is 678 MB, peak memory is 497 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2769
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 5724, pip num: 47277
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1919 valid insts, and 157879 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  32.150090s wall, 55.312500s user + 1.171875s system = 56.484375s CPU (175.7%)

RUN-1004 : used memory is 114 MB, reserved memory is 681 MB, peak memory is 497 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: syntax error near ')' in Top.v(9)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: syntax error near ')' in Top.v(9)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: syntax error near ')' in Top.v(9)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: syntax error near 'else' in Top.v(32)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in Top.v(32)
HDL-8007 ERROR: syntax error near 'else' in Top.v(34)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in Top.v(34)
HDL-8007 ERROR: syntax error near 'else' in Top.v(36)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in Top.v(36)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(40)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: syntax error near 'else' in Top.v(32)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in Top.v(32)
HDL-8007 ERROR: syntax error near 'else' in Top.v(34)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in Top.v(34)
HDL-8007 ERROR: syntax error near 'else' in Top.v(36)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in Top.v(36)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(40)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: syntax error near 'else' in Top.v(32)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in Top.v(32)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(40)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: syntax error near 'else' in Top.v(32)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in Top.v(32)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(40)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file egsr04.v
RUN-1002 : start command "elaborate -top egsr04"
HDL-1007 : elaborate module egsr04 in egsr04.v(1)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in egsr04.v(31)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is egsr04
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top egsr04" in  3.681543s wall, 1.687500s user + 1.453125s system = 3.140625s CPU (85.3%)

RUN-1004 : used memory is 154 MB, reserved memory is 572 MB, peak memory is 497 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
USR-6010 WARNING: ADC constraints: pin echo has no constraint.
USR-6010 WARNING: ADC constraints: pin trig has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "egsr04"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1011 : Flatten model egsr04
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8054/561 useful/useless nets, 4576/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 128 distributor mux.
SYN-1016 : Merged 489 instances.
SYN-1015 : Optimize round 1, 1031 better
SYN-1014 : Optimize round 2
SYN-1032 : 7348/263 useful/useless nets, 4042/132 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1722 better
SYN-1014 : Optimize round 3
SYN-1032 : 4421/1509 useful/useless nets, 2503/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4279/83 useful/useless nets, 2424/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4136/82 useful/useless nets, 2344/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4003/73 useful/useless nets, 2272/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 3937/19 useful/useless nets, 2235/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 3931/5 useful/useless nets, 2232/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 3925/5 useful/useless nets, 2229/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 3919/5 useful/useless nets, 2226/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  8.777550s wall, 7.421875s user + 2.531250s system = 9.953125s CPU (113.4%)

RUN-1004 : used memory is 225 MB, reserved memory is 575 MB, peak memory is 497 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: egsr04***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Gate Statistics
#Basic gates         1897
  #and                  5
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 76
  #bufif1               0
  #MX21              1640
  #FADD                 0
  #DFF                176
  #LATCH                0
#MACRO_ADD            150
#MACRO_EQ               8
#MACRO_MULT             1
#MACRO_MUX            165

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |egsr04 |1721   |176    |159    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  3.541155s wall, 1.937500s user + 1.390625s system = 3.328125s CPU (94.0%)

RUN-1004 : used memory is 277 MB, reserved memory is 576 MB, peak memory is 497 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 16 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 3970/14 useful/useless nets, 2243/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 3970/0 useful/useless nets, 2243/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4004/0 useful/useless nets, 2295/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 46 better
SYN-2501 : Optimize round 2
SYN-1032 : 4002/0 useful/useless nets, 2293/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 151 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 7739/68 useful/useless nets, 6030/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2348 (2.97), #lev = 18 (6.99)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.68 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1936 instances into 2402 LUTs, name keeping = 74%.
SYN-1001 : Packing model "egsr04" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8201/0 useful/useless nets, 6492/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 175 DFF/LATCH to SEQ ...
SYN-4009 : Pack 72 carry chain into lslice
SYN-4007 : Packing 2055 adder to BLE ...
SYN-4008 : Packed 2055 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2430 LUT to BLE ...
SYN-4008 : Packed 2430 LUT and 143 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2257 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "egsr04" (AL_USER_NORMAL) with 2430/3984 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: egsr04***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Utilization Statistics
#lut                 5494   out of  19600   28.03%
#reg                  175   out of  19600    0.89%
#le                  5494
  #lut only          5319   out of   5494   96.81%
  #reg only             0   out of   5494    0.00%
  #lut&reg            175   out of   5494    3.19%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   16   out of    188    8.51%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |egsr04 |5494  |5494  |175   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  16.777040s wall, 10.703125s user + 4.906250s system = 15.609375s CPU (93.0%)

RUN-1004 : used memory is 252 MB, reserved memory is 591 MB, peak memory is 497 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model egsr04
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  4.834340s wall, 3.484375s user + 2.109375s system = 5.593750s CPU (115.7%)

RUN-1004 : used memory is 347 MB, reserved memory is 630 MB, peak memory is 497 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2769 instances
RUN-1001 : 1374 mslices, 1374 lslices, 16 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5724 nets
RUN-1001 : 3084 nets have 2 pins
RUN-1001 : 2516 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 47 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2767 instances, 2748 slices, 151 macros(1532 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model egsr04.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 18259, tnet num: 5722, tinst num: 2767, tnode num: 18718, tedge num: 32013.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1477 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.964540s wall, 1.671875s user + 0.546875s system = 2.218750s CPU (112.9%)

RUN-1004 : used memory is 373 MB, reserved memory is 651 MB, peak memory is 497 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5722 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 224 clock pins, and constraint 459 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.633397s wall, 2.296875s user + 0.734375s system = 3.031250s CPU (115.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.68573e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.831755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(390): len = 1.11729e+06, overlap = 4.5
PHY-3002 : Step(391): len = 793762, overlap = 20.75
PHY-3002 : Step(392): len = 625354, overlap = 52.5
PHY-3002 : Step(393): len = 517702, overlap = 87
PHY-3002 : Step(394): len = 423615, overlap = 117.25
PHY-3002 : Step(395): len = 339050, overlap = 146
PHY-3002 : Step(396): len = 302445, overlap = 156.25
PHY-3002 : Step(397): len = 266806, overlap = 163
PHY-3002 : Step(398): len = 230311, overlap = 171.25
PHY-3002 : Step(399): len = 207119, overlap = 177
PHY-3002 : Step(400): len = 184897, overlap = 180.25
PHY-3002 : Step(401): len = 164390, overlap = 182.75
PHY-3002 : Step(402): len = 156456, overlap = 182
PHY-3002 : Step(403): len = 145036, overlap = 183.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.72903e-06
PHY-3002 : Step(404): len = 142312, overlap = 181.5
PHY-3002 : Step(405): len = 139781, overlap = 172.75
PHY-3002 : Step(406): len = 135913, overlap = 155.25
PHY-3002 : Step(407): len = 130151, overlap = 158.25
PHY-3002 : Step(408): len = 126130, overlap = 152.75
PHY-3002 : Step(409): len = 119284, overlap = 141.25
PHY-3002 : Step(410): len = 116669, overlap = 137.75
PHY-3002 : Step(411): len = 112928, overlap = 135.5
PHY-3002 : Step(412): len = 109978, overlap = 128
PHY-3002 : Step(413): len = 107710, overlap = 128
PHY-3002 : Step(414): len = 105292, overlap = 127.75
PHY-3002 : Step(415): len = 104322, overlap = 127
PHY-3002 : Step(416): len = 101579, overlap = 123.5
PHY-3002 : Step(417): len = 99513.8, overlap = 122.25
PHY-3002 : Step(418): len = 97429.4, overlap = 124
PHY-3002 : Step(419): len = 96081.2, overlap = 125.25
PHY-3002 : Step(420): len = 95421, overlap = 126.25
PHY-3002 : Step(421): len = 94154.2, overlap = 128
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.45807e-06
PHY-3002 : Step(422): len = 93689, overlap = 128.5
PHY-3002 : Step(423): len = 93704, overlap = 127.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021472s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.831755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.17e-07
PHY-3002 : Step(424): len = 94838.7, overlap = 159
PHY-3002 : Step(425): len = 94073.4, overlap = 159.5
PHY-3002 : Step(426): len = 92667.7, overlap = 162.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.33999e-07
PHY-3002 : Step(427): len = 92070, overlap = 163.25
PHY-3002 : Step(428): len = 91861.9, overlap = 163.25
PHY-3002 : Step(429): len = 91645, overlap = 163.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.268e-06
PHY-3002 : Step(430): len = 91209.5, overlap = 163.75
PHY-3002 : Step(431): len = 91133.7, overlap = 164
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.536e-06
PHY-3002 : Step(432): len = 90618.6, overlap = 163.5
PHY-3002 : Step(433): len = 90531.6, overlap = 164
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.831755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.31013e-06
PHY-3002 : Step(434): len = 90345.8, overlap = 208.5
PHY-3002 : Step(435): len = 90266, overlap = 208
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.62026e-06
PHY-3002 : Step(436): len = 90264.9, overlap = 206.25
PHY-3002 : Step(437): len = 90574.9, overlap = 203
PHY-3002 : Step(438): len = 94355.8, overlap = 184.5
PHY-3002 : Step(439): len = 97073.7, overlap = 168.25
PHY-3002 : Step(440): len = 96301.3, overlap = 172.25
PHY-3002 : Step(441): len = 95107.8, overlap = 171
PHY-3002 : Step(442): len = 95043.6, overlap = 170
PHY-3002 : Step(443): len = 95434.4, overlap = 177.25
PHY-3002 : Step(444): len = 97039.2, overlap = 177.75
PHY-3002 : Step(445): len = 97855.1, overlap = 179.25
PHY-3002 : Step(446): len = 96969.1, overlap = 171
PHY-3002 : Step(447): len = 96969.2, overlap = 168.5
PHY-3002 : Step(448): len = 94861.4, overlap = 166.5
PHY-3002 : Step(449): len = 94543, overlap = 166.5
PHY-3002 : Step(450): len = 93047.1, overlap = 164.75
PHY-3002 : Step(451): len = 91618.1, overlap = 166
PHY-3002 : Step(452): len = 90822.3, overlap = 165.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.24052e-06
PHY-3002 : Step(453): len = 90730.5, overlap = 163.75
PHY-3002 : Step(454): len = 90855.7, overlap = 163.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.294752s wall, 0.296875s user + 0.140625s system = 0.437500s CPU (148.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%, beta_incr = 0.831755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000207273
PHY-3002 : Step(455): len = 348610, overlap = 87
PHY-3002 : Step(456): len = 327286, overlap = 87.25
PHY-3002 : Step(457): len = 309971, overlap = 88.25
PHY-3002 : Step(458): len = 300272, overlap = 88.25
PHY-3002 : Step(459): len = 291774, overlap = 84
PHY-3002 : Step(460): len = 284876, overlap = 82
PHY-3002 : Step(461): len = 280408, overlap = 80.75
PHY-3002 : Step(462): len = 277451, overlap = 82.5
PHY-3002 : Step(463): len = 275645, overlap = 81.5
PHY-3002 : Step(464): len = 274798, overlap = 79.75
PHY-3002 : Step(465): len = 273962, overlap = 84.75
PHY-3002 : Step(466): len = 273193, overlap = 86
PHY-3002 : Step(467): len = 272151, overlap = 86.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000414546
PHY-3002 : Step(468): len = 297138, overlap = 70.25
PHY-3002 : Step(469): len = 308495, overlap = 65
PHY-3002 : Step(470): len = 322680, overlap = 64
PHY-3002 : Step(471): len = 330445, overlap = 58.75
PHY-3002 : Step(472): len = 334003, overlap = 55
PHY-3002 : Step(473): len = 336826, overlap = 53.75
PHY-3002 : Step(474): len = 337036, overlap = 54
PHY-3002 : Step(475): len = 336461, overlap = 56
PHY-3002 : Step(476): len = 336207, overlap = 55.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000808714
PHY-3002 : Step(477): len = 357975, overlap = 47
PHY-3002 : Step(478): len = 369172, overlap = 40.75
PHY-3002 : Step(479): len = 378115, overlap = 39
PHY-3002 : Step(480): len = 385942, overlap = 36
PHY-3002 : Step(481): len = 392013, overlap = 34.25
PHY-3002 : Step(482): len = 397061, overlap = 32.75
PHY-3002 : Step(483): len = 400254, overlap = 31.25
PHY-3002 : Step(484): len = 402923, overlap = 32.25
PHY-3002 : Step(485): len = 405432, overlap = 27.75
PHY-3002 : Step(486): len = 407380, overlap = 28.25
PHY-3002 : Step(487): len = 408813, overlap = 27.75
PHY-3002 : Step(488): len = 409124, overlap = 26
PHY-3002 : Step(489): len = 409336, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.136656s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (114.3%)

PHY-3001 : Legalized: Len = 413599, Over = 0
PHY-3001 : Final: Len = 413599, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 593760, over cnt = 93(0%), over = 110, worst = 3
PHY-1002 : len = 593968, over cnt = 68(0%), over = 75, worst = 3
PHY-1002 : len = 594184, over cnt = 28(0%), over = 30, worst = 2
PHY-1002 : len = 594072, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 593864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.359879s wall, 0.343750s user + 0.125000s system = 0.468750s CPU (130.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 16 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2750 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2767 instances, 2748 slices, 151 macros(1532 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model egsr04.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 18259, tnet num: 5722, tinst num: 2767, tnode num: 18718, tedge num: 32013.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1477 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.814097s wall, 1.609375s user + 0.468750s system = 2.078125s CPU (114.6%)

RUN-1004 : used memory is 384 MB, reserved memory is 687 MB, peak memory is 497 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5722 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 224 clock pins, and constraint 459 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.333005s wall, 2.125000s user + 0.578125s system = 2.703125s CPU (115.9%)

PHY-3001 : End placement; No cells to be placed.
RUN-1003 : finish command "place -eco" in  2.819767s wall, 2.453125s user + 0.765625s system = 3.218750s CPU (114.1%)

RUN-1004 : used memory is 387 MB, reserved memory is 689 MB, peak memory is 497 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  25.769682s wall, 34.171875s user + 11.906250s system = 46.078125s CPU (178.8%)

RUN-1004 : used memory is 387 MB, reserved memory is 689 MB, peak memory is 497 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3078 to 2341
PHY-1001 : Pin misalignment score is improved from 2341 to 2311
PHY-1001 : Pin misalignment score is improved from 2311 to 2311
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2769 instances
RUN-1001 : 1374 mslices, 1374 lslices, 16 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5724 nets
RUN-1001 : 3084 nets have 2 pins
RUN-1001 : 2516 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 47 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 593760, over cnt = 93(0%), over = 110, worst = 3
PHY-1002 : len = 593968, over cnt = 68(0%), over = 75, worst = 3
PHY-1002 : len = 594184, over cnt = 28(0%), over = 30, worst = 2
PHY-1002 : len = 594072, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 593864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.311682s wall, 0.375000s user + 0.171875s system = 0.546875s CPU (175.5%)

PHY-1001 : End global routing;  0.992614s wall, 1.015625s user + 0.375000s system = 1.390625s CPU (140.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.027396s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (228.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000140s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 783112, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End Routed; 35.060474s wall, 57.093750s user + 9.609375s system = 66.703125s CPU (190.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 782912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.237814s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (65.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 782928, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 782928
PHY-1001 : End DR Iter 2; 0.094493s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (132.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  47.344441s wall, 64.031250s user + 13.031250s system = 77.062500s CPU (162.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  69.045540s wall, 84.859375s user + 18.531250s system = 103.390625s CPU (149.7%)

RUN-1004 : used memory is 286 MB, reserved memory is 723 MB, peak memory is 505 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: egsr04***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Utilization Statistics
#lut                 5494   out of  19600   28.03%
#reg                  175   out of  19600    0.89%
#le                  5494
  #lut only          5319   out of   5494   96.81%
  #reg only             0   out of   5494    0.00%
  #lut&reg            175   out of   5494    3.19%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  7.308602s wall, 3.890625s user + 3.546875s system = 7.437500s CPU (101.8%)

RUN-1004 : used memory is 475 MB, reserved memory is 723 MB, peak memory is 505 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2769
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 5724, pip num: 47277
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1919 valid insts, and 157879 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  20.549175s wall, 48.312500s user + 2.312500s system = 50.625000s CPU (246.4%)

RUN-1004 : used memory is 318 MB, reserved memory is 726 MB, peak memory is 505 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file debounce.v
RUN-1002 : start command "elaborate -top egsr04"
HDL-1007 : elaborate module egsr04 in egsr04.v(1)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in egsr04.v(31)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is egsr04
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top egsr04" in  2.109189s wall, 2.093750s user + 0.781250s system = 2.875000s CPU (136.3%)

RUN-1004 : used memory is 209 MB, reserved memory is 636 MB, peak memory is 505 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
USR-6010 WARNING: ADC constraints: pin echo has no constraint.
USR-6010 WARNING: ADC constraints: pin trig has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "egsr04"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1011 : Flatten model egsr04
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8054/561 useful/useless nets, 4576/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 128 distributor mux.
SYN-1016 : Merged 489 instances.
SYN-1015 : Optimize round 1, 1031 better
SYN-1014 : Optimize round 2
SYN-1032 : 7348/263 useful/useless nets, 4042/132 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1722 better
SYN-1014 : Optimize round 3
SYN-1032 : 4421/1509 useful/useless nets, 2503/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4279/83 useful/useless nets, 2424/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4136/82 useful/useless nets, 2344/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4003/73 useful/useless nets, 2272/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 3937/19 useful/useless nets, 2235/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 3931/5 useful/useless nets, 2232/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 3925/5 useful/useless nets, 2229/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 3919/5 useful/useless nets, 2226/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  8.421018s wall, 7.453125s user + 1.984375s system = 9.437500s CPU (112.1%)

RUN-1004 : used memory is 266 MB, reserved memory is 639 MB, peak memory is 505 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: egsr04***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Gate Statistics
#Basic gates         1897
  #and                  5
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 76
  #bufif1               0
  #MX21              1640
  #FADD                 0
  #DFF                176
  #LATCH                0
#MACRO_ADD            150
#MACRO_EQ               8
#MACRO_MULT             1
#MACRO_MUX            165

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |egsr04 |1721   |176    |159    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.794180s wall, 1.921875s user + 1.156250s system = 3.078125s CPU (110.2%)

RUN-1004 : used memory is 306 MB, reserved memory is 639 MB, peak memory is 505 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 16 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 3970/14 useful/useless nets, 2243/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 3970/0 useful/useless nets, 2243/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4004/0 useful/useless nets, 2295/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 46 better
SYN-2501 : Optimize round 2
SYN-1032 : 4002/0 useful/useless nets, 2293/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 151 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 7739/68 useful/useless nets, 6030/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2348 (2.97), #lev = 18 (6.99)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.44 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1936 instances into 2402 LUTs, name keeping = 74%.
SYN-1001 : Packing model "egsr04" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8201/0 useful/useless nets, 6492/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 175 DFF/LATCH to SEQ ...
SYN-4009 : Pack 72 carry chain into lslice
SYN-4007 : Packing 2055 adder to BLE ...
SYN-4008 : Packed 2055 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2430 LUT to BLE ...
SYN-4008 : Packed 2430 LUT and 143 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2257 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "egsr04" (AL_USER_NORMAL) with 2430/3984 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: egsr04***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Utilization Statistics
#lut                 5494   out of  19600   28.03%
#reg                  175   out of  19600    0.89%
#le                  5494
  #lut only          5319   out of   5494   96.81%
  #reg only             0   out of   5494    0.00%
  #lut&reg            175   out of   5494    3.19%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   16   out of    188    8.51%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |egsr04 |5494  |5494  |175   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  12.405674s wall, 10.250000s user + 3.640625s system = 13.890625s CPU (112.0%)

RUN-1004 : used memory is 355 MB, reserved memory is 653 MB, peak memory is 505 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model egsr04
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  3.878523s wall, 3.390625s user + 1.359375s system = 4.750000s CPU (122.5%)

RUN-1004 : used memory is 395 MB, reserved memory is 657 MB, peak memory is 505 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2769 instances
RUN-1001 : 1374 mslices, 1374 lslices, 16 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5724 nets
RUN-1001 : 3084 nets have 2 pins
RUN-1001 : 2516 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 47 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2767 instances, 2748 slices, 151 macros(1532 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model egsr04.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 18259, tnet num: 5722, tinst num: 2767, tnode num: 18718, tedge num: 32013.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1477 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.794607s wall, 1.671875s user + 0.468750s system = 2.140625s CPU (119.3%)

RUN-1004 : used memory is 406 MB, reserved memory is 681 MB, peak memory is 505 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5722 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 224 clock pins, and constraint 459 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.507011s wall, 2.281250s user + 0.625000s system = 2.906250s CPU (115.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.68573e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.831755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(490): len = 1.11729e+06, overlap = 4.5
PHY-3002 : Step(491): len = 793762, overlap = 20.75
PHY-3002 : Step(492): len = 625354, overlap = 52.5
PHY-3002 : Step(493): len = 517702, overlap = 87
PHY-3002 : Step(494): len = 423615, overlap = 117.25
PHY-3002 : Step(495): len = 339050, overlap = 146
PHY-3002 : Step(496): len = 302445, overlap = 156.25
PHY-3002 : Step(497): len = 266806, overlap = 163
PHY-3002 : Step(498): len = 230311, overlap = 171.25
PHY-3002 : Step(499): len = 207119, overlap = 177
PHY-3002 : Step(500): len = 184897, overlap = 180.25
PHY-3002 : Step(501): len = 164390, overlap = 182.75
PHY-3002 : Step(502): len = 156456, overlap = 182
PHY-3002 : Step(503): len = 145036, overlap = 183.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.72903e-06
PHY-3002 : Step(504): len = 142312, overlap = 181.5
PHY-3002 : Step(505): len = 139781, overlap = 172.75
PHY-3002 : Step(506): len = 135913, overlap = 155.25
PHY-3002 : Step(507): len = 130151, overlap = 158.25
PHY-3002 : Step(508): len = 126130, overlap = 152.75
PHY-3002 : Step(509): len = 119284, overlap = 141.25
PHY-3002 : Step(510): len = 116669, overlap = 137.75
PHY-3002 : Step(511): len = 112928, overlap = 135.5
PHY-3002 : Step(512): len = 109978, overlap = 128
PHY-3002 : Step(513): len = 107710, overlap = 128
PHY-3002 : Step(514): len = 105292, overlap = 127.75
PHY-3002 : Step(515): len = 104322, overlap = 127
PHY-3002 : Step(516): len = 101579, overlap = 123.5
PHY-3002 : Step(517): len = 99513.8, overlap = 122.25
PHY-3002 : Step(518): len = 97429.4, overlap = 124
PHY-3002 : Step(519): len = 96081.2, overlap = 125.25
PHY-3002 : Step(520): len = 95421, overlap = 126.25
PHY-3002 : Step(521): len = 94154.2, overlap = 128
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.45807e-06
PHY-3002 : Step(522): len = 93689, overlap = 128.5
PHY-3002 : Step(523): len = 93704, overlap = 127.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019065s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.831755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.17e-07
PHY-3002 : Step(524): len = 94838.7, overlap = 159
PHY-3002 : Step(525): len = 94073.4, overlap = 159.5
PHY-3002 : Step(526): len = 92667.7, overlap = 162.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.33999e-07
PHY-3002 : Step(527): len = 92070, overlap = 163.25
PHY-3002 : Step(528): len = 91861.9, overlap = 163.25
PHY-3002 : Step(529): len = 91645, overlap = 163.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.268e-06
PHY-3002 : Step(530): len = 91209.5, overlap = 163.75
PHY-3002 : Step(531): len = 91133.7, overlap = 164
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.536e-06
PHY-3002 : Step(532): len = 90618.6, overlap = 163.5
PHY-3002 : Step(533): len = 90531.6, overlap = 164
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.831755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.31013e-06
PHY-3002 : Step(534): len = 90345.8, overlap = 208.5
PHY-3002 : Step(535): len = 90266, overlap = 208
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.62026e-06
PHY-3002 : Step(536): len = 90264.9, overlap = 206.25
PHY-3002 : Step(537): len = 90574.9, overlap = 203
PHY-3002 : Step(538): len = 94355.8, overlap = 184.5
PHY-3002 : Step(539): len = 97073.7, overlap = 168.25
PHY-3002 : Step(540): len = 96301.3, overlap = 172.25
PHY-3002 : Step(541): len = 95107.8, overlap = 171
PHY-3002 : Step(542): len = 95043.6, overlap = 170
PHY-3002 : Step(543): len = 95434.4, overlap = 177.25
PHY-3002 : Step(544): len = 97039.2, overlap = 177.75
PHY-3002 : Step(545): len = 97855.1, overlap = 179.25
PHY-3002 : Step(546): len = 96969.1, overlap = 171
PHY-3002 : Step(547): len = 96969.2, overlap = 168.5
PHY-3002 : Step(548): len = 94861.4, overlap = 166.5
PHY-3002 : Step(549): len = 94543, overlap = 166.5
PHY-3002 : Step(550): len = 93047.1, overlap = 164.75
PHY-3002 : Step(551): len = 91618.1, overlap = 166
PHY-3002 : Step(552): len = 90822.3, overlap = 165.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.24052e-06
PHY-3002 : Step(553): len = 90730.5, overlap = 163.75
PHY-3002 : Step(554): len = 90855.7, overlap = 163.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.277443s wall, 0.218750s user + 0.156250s system = 0.375000s CPU (135.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%, beta_incr = 0.831755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000207273
PHY-3002 : Step(555): len = 348610, overlap = 87
PHY-3002 : Step(556): len = 327286, overlap = 87.25
PHY-3002 : Step(557): len = 309971, overlap = 88.25
PHY-3002 : Step(558): len = 300272, overlap = 88.25
PHY-3002 : Step(559): len = 291774, overlap = 84
PHY-3002 : Step(560): len = 284876, overlap = 82
PHY-3002 : Step(561): len = 280408, overlap = 80.75
PHY-3002 : Step(562): len = 277451, overlap = 82.5
PHY-3002 : Step(563): len = 275645, overlap = 81.5
PHY-3002 : Step(564): len = 274798, overlap = 79.75
PHY-3002 : Step(565): len = 273962, overlap = 84.75
PHY-3002 : Step(566): len = 273193, overlap = 86
PHY-3002 : Step(567): len = 272151, overlap = 86.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000414546
PHY-3002 : Step(568): len = 297138, overlap = 70.25
PHY-3002 : Step(569): len = 308495, overlap = 65
PHY-3002 : Step(570): len = 322680, overlap = 64
PHY-3002 : Step(571): len = 330445, overlap = 58.75
PHY-3002 : Step(572): len = 334003, overlap = 55
PHY-3002 : Step(573): len = 336826, overlap = 53.75
PHY-3002 : Step(574): len = 337036, overlap = 54
PHY-3002 : Step(575): len = 336461, overlap = 56
PHY-3002 : Step(576): len = 336207, overlap = 55.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000808714
PHY-3002 : Step(577): len = 357975, overlap = 47
PHY-3002 : Step(578): len = 369172, overlap = 40.75
PHY-3002 : Step(579): len = 378115, overlap = 39
PHY-3002 : Step(580): len = 385942, overlap = 36
PHY-3002 : Step(581): len = 392013, overlap = 34.25
PHY-3002 : Step(582): len = 397061, overlap = 32.75
PHY-3002 : Step(583): len = 400254, overlap = 31.25
PHY-3002 : Step(584): len = 402923, overlap = 32.25
PHY-3002 : Step(585): len = 405432, overlap = 27.75
PHY-3002 : Step(586): len = 407380, overlap = 28.25
PHY-3002 : Step(587): len = 408813, overlap = 27.75
PHY-3002 : Step(588): len = 409124, overlap = 26
PHY-3002 : Step(589): len = 409336, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.126977s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (86.1%)

PHY-3001 : Legalized: Len = 413599, Over = 0
PHY-3001 : Final: Len = 413599, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 593760, over cnt = 93(0%), over = 110, worst = 3
PHY-1002 : len = 593968, over cnt = 68(0%), over = 75, worst = 3
PHY-1002 : len = 594184, over cnt = 28(0%), over = 30, worst = 2
PHY-1002 : len = 594072, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 593864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.605647s wall, 0.437500s user + 0.171875s system = 0.609375s CPU (100.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 16 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2750 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2767 instances, 2748 slices, 151 macros(1532 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model egsr04.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 18259, tnet num: 5722, tinst num: 2767, tnode num: 18718, tedge num: 32013.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1477 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.315573s wall, 1.750000s user + 0.515625s system = 2.265625s CPU (97.8%)

RUN-1004 : used memory is 360 MB, reserved memory is 717 MB, peak memory is 505 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5722 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 224 clock pins, and constraint 459 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.051971s wall, 2.312500s user + 0.671875s system = 2.984375s CPU (97.8%)

PHY-3001 : End placement; No cells to be placed.
RUN-1003 : finish command "place -eco" in  4.541304s wall, 2.656250s user + 1.125000s system = 3.781250s CPU (83.3%)

RUN-1004 : used memory is 360 MB, reserved memory is 717 MB, peak memory is 505 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  29.060657s wall, 35.703125s user + 11.765625s system = 47.468750s CPU (163.3%)

RUN-1004 : used memory is 361 MB, reserved memory is 717 MB, peak memory is 505 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3078 to 2341
PHY-1001 : Pin misalignment score is improved from 2341 to 2311
PHY-1001 : Pin misalignment score is improved from 2311 to 2311
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2769 instances
RUN-1001 : 1374 mslices, 1374 lslices, 16 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5724 nets
RUN-1001 : 3084 nets have 2 pins
RUN-1001 : 2516 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 47 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 593760, over cnt = 93(0%), over = 110, worst = 3
PHY-1002 : len = 593968, over cnt = 68(0%), over = 75, worst = 3
PHY-1002 : len = 594184, over cnt = 28(0%), over = 30, worst = 2
PHY-1002 : len = 594072, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 593864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.378567s wall, 0.359375s user + 0.156250s system = 0.515625s CPU (136.2%)

PHY-1001 : End global routing;  1.185220s wall, 0.984375s user + 0.328125s system = 1.312500s CPU (110.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.220943s wall, 0.015625s user + 0.125000s system = 0.140625s CPU (63.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000237s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 783112, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End Routed; 35.927842s wall, 57.937500s user + 10.296875s system = 68.234375s CPU (189.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 782912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.261533s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (59.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 782928, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 782928
PHY-1001 : End DR Iter 2; 0.095865s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (114.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  50.279553s wall, 65.250000s user + 15.484375s system = 80.734375s CPU (160.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  72.691613s wall, 85.953125s user + 19.843750s system = 105.796875s CPU (145.5%)

RUN-1004 : used memory is 268 MB, reserved memory is 766 MB, peak memory is 505 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: egsr04***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Utilization Statistics
#lut                 5494   out of  19600   28.03%
#reg                  175   out of  19600    0.89%
#le                  5494
  #lut only          5319   out of   5494   96.81%
  #reg only             0   out of   5494    0.00%
  #lut&reg            175   out of   5494    3.19%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  8.490586s wall, 3.734375s user + 4.328125s system = 8.062500s CPU (95.0%)

RUN-1004 : used memory is 505 MB, reserved memory is 766 MB, peak memory is 505 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2769
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 5724, pip num: 47277
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1919 valid insts, and 157879 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  23.781909s wall, 46.843750s user + 3.171875s system = 50.015625s CPU (210.3%)

RUN-1004 : used memory is 222 MB, reserved memory is 768 MB, peak memory is 544 MB
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file debounce.v
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-1007 : elaborate module debounce(N=5) in debounce.v(1)
HDL-5007 WARNING: net 'rst_n' does not have a driver in Top.v(12)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
USR-8052 ERROR: Cannot find pin clk in the model Top.
USR-8064 ERROR: Read port.adc error-out.
GUI-8309 ERROR: Failed to read adc port.adc.
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(136)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(138)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(140)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(142)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(192)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(136)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(138)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(140)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(142)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(192)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(136)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(138)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(140)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(142)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(192)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(136)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(138)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(140)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(142)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(192)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(136)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(138)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(140)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(142)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(192)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(136)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(138)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(140)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(142)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(192)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(136)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(138)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(140)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(142)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(192)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(136)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(138)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(140)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(142)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(192)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(136)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(138)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(140)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(142)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(192)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(136)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(139)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(144)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(149)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(200)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(136)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(139)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(144)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(149)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(200)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(136)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(139)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(144)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(149)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(200)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(136)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(139)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(144)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(149)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(200)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(138)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(141)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(146)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(151)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(202)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(138)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(141)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(146)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(151)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(202)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-8007 ERROR: syntax error near 'else' in Top.v(140)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in Top.v(140)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(138)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(142)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(147)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(152)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(203)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-8007 ERROR: syntax error near 'else' in Top.v(140)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in Top.v(140)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(138)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(142)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(147)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(152)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(203)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(139)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(144)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(149)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(154)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(205)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(139)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(144)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(149)
HDL-8007 ERROR: procedural assignment to a non-register 'adc_vla_view' is not permitted in Top.v(154)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(205)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
RUN-1002 : start command "elaborate -top egsr04"
HDL-1007 : elaborate module egsr04 in egsr04.v(1)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in egsr04.v(31)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is egsr04
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top egsr04" in  4.186501s wall, 2.593750s user + 1.796875s system = 4.390625s CPU (104.9%)

RUN-1004 : used memory is 157 MB, reserved memory is 717 MB, peak memory is 544 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
USR-6010 WARNING: ADC constraints: pin echo has no constraint.
USR-6010 WARNING: ADC constraints: pin trig has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "egsr04"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1011 : Flatten model egsr04
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8054/561 useful/useless nets, 4576/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 128 distributor mux.
SYN-1016 : Merged 489 instances.
SYN-1015 : Optimize round 1, 1031 better
SYN-1014 : Optimize round 2
SYN-1032 : 7348/263 useful/useless nets, 4042/132 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1722 better
SYN-1014 : Optimize round 3
SYN-1032 : 4421/1509 useful/useless nets, 2503/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4279/83 useful/useless nets, 2424/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4136/82 useful/useless nets, 2344/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4003/73 useful/useless nets, 2272/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 3937/19 useful/useless nets, 2235/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 3931/5 useful/useless nets, 2232/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 3925/5 useful/useless nets, 2229/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 3919/5 useful/useless nets, 2226/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  9.351611s wall, 9.500000s user + 2.890625s system = 12.390625s CPU (132.5%)

RUN-1004 : used memory is 236 MB, reserved memory is 718 MB, peak memory is 544 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: egsr04***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Gate Statistics
#Basic gates         1897
  #and                  5
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 76
  #bufif1               0
  #MX21              1640
  #FADD                 0
  #DFF                176
  #LATCH                0
#MACRO_ADD            150
#MACRO_EQ               8
#MACRO_MULT             1
#MACRO_MUX            165

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |egsr04 |1721   |176    |159    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  3.130376s wall, 1.890625s user + 1.203125s system = 3.093750s CPU (98.8%)

RUN-1004 : used memory is 285 MB, reserved memory is 718 MB, peak memory is 544 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 16 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 3970/14 useful/useless nets, 2243/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 3970/0 useful/useless nets, 2243/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4004/0 useful/useless nets, 2295/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 46 better
SYN-2501 : Optimize round 2
SYN-1032 : 4002/0 useful/useless nets, 2293/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 151 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 7739/68 useful/useless nets, 6030/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2348 (2.97), #lev = 18 (6.99)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.61 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1936 instances into 2402 LUTs, name keeping = 74%.
SYN-1001 : Packing model "egsr04" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8201/0 useful/useless nets, 6492/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 175 DFF/LATCH to SEQ ...
SYN-4009 : Pack 72 carry chain into lslice
SYN-4007 : Packing 2055 adder to BLE ...
SYN-4008 : Packed 2055 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2430 LUT to BLE ...
SYN-4008 : Packed 2430 LUT and 143 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2257 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "egsr04" (AL_USER_NORMAL) with 2430/3984 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: egsr04***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Utilization Statistics
#lut                 5494   out of  19600   28.03%
#reg                  175   out of  19600    0.89%
#le                  5494
  #lut only          5319   out of   5494   96.81%
  #reg only             0   out of   5494    0.00%
  #lut&reg            175   out of   5494    3.19%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   16   out of    188    8.51%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |egsr04 |5494  |5494  |175   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  13.634069s wall, 10.171875s user + 3.750000s system = 13.921875s CPU (102.1%)

RUN-1004 : used memory is 332 MB, reserved memory is 727 MB, peak memory is 544 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model egsr04
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  4.496492s wall, 3.812500s user + 1.671875s system = 5.484375s CPU (122.0%)

RUN-1004 : used memory is 387 MB, reserved memory is 728 MB, peak memory is 544 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2769 instances
RUN-1001 : 1374 mslices, 1374 lslices, 16 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5724 nets
RUN-1001 : 3084 nets have 2 pins
RUN-1001 : 2516 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 47 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2767 instances, 2748 slices, 151 macros(1532 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model egsr04.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 18259, tnet num: 5722, tinst num: 2767, tnode num: 18718, tedge num: 32013.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1477 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.213412s wall, 1.718750s user + 0.687500s system = 2.406250s CPU (108.7%)

RUN-1004 : used memory is 406 MB, reserved memory is 734 MB, peak memory is 544 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5722 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 224 clock pins, and constraint 459 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.980475s wall, 2.281250s user + 0.890625s system = 3.171875s CPU (106.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.68573e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.831755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(590): len = 1.11729e+06, overlap = 4.5
PHY-3002 : Step(591): len = 793762, overlap = 20.75
PHY-3002 : Step(592): len = 625354, overlap = 52.5
PHY-3002 : Step(593): len = 517702, overlap = 87
PHY-3002 : Step(594): len = 423615, overlap = 117.25
PHY-3002 : Step(595): len = 339050, overlap = 146
PHY-3002 : Step(596): len = 302445, overlap = 156.25
PHY-3002 : Step(597): len = 266806, overlap = 163
PHY-3002 : Step(598): len = 230311, overlap = 171.25
PHY-3002 : Step(599): len = 207119, overlap = 177
PHY-3002 : Step(600): len = 184897, overlap = 180.25
PHY-3002 : Step(601): len = 164390, overlap = 182.75
PHY-3002 : Step(602): len = 156456, overlap = 182
PHY-3002 : Step(603): len = 145036, overlap = 183.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.72903e-06
PHY-3002 : Step(604): len = 142312, overlap = 181.5
PHY-3002 : Step(605): len = 139781, overlap = 172.75
PHY-3002 : Step(606): len = 135913, overlap = 155.25
PHY-3002 : Step(607): len = 130151, overlap = 158.25
PHY-3002 : Step(608): len = 126130, overlap = 152.75
PHY-3002 : Step(609): len = 119284, overlap = 141.25
PHY-3002 : Step(610): len = 116669, overlap = 137.75
PHY-3002 : Step(611): len = 112928, overlap = 135.5
PHY-3002 : Step(612): len = 109978, overlap = 128
PHY-3002 : Step(613): len = 107710, overlap = 128
PHY-3002 : Step(614): len = 105292, overlap = 127.75
PHY-3002 : Step(615): len = 104322, overlap = 127
PHY-3002 : Step(616): len = 101579, overlap = 123.5
PHY-3002 : Step(617): len = 99513.8, overlap = 122.25
PHY-3002 : Step(618): len = 97429.4, overlap = 124
PHY-3002 : Step(619): len = 96081.2, overlap = 125.25
PHY-3002 : Step(620): len = 95421, overlap = 126.25
PHY-3002 : Step(621): len = 94154.2, overlap = 128
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.45807e-06
PHY-3002 : Step(622): len = 93689, overlap = 128.5
PHY-3002 : Step(623): len = 93704, overlap = 127.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045805s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (68.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.831755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.17e-07
PHY-3002 : Step(624): len = 94838.7, overlap = 159
PHY-3002 : Step(625): len = 94073.4, overlap = 159.5
PHY-3002 : Step(626): len = 92667.7, overlap = 162.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.33999e-07
PHY-3002 : Step(627): len = 92070, overlap = 163.25
PHY-3002 : Step(628): len = 91861.9, overlap = 163.25
PHY-3002 : Step(629): len = 91645, overlap = 163.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.268e-06
PHY-3002 : Step(630): len = 91209.5, overlap = 163.75
PHY-3002 : Step(631): len = 91133.7, overlap = 164
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.536e-06
PHY-3002 : Step(632): len = 90618.6, overlap = 163.5
PHY-3002 : Step(633): len = 90531.6, overlap = 164
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.831755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.31013e-06
PHY-3002 : Step(634): len = 90345.8, overlap = 208.5
PHY-3002 : Step(635): len = 90266, overlap = 208
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.62026e-06
PHY-3002 : Step(636): len = 90264.9, overlap = 206.25
PHY-3002 : Step(637): len = 90574.9, overlap = 203
PHY-3002 : Step(638): len = 94355.8, overlap = 184.5
PHY-3002 : Step(639): len = 97073.7, overlap = 168.25
PHY-3002 : Step(640): len = 96301.3, overlap = 172.25
PHY-3002 : Step(641): len = 95107.8, overlap = 171
PHY-3002 : Step(642): len = 95043.6, overlap = 170
PHY-3002 : Step(643): len = 95434.4, overlap = 177.25
PHY-3002 : Step(644): len = 97039.2, overlap = 177.75
PHY-3002 : Step(645): len = 97855.1, overlap = 179.25
PHY-3002 : Step(646): len = 96969.1, overlap = 171
PHY-3002 : Step(647): len = 96969.2, overlap = 168.5
PHY-3002 : Step(648): len = 94861.4, overlap = 166.5
PHY-3002 : Step(649): len = 94543, overlap = 166.5
PHY-3002 : Step(650): len = 93047.1, overlap = 164.75
PHY-3002 : Step(651): len = 91618.1, overlap = 166
PHY-3002 : Step(652): len = 90822.3, overlap = 165.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.24052e-06
PHY-3002 : Step(653): len = 90730.5, overlap = 163.75
PHY-3002 : Step(654): len = 90855.7, overlap = 163.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.250944s wall, 0.250000s user + 0.125000s system = 0.375000s CPU (149.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%, beta_incr = 0.831755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000207273
PHY-3002 : Step(655): len = 348610, overlap = 87
PHY-3002 : Step(656): len = 327286, overlap = 87.25
PHY-3002 : Step(657): len = 309971, overlap = 88.25
PHY-3002 : Step(658): len = 300272, overlap = 88.25
PHY-3002 : Step(659): len = 291774, overlap = 84
PHY-3002 : Step(660): len = 284876, overlap = 82
PHY-3002 : Step(661): len = 280408, overlap = 80.75
PHY-3002 : Step(662): len = 277451, overlap = 82.5
PHY-3002 : Step(663): len = 275645, overlap = 81.5
PHY-3002 : Step(664): len = 274798, overlap = 79.75
PHY-3002 : Step(665): len = 273962, overlap = 84.75
PHY-3002 : Step(666): len = 273193, overlap = 86
PHY-3002 : Step(667): len = 272151, overlap = 86.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000414546
PHY-3002 : Step(668): len = 297138, overlap = 70.25
PHY-3002 : Step(669): len = 308495, overlap = 65
PHY-3002 : Step(670): len = 322680, overlap = 64
PHY-3002 : Step(671): len = 330445, overlap = 58.75
PHY-3002 : Step(672): len = 334003, overlap = 55
PHY-3002 : Step(673): len = 336826, overlap = 53.75
PHY-3002 : Step(674): len = 337036, overlap = 54
PHY-3002 : Step(675): len = 336461, overlap = 56
PHY-3002 : Step(676): len = 336207, overlap = 55.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000808714
PHY-3002 : Step(677): len = 357975, overlap = 47
PHY-3002 : Step(678): len = 369172, overlap = 40.75
PHY-3002 : Step(679): len = 378115, overlap = 39
PHY-3002 : Step(680): len = 385942, overlap = 36
PHY-3002 : Step(681): len = 392013, overlap = 34.25
PHY-3002 : Step(682): len = 397061, overlap = 32.75
PHY-3002 : Step(683): len = 400254, overlap = 31.25
PHY-3002 : Step(684): len = 402923, overlap = 32.25
PHY-3002 : Step(685): len = 405432, overlap = 27.75
PHY-3002 : Step(686): len = 407380, overlap = 28.25
PHY-3002 : Step(687): len = 408813, overlap = 27.75
PHY-3002 : Step(688): len = 409124, overlap = 26
PHY-3002 : Step(689): len = 409336, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.138473s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (101.6%)

PHY-3001 : Legalized: Len = 413599, Over = 0
PHY-3001 : Final: Len = 413599, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 593760, over cnt = 93(0%), over = 110, worst = 3
PHY-1002 : len = 593968, over cnt = 68(0%), over = 75, worst = 3
PHY-1002 : len = 594184, over cnt = 28(0%), over = 30, worst = 2
PHY-1002 : len = 594072, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 593864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.553746s wall, 0.406250s user + 0.109375s system = 0.515625s CPU (93.1%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 16 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2750 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2767 instances, 2748 slices, 151 macros(1532 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model egsr04.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 18259, tnet num: 5722, tinst num: 2767, tnode num: 18718, tedge num: 32013.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1477 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.087069s wall, 1.671875s user + 0.546875s system = 2.218750s CPU (106.3%)

RUN-1004 : used memory is 273 MB, reserved memory is 760 MB, peak memory is 544 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5722 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 224 clock pins, and constraint 459 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.739300s wall, 2.281250s user + 0.703125s system = 2.984375s CPU (108.9%)

PHY-3001 : End placement; No cells to be placed.
RUN-1003 : finish command "place -eco" in  3.855222s wall, 2.656250s user + 1.000000s system = 3.656250s CPU (94.8%)

RUN-1004 : used memory is 276 MB, reserved memory is 764 MB, peak memory is 544 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  29.587061s wall, 34.406250s user + 12.078125s system = 46.484375s CPU (157.1%)

RUN-1004 : used memory is 277 MB, reserved memory is 764 MB, peak memory is 544 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3078 to 2341
PHY-1001 : Pin misalignment score is improved from 2341 to 2311
PHY-1001 : Pin misalignment score is improved from 2311 to 2311
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2769 instances
RUN-1001 : 1374 mslices, 1374 lslices, 16 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5724 nets
RUN-1001 : 3084 nets have 2 pins
RUN-1001 : 2516 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 47 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 593760, over cnt = 93(0%), over = 110, worst = 3
PHY-1002 : len = 593968, over cnt = 68(0%), over = 75, worst = 3
PHY-1002 : len = 594184, over cnt = 28(0%), over = 30, worst = 2
PHY-1002 : len = 594072, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 593864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.302598s wall, 0.359375s user + 0.062500s system = 0.421875s CPU (139.4%)

PHY-1001 : End global routing;  0.941704s wall, 1.000000s user + 0.203125s system = 1.203125s CPU (127.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.089767s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (69.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000076s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 783112, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End Routed; 36.605337s wall, 57.656250s user + 12.359375s system = 70.015625s CPU (191.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 782912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.132952s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (82.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 782928, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 782928
PHY-1001 : End DR Iter 2; 0.093622s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (150.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  51.055628s wall, 64.765625s user + 17.500000s system = 82.265625s CPU (161.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  71.501679s wall, 84.906250s user + 22.187500s system = 107.093750s CPU (149.8%)

RUN-1004 : used memory is 208 MB, reserved memory is 817 MB, peak memory is 544 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: egsr04***

IO Statistics
#IO                    16
  #input                3
  #output              13
  #inout                0

Utilization Statistics
#lut                 5494   out of  19600   28.03%
#reg                  175   out of  19600    0.89%
#le                  5494
  #lut only          5319   out of   5494   96.81%
  #reg only             0   out of   5494    0.00%
  #lut&reg            175   out of   5494    3.19%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  9.007178s wall, 3.734375s user + 3.921875s system = 7.656250s CPU (85.0%)

RUN-1004 : used memory is 393 MB, reserved memory is 817 MB, peak memory is 544 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2769
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 5724, pip num: 47277
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1919 valid insts, and 157879 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  20.854205s wall, 46.375000s user + 5.046875s system = 51.421875s CPU (246.6%)

RUN-1004 : used memory is 340 MB, reserved memory is 818 MB, peak memory is 544 MB
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(18)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(44)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(68)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(161)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(184)
HDL-1007 : elaborate module de_code_seg_dp in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-8007 ERROR: net 'del_cnt[31]' is constantly driven from multiple places in Top.v(65)
HDL-8007 ERROR: another driver from here in Top.v(99)
HDL-1007 : module 'Top' remains a black box, due to errors in its contents in Top.v(1)
HDL-8007 ERROR: Top is a black box in Top.v(1)
RUN-1003 : finish command "elaborate -top Top" in  2.636704s wall, 1.828125s user + 0.531250s system = 2.359375s CPU (89.5%)

RUN-1004 : used memory is 334 MB, reserved memory is 744 MB, peak memory is 544 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  6.167411s wall, 4.359375s user + 1.593750s system = 5.953125s CPU (96.5%)

RUN-1004 : used memory is 261 MB, reserved memory is 825 MB, peak memory is 544 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.149363s wall, 0.765625s user + 1.562500s system = 2.328125s CPU (32.6%)

RUN-1004 : used memory is 284 MB, reserved memory is 853 MB, peak memory is 544 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  14.980896s wall, 5.484375s user + 3.671875s system = 9.156250s CPU (61.1%)

RUN-1004 : used memory is 243 MB, reserved memory is 812 MB, peak memory is 544 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-1007 : analyze verilog file egsr04.v
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(18)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(44)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(68)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(161)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(184)
HDL-1007 : elaborate module de_code_seg_dp in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-8007 ERROR: net 'del_cnt[31]' is constantly driven from multiple places in Top.v(65)
HDL-8007 ERROR: another driver from here in Top.v(99)
HDL-1007 : module 'Top' remains a black box, due to errors in its contents in Top.v(1)
HDL-8007 ERROR: Top is a black box in Top.v(1)
RUN-1003 : finish command "elaborate -top Top" in  3.086560s wall, 2.015625s user + 1.234375s system = 3.250000s CPU (105.3%)

RUN-1004 : used memory is 188 MB, reserved memory is 812 MB, peak memory is 544 MB
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt' is already declared in Top.v(85)
HDL-1007 : previous declaration of 'del_cnt' is from here in Top.v(47)
HDL-5007 WARNING: second declaration of 'del_cnt' ignored in Top.v(85)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-1007 : analyze verilog file ../../rtl/eglm35.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(18)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(44)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(68)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(161)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(184)
HDL-1007 : elaborate module de_code_seg_dp in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  2.788965s wall, 1.828125s user + 1.015625s system = 2.843750s CPU (102.0%)

RUN-1004 : used memory is 188 MB, reserved memory is 813 MB, peak memory is 544 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
USR-6010 WARNING: ADC constraints: pin echo has no constraint.
USR-6010 WARNING: ADC constraints: pin led[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin led[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin trig has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "de_code_seg_dp"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model de_code_seg_dp
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9477/822 useful/useless nets, 5425/192 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 128 distributor mux.
SYN-1016 : Merged 501 instances.
SYN-1015 : Optimize round 1, 1495 better
SYN-1014 : Optimize round 2
SYN-1032 : 8717/334 useful/useless nets, 4841/132 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1679 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 37 instances.
SYN-1015 : Optimize round 2, 1898 better
SYN-1014 : Optimize round 3
SYN-1032 : 5369/1698 useful/useless nets, 3085/57 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 91 better
SYN-1014 : Optimize round 4
SYN-1032 : 5359/9 useful/useless nets, 3080/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 4, 13 better
SYN-1014 : Optimize round 5
SYN-1032 : 5349/9 useful/useless nets, 3075/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 5, 13 better
SYN-1014 : Optimize round 6
SYN-1032 : 5339/9 useful/useless nets, 3070/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 6, 13 better
SYN-1014 : Optimize round 7
SYN-1032 : 5329/9 useful/useless nets, 3065/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 13 better
SYN-1014 : Optimize round 8
SYN-1032 : 5319/9 useful/useless nets, 3060/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 8, 13 better
SYN-1014 : Optimize round 9
SYN-1032 : 5309/9 useful/useless nets, 3055/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 9, 13 better
SYN-1014 : Optimize round 10
SYN-1032 : 5299/9 useful/useless nets, 3050/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 10, 13 better
RUN-1003 : finish command "optimize_rtl" in  10.079640s wall, 7.687500s user + 2.578125s system = 10.265625s CPU (101.8%)

RUN-1004 : used memory is 281 MB, reserved memory is 813 MB, peak memory is 544 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    18
  #input                3
  #output              15
  #inout                0

Gate Statistics
#Basic gates         2508
  #and                  6
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                107
  #bufif1               0
  #MX21              2115
  #FADD                 0
  #DFF                280
  #LATCH                0
#MACRO_ADD            208
#MACRO_EQ              11
#MACRO_MULT             3
#MACRO_MUX            310

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |2228   |280    |223    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  3.781138s wall, 2.281250s user + 1.625000s system = 3.906250s CPU (103.3%)

RUN-1004 : used memory is 321 MB, reserved memory is 814 MB, peak memory is 544 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5349/14 useful/useless nets, 3068/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 14 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5349/0 useful/useless nets, 3068/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5448/12 useful/useless nets, 3185/12 useful/useless insts
SYN-1016 : Merged 17 instances.
SYN-2501 : Optimize round 1, 138 better
SYN-2501 : Optimize round 2
SYN-1032 : 5431/0 useful/useless nets, 3168/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 209 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 10307/94 useful/useless nets, 8044/94 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2945 (2.98), #lev = 18 (6.82)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   1.07 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2669 instances into 2999 LUTs, name keeping = 79%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10631/0 useful/useless nets, 8368/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 266 DFF/LATCH to SEQ ...
SYN-4009 : Pack 101 carry chain into lslice
SYN-4007 : Packing 2662 adder to BLE ...
SYN-4008 : Packed 2662 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3027 LUT to BLE ...
SYN-4008 : Packed 3027 LUT and 234 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2763 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 3027/5054 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    18
  #input                3
  #output              15
  #inout                0

Utilization Statistics
#lut                 7021   out of  19600   35.82%
#reg                  266   out of  19600    1.36%
#le                  7021
  #lut only          6755   out of   7021   96.21%
  #reg only             0   out of   7021    0.00%
  #lut&reg            266   out of   7021    3.79%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   18   out of    187    9.63%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |7021  |7021  |266   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  17.974978s wall, 14.515625s user + 3.968750s system = 18.484375s CPU (102.8%)

RUN-1004 : used memory is 352 MB, reserved memory is 819 MB, peak memory is 544 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  12.957710s wall, 4.218750s user + 4.031250s system = 8.250000s CPU (63.7%)

RUN-1004 : used memory is 373 MB, reserved memory is 822 MB, peak memory is 544 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i19/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i19/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 3539 instances
RUN-1001 : 1756 mslices, 1755 lslices, 18 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7347 nets
RUN-1001 : 4124 nets have 2 pins
RUN-1001 : 3078 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3537 instances, 3511 slices, 209 macros(1997 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 23347, tnet num: 7345, tinst num: 3537, tnode num: 24023, tedge num: 41067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1477 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  3.060434s wall, 2.125000s user + 0.781250s system = 2.906250s CPU (95.0%)

RUN-1004 : used memory is 361 MB, reserved memory is 841 MB, peak memory is 544 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 349 clock pins, and constraint 676 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  4.252697s wall, 2.859375s user + 1.125000s system = 3.984375s CPU (93.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.19067e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.785041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(690): len = 1.51667e+06, overlap = 9.75
PHY-3002 : Step(691): len = 1.12252e+06, overlap = 45
PHY-3002 : Step(692): len = 926462, overlap = 80.5
PHY-3002 : Step(693): len = 788129, overlap = 108.75
PHY-3002 : Step(694): len = 658896, overlap = 143.5
PHY-3002 : Step(695): len = 550587, overlap = 165.25
PHY-3002 : Step(696): len = 485529, overlap = 184.5
PHY-3002 : Step(697): len = 440167, overlap = 193.5
PHY-3002 : Step(698): len = 379972, overlap = 208.25
PHY-3002 : Step(699): len = 343647, overlap = 213.25
PHY-3002 : Step(700): len = 311803, overlap = 217.25
PHY-3002 : Step(701): len = 278935, overlap = 225.75
PHY-3002 : Step(702): len = 253323, overlap = 231.25
PHY-3002 : Step(703): len = 234757, overlap = 234.5
PHY-3002 : Step(704): len = 211466, overlap = 239.5
PHY-3002 : Step(705): len = 200605, overlap = 239
PHY-3002 : Step(706): len = 186297, overlap = 250.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.05273e-06
PHY-3002 : Step(707): len = 181290, overlap = 246.75
PHY-3002 : Step(708): len = 179966, overlap = 241
PHY-3002 : Step(709): len = 170543, overlap = 240
PHY-3002 : Step(710): len = 166576, overlap = 233.25
PHY-3002 : Step(711): len = 164371, overlap = 212.25
PHY-3002 : Step(712): len = 165538, overlap = 197.5
PHY-3002 : Step(713): len = 166728, overlap = 176.75
PHY-3002 : Step(714): len = 165315, overlap = 174.25
PHY-3002 : Step(715): len = 166374, overlap = 162
PHY-3002 : Step(716): len = 163320, overlap = 163
PHY-3002 : Step(717): len = 161066, overlap = 163.75
PHY-3002 : Step(718): len = 158513, overlap = 153.25
PHY-3002 : Step(719): len = 156784, overlap = 149.75
PHY-3002 : Step(720): len = 154284, overlap = 137.75
PHY-3002 : Step(721): len = 152204, overlap = 138.75
PHY-3002 : Step(722): len = 151257, overlap = 138.75
PHY-3002 : Step(723): len = 150612, overlap = 138.5
PHY-3002 : Step(724): len = 149267, overlap = 135.75
PHY-3002 : Step(725): len = 148705, overlap = 134.75
PHY-3002 : Step(726): len = 147396, overlap = 133
PHY-3002 : Step(727): len = 145407, overlap = 124
PHY-3002 : Step(728): len = 143923, overlap = 123.5
PHY-3002 : Step(729): len = 142738, overlap = 120
PHY-3002 : Step(730): len = 142113, overlap = 120
PHY-3002 : Step(731): len = 141511, overlap = 119
PHY-3002 : Step(732): len = 140852, overlap = 115.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.10545e-06
PHY-3002 : Step(733): len = 139772, overlap = 115
PHY-3002 : Step(734): len = 139741, overlap = 110.5
PHY-3002 : Step(735): len = 140317, overlap = 107.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040358s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (38.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.785041
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 242840, over cnt = 1102(3%), over = 2531, worst = 12
PHY-1002 : len = 264896, over cnt = 925(2%), over = 1727, worst = 7
PHY-1002 : len = 363832, over cnt = 272(0%), over = 345, worst = 4
PHY-1002 : len = 385136, over cnt = 58(0%), over = 68, worst = 3
PHY-1002 : len = 387264, over cnt = 18(0%), over = 18, worst = 1
PHY-1002 : len = 387040, over cnt = 18(0%), over = 18, worst = 1
PHY-1002 : len = 384424, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End global iterations;  2.198986s wall, 2.281250s user + 0.531250s system = 2.812500s CPU (127.9%)

PHY-3001 : End congestion estimation;  2.966781s wall, 2.734375s user + 0.812500s system = 3.546875s CPU (119.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.123736s wall, 1.109375s user + 0.187500s system = 1.296875s CPU (115.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18215e-07
PHY-3002 : Step(736): len = 145447, overlap = 150.25
PHY-3002 : Step(737): len = 145310, overlap = 151.75
PHY-3002 : Step(738): len = 145416, overlap = 151.75
PHY-3002 : Step(739): len = 143606, overlap = 154.75
PHY-3002 : Step(740): len = 140746, overlap = 156.75
PHY-3002 : Step(741): len = 136650, overlap = 157
PHY-3002 : Step(742): len = 135143, overlap = 161.25
PHY-3002 : Step(743): len = 132807, overlap = 164
PHY-3002 : Step(744): len = 131254, overlap = 170.5
PHY-3002 : Step(745): len = 129968, overlap = 171.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.43643e-06
PHY-3002 : Step(746): len = 128616, overlap = 171.75
PHY-3002 : Step(747): len = 128065, overlap = 171
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.87286e-06
PHY-3002 : Step(748): len = 128589, overlap = 168.25
PHY-3002 : Step(749): len = 128966, overlap = 167.25
PHY-3002 : Step(750): len = 130819, overlap = 159
PHY-3002 : Step(751): len = 132654, overlap = 150.25
PHY-3002 : Step(752): len = 132450, overlap = 145.5
PHY-3002 : Step(753): len = 133797, overlap = 140.5
PHY-3002 : Step(754): len = 136804, overlap = 131.5
PHY-3002 : Step(755): len = 137242, overlap = 128.25
PHY-3002 : Step(756): len = 137945, overlap = 129.25
PHY-3002 : Step(757): len = 139064, overlap = 133.75
PHY-3002 : Step(758): len = 140099, overlap = 131.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.74572e-06
PHY-3002 : Step(759): len = 139219, overlap = 131.25
PHY-3002 : Step(760): len = 139469, overlap = 131.75
PHY-3002 : Step(761): len = 141022, overlap = 126.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.14914e-05
PHY-3002 : Step(762): len = 146274, overlap = 121.25
PHY-3002 : Step(763): len = 157737, overlap = 103.25
PHY-3002 : Step(764): len = 174272, overlap = 73
PHY-3002 : Step(765): len = 170226, overlap = 71.75
PHY-3002 : Step(766): len = 169150, overlap = 75.25
PHY-3002 : Step(767): len = 169237, overlap = 74.25
PHY-3002 : Step(768): len = 169715, overlap = 76.25
PHY-3002 : Step(769): len = 169146, overlap = 75.75
PHY-3002 : Step(770): len = 169835, overlap = 74
PHY-3002 : Step(771): len = 171096, overlap = 72.25
PHY-3002 : Step(772): len = 171176, overlap = 74.75
PHY-3002 : Step(773): len = 171110, overlap = 75.25
PHY-3002 : Step(774): len = 171174, overlap = 78
PHY-3002 : Step(775): len = 171439, overlap = 79.25
PHY-3002 : Step(776): len = 171659, overlap = 83
PHY-3002 : Step(777): len = 172737, overlap = 80.75
PHY-3002 : Step(778): len = 174881, overlap = 82.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.29829e-05
PHY-3002 : Step(779): len = 174726, overlap = 78.5
PHY-3002 : Step(780): len = 176046, overlap = 73.75
PHY-3002 : Step(781): len = 182589, overlap = 53.5
PHY-3002 : Step(782): len = 188114, overlap = 43.75
PHY-3002 : Step(783): len = 195510, overlap = 37.75
PHY-3002 : Step(784): len = 198360, overlap = 38
PHY-3002 : Step(785): len = 201060, overlap = 36.25
PHY-3002 : Step(786): len = 202281, overlap = 33.25
PHY-3002 : Step(787): len = 203618, overlap = 33.25
PHY-3002 : Step(788): len = 204370, overlap = 36
PHY-3002 : Step(789): len = 205458, overlap = 39.5
PHY-3002 : Step(790): len = 205998, overlap = 46
PHY-3002 : Step(791): len = 206401, overlap = 48.5
PHY-3002 : Step(792): len = 207228, overlap = 52.5
PHY-3002 : Step(793): len = 206862, overlap = 55.75
PHY-3002 : Step(794): len = 207167, overlap = 52
PHY-3002 : Step(795): len = 207014, overlap = 50
PHY-3002 : Step(796): len = 206740, overlap = 48.75
PHY-3002 : Step(797): len = 207043, overlap = 45.75
PHY-3002 : Step(798): len = 206700, overlap = 47.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.59658e-05
PHY-3002 : Step(799): len = 210173, overlap = 40.25
PHY-3002 : Step(800): len = 212087, overlap = 38
PHY-3002 : Step(801): len = 217105, overlap = 26.5
PHY-3002 : Step(802): len = 220635, overlap = 25.25
PHY-3002 : Step(803): len = 226274, overlap = 23.75
PHY-3002 : Step(804): len = 229264, overlap = 23.5
PHY-3002 : Step(805): len = 231218, overlap = 25
PHY-3002 : Step(806): len = 232811, overlap = 24.75
PHY-3002 : Step(807): len = 232225, overlap = 25.5
PHY-3002 : Step(808): len = 231522, overlap = 25.25
PHY-3002 : Step(809): len = 230315, overlap = 24.25
PHY-3002 : Step(810): len = 229152, overlap = 28.75
PHY-3002 : Step(811): len = 228927, overlap = 30.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.19315e-05
PHY-3002 : Step(812): len = 233967, overlap = 25.75
PHY-3002 : Step(813): len = 237171, overlap = 22.5
PHY-3002 : Step(814): len = 239698, overlap = 22
PHY-3002 : Step(815): len = 241836, overlap = 19.75
PHY-3002 : Step(816): len = 244366, overlap = 17.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000183863
PHY-3002 : Step(817): len = 251915, overlap = 12.75
PHY-3002 : Step(818): len = 261706, overlap = 11
PHY-3002 : Step(819): len = 266486, overlap = 8
PHY-3002 : Step(820): len = 265381, overlap = 8.75
PHY-3002 : Step(821): len = 265367, overlap = 11.5
PHY-3002 : Step(822): len = 266268, overlap = 11.25
PHY-3002 : Step(823): len = 267608, overlap = 11
PHY-3002 : Step(824): len = 268215, overlap = 10.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000367726
PHY-3002 : Step(825): len = 278298, overlap = 8
PHY-3002 : Step(826): len = 284262, overlap = 7.75
PHY-3002 : Step(827): len = 285386, overlap = 7.25
PHY-3002 : Step(828): len = 286376, overlap = 6.25
PHY-3002 : Step(829): len = 288071, overlap = 6.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000720723
PHY-3002 : Step(830): len = 296023, overlap = 6
PHY-3002 : Step(831): len = 300369, overlap = 6.25
PHY-3002 : Step(832): len = 302710, overlap = 6.25
PHY-3002 : Step(833): len = 303067, overlap = 6.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.785041
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 440960, over cnt = 353(1%), over = 505, worst = 4
PHY-1002 : len = 445248, over cnt = 137(0%), over = 184, worst = 4
PHY-1002 : len = 446096, over cnt = 64(0%), over = 84, worst = 3
PHY-1002 : len = 446632, over cnt = 25(0%), over = 32, worst = 3
PHY-1002 : len = 446984, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 447016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.420814s wall, 0.546875s user + 0.125000s system = 0.671875s CPU (159.7%)

PHY-3001 : End congestion estimation;  1.066066s wall, 1.046875s user + 0.359375s system = 1.406250s CPU (131.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.943075s wall, 1.140625s user + 0.484375s system = 1.625000s CPU (83.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000241473
PHY-3002 : Step(834): len = 289966, overlap = 37.5
PHY-3002 : Step(835): len = 288534, overlap = 37.75
PHY-3002 : Step(836): len = 290224, overlap = 37.5
PHY-3002 : Step(837): len = 290760, overlap = 35.25
PHY-3002 : Step(838): len = 288722, overlap = 33
PHY-3002 : Step(839): len = 286787, overlap = 33
PHY-3002 : Step(840): len = 286300, overlap = 33.5
PHY-3002 : Step(841): len = 285068, overlap = 34.75
PHY-3002 : Step(842): len = 282640, overlap = 34.25
PHY-3002 : Step(843): len = 281965, overlap = 37
PHY-3002 : Step(844): len = 281933, overlap = 34.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000482946
PHY-3002 : Step(845): len = 293384, overlap = 33
PHY-3002 : Step(846): len = 296960, overlap = 29.25
PHY-3002 : Step(847): len = 300360, overlap = 26.5
PHY-3002 : Step(848): len = 301477, overlap = 28
PHY-3002 : Step(849): len = 300453, overlap = 30
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000959158
PHY-3002 : Step(850): len = 309400, overlap = 28.25
PHY-3002 : Step(851): len = 311291, overlap = 27.25
PHY-3002 : Step(852): len = 315524, overlap = 27
PHY-3002 : Step(853): len = 317664, overlap = 24
PHY-3002 : Step(854): len = 317146, overlap = 25
PHY-3002 : Step(855): len = 316410, overlap = 25.75
PHY-3002 : Step(856): len = 317562, overlap = 24
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00191832
PHY-3002 : Step(857): len = 323147, overlap = 25.5
PHY-3002 : Step(858): len = 325028, overlap = 24.25
PHY-3002 : Step(859): len = 329395, overlap = 22.25
PHY-3002 : Step(860): len = 329724, overlap = 22
PHY-3002 : Step(861): len = 329326, overlap = 22
PHY-3002 : Step(862): len = 329693, overlap = 22.25
PHY-3002 : Step(863): len = 331504, overlap = 23
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00376347
PHY-3002 : Step(864): len = 335387, overlap = 24.25
PHY-3002 : Step(865): len = 336651, overlap = 21.25
PHY-3002 : Step(866): len = 338714, overlap = 21.5
PHY-3002 : Step(867): len = 340583, overlap = 21.25
PHY-3002 : Step(868): len = 341306, overlap = 21.75
PHY-3002 : Step(869): len = 342167, overlap = 21.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00705971
PHY-3002 : Step(870): len = 344374, overlap = 21.5
PHY-3002 : Step(871): len = 345495, overlap = 21
PHY-3002 : Step(872): len = 347237, overlap = 20.5
PHY-3002 : Step(873): len = 348663, overlap = 20.25
PHY-3002 : Step(874): len = 349698, overlap = 20.5
PHY-3002 : Step(875): len = 350539, overlap = 20
PHY-3002 : Step(876): len = 351713, overlap = 22.25
PHY-3002 : Step(877): len = 352782, overlap = 22.75
PHY-3002 : Step(878): len = 353441, overlap = 24
PHY-3002 : Step(879): len = 353825, overlap = 23.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0127126
PHY-3002 : Step(880): len = 355132, overlap = 24.5
PHY-3002 : Step(881): len = 355927, overlap = 24.5
PHY-3002 : Step(882): len = 356885, overlap = 24
PHY-3002 : Step(883): len = 357566, overlap = 23.5
PHY-3002 : Step(884): len = 358303, overlap = 23
PHY-3002 : Step(885): len = 359003, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  5.476715s wall, 5.312500s user + 3.703125s system = 9.015625s CPU (164.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.785041
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 551800, over cnt = 101(0%), over = 125, worst = 3
PHY-1002 : len = 552176, over cnt = 59(0%), over = 69, worst = 2
PHY-1002 : len = 552408, over cnt = 38(0%), over = 43, worst = 2
PHY-1002 : len = 552600, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 552672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.397790s wall, 0.453125s user + 0.156250s system = 0.609375s CPU (153.2%)

PHY-3001 : End congestion estimation;  0.868623s wall, 0.921875s user + 0.281250s system = 1.203125s CPU (138.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.170975s wall, 1.171875s user + 0.203125s system = 1.375000s CPU (117.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000629868
PHY-3002 : Step(886): len = 341556, overlap = 7
PHY-3002 : Step(887): len = 340088, overlap = 4.75
PHY-3002 : Step(888): len = 337037, overlap = 6.5
PHY-3002 : Step(889): len = 335918, overlap = 8.5
PHY-3002 : Step(890): len = 335629, overlap = 10.75
PHY-3002 : Step(891): len = 335392, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.197943s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (86.8%)

PHY-3001 : Legalized: Len = 338302, Over = 0
PHY-3001 : Final: Len = 338302, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 517464, over cnt = 155(0%), over = 195, worst = 3
PHY-1002 : len = 518168, over cnt = 87(0%), over = 102, worst = 2
PHY-1002 : len = 518608, over cnt = 26(0%), over = 31, worst = 2
PHY-1002 : len = 518768, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 518832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.377920s wall, 0.546875s user + 0.109375s system = 0.656250s CPU (173.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3515 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3537 instances, 3511 slices, 209 macros(1997 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 23347, tnet num: 7345, tinst num: 3537, tnode num: 24023, tedge num: 41067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1477 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.760265s wall, 2.140625s user + 0.625000s system = 2.765625s CPU (100.2%)

RUN-1004 : used memory is 277 MB, reserved memory is 915 MB, peak memory is 544 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 349 clock pins, and constraint 676 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.505751s wall, 2.843750s user + 0.781250s system = 3.625000s CPU (103.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 338302
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.785041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(892): len = 338302, overlap = 0
PHY-3002 : Step(893): len = 338302, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016812s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (185.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.785041
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 517464, over cnt = 155(0%), over = 195, worst = 3
PHY-1002 : len = 518168, over cnt = 87(0%), over = 102, worst = 2
PHY-1002 : len = 518608, over cnt = 26(0%), over = 31, worst = 2
PHY-1002 : len = 518768, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 518832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.371748s wall, 0.484375s user + 0.062500s system = 0.546875s CPU (147.1%)

PHY-3001 : End congestion estimation;  0.835884s wall, 1.015625s user + 0.156250s system = 1.171875s CPU (140.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.148477s wall, 1.109375s user + 0.234375s system = 1.343750s CPU (117.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(894): len = 338302, overlap = 0
PHY-3002 : Step(895): len = 338302, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.785041
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 517464, over cnt = 155(0%), over = 195, worst = 3
PHY-1002 : len = 518168, over cnt = 87(0%), over = 102, worst = 2
PHY-1002 : len = 518608, over cnt = 26(0%), over = 31, worst = 2
PHY-1002 : len = 518768, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 518832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.360403s wall, 0.515625s user + 0.109375s system = 0.625000s CPU (173.4%)

PHY-3001 : End congestion estimation;  0.825068s wall, 0.984375s user + 0.203125s system = 1.187500s CPU (143.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.987317s wall, 1.031250s user + 0.187500s system = 1.218750s CPU (123.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(896): len = 338302, overlap = 0
PHY-3002 : Step(897): len = 338302, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026176s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (119.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.785041
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 517464, over cnt = 155(0%), over = 195, worst = 3
PHY-1002 : len = 518168, over cnt = 87(0%), over = 102, worst = 2
PHY-1002 : len = 518608, over cnt = 26(0%), over = 31, worst = 2
PHY-1002 : len = 518768, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 518832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.329645s wall, 0.484375s user + 0.062500s system = 0.546875s CPU (165.9%)

PHY-3001 : End congestion estimation;  0.750192s wall, 0.921875s user + 0.156250s system = 1.078125s CPU (143.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.076634s wall, 1.093750s user + 0.250000s system = 1.343750s CPU (124.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(898): len = 338302, overlap = 0
PHY-3002 : Step(899): len = 338302, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024292s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.6%)

PHY-3001 : Legalized: Len = 338302, Over = 0
PHY-3001 : Final: Len = 338302, Over = 0
RUN-1003 : finish command "place -eco" in  12.049583s wall, 10.593750s user + 2.859375s system = 13.453125s CPU (111.6%)

RUN-1004 : used memory is 297 MB, reserved memory is 942 MB, peak memory is 544 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  79.273713s wall, 101.781250s user + 29.671875s system = 131.453125s CPU (165.8%)

RUN-1004 : used memory is 296 MB, reserved memory is 938 MB, peak memory is 544 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4031 to 3064
PHY-1001 : Pin misalignment score is improved from 3064 to 3037
PHY-1001 : Pin misalignment score is improved from 3037 to 3036
PHY-1001 : Pin misalignment score is improved from 3036 to 3036
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 3539 instances
RUN-1001 : 1756 mslices, 1755 lslices, 18 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7347 nets
RUN-1001 : 4124 nets have 2 pins
RUN-1001 : 3078 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 517464, over cnt = 155(0%), over = 195, worst = 3
PHY-1002 : len = 518168, over cnt = 87(0%), over = 102, worst = 2
PHY-1002 : len = 518608, over cnt = 26(0%), over = 31, worst = 2
PHY-1002 : len = 518768, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 518832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.350588s wall, 0.375000s user + 0.109375s system = 0.484375s CPU (138.2%)

PHY-1001 : End global routing;  1.198830s wall, 1.125000s user + 0.390625s system = 1.515625s CPU (126.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i19/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.526385s wall, 0.062500s user + 0.140625s system = 0.203125s CPU (38.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000065s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 731648, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 31.751601s wall, 46.578125s user + 7.968750s system = 54.546875s CPU (171.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 731560, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.153649s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (111.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 731480, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 731480
PHY-1001 : End DR Iter 2; 0.124993s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (125.0%)

GUI-5004 WARNING: echo has not been assigned location ...
GUI-5004 WARNING: led[1] has not been assigned location ...
GUI-5004 WARNING: led[0] has not been assigned location ...
GUI-5004 WARNING: trig has not been assigned location ...
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i19/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  51.744452s wall, 54.859375s user + 11.703125s system = 66.562500s CPU (128.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  104.995796s wall, 106.296875s user + 22.234375s system = 128.531250s CPU (122.4%)

RUN-1004 : used memory is 301 MB, reserved memory is 1019 MB, peak memory is 544 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    18
  #input                3
  #output              15
  #inout                0

Utilization Statistics
#lut                 7021   out of  19600   35.82%
#reg                  266   out of  19600    1.36%
#le                  7021
  #lut only          6755   out of   7021   96.21%
  #reg only             0   out of   7021    0.00%
  #lut&reg            266   out of   7021    3.79%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   16   out of    187    8.56%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1003 : finish command "report_area -io_info -file eglm35_phy.area" in  2.055486s wall, 0.187500s user + 0.140625s system = 0.328125s CPU (16.0%)

RUN-1004 : used memory is 315 MB, reserved memory is 1019 MB, peak memory is 544 MB
RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  14.994727s wall, 5.968750s user + 5.687500s system = 11.656250s CPU (77.7%)

RUN-1004 : used memory is 359 MB, reserved memory is 1021 MB, peak memory is 544 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 3539
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 7347, pip num: 53578
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2960 valid insts, and 189301 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  37.001363s wall, 72.843750s user + 2.281250s system = 75.125000s CPU (203.0%)

RUN-1004 : used memory is 100 MB, reserved memory is 1021 MB, peak memory is 544 MB
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(18)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(44)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(68)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(161)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(184)
HDL-1007 : elaborate module de_code_seg_dp in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  2.723540s wall, 2.125000s user + 0.890625s system = 3.015625s CPU (110.7%)

RUN-1004 : used memory is 210 MB, reserved memory is 939 MB, peak memory is 544 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "de_code_seg_dp"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model de_code_seg_dp
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9477/822 useful/useless nets, 5425/192 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 128 distributor mux.
SYN-1016 : Merged 501 instances.
SYN-1015 : Optimize round 1, 1495 better
SYN-1014 : Optimize round 2
SYN-1032 : 8717/334 useful/useless nets, 4841/132 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1679 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 37 instances.
SYN-1015 : Optimize round 2, 1898 better
SYN-1014 : Optimize round 3
SYN-1032 : 5369/1698 useful/useless nets, 3085/57 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 91 better
SYN-1014 : Optimize round 4
SYN-1032 : 5359/9 useful/useless nets, 3080/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 4, 13 better
SYN-1014 : Optimize round 5
SYN-1032 : 5349/9 useful/useless nets, 3075/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 5, 13 better
SYN-1014 : Optimize round 6
SYN-1032 : 5339/9 useful/useless nets, 3070/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 6, 13 better
SYN-1014 : Optimize round 7
SYN-1032 : 5329/9 useful/useless nets, 3065/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 13 better
SYN-1014 : Optimize round 8
SYN-1032 : 5319/9 useful/useless nets, 3060/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 8, 13 better
SYN-1014 : Optimize round 9
SYN-1032 : 5309/9 useful/useless nets, 3055/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 9, 13 better
SYN-1014 : Optimize round 10
SYN-1032 : 5299/9 useful/useless nets, 3050/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 10, 13 better
RUN-1003 : finish command "optimize_rtl" in  10.003028s wall, 8.093750s user + 1.828125s system = 9.921875s CPU (99.2%)

RUN-1004 : used memory is 295 MB, reserved memory is 940 MB, peak memory is 544 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    18
  #input                3
  #output              15
  #inout                0

Gate Statistics
#Basic gates         2508
  #and                  6
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                107
  #bufif1               0
  #MX21              2115
  #FADD                 0
  #DFF                280
  #LATCH                0
#MACRO_ADD            208
#MACRO_EQ              11
#MACRO_MULT             3
#MACRO_MUX            310

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |2228   |280    |223    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  5.281934s wall, 2.359375s user + 2.671875s system = 5.031250s CPU (95.3%)

RUN-1004 : used memory is 182 MB, reserved memory is 941 MB, peak memory is 544 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5349/14 useful/useless nets, 3068/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 14 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5349/0 useful/useless nets, 3068/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5448/12 useful/useless nets, 3185/12 useful/useless insts
SYN-1016 : Merged 17 instances.
SYN-2501 : Optimize round 1, 138 better
SYN-2501 : Optimize round 2
SYN-1032 : 5431/0 useful/useless nets, 3168/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 209 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 10307/94 useful/useless nets, 8044/94 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2945 (2.98), #lev = 18 (6.82)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   1.17 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2669 instances into 2999 LUTs, name keeping = 79%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10631/0 useful/useless nets, 8368/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 266 DFF/LATCH to SEQ ...
SYN-4009 : Pack 101 carry chain into lslice
SYN-4007 : Packing 2662 adder to BLE ...
SYN-4008 : Packed 2662 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3027 LUT to BLE ...
SYN-4008 : Packed 3027 LUT and 234 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2763 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 3027/5054 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    18
  #input                3
  #output              15
  #inout                0

Utilization Statistics
#lut                 7021   out of  19600   35.82%
#reg                  266   out of  19600    1.36%
#le                  7021
  #lut only          6755   out of   7021   96.21%
  #reg only             0   out of   7021    0.00%
  #lut&reg            266   out of   7021    3.79%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   18   out of    187    9.63%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |7021  |7021  |266   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  23.012640s wall, 15.265625s user + 5.703125s system = 20.968750s CPU (91.1%)

RUN-1004 : used memory is 154 MB, reserved memory is 951 MB, peak memory is 544 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 2 instances.
RUN-1003 : finish command "legalize_phy_inst" in  1.531202s wall, 0.593750s user + 0.625000s system = 1.218750s CPU (79.6%)

RUN-1004 : used memory is 198 MB, reserved memory is 951 MB, peak memory is 544 MB
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  11.299328s wall, 4.671875s user + 5.640625s system = 10.312500s CPU (91.3%)

RUN-1004 : used memory is 282 MB, reserved memory is 951 MB, peak memory is 544 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i19/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i19/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 3539 instances
RUN-1001 : 1756 mslices, 1755 lslices, 18 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7347 nets
RUN-1001 : 4124 nets have 2 pins
RUN-1001 : 3078 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3537 instances, 3511 slices, 209 macros(1997 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 23347, tnet num: 7345, tinst num: 3537, tnode num: 24027, tedge num: 41072.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1477 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  3.431315s wall, 1.984375s user + 0.906250s system = 2.890625s CPU (84.2%)

RUN-1004 : used memory is 368 MB, reserved memory is 952 MB, peak memory is 544 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 351 clock pins, and constraint 680 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  4.933665s wall, 2.828125s user + 1.390625s system = 4.218750s CPU (85.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.18977e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.785041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(900): len = 1.51586e+06, overlap = 9.75
PHY-3002 : Step(901): len = 1.12182e+06, overlap = 45
PHY-3002 : Step(902): len = 925821, overlap = 80.5
PHY-3002 : Step(903): len = 787523, overlap = 108.5
PHY-3002 : Step(904): len = 658367, overlap = 143
PHY-3002 : Step(905): len = 550137, overlap = 165.25
PHY-3002 : Step(906): len = 485164, overlap = 184.5
PHY-3002 : Step(907): len = 439819, overlap = 193.5
PHY-3002 : Step(908): len = 379834, overlap = 208.5
PHY-3002 : Step(909): len = 343548, overlap = 213
PHY-3002 : Step(910): len = 312005, overlap = 217.25
PHY-3002 : Step(911): len = 279068, overlap = 222
PHY-3002 : Step(912): len = 254057, overlap = 230.5
PHY-3002 : Step(913): len = 231937, overlap = 235.25
PHY-3002 : Step(914): len = 215690, overlap = 239
PHY-3002 : Step(915): len = 197677, overlap = 239
PHY-3002 : Step(916): len = 186582, overlap = 246
PHY-3002 : Step(917): len = 177616, overlap = 252.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.29636e-06
PHY-3002 : Step(918): len = 170880, overlap = 249
PHY-3002 : Step(919): len = 169637, overlap = 244.75
PHY-3002 : Step(920): len = 168930, overlap = 225.25
PHY-3002 : Step(921): len = 167923, overlap = 193
PHY-3002 : Step(922): len = 168015, overlap = 187
PHY-3002 : Step(923): len = 166373, overlap = 175
PHY-3002 : Step(924): len = 169507, overlap = 170.5
PHY-3002 : Step(925): len = 163982, overlap = 163.25
PHY-3002 : Step(926): len = 162768, overlap = 153.5
PHY-3002 : Step(927): len = 160726, overlap = 141.25
PHY-3002 : Step(928): len = 162066, overlap = 136.75
PHY-3002 : Step(929): len = 155909, overlap = 135.5
PHY-3002 : Step(930): len = 155440, overlap = 135.25
PHY-3002 : Step(931): len = 154200, overlap = 134
PHY-3002 : Step(932): len = 153916, overlap = 134.25
PHY-3002 : Step(933): len = 152510, overlap = 134.75
PHY-3002 : Step(934): len = 151743, overlap = 133.25
PHY-3002 : Step(935): len = 151559, overlap = 133.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.59271e-06
PHY-3002 : Step(936): len = 151514, overlap = 133.25
PHY-3002 : Step(937): len = 151688, overlap = 133
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046123s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.785041
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 250736, over cnt = 1056(3%), over = 2824, worst = 14
PHY-1002 : len = 267128, over cnt = 928(2%), over = 2085, worst = 9
PHY-1002 : len = 367024, over cnt = 528(1%), over = 976, worst = 7
PHY-1002 : len = 438008, over cnt = 67(0%), over = 84, worst = 4
PHY-1002 : len = 435784, over cnt = 31(0%), over = 38, worst = 2
PHY-1002 : len = 435752, over cnt = 30(0%), over = 34, worst = 2
PHY-1002 : len = 435904, over cnt = 28(0%), over = 31, worst = 2
PHY-1001 : End global iterations;  4.229761s wall, 4.093750s user + 0.781250s system = 4.875000s CPU (115.3%)

PHY-3001 : End congestion estimation;  5.774405s wall, 4.718750s user + 1.234375s system = 5.953125s CPU (103.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.228757s wall, 1.031250s user + 0.265625s system = 1.296875s CPU (105.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.72618e-07
PHY-3002 : Step(938): len = 153680, overlap = 177
PHY-3002 : Step(939): len = 152984, overlap = 178.5
PHY-3002 : Step(940): len = 151219, overlap = 182
PHY-3002 : Step(941): len = 150248, overlap = 182.25
PHY-3002 : Step(942): len = 146953, overlap = 184
PHY-3002 : Step(943): len = 143167, overlap = 181
PHY-3002 : Step(944): len = 138873, overlap = 174.25
PHY-3002 : Step(945): len = 134021, overlap = 174.75
PHY-3002 : Step(946): len = 131191, overlap = 176.25
PHY-3002 : Step(947): len = 128188, overlap = 176.5
PHY-3002 : Step(948): len = 125591, overlap = 178.5
PHY-3002 : Step(949): len = 122587, overlap = 182.25
PHY-3002 : Step(950): len = 120733, overlap = 185
PHY-3002 : Step(951): len = 118819, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.14524e-06
PHY-3002 : Step(952): len = 118049, overlap = 186.75
PHY-3002 : Step(953): len = 117980, overlap = 186.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.29047e-06
PHY-3002 : Step(954): len = 117909, overlap = 187.25
PHY-3002 : Step(955): len = 118119, overlap = 186.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.785041
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 200424, over cnt = 1038(2%), over = 2910, worst = 16
PHY-1002 : len = 216096, over cnt = 882(2%), over = 2234, worst = 14
PHY-1002 : len = 342152, over cnt = 410(1%), over = 728, worst = 8
PHY-1002 : len = 406408, over cnt = 68(0%), over = 83, worst = 3
PHY-1002 : len = 406552, over cnt = 47(0%), over = 56, worst = 2
PHY-1002 : len = 405616, over cnt = 46(0%), over = 54, worst = 3
PHY-1002 : len = 405384, over cnt = 45(0%), over = 53, worst = 3
PHY-1001 : End global iterations;  2.624949s wall, 2.609375s user + 0.578125s system = 3.187500s CPU (121.4%)

PHY-3001 : End congestion estimation;  3.223126s wall, 3.078125s user + 0.718750s system = 3.796875s CPU (117.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.960035s wall, 0.953125s user + 0.187500s system = 1.140625s CPU (118.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.35959e-06
PHY-3002 : Step(956): len = 117963, overlap = 224.25
PHY-3002 : Step(957): len = 119151, overlap = 222
PHY-3002 : Step(958): len = 121641, overlap = 217.25
PHY-3002 : Step(959): len = 122045, overlap = 213.5
PHY-3002 : Step(960): len = 122976, overlap = 214.75
PHY-3002 : Step(961): len = 124325, overlap = 215.25
PHY-3002 : Step(962): len = 125154, overlap = 217
PHY-3002 : Step(963): len = 125665, overlap = 219
PHY-3002 : Step(964): len = 126311, overlap = 214.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.07192e-05
PHY-3002 : Step(965): len = 127349, overlap = 210.5
PHY-3002 : Step(966): len = 127948, overlap = 209.75
PHY-3002 : Step(967): len = 132318, overlap = 200.25
PHY-3002 : Step(968): len = 134980, overlap = 190.5
PHY-3002 : Step(969): len = 136178, overlap = 189
PHY-3002 : Step(970): len = 137881, overlap = 188.75
PHY-3002 : Step(971): len = 140025, overlap = 187.75
PHY-3002 : Step(972): len = 140125, overlap = 190
PHY-3002 : Step(973): len = 140991, overlap = 183
PHY-3002 : Step(974): len = 141852, overlap = 179
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.14384e-05
PHY-3002 : Step(975): len = 143730, overlap = 174
PHY-3002 : Step(976): len = 146228, overlap = 169.75
PHY-3002 : Step(977): len = 153964, overlap = 156.5
PHY-3002 : Step(978): len = 158117, overlap = 152
PHY-3002 : Step(979): len = 162280, overlap = 150.5
PHY-3002 : Step(980): len = 163615, overlap = 144.75
PHY-3002 : Step(981): len = 165446, overlap = 140.25
PHY-3002 : Step(982): len = 165619, overlap = 141.75
PHY-3002 : Step(983): len = 165756, overlap = 145.5
PHY-3002 : Step(984): len = 166222, overlap = 144.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.28767e-05
PHY-3002 : Step(985): len = 171390, overlap = 136.5
PHY-3002 : Step(986): len = 175781, overlap = 126.5
PHY-3002 : Step(987): len = 183307, overlap = 109.25
PHY-3002 : Step(988): len = 188757, overlap = 103.5
PHY-3002 : Step(989): len = 189891, overlap = 107.25
PHY-3002 : Step(990): len = 191083, overlap = 111.75
PHY-3002 : Step(991): len = 191228, overlap = 109
PHY-3002 : Step(992): len = 192307, overlap = 103.75
PHY-3002 : Step(993): len = 193266, overlap = 100.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.57534e-05
PHY-3002 : Step(994): len = 200584, overlap = 90.25
PHY-3002 : Step(995): len = 208246, overlap = 82.25
PHY-3002 : Step(996): len = 215833, overlap = 76.25
PHY-3002 : Step(997): len = 216177, overlap = 78.5
PHY-3002 : Step(998): len = 217677, overlap = 83
PHY-3002 : Step(999): len = 219144, overlap = 80.25
PHY-3002 : Step(1000): len = 221503, overlap = 74.5
PHY-3002 : Step(1001): len = 223745, overlap = 74.5
PHY-3002 : Step(1002): len = 224195, overlap = 72.75
PHY-3002 : Step(1003): len = 224867, overlap = 76.75
PHY-3002 : Step(1004): len = 227252, overlap = 74.5
PHY-3002 : Step(1005): len = 230973, overlap = 72.75
PHY-3002 : Step(1006): len = 234487, overlap = 73.25
PHY-3002 : Step(1007): len = 236895, overlap = 74
PHY-3002 : Step(1008): len = 238749, overlap = 72.75
PHY-3002 : Step(1009): len = 239896, overlap = 69.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000171507
PHY-3002 : Step(1010): len = 249953, overlap = 58
PHY-3002 : Step(1011): len = 256392, overlap = 58.5
PHY-3002 : Step(1012): len = 261025, overlap = 60.75
PHY-3002 : Step(1013): len = 265487, overlap = 58
PHY-3002 : Step(1014): len = 267640, overlap = 56.5
PHY-3002 : Step(1015): len = 268963, overlap = 57.5
PHY-3002 : Step(1016): len = 269476, overlap = 62
PHY-3002 : Step(1017): len = 270692, overlap = 61
PHY-3002 : Step(1018): len = 272978, overlap = 57.5
PHY-3002 : Step(1019): len = 273274, overlap = 54
PHY-3002 : Step(1020): len = 273198, overlap = 51.75
PHY-3002 : Step(1021): len = 272336, overlap = 52.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000342918
PHY-3002 : Step(1022): len = 282107, overlap = 49.25
PHY-3002 : Step(1023): len = 287685, overlap = 45
PHY-3002 : Step(1024): len = 295801, overlap = 40
PHY-3002 : Step(1025): len = 299993, overlap = 38.75
PHY-3002 : Step(1026): len = 301972, overlap = 36
PHY-3002 : Step(1027): len = 301861, overlap = 36
PHY-3002 : Step(1028): len = 302189, overlap = 36.25
PHY-3002 : Step(1029): len = 301482, overlap = 38
PHY-3002 : Step(1030): len = 300732, overlap = 38
PHY-3002 : Step(1031): len = 301282, overlap = 38.25
PHY-3002 : Step(1032): len = 304127, overlap = 34.75
PHY-3002 : Step(1033): len = 305731, overlap = 33.25
PHY-3002 : Step(1034): len = 306394, overlap = 33
PHY-3002 : Step(1035): len = 306255, overlap = 32.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000665445
PHY-3002 : Step(1036): len = 314999, overlap = 29
PHY-3002 : Step(1037): len = 319357, overlap = 27
PHY-3002 : Step(1038): len = 325428, overlap = 22.5
PHY-3002 : Step(1039): len = 326953, overlap = 23.25
PHY-3002 : Step(1040): len = 327070, overlap = 23.75
PHY-3002 : Step(1041): len = 329117, overlap = 23.25
PHY-3002 : Step(1042): len = 331264, overlap = 22.25
PHY-3002 : Step(1043): len = 331057, overlap = 20.75
PHY-3002 : Step(1044): len = 330130, overlap = 21.25
PHY-3002 : Step(1045): len = 330025, overlap = 20.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00125393
PHY-3002 : Step(1046): len = 337163, overlap = 18
PHY-3002 : Step(1047): len = 338985, overlap = 17.5
PHY-3002 : Step(1048): len = 342688, overlap = 17.75
PHY-3002 : Step(1049): len = 345799, overlap = 19.5
PHY-3002 : Step(1050): len = 345094, overlap = 19.5
PHY-3002 : Step(1051): len = 344443, overlap = 19.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00240681
PHY-3002 : Step(1052): len = 351263, overlap = 19.25
PHY-3002 : Step(1053): len = 352275, overlap = 20.25
PHY-3002 : Step(1054): len = 354878, overlap = 20.25
PHY-3002 : Step(1055): len = 358213, overlap = 20.25
PHY-3002 : Step(1056): len = 360145, overlap = 20.25
PHY-3002 : Step(1057): len = 360711, overlap = 20.75
PHY-3002 : Step(1058): len = 361357, overlap = 19.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00456958
PHY-3002 : Step(1059): len = 364345, overlap = 20.5
PHY-3002 : Step(1060): len = 365915, overlap = 20.75
PHY-3002 : Step(1061): len = 367997, overlap = 20.75
PHY-3002 : Step(1062): len = 369924, overlap = 21
PHY-3002 : Step(1063): len = 370611, overlap = 20
PHY-3002 : Step(1064): len = 371184, overlap = 19.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00797607
PHY-3002 : Step(1065): len = 372800, overlap = 18.75
PHY-3002 : Step(1066): len = 373940, overlap = 18.75
PHY-3002 : Step(1067): len = 375110, overlap = 19
PHY-3002 : Step(1068): len = 375947, overlap = 18.75
PHY-3002 : Step(1069): len = 377039, overlap = 19.75
PHY-3002 : Step(1070): len = 377824, overlap = 20
PHY-3002 : Step(1071): len = 378751, overlap = 18
PHY-3002 : Step(1072): len = 379305, overlap = 18.5
PHY-3002 : Step(1073): len = 380369, overlap = 18
PHY-3002 : Step(1074): len = 380888, overlap = 17.5
PHY-3002 : Step(1075): len = 381594, overlap = 17.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0134535
PHY-3002 : Step(1076): len = 382550, overlap = 16.5
PHY-3002 : Step(1077): len = 383323, overlap = 16.5
PHY-3002 : Step(1078): len = 383959, overlap = 17
PHY-3002 : Step(1079): len = 384646, overlap = 17
PHY-3002 : Step(1080): len = 385185, overlap = 17
PHY-3002 : Step(1081): len = 385820, overlap = 16.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  5.074929s wall, 4.968750s user + 3.656250s system = 8.625000s CPU (170.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.785041
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 589064, over cnt = 119(0%), over = 150, worst = 3
PHY-1002 : len = 589752, over cnt = 68(0%), over = 82, worst = 3
PHY-1002 : len = 589448, over cnt = 28(0%), over = 30, worst = 2
PHY-1002 : len = 589592, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 589576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.428968s wall, 0.500000s user + 0.171875s system = 0.671875s CPU (156.6%)

PHY-3001 : End congestion estimation;  1.019887s wall, 1.062500s user + 0.281250s system = 1.343750s CPU (131.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.152024s wall, 1.109375s user + 0.218750s system = 1.328125s CPU (115.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000721626
PHY-3002 : Step(1082): len = 364684, overlap = 3.75
PHY-3002 : Step(1083): len = 363331, overlap = 5
PHY-3002 : Step(1084): len = 357269, overlap = 7
PHY-3002 : Step(1085): len = 355323, overlap = 8
PHY-3002 : Step(1086): len = 353853, overlap = 9
PHY-3002 : Step(1087): len = 353212, overlap = 9
PHY-3002 : Step(1088): len = 352806, overlap = 9.5
PHY-3002 : Step(1089): len = 352723, overlap = 8.75
PHY-3002 : Step(1090): len = 352851, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.113380s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (110.2%)

PHY-3001 : Legalized: Len = 354728, Over = 0
PHY-3001 : Final: Len = 354728, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 531968, over cnt = 125(0%), over = 158, worst = 3
PHY-1002 : len = 532696, over cnt = 75(0%), over = 87, worst = 3
PHY-1002 : len = 532960, over cnt = 34(0%), over = 39, worst = 2
PHY-1002 : len = 533072, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 533224, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 533240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.446984s wall, 0.609375s user + 0.140625s system = 0.750000s CPU (167.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3515 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3537 instances, 3511 slices, 209 macros(1997 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 23347, tnet num: 7345, tinst num: 3537, tnode num: 24027, tedge num: 41072.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1477 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.228260s wall, 2.125000s user + 0.390625s system = 2.515625s CPU (112.9%)

RUN-1004 : used memory is 275 MB, reserved memory is 979 MB, peak memory is 544 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 351 clock pins, and constraint 680 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.958018s wall, 2.859375s user + 0.531250s system = 3.390625s CPU (114.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 354728
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.785041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1091): len = 354728, overlap = 0
PHY-3002 : Step(1092): len = 354728, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014776s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.785041
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 531968, over cnt = 125(0%), over = 158, worst = 3
PHY-1002 : len = 532696, over cnt = 75(0%), over = 87, worst = 3
PHY-1002 : len = 532960, over cnt = 34(0%), over = 39, worst = 2
PHY-1002 : len = 533072, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 533224, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 533240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.426655s wall, 0.562500s user + 0.109375s system = 0.671875s CPU (157.5%)

PHY-3001 : End congestion estimation;  0.903058s wall, 1.046875s user + 0.218750s system = 1.265625s CPU (140.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.313452s wall, 1.140625s user + 0.265625s system = 1.406250s CPU (107.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1093): len = 354728, overlap = 0
PHY-3002 : Step(1094): len = 354728, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.785041
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 531968, over cnt = 125(0%), over = 158, worst = 3
PHY-1002 : len = 532696, over cnt = 75(0%), over = 87, worst = 3
PHY-1002 : len = 532960, over cnt = 34(0%), over = 39, worst = 2
PHY-1002 : len = 533072, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 533224, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 533240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.404423s wall, 0.562500s user + 0.093750s system = 0.656250s CPU (162.3%)

PHY-3001 : End congestion estimation;  0.868775s wall, 1.015625s user + 0.203125s system = 1.218750s CPU (140.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.157359s wall, 1.093750s user + 0.250000s system = 1.343750s CPU (116.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1095): len = 354728, overlap = 0
PHY-3002 : Step(1096): len = 354728, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019400s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (241.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.785041
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 531968, over cnt = 125(0%), over = 158, worst = 3
PHY-1002 : len = 532696, over cnt = 75(0%), over = 87, worst = 3
PHY-1002 : len = 532960, over cnt = 34(0%), over = 39, worst = 2
PHY-1002 : len = 533072, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 533224, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 533240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.433199s wall, 0.484375s user + 0.140625s system = 0.625000s CPU (144.3%)

PHY-3001 : End congestion estimation;  0.899396s wall, 0.953125s user + 0.218750s system = 1.171875s CPU (130.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.253471s wall, 1.093750s user + 0.281250s system = 1.375000s CPU (109.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1097): len = 354728, overlap = 0
PHY-3002 : Step(1098): len = 354728, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037173s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (42.0%)

PHY-3001 : Legalized: Len = 354728, Over = 0
PHY-3001 : Final: Len = 354728, Over = 0
RUN-1003 : finish command "place -eco" in  10.916030s wall, 10.625000s user + 2.609375s system = 13.234375s CPU (121.2%)

RUN-1004 : used memory is 293 MB, reserved memory is 1006 MB, peak memory is 544 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  82.128334s wall, 101.437500s user + 29.609375s system = 131.046875s CPU (159.6%)

RUN-1004 : used memory is 292 MB, reserved memory is 1005 MB, peak memory is 544 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4028 to 3089
PHY-1001 : Pin misalignment score is improved from 3089 to 3053
PHY-1001 : Pin misalignment score is improved from 3053 to 3052
PHY-1001 : Pin misalignment score is improved from 3052 to 3052
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 3539 instances
RUN-1001 : 1756 mslices, 1755 lslices, 18 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7347 nets
RUN-1001 : 4124 nets have 2 pins
RUN-1001 : 3078 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 531968, over cnt = 125(0%), over = 158, worst = 3
PHY-1002 : len = 532696, over cnt = 75(0%), over = 87, worst = 3
PHY-1002 : len = 532960, over cnt = 34(0%), over = 39, worst = 2
PHY-1002 : len = 533072, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 533224, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 533240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.369186s wall, 0.640625s user + 0.062500s system = 0.703125s CPU (190.5%)

PHY-1001 : End global routing;  1.211344s wall, 1.390625s user + 0.265625s system = 1.656250s CPU (136.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i19/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.243368s wall, 0.046875s user + 0.234375s system = 0.281250s CPU (115.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000183s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 772336, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End Routed; 42.721927s wall, 53.500000s user + 8.703125s system = 62.203125s CPU (145.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 771800, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.162329s wall, 0.171875s user + 0.093750s system = 0.265625s CPU (163.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 771792, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 771792
PHY-1001 : End DR Iter 2; 0.139732s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (145.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i19/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  62.841642s wall, 62.765625s user + 14.890625s system = 77.656250s CPU (123.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  111.267276s wall, 110.250000s user + 23.640625s system = 133.890625s CPU (120.3%)

RUN-1004 : used memory is 273 MB, reserved memory is 1057 MB, peak memory is 544 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    18
  #input                3
  #output              15
  #inout                0

Utilization Statistics
#lut                 7021   out of  19600   35.82%
#reg                  266   out of  19600    1.36%
#le                  7021
  #lut only          6755   out of   7021   96.21%
  #reg only             0   out of   7021    0.00%
  #lut&reg            266   out of   7021    3.79%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   18   out of    187    9.63%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  16.177461s wall, 5.218750s user + 7.015625s system = 12.234375s CPU (75.6%)

RUN-1004 : used memory is 227 MB, reserved memory is 1057 MB, peak memory is 544 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 3539
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 7347, pip num: 54599
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2948 valid insts, and 191365 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  26.266668s wall, 61.750000s user + 4.765625s system = 66.515625s CPU (253.2%)

RUN-1004 : used memory is 261 MB, reserved memory is 1056 MB, peak memory is 544 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  6.293552s wall, 4.687500s user + 1.375000s system = 6.062500s CPU (96.3%)

RUN-1004 : used memory is 203 MB, reserved memory is 1138 MB, peak memory is 544 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.290702s wall, 0.921875s user + 1.343750s system = 2.265625s CPU (31.1%)

RUN-1004 : used memory is 196 MB, reserved memory is 1168 MB, peak memory is 544 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  15.690651s wall, 5.984375s user + 3.109375s system = 9.093750s CPU (58.0%)

RUN-1004 : used memory is 132 MB, reserved memory is 1124 MB, peak memory is 544 MB
GUI-1001 : Download success!
