#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jul 25 04:09:43 2025
# Process ID: 8394
# Current directory: /home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myhls"
## variable backend
## set backend "vivado"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
# synth_design -top ${project_name} -part $part
Command: synth_design -top myhls -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8404
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2138.770 ; gain = 0.000 ; free physical = 733701 ; free virtual = 977686
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myhls' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/myhls.v:12]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config17_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config17_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:372]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (1#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:402]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (2#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (3#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config17_s' (4#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config17_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state9 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0' (5#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:48]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 54 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 54 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' (6#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' (7#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:48]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' (8#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s.v:921]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s.v:923]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s' (9#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s' (10#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_s.v:382]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_s.v:388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_s.v:390]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_s' (11#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi.v:48]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi_core' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi_core' (12#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi' (13#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s.v:816]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s.v:818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s.v:820]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s' (14#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config18_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config18_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config18_s' (15#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config18_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0' (16#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM.v:48]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM_core' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM_core' (17#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM' (18#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM.v:48]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s' (19#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s.v:736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s.v:738]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s' (20#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_s' (21#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_s.v:572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_s.v:574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_s.v:576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_s.v:578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_s.v:580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_s.v:582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_s.v:610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_s.v:612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_s.v:614]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_s' (22#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq.v:48]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq_core' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq_core' (23#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq' (24#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s.v:847]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s.v:849]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s.v:851]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s.v:853]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s.v:855]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s' (25#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state4 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state5 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s' (26#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_s' (27#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3466]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3468]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3470]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3472]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3474]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3476]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3478]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3480]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3482]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3484]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3486]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3488]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3490]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3492]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3494]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3496]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3498]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3500]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3502]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3504]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3506]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3508]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3510]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3512]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3514]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3516]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3518]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3520]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3522]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3524]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3528]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3530]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3532]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3534]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3536]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3538]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3540]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3542]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3544]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3548]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3550]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3560]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3562]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3564]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3568]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3570]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3586]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3592]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3604]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3606]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3900]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:3906]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s' (28#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s' (29#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_s' (30#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabrcU' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabrcU.v:95]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabrcU_rom' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabrcU.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabrcU_rom.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabrcU.v:35]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabrcU_rom.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabrcU.v:36]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabrcU_rom.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabrcU.v:37]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabrcU_rom' (31#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabrcU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabrcU' (32#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabrcU.v:95]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_sc4' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_sc4.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_sc4_rom' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_sc4.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_sc4_rom.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_sc4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_sc4_rom' (33#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_sc4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_sc4' (34#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_sc4.v:39]
INFO: [Synth 8-6157] synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'myhls_mux_104_18_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/myhls_mux_104_18_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mux_104_18_1_1' (35#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/myhls_mux_104_18_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' (36#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s' (37#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s' (38#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2916_A' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d2916_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 2916 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2916_A' (39#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d2916_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w39_d2304_A' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w39_d2304_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 39 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 2304 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w39_d2304_A' (40#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w39_d2304_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2304_A' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d2304_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 2304 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2304_A' (41#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d2304_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d144_A' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d144_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 144 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d144_A' (42#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d144_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d256_A' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d256_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d256_A' (43#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d256_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w38_d144_A' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w38_d144_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 38 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 144 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w38_d144_A' (44#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w38_d144_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d36_A' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d36_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b0100100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d36_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d36_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b0100100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d36_A_shiftReg' (45#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d36_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d36_A' (46#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d36_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w40_d1_A' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w40_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 40 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w40_d1_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w40_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 40 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w40_d1_A_shiftReg' (47#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w40_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w40_d1_A' (48#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w40_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A_shiftReg' (49#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A' (50#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w29_d1_A' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w29_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 29 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w29_d1_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w29_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 29 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w29_d1_A_shiftReg' (51#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w29_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w29_d1_A' (52#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w29_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0_shiftReg' (53#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0' (54#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0_shiftReg' (55#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0' (56#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_U0' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_U0_shiftReg' (57#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_U0' (58#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config18_U0' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config18_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config18_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config18_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config18_U0_shiftReg' (59#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config18_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config18_U0' (60#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config18_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6tde' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6tde.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6tde_shiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6tde.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6tde_shiftReg' (61#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6tde.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6tde' (62#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6tde.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_U0' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_U0_shiftReg' (63#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_U0' (64#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_U0' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_U0_shiftReg' (65#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_U0' (66#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0_shiftReg' (67#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0' (68#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config1udo' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config1udo.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config1udo_shiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config1udo.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config1udo_shiftReg' (69#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config1udo.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config1udo' (70#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config1udo.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0_shiftReg' (71#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0' (72#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_shiftReg' (73#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0' (74#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myhls' (75#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/myhls.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2241.848 ; gain = 103.078 ; free physical = 733218 ; free virtual = 977363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2250.754 ; gain = 111.984 ; free physical = 733344 ; free virtual = 977517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2270.680 ; gain = 131.910 ; free physical = 733350 ; free virtual = 977522
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
DSP Debug: swapped A/B pins for adder 0x52682d00
DSP Debug: swapped A/B pins for adder 0x47ee32c0
DSP Debug: swapped A/B pins for adder 0x4ef7ae10
DSP Debug: swapped A/B pins for adder 0x4c2cae60
DSP Debug: swapped A/B pins for adder 0x5d625310
DSP Debug: swapped A/B pins for adder 0x612f9660
DSP Debug: swapped A/B pins for adder 0x53c7e190
DSP Debug: swapped A/B pins for adder 0x549175e0
DSP Debug: swapped A/B pins for adder 0x360dba40
DSP Debug: swapped A/B pins for adder 0x47ee5b60
DSP Debug: swapped A/B pins for adder 0x47ee4ee0
DSP Debug: swapped A/B pins for adder 0x53947a40
DSP Debug: swapped A/B pins for adder 0x606e7090
DSP Debug: swapped A/B pins for adder 0x53c7ec80
DSP Debug: swapped A/B pins for adder 0x53a2fb30
DSP Debug: swapped A/B pins for adder 0x53d211b0
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
DSP Debug: swapped A/B pins for adder 0x5fa00990
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d2916_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "fifo_w16_d2916_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "fifo_w16_d2916_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"fifo_w39_d2304_A:/mem_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "fifo_w39_d2304_A:/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM "fifo_w39_d2304_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "fifo_w39_d2304_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d2304_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "fifo_w16_d2304_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "fifo_w16_d2304_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d144_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "fifo_w16_d144_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d256_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "fifo_w16_d256_A:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 4376.184 ; gain = 2237.414 ; free physical = 727219 ; free virtual = 972216
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input   37 Bit       Adders := 4     
	   4 Input   37 Bit       Adders := 5     
	   3 Input   37 Bit       Adders := 6     
	   2 Input   37 Bit       Adders := 1     
	   3 Input   36 Bit       Adders := 11    
	   4 Input   36 Bit       Adders := 7     
	   6 Input   36 Bit       Adders := 8     
	   5 Input   36 Bit       Adders := 8     
	   7 Input   36 Bit       Adders := 2     
	   2 Input   36 Bit       Adders := 2     
	   8 Input   36 Bit       Adders := 1     
	   3 Input   35 Bit       Adders := 20    
	   4 Input   35 Bit       Adders := 8     
	   2 Input   35 Bit       Adders := 6     
	   5 Input   35 Bit       Adders := 8     
	   6 Input   35 Bit       Adders := 9     
	   7 Input   35 Bit       Adders := 1     
	   5 Input   34 Bit       Adders := 6     
	   3 Input   34 Bit       Adders := 25    
	   2 Input   34 Bit       Adders := 16    
	   4 Input   34 Bit       Adders := 9     
	   6 Input   34 Bit       Adders := 2     
	   2 Input   33 Bit       Adders := 65    
	   3 Input   33 Bit       Adders := 5     
	   4 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   3 Input   30 Bit       Adders := 17    
	   6 Input   30 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 2     
	   6 Input   29 Bit       Adders := 5     
	   5 Input   29 Bit       Adders := 4     
	   2 Input   29 Bit       Adders := 25    
	   4 Input   29 Bit       Adders := 6     
	   3 Input   29 Bit       Adders := 25    
	   2 Input   28 Bit       Adders := 119   
	   3 Input   28 Bit       Adders := 39    
	   4 Input   28 Bit       Adders := 22    
	   5 Input   28 Bit       Adders := 2     
	   6 Input   28 Bit       Adders := 1     
	   3 Input   27 Bit       Adders := 72    
	   6 Input   27 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 251   
	   4 Input   27 Bit       Adders := 17    
	   2 Input   26 Bit       Adders := 294   
	   3 Input   26 Bit       Adders := 83    
	   5 Input   26 Bit       Adders := 4     
	   4 Input   26 Bit       Adders := 11    
	   2 Input   25 Bit       Adders := 248   
	   3 Input   25 Bit       Adders := 103   
	   4 Input   25 Bit       Adders := 16    
	   9 Input   25 Bit       Adders := 1     
	   3 Input   24 Bit       Adders := 142   
	   2 Input   24 Bit       Adders := 164   
	   4 Input   24 Bit       Adders := 8     
	   5 Input   24 Bit       Adders := 1     
	   6 Input   24 Bit       Adders := 1     
	   7 Input   24 Bit       Adders := 1     
	   3 Input   23 Bit       Adders := 138   
	   6 Input   23 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 104   
	   5 Input   23 Bit       Adders := 1     
	   4 Input   23 Bit       Adders := 5     
	   8 Input   23 Bit       Adders := 2     
	   3 Input   22 Bit       Adders := 109   
	   2 Input   22 Bit       Adders := 65    
	   5 Input   22 Bit       Adders := 1     
	   4 Input   22 Bit       Adders := 10    
	   6 Input   22 Bit       Adders := 1     
	   3 Input   21 Bit       Adders := 74    
	   2 Input   21 Bit       Adders := 36    
	   4 Input   21 Bit       Adders := 8     
	   5 Input   21 Bit       Adders := 3     
	   3 Input   20 Bit       Adders := 55    
	   2 Input   20 Bit       Adders := 16    
	   4 Input   20 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 19    
	   3 Input   19 Bit       Adders := 24    
	   4 Input   19 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 9     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 44    
	   2 Input   12 Bit       Adders := 12    
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 26    
	   3 Input    7 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 101   
+---XORs : 
	   2 Input      1 Bit         XORs := 99    
+---Registers : 
	               40 Bit    Registers := 72    
	               39 Bit    Registers := 3     
	               38 Bit    Registers := 12    
	               37 Bit    Registers := 8     
	               36 Bit    Registers := 16    
	               35 Bit    Registers := 29    
	               34 Bit    Registers := 26    
	               33 Bit    Registers := 40    
	               32 Bit    Registers := 21    
	               31 Bit    Registers := 6     
	               30 Bit    Registers := 7     
	               29 Bit    Registers := 55    
	               28 Bit    Registers := 83    
	               27 Bit    Registers := 189   
	               26 Bit    Registers := 199   
	               25 Bit    Registers := 151   
	               24 Bit    Registers := 78    
	               23 Bit    Registers := 23    
	               22 Bit    Registers := 17    
	               21 Bit    Registers := 12    
	               20 Bit    Registers := 24    
	               19 Bit    Registers := 28    
	               18 Bit    Registers := 146   
	               17 Bit    Registers := 1591  
	               16 Bit    Registers := 2280  
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 10    
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 121   
	                1 Bit    Registers := 363   
+---RAMs : 
	              87K Bit	(2304 X 39 bit)          RAMs := 1     
	              45K Bit	(2916 X 16 bit)          RAMs := 1     
	              36K Bit	(2304 X 16 bit)          RAMs := 1     
	               5K Bit	(144 X 38 bit)          RAMs := 3     
	               4K Bit	(256 X 16 bit)          RAMs := 1     
	               2K Bit	(144 X 16 bit)          RAMs := 4     
+---ROMs : 
	                    ROMs := 6     
+---Muxes : 
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 13    
	   2 Input   29 Bit        Muxes := 9     
	   2 Input   18 Bit        Muxes := 93    
	   2 Input   17 Bit        Muxes := 12    
	   2 Input   16 Bit        Muxes := 13    
	   2 Input   12 Bit        Muxes := 12    
	   2 Input   10 Bit        Muxes := 8     
	   2 Input    9 Bit        Muxes := 6     
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 35    
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 6     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 34    
	   4 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 665   
	   3 Input    1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_ln1118_602_fu_2806_p2, operation Mode is: A2*(B:0x14d).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_602_fu_2806_p2.
DSP Report: operator mul_ln1118_602_fu_2806_p2 is absorbed into DSP mul_ln1118_602_fu_2806_p2.
DSP Report: Generating DSP add_ln703_638_fu_37605244_p2, operation Mode is: PCIN+A2*(B:0x14b).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_638_fu_37605244_p2.
DSP Report: operator add_ln703_638_fu_37605244_p2 is absorbed into DSP add_ln703_638_fu_37605244_p2.
DSP Report: operator mul_ln1118_208_fu_4910_p2 is absorbed into DSP add_ln703_638_fu_37605244_p2.
DSP Report: Generating DSP add_ln703_638_reg_37661779_reg, operation Mode is: PCIN+A2*(B:0x127).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_638_reg_37661779_reg.
DSP Report: register add_ln703_638_reg_37661779_reg is absorbed into DSP add_ln703_638_reg_37661779_reg.
DSP Report: operator add_ln703_638_fu_37605244_p2 is absorbed into DSP add_ln703_638_reg_37661779_reg.
DSP Report: operator mul_ln1118_259_fu_6596_p2 is absorbed into DSP add_ln703_638_reg_37661779_reg.
DSP Report: Generating DSP mul_ln1118_520_fu_6368_p2, operation Mode is: A2*(B:0x3ffa6).
DSP Report: register mul_ln1118_520_fu_6368_p2 is absorbed into DSP mul_ln1118_520_fu_6368_p2.
DSP Report: operator mul_ln1118_520_fu_6368_p2 is absorbed into DSP mul_ln1118_520_fu_6368_p2.
DSP Report: Generating DSP mul_ln1118_235_fu_5275_p2, operation Mode is: A2*(B:0x3fd50).
DSP Report: register mul_ln1118_235_fu_5275_p2 is absorbed into DSP mul_ln1118_235_fu_5275_p2.
DSP Report: operator mul_ln1118_235_fu_5275_p2 is absorbed into DSP mul_ln1118_235_fu_5275_p2.
DSP Report: Generating DSP mul_ln1118_292_fu_3365_p2, operation Mode is: A2*(B:0x3fdfb).
DSP Report: register mul_ln1118_292_fu_3365_p2 is absorbed into DSP mul_ln1118_292_fu_3365_p2.
DSP Report: operator mul_ln1118_292_fu_3365_p2 is absorbed into DSP mul_ln1118_292_fu_3365_p2.
DSP Report: Generating DSP mul_ln1118_669_fu_6474_p2, operation Mode is: A''*(B:0x298).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_669_fu_6474_p2.
DSP Report: register zext_ln1118_452_reg_37660290_reg is absorbed into DSP mul_ln1118_669_fu_6474_p2.
DSP Report: operator mul_ln1118_669_fu_6474_p2 is absorbed into DSP mul_ln1118_669_fu_6474_p2.
DSP Report: Generating DSP mul_ln1118_911_fu_6014_p2, operation Mode is: A''*(B:0x3fefa).
DSP Report: register mul_ln1118_911_fu_6014_p2 is absorbed into DSP mul_ln1118_911_fu_6014_p2.
DSP Report: register mul_ln1118_911_fu_6014_p2 is absorbed into DSP mul_ln1118_911_fu_6014_p2.
DSP Report: operator mul_ln1118_911_fu_6014_p2 is absorbed into DSP mul_ln1118_911_fu_6014_p2.
DSP Report: Generating DSP mul_ln1118_836_fu_4103_p2, operation Mode is: A''*(B:0x10d).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_836_fu_4103_p2.
DSP Report: register data_30_V_read_1_reg_37659801_reg is absorbed into DSP mul_ln1118_836_fu_4103_p2.
DSP Report: operator mul_ln1118_836_fu_4103_p2 is absorbed into DSP mul_ln1118_836_fu_4103_p2.
DSP Report: Generating DSP mul_ln1118_657_fu_3182_p2, operation Mode is: A''*(B:0x3ff3d).
DSP Report: register mul_ln1118_657_fu_3182_p2 is absorbed into DSP mul_ln1118_657_fu_3182_p2.
DSP Report: register mul_ln1118_657_fu_3182_p2 is absorbed into DSP mul_ln1118_657_fu_3182_p2.
DSP Report: operator mul_ln1118_657_fu_3182_p2 is absorbed into DSP mul_ln1118_657_fu_3182_p2.
DSP Report: Generating DSP add_ln703_770_reg_37662650_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_770_reg_37662650_reg is absorbed into DSP add_ln703_770_reg_37662650_reg.
DSP Report: operator add_ln703_770_fu_37631372_p2 is absorbed into DSP add_ln703_770_reg_37662650_reg.
DSP Report: Generating DSP mul_ln1118_273_fu_3006_p2, operation Mode is: A2*(B:0xbd).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_273_fu_3006_p2.
DSP Report: operator mul_ln1118_273_fu_3006_p2 is absorbed into DSP mul_ln1118_273_fu_3006_p2.
DSP Report: Generating DSP add_ln703_2617_fu_37606660_p2, operation Mode is: PCIN+A2*(B:0xd2).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_2617_fu_37606660_p2.
DSP Report: operator add_ln703_2617_fu_37606660_p2 is absorbed into DSP add_ln703_2617_fu_37606660_p2.
DSP Report: operator mul_ln1118_191_fu_3076_p2 is absorbed into DSP add_ln703_2617_fu_37606660_p2.
DSP Report: Generating DSP add_ln703_2617_reg_37662254_reg, operation Mode is: PCIN+A2*(B:0x9e).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_2617_reg_37662254_reg.
DSP Report: register add_ln703_2617_reg_37662254_reg is absorbed into DSP add_ln703_2617_reg_37662254_reg.
DSP Report: operator add_ln703_2617_fu_37606660_p2 is absorbed into DSP add_ln703_2617_reg_37662254_reg.
DSP Report: operator mul_ln1118_220_fu_3574_p2 is absorbed into DSP add_ln703_2617_reg_37662254_reg.
DSP Report: Generating DSP mul_ln1118_1051_fu_3611_p2, operation Mode is: A''*(B:0x3ff1d).
DSP Report: register mul_ln1118_1051_fu_3611_p2 is absorbed into DSP mul_ln1118_1051_fu_3611_p2.
DSP Report: register mul_ln1118_1051_fu_3611_p2 is absorbed into DSP mul_ln1118_1051_fu_3611_p2.
DSP Report: operator mul_ln1118_1051_fu_3611_p2 is absorbed into DSP mul_ln1118_1051_fu_3611_p2.
DSP Report: Generating DSP mul_ln1118_659_fu_4596_p2, operation Mode is: A2*(B:0x3fd17).
DSP Report: register mul_ln1118_659_fu_4596_p2 is absorbed into DSP mul_ln1118_659_fu_4596_p2.
DSP Report: operator mul_ln1118_659_fu_4596_p2 is absorbed into DSP mul_ln1118_659_fu_4596_p2.
DSP Report: Generating DSP mul_ln1118_913_fu_3389_p2, operation Mode is: A2*(B:0x3fd24).
DSP Report: register mul_ln1118_913_fu_3389_p2 is absorbed into DSP mul_ln1118_913_fu_3389_p2.
DSP Report: operator mul_ln1118_913_fu_3389_p2 is absorbed into DSP mul_ln1118_913_fu_3389_p2.
DSP Report: Generating DSP mul_ln1118_26_fu_5637_p2, operation Mode is: A2*(B:0x15a).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_26_fu_5637_p2.
DSP Report: operator mul_ln1118_26_fu_5637_p2 is absorbed into DSP mul_ln1118_26_fu_5637_p2.
DSP Report: Generating DSP mul_ln1118_79_fu_5750_p2, operation Mode is: A2*(B:0x3ff18).
DSP Report: register mul_ln1118_79_fu_5750_p2 is absorbed into DSP mul_ln1118_79_fu_5750_p2.
DSP Report: operator mul_ln1118_79_fu_5750_p2 is absorbed into DSP mul_ln1118_79_fu_5750_p2.
DSP Report: Generating DSP mul_ln1118_230_reg_11451417_reg, operation Mode is: (A2*(B:0x3fc88))'.
DSP Report: register mul_ln1118_230_reg_11451417_reg is absorbed into DSP mul_ln1118_230_reg_11451417_reg.
DSP Report: register mul_ln1118_230_reg_11451417_reg is absorbed into DSP mul_ln1118_230_reg_11451417_reg.
DSP Report: operator mul_ln1118_230_fu_3825_p2 is absorbed into DSP mul_ln1118_230_reg_11451417_reg.
DSP Report: Generating DSP mul_ln1118_598_fu_4573_p2, operation Mode is: A2*(B:0x3ff42).
DSP Report: register mul_ln1118_598_fu_4573_p2 is absorbed into DSP mul_ln1118_598_fu_4573_p2.
DSP Report: operator mul_ln1118_598_fu_4573_p2 is absorbed into DSP mul_ln1118_598_fu_4573_p2.
DSP Report: Generating DSP mul_ln1118_316_fu_6163_p2, operation Mode is: A2*(B:0x3ff1f).
DSP Report: register mul_ln1118_316_fu_6163_p2 is absorbed into DSP mul_ln1118_316_fu_6163_p2.
DSP Report: operator mul_ln1118_316_fu_6163_p2 is absorbed into DSP mul_ln1118_316_fu_6163_p2.
DSP Report: Generating DSP add_ln703_701_fu_37605494_p2, operation Mode is: C+A2*(B:0x135).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_701_fu_37605494_p2.
DSP Report: operator add_ln703_701_fu_37605494_p2 is absorbed into DSP add_ln703_701_fu_37605494_p2.
DSP Report: operator mul_ln1118_343_fu_2778_p2 is absorbed into DSP add_ln703_701_fu_37605494_p2.
DSP Report: Generating DSP mul_ln1118_515_fu_3180_p2, operation Mode is: A2*(B:0x3fedf).
DSP Report: register mul_ln1118_515_fu_3180_p2 is absorbed into DSP mul_ln1118_515_fu_3180_p2.
DSP Report: operator mul_ln1118_515_fu_3180_p2 is absorbed into DSP mul_ln1118_515_fu_3180_p2.
DSP Report: Generating DSP mul_ln1118_286_reg_11451577_reg, operation Mode is: (A2*(B:0x3fee8))'.
DSP Report: register mul_ln1118_286_reg_11451577_reg is absorbed into DSP mul_ln1118_286_reg_11451577_reg.
DSP Report: register mul_ln1118_286_reg_11451577_reg is absorbed into DSP mul_ln1118_286_reg_11451577_reg.
DSP Report: operator mul_ln1118_286_fu_3722_p2 is absorbed into DSP mul_ln1118_286_reg_11451577_reg.
DSP Report: Generating DSP mul_ln1118_1048_fu_4444_p2, operation Mode is: A''*(B:0x3fec5).
DSP Report: register mul_ln1118_1048_fu_4444_p2 is absorbed into DSP mul_ln1118_1048_fu_4444_p2.
DSP Report: register mul_ln1118_1048_fu_4444_p2 is absorbed into DSP mul_ln1118_1048_fu_4444_p2.
DSP Report: operator mul_ln1118_1048_fu_4444_p2 is absorbed into DSP mul_ln1118_1048_fu_4444_p2.
DSP Report: Generating DSP mul_ln1118_63_fu_5862_p2, operation Mode is: A2*(B:0x43).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_63_fu_5862_p2.
DSP Report: operator mul_ln1118_63_fu_5862_p2 is absorbed into DSP mul_ln1118_63_fu_5862_p2.
DSP Report: Generating DSP add_ln703_259_fu_37603286_p2, operation Mode is: PCIN+A2*(B:0x173).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_259_fu_37603286_p2.
DSP Report: operator add_ln703_259_fu_37603286_p2 is absorbed into DSP add_ln703_259_fu_37603286_p2.
DSP Report: operator mul_ln1118_276_fu_3548_p2 is absorbed into DSP add_ln703_259_fu_37603286_p2.
DSP Report: Generating DSP add_ln703_259_fu_37603286_p2, operation Mode is: PCIN+A2*(B:0x3feac).
DSP Report: register add_ln703_259_fu_37603286_p2 is absorbed into DSP add_ln703_259_fu_37603286_p2.
DSP Report: operator add_ln703_259_fu_37603286_p2 is absorbed into DSP add_ln703_259_fu_37603286_p2.
DSP Report: operator mul_ln1118_13_fu_3346_p2 is absorbed into DSP add_ln703_259_fu_37603286_p2.
DSP Report: Generating DSP add_ln703_62_fu_37602110_p2, operation Mode is: (C:0xfffffffd7400)+A2*(B:0x3ffe6).
DSP Report: register add_ln703_62_fu_37602110_p2 is absorbed into DSP add_ln703_62_fu_37602110_p2.
DSP Report: operator add_ln703_62_fu_37602110_p2 is absorbed into DSP add_ln703_62_fu_37602110_p2.
DSP Report: operator mul_ln1118_37_fu_5577_p2 is absorbed into DSP add_ln703_62_fu_37602110_p2.
DSP Report: Generating DSP add_ln703_259_fu_37603286_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_259_fu_37603286_p2 is absorbed into DSP add_ln703_259_fu_37603286_p2.
DSP Report: Generating DSP mul_ln1118_227_fu_5342_p2, operation Mode is: A''*(B:0x22a).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_227_fu_5342_p2.
DSP Report: register zext_ln1118_169_reg_37659977_reg is absorbed into DSP mul_ln1118_227_fu_5342_p2.
DSP Report: operator mul_ln1118_227_fu_5342_p2 is absorbed into DSP mul_ln1118_227_fu_5342_p2.
DSP Report: Generating DSP add_ln703_46_fu_37601970_p2, operation Mode is: (C:0x4400)+A2*(B:0xb).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_46_fu_37601970_p2.
DSP Report: operator add_ln703_46_fu_37601970_p2 is absorbed into DSP add_ln703_46_fu_37601970_p2.
DSP Report: operator mul_ln1118_42_fu_4456_p2 is absorbed into DSP add_ln703_46_fu_37601970_p2.
DSP Report: Generating DSP add_ln703_47_reg_37661004_reg, operation Mode is: C+A2*(B:0x3fe2e).
DSP Report: register add_ln703_47_reg_37661004_reg is absorbed into DSP add_ln703_47_reg_37661004_reg.
DSP Report: register add_ln703_47_reg_37661004_reg is absorbed into DSP add_ln703_47_reg_37661004_reg.
DSP Report: operator add_ln703_47_fu_37601980_p2 is absorbed into DSP add_ln703_47_reg_37661004_reg.
DSP Report: operator mul_ln1118_20_fu_2869_p2 is absorbed into DSP add_ln703_47_reg_37661004_reg.
DSP Report: Generating DSP add_ln703_248_fu_37629266_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_248_fu_37629266_p2 is absorbed into DSP add_ln703_248_fu_37629266_p2.
DSP Report: operator add_ln703_248_fu_37629266_p2 is absorbed into DSP add_ln703_248_fu_37629266_p2.
DSP Report: Generating DSP add_ln703_321_fu_37603608_p2, operation Mode is: C+A2*(B:0x5b).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_321_fu_37603608_p2.
DSP Report: operator add_ln703_321_fu_37603608_p2 is absorbed into DSP add_ln703_321_fu_37603608_p2.
DSP Report: operator mul_ln1118_313_fu_5306_p2 is absorbed into DSP add_ln703_321_fu_37603608_p2.
DSP Report: Generating DSP add_ln703_322_reg_37661349_reg, operation Mode is: PCIN+A2*(B:0xeb).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_322_reg_37661349_reg.
DSP Report: register add_ln703_322_reg_37661349_reg is absorbed into DSP add_ln703_322_reg_37661349_reg.
DSP Report: operator add_ln703_322_fu_37603618_p2 is absorbed into DSP add_ln703_322_reg_37661349_reg.
DSP Report: operator mul_ln1118_340_fu_6069_p2 is absorbed into DSP add_ln703_322_reg_37661349_reg.
DSP Report: Generating DSP mul_ln1118_180_fu_4850_p2, operation Mode is: A2*(B:0x67).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_180_fu_4850_p2.
DSP Report: operator mul_ln1118_180_fu_4850_p2 is absorbed into DSP mul_ln1118_180_fu_4850_p2.
DSP Report: Generating DSP mul_ln1118_451_fu_6224_p2, operation Mode is: A2*(B:0x3ffd5).
DSP Report: register mul_ln1118_451_fu_6224_p2 is absorbed into DSP mul_ln1118_451_fu_6224_p2.
DSP Report: operator mul_ln1118_451_fu_6224_p2 is absorbed into DSP mul_ln1118_451_fu_6224_p2.
DSP Report: Generating DSP add_ln703_385_reg_37661424_reg, operation Mode is: C+A2*(B:0x45).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_385_reg_37661424_reg.
DSP Report: register add_ln703_385_reg_37661424_reg is absorbed into DSP add_ln703_385_reg_37661424_reg.
DSP Report: operator add_ln703_385_fu_37603960_p2 is absorbed into DSP add_ln703_385_reg_37661424_reg.
DSP Report: operator mul_ln1118_195_fu_6068_p2 is absorbed into DSP add_ln703_385_reg_37661424_reg.
DSP Report: Generating DSP mul_ln1118_425_fu_4942_p2, operation Mode is: A2*(B:0x389).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_425_fu_4942_p2.
DSP Report: operator mul_ln1118_425_fu_4942_p2 is absorbed into DSP mul_ln1118_425_fu_4942_p2.
DSP Report: Generating DSP add_ln703_683_reg_37661834_reg, operation Mode is: PCIN+A2*(B:0x211).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_683_reg_37661834_reg.
DSP Report: register add_ln703_683_reg_37661834_reg is absorbed into DSP add_ln703_683_reg_37661834_reg.
DSP Report: operator add_ln703_683_fu_37605412_p2 is absorbed into DSP add_ln703_683_reg_37661834_reg.
DSP Report: operator mul_ln1118_283_fu_5660_p2 is absorbed into DSP add_ln703_683_reg_37661834_reg.
DSP Report: Generating DSP mul_ln1118_570_reg_11452303_reg, operation Mode is: (A2*(B:0x3fcd6))'.
DSP Report: register mul_ln1118_570_reg_11452303_reg is absorbed into DSP mul_ln1118_570_reg_11452303_reg.
DSP Report: register mul_ln1118_570_reg_11452303_reg is absorbed into DSP mul_ln1118_570_reg_11452303_reg.
DSP Report: operator mul_ln1118_570_fu_3725_p2 is absorbed into DSP mul_ln1118_570_reg_11452303_reg.
DSP Report: Generating DSP mul_ln1118_223_fu_3576_p2, operation Mode is: A2*(B:0x3ffeb).
DSP Report: register mul_ln1118_223_fu_3576_p2 is absorbed into DSP mul_ln1118_223_fu_3576_p2.
DSP Report: operator mul_ln1118_223_fu_3576_p2 is absorbed into DSP mul_ln1118_223_fu_3576_p2.
DSP Report: Generating DSP add_ln703_315_fu_37603572_p2, operation Mode is: C+A2*(B:0x26).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_315_fu_37603572_p2.
DSP Report: operator add_ln703_315_fu_37603572_p2 is absorbed into DSP add_ln703_315_fu_37603572_p2.
DSP Report: operator mul_ln1118_309_fu_5780_p2 is absorbed into DSP add_ln703_315_fu_37603572_p2.
DSP Report: Generating DSP mul_ln1118_528_fu_3003_p2, operation Mode is: A2*(B:0x3ffd7).
DSP Report: register mul_ln1118_528_fu_3003_p2 is absorbed into DSP mul_ln1118_528_fu_3003_p2.
DSP Report: operator mul_ln1118_528_fu_3003_p2 is absorbed into DSP mul_ln1118_528_fu_3003_p2.
DSP Report: Generating DSP mul_ln1118_1173_fu_3898_p2, operation Mode is: A''*(B:0x3ff17).
DSP Report: register mul_ln1118_1173_fu_3898_p2 is absorbed into DSP mul_ln1118_1173_fu_3898_p2.
DSP Report: register mul_ln1118_1173_fu_3898_p2 is absorbed into DSP mul_ln1118_1173_fu_3898_p2.
DSP Report: operator mul_ln1118_1173_fu_3898_p2 is absorbed into DSP mul_ln1118_1173_fu_3898_p2.
DSP Report: Generating DSP mul_ln1118_204_fu_4540_p2, operation Mode is: A2*(B:0x3ffeb).
DSP Report: register mul_ln1118_204_fu_4540_p2 is absorbed into DSP mul_ln1118_204_fu_4540_p2.
DSP Report: operator mul_ln1118_204_fu_4540_p2 is absorbed into DSP mul_ln1118_204_fu_4540_p2.
DSP Report: Generating DSP add_ln703_272_fu_37603366_p2, operation Mode is: C+A2*(B:0x3ff96).
DSP Report: register add_ln703_272_fu_37603366_p2 is absorbed into DSP add_ln703_272_fu_37603366_p2.
DSP Report: operator add_ln703_272_fu_37603366_p2 is absorbed into DSP add_ln703_272_fu_37603366_p2.
DSP Report: operator mul_ln1118_232_fu_3074_p2 is absorbed into DSP add_ln703_272_fu_37603366_p2.
DSP Report: Generating DSP mul_ln1118_61_fu_5860_p2, operation Mode is: A2*(B:0xeb).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_61_fu_5860_p2.
DSP Report: operator mul_ln1118_61_fu_5860_p2 is absorbed into DSP mul_ln1118_61_fu_5860_p2.
DSP Report: Generating DSP add_ln703_42_fu_37601934_p2, operation Mode is: C+A2*(B:0x31).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_42_fu_37601934_p2.
DSP Report: operator add_ln703_42_fu_37601934_p2 is absorbed into DSP add_ln703_42_fu_37601934_p2.
DSP Report: operator mul_ln1118_35_fu_5575_p2 is absorbed into DSP add_ln703_42_fu_37601934_p2.
DSP Report: Generating DSP add_ln703_104_fu_37602436_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_104_fu_37602436_p2 is absorbed into DSP add_ln703_104_fu_37602436_p2.
DSP Report: Generating DSP add_ln703_798_fu_37605714_p2, operation Mode is: C+A2*(B:0x34).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_798_fu_37605714_p2.
DSP Report: operator add_ln703_798_fu_37605714_p2 is absorbed into DSP add_ln703_798_fu_37605714_p2.
DSP Report: operator mul_ln1118_567_fu_4654_p2 is absorbed into DSP add_ln703_798_fu_37605714_p2.
DSP Report: Generating DSP mul_ln1118_279_fu_3551_p2, operation Mode is: A2*(B:0x3fdf4).
DSP Report: register mul_ln1118_279_fu_3551_p2 is absorbed into DSP mul_ln1118_279_fu_3551_p2.
DSP Report: operator mul_ln1118_279_fu_3551_p2 is absorbed into DSP mul_ln1118_279_fu_3551_p2.
DSP Report: Generating DSP mul_ln1118_421_fu_3123_p2, operation Mode is: A2*(B:0x3fc8e).
DSP Report: register mul_ln1118_421_fu_3123_p2 is absorbed into DSP mul_ln1118_421_fu_3123_p2.
DSP Report: operator mul_ln1118_421_fu_3123_p2 is absorbed into DSP mul_ln1118_421_fu_3123_p2.
DSP Report: Generating DSP mul_ln1118_318_fu_5589_p2, operation Mode is: A2*(B:0xcc).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_318_fu_5589_p2.
DSP Report: operator mul_ln1118_318_fu_5589_p2 is absorbed into DSP mul_ln1118_318_fu_5589_p2.
DSP Report: Generating DSP add_ln703_310_reg_37661334_reg, operation Mode is: (PCIN+A2:B2+C')'.
DSP Report: register add_ln703_310_reg_37661334_reg is absorbed into DSP add_ln703_310_reg_37661334_reg.
DSP Report: register add_ln703_310_reg_37661334_reg is absorbed into DSP add_ln703_310_reg_37661334_reg.
DSP Report: register add_ln703_310_reg_37661334_reg is absorbed into DSP add_ln703_310_reg_37661334_reg.
DSP Report: register add_ln703_310_reg_37661334_reg is absorbed into DSP add_ln703_310_reg_37661334_reg.
DSP Report: operator add_ln703_310_fu_37603560_p2 is absorbed into DSP add_ln703_310_reg_37661334_reg.
DSP Report: Generating DSP mul_ln1118_288_fu_5974_p2, operation Mode is: A2*(B:0x3fe6f).
DSP Report: register mul_ln1118_288_fu_5974_p2 is absorbed into DSP mul_ln1118_288_fu_5974_p2.
DSP Report: operator mul_ln1118_288_fu_5974_p2 is absorbed into DSP mul_ln1118_288_fu_5974_p2.
DSP Report: Generating DSP mul_ln1118_152_fu_4563_p2, operation Mode is: A2*(B:0x3ff2c).
DSP Report: register mul_ln1118_152_fu_4563_p2 is absorbed into DSP mul_ln1118_152_fu_4563_p2.
DSP Report: operator mul_ln1118_152_fu_4563_p2 is absorbed into DSP mul_ln1118_152_fu_4563_p2.
DSP Report: Generating DSP mul_ln1118_104_fu_3915_p2, operation Mode is: A2*(B:0xa7).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_104_fu_3915_p2.
DSP Report: operator mul_ln1118_104_fu_3915_p2 is absorbed into DSP mul_ln1118_104_fu_3915_p2.
DSP Report: Generating DSP add_ln703_109_fu_37602470_p2, operation Mode is: PCIN+A2*(B:0x146).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_109_fu_37602470_p2.
DSP Report: operator add_ln703_109_fu_37602470_p2 is absorbed into DSP add_ln703_109_fu_37602470_p2.
DSP Report: operator mul_ln1118_128_fu_3160_p2 is absorbed into DSP add_ln703_109_fu_37602470_p2.
DSP Report: Generating DSP mul_ln1118_47_fu_4553_p2, operation Mode is: A2*(B:0x1ba).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_47_fu_4553_p2.
DSP Report: operator mul_ln1118_47_fu_4553_p2 is absorbed into DSP mul_ln1118_47_fu_4553_p2.
DSP Report: Generating DSP add_ln703_111_fu_37602490_p2, operation Mode is: PCIN+A2*(B:0x13f).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_111_fu_37602490_p2.
DSP Report: operator add_ln703_111_fu_37602490_p2 is absorbed into DSP add_ln703_111_fu_37602490_p2.
DSP Report: operator mul_ln1118_75_fu_2824_p2 is absorbed into DSP add_ln703_111_fu_37602490_p2.
DSP Report: Generating DSP add_ln703_33_fu_37601844_p2, operation Mode is: (C:0x1b800)+A2*(B:0x2c8).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_33_fu_37601844_p2.
DSP Report: operator add_ln703_33_fu_37601844_p2 is absorbed into DSP add_ln703_33_fu_37601844_p2.
DSP Report: operator mul_ln203_2_fu_5854_p2 is absorbed into DSP add_ln703_33_fu_37601844_p2.
DSP Report: Generating DSP mul_ln1118_490_fu_6399_p2, operation Mode is: A2*(B:0x12f).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_490_fu_6399_p2.
DSP Report: operator mul_ln1118_490_fu_6399_p2 is absorbed into DSP mul_ln1118_490_fu_6399_p2.
DSP Report: Generating DSP add_ln703_490_fu_37604520_p2, operation Mode is: C+A2*(B:0x3fe8d).
DSP Report: register add_ln703_490_fu_37604520_p2 is absorbed into DSP add_ln703_490_fu_37604520_p2.
DSP Report: operator add_ln703_490_fu_37604520_p2 is absorbed into DSP add_ln703_490_fu_37604520_p2.
DSP Report: operator mul_ln1118_543_fu_6259_p2 is absorbed into DSP add_ln703_490_fu_37604520_p2.
DSP Report: Generating DSP add_ln703_491_reg_37661574_reg, operation Mode is: C+A2*(B:0x3fbb8).
DSP Report: register add_ln703_491_reg_37661574_reg is absorbed into DSP add_ln703_491_reg_37661574_reg.
DSP Report: register add_ln703_491_reg_37661574_reg is absorbed into DSP add_ln703_491_reg_37661574_reg.
DSP Report: operator add_ln703_491_fu_37604530_p2 is absorbed into DSP add_ln703_491_reg_37661574_reg.
DSP Report: operator mul_ln1118_430_fu_4725_p2 is absorbed into DSP add_ln703_491_reg_37661574_reg.
DSP Report: Generating DSP add_ln703_494_fu_37604546_p2, operation Mode is: C+A2*(B:0x3b).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_494_fu_37604546_p2.
DSP Report: operator add_ln703_494_fu_37604546_p2 is absorbed into DSP add_ln703_494_fu_37604546_p2.
DSP Report: operator mul_ln1118_517_fu_6365_p2 is absorbed into DSP add_ln703_494_fu_37604546_p2.
DSP Report: Generating DSP mul_ln1118_574_fu_3890_p2, operation Mode is: A2*(B:0xc3).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_574_fu_3890_p2.
DSP Report: operator mul_ln1118_574_fu_3890_p2 is absorbed into DSP mul_ln1118_574_fu_3890_p2.
DSP Report: Generating DSP add_ln703_493_fu_37604536_p2, operation Mode is: C+A2*(B:0x3ff54).
DSP Report: register add_ln703_493_fu_37604536_p2 is absorbed into DSP add_ln703_493_fu_37604536_p2.
DSP Report: operator add_ln703_493_fu_37604536_p2 is absorbed into DSP add_ln703_493_fu_37604536_p2.
DSP Report: operator mul_ln1118_460_fu_5282_p2 is absorbed into DSP add_ln703_493_fu_37604536_p2.
DSP Report: Generating DSP mul_ln1118_573_fu_2974_p2, operation Mode is: A2*(B:0x8b).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_573_fu_2974_p2.
DSP Report: operator mul_ln1118_573_fu_2974_p2 is absorbed into DSP mul_ln1118_573_fu_2974_p2.
DSP Report: Generating DSP add_ln703_618_fu_37605140_p2, operation Mode is: C+A2*(B:0x3ff49).
DSP Report: register add_ln703_618_fu_37605140_p2 is absorbed into DSP add_ln703_618_fu_37605140_p2.
DSP Report: operator add_ln703_618_fu_37605140_p2 is absorbed into DSP add_ln703_618_fu_37605140_p2.
DSP Report: operator mul_ln1118_599_fu_6515_p2 is absorbed into DSP add_ln703_618_fu_37605140_p2.
DSP Report: Generating DSP mul_ln1118_516_fu_3181_p2, operation Mode is: A2*(B:0x3ff17).
DSP Report: register mul_ln1118_516_fu_3181_p2 is absorbed into DSP mul_ln1118_516_fu_3181_p2.
DSP Report: operator mul_ln1118_516_fu_3181_p2 is absorbed into DSP mul_ln1118_516_fu_3181_p2.
DSP Report: Generating DSP mul_ln1118_429_fu_4916_p2, operation Mode is: A2*(B:0x3ff5b).
DSP Report: register mul_ln1118_429_fu_4916_p2 is absorbed into DSP mul_ln1118_429_fu_4916_p2.
DSP Report: operator mul_ln1118_429_fu_4916_p2 is absorbed into DSP mul_ln1118_429_fu_4916_p2.
DSP Report: Generating DSP add_ln703_617_reg_37661744_reg, operation Mode is: C+A2*(B:0x114).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_617_reg_37661744_reg.
DSP Report: register add_ln703_617_reg_37661744_reg is absorbed into DSP add_ln703_617_reg_37661744_reg.
DSP Report: operator add_ln703_617_fu_37605134_p2 is absorbed into DSP add_ln703_617_reg_37661744_reg.
DSP Report: operator mul_ln1118_317_fu_3369_p2 is absorbed into DSP add_ln703_617_reg_37661744_reg.
DSP Report: Generating DSP mul_ln1118_526_fu_3754_p2, operation Mode is: A2*(B:0x3ff3f).
DSP Report: register mul_ln1118_516_fu_3181_p2 is absorbed into DSP mul_ln1118_526_fu_3754_p2.
DSP Report: operator mul_ln1118_526_fu_3754_p2 is absorbed into DSP mul_ln1118_526_fu_3754_p2.
DSP Report: Generating DSP mul_ln1118_469_fu_2888_p2, operation Mode is: A2*(B:0x3ffbd).
DSP Report: register mul_ln1118_469_fu_2888_p2 is absorbed into DSP mul_ln1118_469_fu_2888_p2.
DSP Report: operator mul_ln1118_469_fu_2888_p2 is absorbed into DSP mul_ln1118_469_fu_2888_p2.
DSP Report: Generating DSP mul_ln1118_408_fu_5718_p2, operation Mode is: A2*(B:0x3ff3e).
DSP Report: register mul_ln1118_408_fu_5718_p2 is absorbed into DSP mul_ln1118_408_fu_5718_p2.
DSP Report: operator mul_ln1118_408_fu_5718_p2 is absorbed into DSP mul_ln1118_408_fu_5718_p2.
DSP Report: Generating DSP mul_ln1118_134_fu_4446_p2, operation Mode is: A2*(B:0x3ff45).
DSP Report: register mul_ln1118_134_fu_4446_p2 is absorbed into DSP mul_ln1118_134_fu_4446_p2.
DSP Report: operator mul_ln1118_134_fu_4446_p2 is absorbed into DSP mul_ln1118_134_fu_4446_p2.
DSP Report: Generating DSP add_ln703_165_fu_37602818_p2, operation Mode is: C+A2*(B:0x3fee7).
DSP Report: register add_ln703_165_fu_37602818_p2 is absorbed into DSP add_ln703_165_fu_37602818_p2.
DSP Report: operator add_ln703_165_fu_37602818_p2 is absorbed into DSP add_ln703_165_fu_37602818_p2.
DSP Report: operator mul_ln1118_112_fu_5708_p2 is absorbed into DSP add_ln703_165_fu_37602818_p2.
DSP Report: Generating DSP add_ln703_52_fu_37602026_p2, operation Mode is: (C:0xfffffffebc00)+A2*(B:0x3ff8f).
DSP Report: register add_ln703_52_fu_37602026_p2 is absorbed into DSP add_ln703_52_fu_37602026_p2.
DSP Report: operator add_ln703_52_fu_37602026_p2 is absorbed into DSP add_ln703_52_fu_37602026_p2.
DSP Report: operator mul_ln1118_53_fu_3038_p2 is absorbed into DSP add_ln703_52_fu_37602026_p2.
DSP Report: Generating DSP add_ln703_53_fu_37602036_p2, operation Mode is: C+A2*(B:0x3fed4).
DSP Report: register add_ln703_53_fu_37602036_p2 is absorbed into DSP add_ln703_53_fu_37602036_p2.
DSP Report: operator add_ln703_53_fu_37602036_p2 is absorbed into DSP add_ln703_53_fu_37602036_p2.
DSP Report: operator mul_ln1118_29_fu_5980_p2 is absorbed into DSP add_ln703_53_fu_37602036_p2.
DSP Report: Generating DSP mul_ln1118_266_fu_5259_p2, operation Mode is: A2*(B:0x3ff0e).
DSP Report: register mul_ln1118_266_fu_5259_p2 is absorbed into DSP mul_ln1118_266_fu_5259_p2.
DSP Report: operator mul_ln1118_266_fu_5259_p2 is absorbed into DSP mul_ln1118_266_fu_5259_p2.
DSP Report: Generating DSP mul_ln1118_214_fu_2975_p2, operation Mode is: A2*(B:0x3ff8a).
DSP Report: register mul_ln1118_214_fu_2975_p2 is absorbed into DSP mul_ln1118_214_fu_2975_p2.
DSP Report: operator mul_ln1118_214_fu_2975_p2 is absorbed into DSP mul_ln1118_214_fu_2975_p2.
DSP Report: Generating DSP mul_ln1118_241_reg_11451448_reg, operation Mode is: (A2*(B:0x3fe0a))'.
DSP Report: register mul_ln1118_241_reg_11451448_reg is absorbed into DSP mul_ln1118_241_reg_11451448_reg.
DSP Report: register mul_ln1118_241_reg_11451448_reg is absorbed into DSP mul_ln1118_241_reg_11451448_reg.
DSP Report: operator mul_ln1118_241_fu_5198_p2 is absorbed into DSP mul_ln1118_241_reg_11451448_reg.
DSP Report: Generating DSP mul_ln1118_299_fu_6087_p2, operation Mode is: A2*(B:0x3fe7c).
DSP Report: register mul_ln1118_299_fu_6087_p2 is absorbed into DSP mul_ln1118_299_fu_6087_p2.
DSP Report: operator mul_ln1118_299_fu_6087_p2 is absorbed into DSP mul_ln1118_299_fu_6087_p2.
DSP Report: Generating DSP add_ln703_513_reg_37661604_reg, operation Mode is: C+A2*(B:0x3fd9b).
DSP Report: register add_ln703_513_reg_37661604_reg is absorbed into DSP add_ln703_513_reg_37661604_reg.
DSP Report: register add_ln703_513_reg_37661604_reg is absorbed into DSP add_ln703_513_reg_37661604_reg.
DSP Report: operator add_ln703_513_fu_37604636_p2 is absorbed into DSP add_ln703_513_reg_37661604_reg.
DSP Report: operator mul_ln1118_440_fu_6484_p2 is absorbed into DSP add_ln703_513_reg_37661604_reg.
DSP Report: Generating DSP mul_ln1118_354_fu_3320_p2, operation Mode is: A2*(B:0x3ff13).
DSP Report: register mul_ln1118_354_fu_3320_p2 is absorbed into DSP mul_ln1118_354_fu_3320_p2.
DSP Report: operator mul_ln1118_354_fu_3320_p2 is absorbed into DSP mul_ln1118_354_fu_3320_p2.
DSP Report: Generating DSP add_ln703_516_fu_37604652_p2, operation Mode is: C+A2*(B:0x150).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_516_fu_37604652_p2.
DSP Report: operator add_ln703_516_fu_37604652_p2 is absorbed into DSP add_ln703_516_fu_37604652_p2.
DSP Report: operator mul_ln1118_634_fu_3821_p2 is absorbed into DSP add_ln703_516_fu_37604652_p2.
DSP Report: Generating DSP mul_ln1118_583_fu_5327_p2, operation Mode is: A2*(B:0x11b).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_583_fu_5327_p2.
DSP Report: operator mul_ln1118_583_fu_5327_p2 is absorbed into DSP mul_ln1118_583_fu_5327_p2.
DSP Report: Generating DSP add_ln703_515_fu_37604642_p2, operation Mode is: C+A2*(B:0x3fed7).
DSP Report: register add_ln703_515_fu_37604642_p2 is absorbed into DSP add_ln703_515_fu_37604642_p2.
DSP Report: operator add_ln703_515_fu_37604642_p2 is absorbed into DSP add_ln703_515_fu_37604642_p2.
DSP Report: operator mul_ln1118_552_fu_3467_p2 is absorbed into DSP add_ln703_515_fu_37604642_p2.
DSP Report: Generating DSP mul_ln1118_60_fu_5859_p2, operation Mode is: A2*(B:0xc3).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_60_fu_5859_p2.
DSP Report: operator mul_ln1118_60_fu_5859_p2 is absorbed into DSP mul_ln1118_60_fu_5859_p2.
DSP Report: Generating DSP add_ln703_121_fu_37602560_p2, operation Mode is: C+A2*(B:0x3ff3c).
DSP Report: register add_ln703_121_fu_37602560_p2 is absorbed into DSP add_ln703_121_fu_37602560_p2.
DSP Report: operator add_ln703_121_fu_37602560_p2 is absorbed into DSP add_ln703_121_fu_37602560_p2.
DSP Report: operator mul_ln1118_11_fu_5509_p2 is absorbed into DSP add_ln703_121_fu_37602560_p2.
DSP Report: Generating DSP add_ln703_121_fu_37602560_p2, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator add_ln703_121_fu_37602560_p2 is absorbed into DSP add_ln703_121_fu_37602560_p2.
DSP Report: Generating DSP mul_ln1118_141_fu_3847_p2, operation Mode is: A2*(B:0x49).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_141_fu_3847_p2.
DSP Report: operator mul_ln1118_141_fu_3847_p2 is absorbed into DSP mul_ln1118_141_fu_3847_p2.
DSP Report: Generating DSP mul_ln1118_89_fu_6147_p2, operation Mode is: A2*(B:0x3ffd7).
DSP Report: register mul_ln1118_89_fu_6147_p2 is absorbed into DSP mul_ln1118_89_fu_6147_p2.
DSP Report: operator mul_ln1118_89_fu_6147_p2 is absorbed into DSP mul_ln1118_89_fu_6147_p2.
DSP Report: Generating DSP mul_ln1118_117_fu_4753_p2, operation Mode is: A2*(B:0x3ffd9).
DSP Report: register mul_ln1118_117_fu_4753_p2 is absorbed into DSP mul_ln1118_117_fu_4753_p2.
DSP Report: operator mul_ln1118_117_fu_4753_p2 is absorbed into DSP mul_ln1118_117_fu_4753_p2.
DSP Report: Generating DSP add_ln703_124_fu_37602582_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_124_fu_37602582_p2 is absorbed into DSP add_ln703_124_fu_37602582_p2.
DSP Report: Generating DSP mul_ln1118_95_fu_4212_p2, operation Mode is: A2*(B:0x3ff9a).
DSP Report: register mul_ln1118_95_fu_4212_p2 is absorbed into DSP mul_ln1118_95_fu_4212_p2.
DSP Report: operator mul_ln1118_95_fu_4212_p2 is absorbed into DSP mul_ln1118_95_fu_4212_p2.
DSP Report: Generating DSP add_ln703_27_fu_37601788_p2, operation Mode is: (C:0xffffffffdc00)+A2*(B:0x3ffe9).
DSP Report: register add_ln703_27_fu_37601788_p2 is absorbed into DSP add_ln703_27_fu_37601788_p2.
DSP Report: operator add_ln703_27_fu_37601788_p2 is absorbed into DSP add_ln703_27_fu_37601788_p2.
DSP Report: operator mul_ln1118_17_fu_5894_p2 is absorbed into DSP add_ln703_27_fu_37601788_p2.
DSP Report: Generating DSP add_ln703_44_fu_37601954_p2, operation Mode is: C+A2*(B:0x36).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_44_fu_37601954_p2.
DSP Report: operator add_ln703_44_fu_37601954_p2 is absorbed into DSP add_ln703_44_fu_37601954_p2.
DSP Report: operator mul_ln1118_40_fu_4454_p2 is absorbed into DSP add_ln703_44_fu_37601954_p2.
DSP Report: Generating DSP mul_ln1118_67_fu_6039_p2, operation Mode is: A2*(B:0x16).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_67_fu_6039_p2.
DSP Report: operator mul_ln1118_67_fu_6039_p2 is absorbed into DSP mul_ln1118_67_fu_6039_p2.
DSP Report: Generating DSP add_ln703_88_reg_37661014_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_88_reg_37661014_reg is absorbed into DSP add_ln703_88_reg_37661014_reg.
DSP Report: operator add_ln703_88_fu_37602322_p2 is absorbed into DSP add_ln703_88_reg_37661014_reg.
DSP Report: Generating DSP mul_ln1118_462_fu_3055_p2, operation Mode is: A2*(B:0x51).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_462_fu_3055_p2.
DSP Report: operator mul_ln1118_462_fu_3055_p2 is absorbed into DSP mul_ln1118_462_fu_3055_p2.
DSP Report: Generating DSP add_ln703_462_fu_37604366_p2, operation Mode is: PCIN+A2*(B:0xd4).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_462_fu_37604366_p2.
DSP Report: operator add_ln703_462_fu_37604366_p2 is absorbed into DSP add_ln703_462_fu_37604366_p2.
DSP Report: operator mul_ln1118_257_fu_4077_p2 is absorbed into DSP add_ln703_462_fu_37604366_p2.
DSP Report: Generating DSP mul_ln1118_206_fu_4527_p2, operation Mode is: A2*(B:0x97).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_206_fu_4527_p2.
DSP Report: operator mul_ln1118_206_fu_4527_p2 is absorbed into DSP mul_ln1118_206_fu_4527_p2.
DSP Report: Generating DSP add_ln703_461_fu_37604356_p2, operation Mode is: C+A2*(B:0x3ff0e).
DSP Report: register add_ln703_461_fu_37604356_p2 is absorbed into DSP add_ln703_461_fu_37604356_p2.
DSP Report: operator add_ln703_461_fu_37604356_p2 is absorbed into DSP add_ln703_461_fu_37604356_p2.
DSP Report: operator mul_ln1118_290_fu_3747_p2 is absorbed into DSP add_ln703_461_fu_37604356_p2.
DSP Report: Generating DSP add_ln703_112_fu_37602496_p2, operation Mode is: C+A2*(B:0x3fee5).
DSP Report: register add_ln703_112_fu_37602496_p2 is absorbed into DSP add_ln703_112_fu_37602496_p2.
DSP Report: operator add_ln703_112_fu_37602496_p2 is absorbed into DSP add_ln703_112_fu_37602496_p2.
DSP Report: operator mul_ln1118_130_fu_4016_p2 is absorbed into DSP add_ln703_112_fu_37602496_p2.
DSP Report: Generating DSP mul_ln1118_76_fu_5954_p2, operation Mode is: (A:0x97)*B2.
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_76_fu_5954_p2.
DSP Report: operator mul_ln1118_76_fu_5954_p2 is absorbed into DSP mul_ln1118_76_fu_5954_p2.
DSP Report: Generating DSP add_ln703_72_fu_37602190_p2, operation Mode is: PCIN+A2*(B:0x187).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_72_fu_37602190_p2.
DSP Report: operator add_ln703_72_fu_37602190_p2 is absorbed into DSP add_ln703_72_fu_37602190_p2.
DSP Report: operator mul_ln1118_48_fu_5100_p2 is absorbed into DSP add_ln703_72_fu_37602190_p2.
DSP Report: Generating DSP add_ln703_35_fu_37601864_p2, operation Mode is: (C:0x1c400)+A2*(B:0x12f).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_35_fu_37601864_p2.
DSP Report: operator add_ln703_35_fu_37601864_p2 is absorbed into DSP add_ln703_35_fu_37601864_p2.
DSP Report: operator mul_ln203_3_fu_3258_p2 is absorbed into DSP add_ln703_35_fu_37601864_p2.
DSP Report: Generating DSP add_ln703_72_fu_37602190_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_72_fu_37602190_p2 is absorbed into DSP add_ln703_72_fu_37602190_p2.
DSP Report: Generating DSP mul_ln1118_154_reg_11451202_reg, operation Mode is: (A2*(B:0x155))'.
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_154_reg_11451202_reg.
DSP Report: register mul_ln1118_154_reg_11451202_reg is absorbed into DSP mul_ln1118_154_reg_11451202_reg.
DSP Report: operator mul_ln1118_154_fu_2848_p2 is absorbed into DSP mul_ln1118_154_reg_11451202_reg.
DSP Report: Generating DSP mul_ln1118_345_fu_5808_p2, operation Mode is: A2*(B:0x3feed).
DSP Report: register mul_ln1118_345_fu_5808_p2 is absorbed into DSP mul_ln1118_345_fu_5808_p2.
DSP Report: operator mul_ln1118_345_fu_5808_p2 is absorbed into DSP mul_ln1118_345_fu_5808_p2.
DSP Report: Generating DSP mul_ln1118_376_fu_5218_p2, operation Mode is: A2*(B:0x3fe95).
DSP Report: register mul_ln1118_376_fu_5218_p2 is absorbed into DSP mul_ln1118_376_fu_5218_p2.
DSP Report: operator mul_ln1118_376_fu_5218_p2 is absorbed into DSP mul_ln1118_376_fu_5218_p2.
DSP Report: Generating DSP mul_ln1118_401_fu_2758_p2, operation Mode is: A2*(B:0x12a).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_401_fu_2758_p2.
DSP Report: operator mul_ln1118_401_fu_2758_p2 is absorbed into DSP mul_ln1118_401_fu_2758_p2.
DSP Report: Generating DSP add_ln703_458_fu_37604340_p2, operation Mode is: PCIN+A2*(B:0x165).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_458_fu_37604340_p2.
DSP Report: operator add_ln703_458_fu_37604340_p2 is absorbed into DSP add_ln703_458_fu_37604340_p2.
DSP Report: operator mul_ln1118_320_fu_6314_p2 is absorbed into DSP add_ln703_458_fu_37604340_p2.
DSP Report: Generating DSP mul_ln1118_233_fu_3990_p2, operation Mode is: A2*(B:0x1a1).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_233_fu_3990_p2.
DSP Report: operator mul_ln1118_233_fu_3990_p2 is absorbed into DSP mul_ln1118_233_fu_3990_p2.
DSP Report: Generating DSP add_ln703_457_fu_37604330_p2, operation Mode is: C+A2*(B:0x3fe13).
DSP Report: register add_ln703_457_fu_37604330_p2 is absorbed into DSP add_ln703_457_fu_37604330_p2.
DSP Report: operator add_ln703_457_fu_37604330_p2 is absorbed into DSP add_ln703_457_fu_37604330_p2.
DSP Report: operator mul_ln1118_431_fu_4165_p2 is absorbed into DSP add_ln703_457_fu_37604330_p2.
DSP Report: Generating DSP mul_ln1118_982_fu_2791_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_982_fu_2791_p2 is absorbed into DSP mul_ln1118_982_fu_2791_p2.
DSP Report: register mul_ln1118_982_fu_2791_p2 is absorbed into DSP mul_ln1118_982_fu_2791_p2.
DSP Report: operator mul_ln1118_982_fu_2791_p2 is absorbed into DSP mul_ln1118_982_fu_2791_p2.
DSP Report: Generating DSP mul_ln1118_133_reg_11451134_reg, operation Mode is: (A2*(B:0x141))'.
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_133_reg_11451134_reg.
DSP Report: register mul_ln1118_133_reg_11451134_reg is absorbed into DSP mul_ln1118_133_reg_11451134_reg.
DSP Report: operator mul_ln1118_133_fu_6113_p2 is absorbed into DSP mul_ln1118_133_reg_11451134_reg.
DSP Report: Generating DSP mul_ln1118_52_fu_3967_p2, operation Mode is: A2*(B:0x3ff68).
DSP Report: register mul_ln1118_52_fu_3967_p2 is absorbed into DSP mul_ln1118_52_fu_3967_p2.
DSP Report: operator mul_ln1118_52_fu_3967_p2 is absorbed into DSP mul_ln1118_52_fu_3967_p2.
DSP Report: Generating DSP add_ln703_74_fu_37602206_p2, operation Mode is: PCIN+(A:0x0):B2+C'.
DSP Report: register add_ln703_74_fu_37602206_p2 is absorbed into DSP add_ln703_74_fu_37602206_p2.
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_74_fu_37602206_p2.
DSP Report: operator add_ln703_74_fu_37602206_p2 is absorbed into DSP add_ln703_74_fu_37602206_p2.
DSP Report: Generating DSP add_ln703_38_fu_37601894_p2, operation Mode is: (C:0x2a800)+A2*(B:0xa4).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_38_fu_37601894_p2.
DSP Report: operator add_ln703_38_fu_37601894_p2 is absorbed into DSP add_ln703_38_fu_37601894_p2.
DSP Report: operator mul_ln203_5_fu_5802_p2 is absorbed into DSP add_ln703_38_fu_37601894_p2.
DSP Report: Generating DSP add_ln703_74_fu_37602206_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_74_fu_37602206_p2 is absorbed into DSP add_ln703_74_fu_37602206_p2.
DSP Report: Generating DSP add_ln703_98_reg_37661029_reg, operation Mode is: C+A2*(B:0x12f).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_98_reg_37661029_reg.
DSP Report: register add_ln703_98_reg_37661029_reg is absorbed into DSP add_ln703_98_reg_37661029_reg.
DSP Report: operator add_ln703_98_fu_37602402_p2 is absorbed into DSP add_ln703_98_reg_37661029_reg.
DSP Report: operator mul_ln1118_111_fu_5899_p2 is absorbed into DSP add_ln703_98_reg_37661029_reg.
DSP Report: Generating DSP add_ln703_140_fu_37628938_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_140_fu_37628938_p2 is absorbed into DSP add_ln703_140_fu_37628938_p2.
DSP Report: operator add_ln703_140_fu_37628938_p2 is absorbed into DSP add_ln703_140_fu_37628938_p2.
DSP Report: Generating DSP mul_ln1118_2794_fu_6346_p2, operation Mode is: A''*(B:0x17d).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2794_fu_6346_p2.
DSP Report: register data_105_V_read_1_reg_37658612_reg is absorbed into DSP mul_ln1118_2794_fu_6346_p2.
DSP Report: operator mul_ln1118_2794_fu_6346_p2 is absorbed into DSP mul_ln1118_2794_fu_6346_p2.
DSP Report: Generating DSP mul_ln1118_511_fu_2957_p2, operation Mode is: A''*(B:0x3ff2e).
DSP Report: register mul_ln1118_511_fu_2957_p2 is absorbed into DSP mul_ln1118_511_fu_2957_p2.
DSP Report: register mul_ln1118_511_fu_2957_p2 is absorbed into DSP mul_ln1118_511_fu_2957_p2.
DSP Report: operator mul_ln1118_511_fu_2957_p2 is absorbed into DSP mul_ln1118_511_fu_2957_p2.
DSP Report: Generating DSP mul_ln1118_569_fu_3801_p2, operation Mode is: A''*(B:0x3ff1b).
DSP Report: register mul_ln1118_569_fu_3801_p2 is absorbed into DSP mul_ln1118_569_fu_3801_p2.
DSP Report: register mul_ln1118_569_fu_3801_p2 is absorbed into DSP mul_ln1118_569_fu_3801_p2.
DSP Report: operator mul_ln1118_569_fu_3801_p2 is absorbed into DSP mul_ln1118_569_fu_3801_p2.
DSP Report: Generating DSP add_ln703_3024_reg_37664820_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3024_reg_37664820_reg is absorbed into DSP add_ln703_3024_reg_37664820_reg.
DSP Report: operator add_ln703_3024_fu_37645174_p2 is absorbed into DSP add_ln703_3024_reg_37664820_reg.
DSP Report: Generating DSP add_ln703_402_fu_37604072_p2, operation Mode is: C+A2*(B:0x1a).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_402_fu_37604072_p2.
DSP Report: operator add_ln703_402_fu_37604072_p2 is absorbed into DSP add_ln703_402_fu_37604072_p2.
DSP Report: operator mul_ln1118_172_fu_4187_p2 is absorbed into DSP add_ln703_402_fu_37604072_p2.
DSP Report: Generating DSP mul_ln1118_344_fu_3866_p2, operation Mode is: A2*(B:0x3ff95).
DSP Report: register mul_ln1118_344_fu_3866_p2 is absorbed into DSP mul_ln1118_344_fu_3866_p2.
DSP Report: operator mul_ln1118_344_fu_3866_p2 is absorbed into DSP mul_ln1118_344_fu_3866_p2.
DSP Report: Generating DSP mul_ln1118_374_fu_4640_p2, operation Mode is: A2*(B:0x3ffb1).
DSP Report: register mul_ln1118_374_fu_4640_p2 is absorbed into DSP mul_ln1118_374_fu_4640_p2.
DSP Report: operator mul_ln1118_374_fu_4640_p2 is absorbed into DSP mul_ln1118_374_fu_4640_p2.
DSP Report: Generating DSP mul_ln1118_542_fu_4236_p2, operation Mode is: A2*(B:0x3ffa9).
DSP Report: register mul_ln1118_542_fu_4236_p2 is absorbed into DSP mul_ln1118_542_fu_4236_p2.
DSP Report: operator mul_ln1118_542_fu_4236_p2 is absorbed into DSP mul_ln1118_542_fu_4236_p2.
DSP Report: Generating DSP mul_ln1118_38_fu_4452_p2, operation Mode is: A2*(B:0x3ff45).
DSP Report: register mul_ln1118_38_fu_4452_p2 is absorbed into DSP mul_ln1118_38_fu_4452_p2.
DSP Report: operator mul_ln1118_38_fu_4452_p2 is absorbed into DSP mul_ln1118_38_fu_4452_p2.
DSP Report: Generating DSP mul_ln1118_65_fu_3923_p2, operation Mode is: A2*(B:0xad).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_65_fu_3923_p2.
DSP Report: operator mul_ln1118_65_fu_3923_p2 is absorbed into DSP mul_ln1118_65_fu_3923_p2.
DSP Report: Generating DSP add_ln703_66_fu_37602142_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_66_fu_37602142_p2 is absorbed into DSP add_ln703_66_fu_37602142_p2.
DSP Report: Generating DSP add_ln703_129_fu_37602610_p2, operation Mode is: C+A2*(B:0x66).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_129_fu_37602610_p2.
DSP Report: operator add_ln703_129_fu_37602610_p2 is absorbed into DSP add_ln703_129_fu_37602610_p2.
DSP Report: operator mul_ln1118_121_fu_4497_p2 is absorbed into DSP add_ln703_129_fu_37602610_p2.
DSP Report: Generating DSP mul_ln1118_93_fu_4210_p2, operation Mode is: A2*(B:0x3ff9f).
DSP Report: register mul_ln1118_93_fu_4210_p2 is absorbed into DSP mul_ln1118_93_fu_4210_p2.
DSP Report: operator mul_ln1118_93_fu_4210_p2 is absorbed into DSP mul_ln1118_93_fu_4210_p2.
DSP Report: Generating DSP mul_ln1118_368_fu_3779_p2, operation Mode is: A''*(B:0x1dc).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_368_fu_3779_p2.
DSP Report: register zext_ln1118_258_reg_37660051_reg is absorbed into DSP mul_ln1118_368_fu_3779_p2.
DSP Report: operator mul_ln1118_368_fu_3779_p2 is absorbed into DSP mul_ln1118_368_fu_3779_p2.
DSP Report: Generating DSP add_ln703_381_fu_37603944_p2, operation Mode is: C+A2*(B:0xc4).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_381_fu_37603944_p2.
DSP Report: operator add_ln703_381_fu_37603944_p2 is absorbed into DSP add_ln703_381_fu_37603944_p2.
DSP Report: operator mul_ln1118_310_fu_4064_p2 is absorbed into DSP add_ln703_381_fu_37603944_p2.
DSP Report: Generating DSP mul_ln1118_341_fu_4129_p2, operation Mode is: A2*(B:0xdf).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_341_fu_4129_p2.
DSP Report: operator mul_ln1118_341_fu_4129_p2 is absorbed into DSP mul_ln1118_341_fu_4129_p2.
DSP Report: Generating DSP add_ln703_690_reg_37661849_reg, operation Mode is: (PCIN+A2:B2+C')'.
DSP Report: register add_ln703_690_reg_37661849_reg is absorbed into DSP add_ln703_690_reg_37661849_reg.
DSP Report: register add_ln703_690_reg_37661849_reg is absorbed into DSP add_ln703_690_reg_37661849_reg.
DSP Report: register add_ln703_690_reg_37661849_reg is absorbed into DSP add_ln703_690_reg_37661849_reg.
DSP Report: register add_ln703_690_reg_37661849_reg is absorbed into DSP add_ln703_690_reg_37661849_reg.
DSP Report: operator add_ln703_690_fu_37605440_p2 is absorbed into DSP add_ln703_690_reg_37661849_reg.
DSP Report: Generating DSP add_ln703_438_fu_37604242_p2, operation Mode is: C+A2*(B:0x3feb8).
DSP Report: register add_ln703_438_fu_37604242_p2 is absorbed into DSP add_ln703_438_fu_37604242_p2.
DSP Report: operator add_ln703_438_fu_37604242_p2 is absorbed into DSP add_ln703_438_fu_37604242_p2.
DSP Report: operator mul_ln1118_557_fu_2985_p2 is absorbed into DSP add_ln703_438_fu_37604242_p2.
DSP Report: Generating DSP mul_ln1118_331_fu_4213_p2, operation Mode is: A2*(B:0x3fe63).
DSP Report: register mul_ln1118_331_fu_4213_p2 is absorbed into DSP mul_ln1118_331_fu_4213_p2.
DSP Report: operator mul_ln1118_331_fu_4213_p2 is absorbed into DSP mul_ln1118_331_fu_4213_p2.
DSP Report: Generating DSP mul_ln1118_2822_fu_5609_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_2822_fu_5609_p2 is absorbed into DSP mul_ln1118_2822_fu_5609_p2.
DSP Report: register mul_ln1118_2822_fu_5609_p2 is absorbed into DSP mul_ln1118_2822_fu_5609_p2.
DSP Report: operator mul_ln1118_2822_fu_5609_p2 is absorbed into DSP mul_ln1118_2822_fu_5609_p2.
DSP Report: Generating DSP mul_ln1118_811_fu_6334_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_811_fu_6334_p2 is absorbed into DSP mul_ln1118_811_fu_6334_p2.
DSP Report: register mul_ln1118_811_fu_6334_p2 is absorbed into DSP mul_ln1118_811_fu_6334_p2.
DSP Report: operator mul_ln1118_811_fu_6334_p2 is absorbed into DSP mul_ln1118_811_fu_6334_p2.
DSP Report: Generating DSP mul_ln1118_487_fu_6043_p2, operation Mode is: A2*(B:0xb6).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_487_fu_6043_p2.
DSP Report: operator mul_ln1118_487_fu_6043_p2 is absorbed into DSP mul_ln1118_487_fu_6043_p2.
DSP Report: Generating DSP mul_ln1118_539_fu_4796_p2, operation Mode is: A2*(B:0x3ff99).
DSP Report: register mul_ln1118_539_fu_4796_p2 is absorbed into DSP mul_ln1118_539_fu_4796_p2.
DSP Report: operator mul_ln1118_539_fu_4796_p2 is absorbed into DSP mul_ln1118_539_fu_4796_p2.
DSP Report: Generating DSP mul_ln1118_622_fu_5756_p2, operation Mode is: A2*(B:0x3ffb7).
DSP Report: register mul_ln1118_622_fu_5756_p2 is absorbed into DSP mul_ln1118_622_fu_5756_p2.
DSP Report: operator mul_ln1118_622_fu_5756_p2 is absorbed into DSP mul_ln1118_622_fu_5756_p2.
DSP Report: Generating DSP add_ln703_692_reg_37661854_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_692_reg_37661854_reg is absorbed into DSP add_ln703_692_reg_37661854_reg.
DSP Report: operator add_ln703_692_fu_37605452_p2 is absorbed into DSP add_ln703_692_reg_37661854_reg.
DSP Report: Generating DSP mul_ln1118_178_fu_4848_p2, operation Mode is: A2*(B:0x1b).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_178_fu_4848_p2.
DSP Report: operator mul_ln1118_178_fu_4848_p2 is absorbed into DSP mul_ln1118_178_fu_4848_p2.
DSP Report: Generating DSP add_ln703_221_reg_37661209_reg, operation Mode is: (PCIN-A2:B2-C')'.
DSP Report: register add_ln703_221_reg_37661209_reg is absorbed into DSP add_ln703_221_reg_37661209_reg.
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_221_reg_37661209_reg.
DSP Report: register add_ln703_221_reg_37661209_reg is absorbed into DSP add_ln703_221_reg_37661209_reg.
DSP Report: register add_ln703_221_fu_37603118_p2 is absorbed into DSP add_ln703_221_reg_37661209_reg.
DSP Report: operator add_ln703_221_fu_37603118_p2 is absorbed into DSP add_ln703_221_reg_37661209_reg.
DSP Report: Generating DSP mul_ln1118_504_fu_5046_p2, operation Mode is: A''*(B:0x3fef2).
DSP Report: register mul_ln1118_504_fu_5046_p2 is absorbed into DSP mul_ln1118_504_fu_5046_p2.
DSP Report: register mul_ln1118_504_fu_5046_p2 is absorbed into DSP mul_ln1118_504_fu_5046_p2.
DSP Report: operator mul_ln1118_504_fu_5046_p2 is absorbed into DSP mul_ln1118_504_fu_5046_p2.
DSP Report: Generating DSP mul_ln1118_1004_fu_4362_p2, operation Mode is: A''*(B:0x3fea2).
DSP Report: register mul_ln1118_1004_fu_4362_p2 is absorbed into DSP mul_ln1118_1004_fu_4362_p2.
DSP Report: register mul_ln1118_1004_fu_4362_p2 is absorbed into DSP mul_ln1118_1004_fu_4362_p2.
DSP Report: operator mul_ln1118_1004_fu_4362_p2 is absorbed into DSP mul_ln1118_1004_fu_4362_p2.
DSP Report: Generating DSP mul_ln1118_248_fu_5345_p2, operation Mode is: A''*(B:0x3fe9b).
DSP Report: register mul_ln1118_248_fu_5345_p2 is absorbed into DSP mul_ln1118_248_fu_5345_p2.
DSP Report: register mul_ln1118_248_fu_5345_p2 is absorbed into DSP mul_ln1118_248_fu_5345_p2.
DSP Report: operator mul_ln1118_248_fu_5345_p2 is absorbed into DSP mul_ln1118_248_fu_5345_p2.
DSP Report: Generating DSP mul_ln1118_915_fu_4588_p2, operation Mode is: A''*(B:0x4e).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_915_fu_4588_p2.
DSP Report: register data_33_V_read_1_reg_37659763_reg is absorbed into DSP mul_ln1118_915_fu_4588_p2.
DSP Report: operator mul_ln1118_915_fu_4588_p2 is absorbed into DSP mul_ln1118_915_fu_4588_p2.
DSP Report: Generating DSP mul_ln1118_700_fu_4487_p2, operation Mode is: A2*(B:0x3ff69).
DSP Report: register mul_ln1118_700_fu_4487_p2 is absorbed into DSP mul_ln1118_700_fu_4487_p2.
DSP Report: operator mul_ln1118_700_fu_4487_p2 is absorbed into DSP mul_ln1118_700_fu_4487_p2.
DSP Report: Generating DSP mul_ln1118_930_fu_4747_p2, operation Mode is: A2*(B:0x3ff72).
DSP Report: register mul_ln1118_930_fu_4747_p2 is absorbed into DSP mul_ln1118_930_fu_4747_p2.
DSP Report: operator mul_ln1118_930_fu_4747_p2 is absorbed into DSP mul_ln1118_930_fu_4747_p2.
DSP Report: Generating DSP mul_ln1118_849_fu_3697_p2, operation Mode is: A''*(B:0x285).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP mul_ln1118_849_fu_3697_p2.
DSP Report: register data_31_V_read_1_reg_37659789_reg is absorbed into DSP mul_ln1118_849_fu_3697_p2.
DSP Report: operator mul_ln1118_849_fu_3697_p2 is absorbed into DSP mul_ln1118_849_fu_3697_p2.
DSP Report: Generating DSP mul_ln1118_271_fu_5233_p2, operation Mode is: A2*(B:0xde).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_271_fu_5233_p2.
DSP Report: operator mul_ln1118_271_fu_5233_p2 is absorbed into DSP mul_ln1118_271_fu_5233_p2.
DSP Report: Generating DSP add_ln703_288_reg_37661299_reg, operation Mode is: C+A2*(B:0x3ff62).
DSP Report: register add_ln703_288_reg_37661299_reg is absorbed into DSP add_ln703_288_reg_37661299_reg.
DSP Report: register add_ln703_288_reg_37661299_reg is absorbed into DSP add_ln703_288_reg_37661299_reg.
DSP Report: operator add_ln703_288_fu_37603426_p2 is absorbed into DSP add_ln703_288_reg_37661299_reg.
DSP Report: operator mul_ln1118_246_fu_5203_p2 is absorbed into DSP add_ln703_288_reg_37661299_reg.
DSP Report: Generating DSP mul_ln1118_414_reg_11451937_reg, operation Mode is: (A2*(B:0x3fd6c))'.
DSP Report: register mul_ln1118_414_reg_11451937_reg is absorbed into DSP mul_ln1118_414_reg_11451937_reg.
DSP Report: register mul_ln1118_414_reg_11451937_reg is absorbed into DSP mul_ln1118_414_reg_11451937_reg.
DSP Report: operator mul_ln1118_414_fu_4870_p2 is absorbed into DSP mul_ln1118_414_reg_11451937_reg.
DSP Report: Generating DSP mul_ln1118_529_fu_4288_p2, operation Mode is: A2*(B:0x11e).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_529_fu_4288_p2.
DSP Report: operator mul_ln1118_529_fu_4288_p2 is absorbed into DSP mul_ln1118_529_fu_4288_p2.
DSP Report: Generating DSP add_ln703_543_fu_37604796_p2, operation Mode is: C+A2*(B:0x3fe8f).
DSP Report: register add_ln703_543_fu_37604796_p2 is absorbed into DSP add_ln703_543_fu_37604796_p2.
DSP Report: operator add_ln703_543_fu_37604796_p2 is absorbed into DSP add_ln703_543_fu_37604796_p2.
DSP Report: operator mul_ln1118_445_fu_3425_p2 is absorbed into DSP add_ln703_543_fu_37604796_p2.
DSP Report: Generating DSP mul_ln1118_387_fu_4055_p2, operation Mode is: A2*(B:0x3fefb).
DSP Report: register mul_ln1118_387_fu_4055_p2 is absorbed into DSP mul_ln1118_387_fu_4055_p2.
DSP Report: operator mul_ln1118_387_fu_4055_p2 is absorbed into DSP mul_ln1118_387_fu_4055_p2.
DSP Report: Generating DSP add_ln703_542_fu_37604786_p2, operation Mode is: C+A2*(B:0x357).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_542_fu_37604786_p2.
DSP Report: operator add_ln703_542_fu_37604786_p2 is absorbed into DSP add_ln703_542_fu_37604786_p2.
DSP Report: operator mul_ln1118_558_fu_2986_p2 is absorbed into DSP add_ln703_542_fu_37604786_p2.
DSP Report: Generating DSP mul_ln1118_332_fu_3009_p2, operation Mode is: A''*(B:0x3fac8).
DSP Report: register mul_ln1118_332_fu_3009_p2 is absorbed into DSP mul_ln1118_332_fu_3009_p2.
DSP Report: register mul_ln1118_332_fu_3009_p2 is absorbed into DSP mul_ln1118_332_fu_3009_p2.
DSP Report: operator mul_ln1118_332_fu_3009_p2 is absorbed into DSP mul_ln1118_332_fu_3009_p2.
DSP Report: Generating DSP mul_ln1118_723_fu_4334_p2, operation Mode is: A''*(B:0x3fddb).
DSP Report: register mul_ln1118_723_fu_4334_p2 is absorbed into DSP mul_ln1118_723_fu_4334_p2.
DSP Report: register mul_ln1118_723_fu_4334_p2 is absorbed into DSP mul_ln1118_723_fu_4334_p2.
DSP Report: operator mul_ln1118_723_fu_4334_p2 is absorbed into DSP mul_ln1118_723_fu_4334_p2.
DSP Report: Generating DSP mul_ln1118_694_fu_4182_p2, operation Mode is: A''*(B:0x3fe21).
DSP Report: register mul_ln1118_694_fu_4182_p2 is absorbed into DSP mul_ln1118_694_fu_4182_p2.
DSP Report: register mul_ln1118_694_fu_4182_p2 is absorbed into DSP mul_ln1118_694_fu_4182_p2.
DSP Report: operator mul_ln1118_694_fu_4182_p2 is absorbed into DSP mul_ln1118_694_fu_4182_p2.
DSP Report: Generating DSP add_ln703_1247_reg_37662990_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_1247_reg_37662990_reg is absorbed into DSP add_ln703_1247_reg_37662990_reg.
DSP Report: operator add_ln703_1247_fu_37634127_p2 is absorbed into DSP add_ln703_1247_reg_37662990_reg.
DSP Report: Generating DSP add_ln703_164_fu_37629004_p2, operation Mode is: C+A''*(B:0x155).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_164_fu_37629004_p2.
DSP Report: register zext_ln1118_125_reg_37659944_reg is absorbed into DSP add_ln703_164_fu_37629004_p2.
DSP Report: operator add_ln703_164_fu_37629004_p2 is absorbed into DSP add_ln703_164_fu_37629004_p2.
DSP Report: operator mul_ln1118_183_fu_6098_p2 is absorbed into DSP add_ln703_164_fu_37629004_p2.
DSP Report: Generating DSP mul_ln1118_869_fu_3307_p2, operation Mode is: A''*(B:0x3fef9).
DSP Report: register mul_ln1118_869_fu_3307_p2 is absorbed into DSP mul_ln1118_869_fu_3307_p2.
DSP Report: register mul_ln1118_869_fu_3307_p2 is absorbed into DSP mul_ln1118_869_fu_3307_p2.
DSP Report: operator mul_ln1118_869_fu_3307_p2 is absorbed into DSP mul_ln1118_869_fu_3307_p2.
DSP Report: Generating DSP mul_ln1118_1207_fu_2843_p2, operation Mode is: A''*(B:0x3fe71).
DSP Report: register mul_ln1118_1207_fu_2843_p2 is absorbed into DSP mul_ln1118_1207_fu_2843_p2.
DSP Report: register mul_ln1118_1207_fu_2843_p2 is absorbed into DSP mul_ln1118_1207_fu_2843_p2.
DSP Report: operator mul_ln1118_1207_fu_2843_p2 is absorbed into DSP mul_ln1118_1207_fu_2843_p2.
DSP Report: Generating DSP add_ln703_1822_reg_37662209_reg, operation Mode is: C+A2*(B:0x13c).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_1822_reg_37662209_reg.
DSP Report: register add_ln703_1822_reg_37662209_reg is absorbed into DSP add_ln703_1822_reg_37662209_reg.
DSP Report: operator add_ln703_1822_fu_37606590_p2 is absorbed into DSP add_ln703_1822_reg_37662209_reg.
DSP Report: operator mul_ln1118_944_fu_5131_p2 is absorbed into DSP add_ln703_1822_reg_37662209_reg.
DSP Report: Generating DSP mul_ln1118_818_fu_6397_p2, operation Mode is: A2*(B:0x3fee8).
DSP Report: register mul_ln1118_818_fu_6397_p2 is absorbed into DSP mul_ln1118_818_fu_6397_p2.
DSP Report: operator mul_ln1118_818_fu_6397_p2 is absorbed into DSP mul_ln1118_818_fu_6397_p2.
DSP Report: Generating DSP mul_ln1118_468_fu_5052_p2, operation Mode is: A2*(B:0x3fecd).
DSP Report: register mul_ln1118_468_fu_5052_p2 is absorbed into DSP mul_ln1118_468_fu_5052_p2.
DSP Report: operator mul_ln1118_468_fu_5052_p2 is absorbed into DSP mul_ln1118_468_fu_5052_p2.
DSP Report: Generating DSP mul_ln1118_407_fu_6422_p2, operation Mode is: A2*(B:0x3fee5).
DSP Report: register mul_ln1118_407_fu_6422_p2 is absorbed into DSP mul_ln1118_407_fu_6422_p2.
DSP Report: operator mul_ln1118_407_fu_6422_p2 is absorbed into DSP mul_ln1118_407_fu_6422_p2.
DSP Report: Generating DSP mul_ln1118_439_fu_4542_p2, operation Mode is: A2*(B:0x3fecd).
DSP Report: register mul_ln1118_439_fu_4542_p2 is absorbed into DSP mul_ln1118_439_fu_4542_p2.
DSP Report: operator mul_ln1118_439_fu_4542_p2 is absorbed into DSP mul_ln1118_439_fu_4542_p2.
DSP Report: Generating DSP add_ln703_1824_fu_37637815_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_1824_fu_37637815_p2 is absorbed into DSP add_ln703_1824_fu_37637815_p2.
DSP Report: operator add_ln703_1824_fu_37637815_p2 is absorbed into DSP add_ln703_1824_fu_37637815_p2.
DSP Report: Generating DSP mul_ln1118_298_fu_4802_p2, operation Mode is: A2*(B:0x3fdee).
DSP Report: register mul_ln1118_298_fu_4802_p2 is absorbed into DSP mul_ln1118_298_fu_4802_p2.
DSP Report: operator mul_ln1118_298_fu_4802_p2 is absorbed into DSP mul_ln1118_298_fu_4802_p2.
DSP Report: Generating DSP mul_ln1118_919_fu_4744_p2, operation Mode is: A2*(B:0x3fdb8).
DSP Report: register mul_ln1118_919_fu_4744_p2 is absorbed into DSP mul_ln1118_919_fu_4744_p2.
DSP Report: operator mul_ln1118_919_fu_4744_p2 is absorbed into DSP mul_ln1118_919_fu_4744_p2.
DSP Report: Generating DSP add_ln703_1824_reg_37663515_reg, operation Mode is: (PCIN+A2:B2+C')'.
DSP Report: register add_ln703_1824_reg_37663515_reg is absorbed into DSP add_ln703_1824_reg_37663515_reg.
DSP Report: register add_ln703_1824_reg_37663515_reg is absorbed into DSP add_ln703_1824_reg_37663515_reg.
DSP Report: register add_ln703_1809_reg_37662199_reg is absorbed into DSP add_ln703_1824_reg_37663515_reg.
DSP Report: register add_ln703_1824_reg_37663515_reg is absorbed into DSP add_ln703_1824_reg_37663515_reg.
DSP Report: operator add_ln703_1824_fu_37637815_p2 is absorbed into DSP add_ln703_1824_reg_37663515_reg.
DSP Report: Generating DSP add_ln703_1881_fu_37653057_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1881_fu_37653057_p2 is absorbed into DSP add_ln703_1881_fu_37653057_p2.
DSP Report: Generating DSP mul_ln1118_1938_fu_3824_p2, operation Mode is: A''*(B:0x3ff0b).
DSP Report: register mul_ln1118_1938_fu_3824_p2 is absorbed into DSP mul_ln1118_1938_fu_3824_p2.
DSP Report: register mul_ln1118_1938_fu_3824_p2 is absorbed into DSP mul_ln1118_1938_fu_3824_p2.
DSP Report: operator mul_ln1118_1938_fu_3824_p2 is absorbed into DSP mul_ln1118_1938_fu_3824_p2.
DSP Report: Generating DSP mul_ln1118_1887_fu_6196_p2, operation Mode is: A''*(B:0x3ff3e).
DSP Report: register mul_ln1118_1887_fu_6196_p2 is absorbed into DSP mul_ln1118_1887_fu_6196_p2.
DSP Report: register mul_ln1118_1887_fu_6196_p2 is absorbed into DSP mul_ln1118_1887_fu_6196_p2.
DSP Report: operator mul_ln1118_1887_fu_6196_p2 is absorbed into DSP mul_ln1118_1887_fu_6196_p2.
DSP Report: Generating DSP mul_ln1118_969_fu_4986_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_969_fu_4986_p2 is absorbed into DSP mul_ln1118_969_fu_4986_p2.
DSP Report: register mul_ln1118_969_fu_4986_p2 is absorbed into DSP mul_ln1118_969_fu_4986_p2.
DSP Report: operator mul_ln1118_969_fu_4986_p2 is absorbed into DSP mul_ln1118_969_fu_4986_p2.
DSP Report: Generating DSP mul_ln1118_2112_fu_6236_p2, operation Mode is: A''*(B:0xec).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2112_fu_6236_p2.
DSP Report: register data_80_V_read_1_reg_37659018_reg is absorbed into DSP mul_ln1118_2112_fu_6236_p2.
DSP Report: operator mul_ln1118_2112_fu_6236_p2 is absorbed into DSP mul_ln1118_2112_fu_6236_p2.
DSP Report: Generating DSP mul_ln1118_1025_fu_5267_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_1025_fu_5267_p2 is absorbed into DSP mul_ln1118_1025_fu_5267_p2.
DSP Report: register mul_ln1118_1025_fu_5267_p2 is absorbed into DSP mul_ln1118_1025_fu_5267_p2.
DSP Report: operator mul_ln1118_1025_fu_5267_p2 is absorbed into DSP mul_ln1118_1025_fu_5267_p2.
DSP Report: Generating DSP mul_ln1118_1056_fu_4597_p2, operation Mode is: A''*(B:0xa3).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1056_fu_4597_p2.
DSP Report: register data_38_V_read_1_reg_37659695_reg is absorbed into DSP mul_ln1118_1056_fu_4597_p2.
DSP Report: operator mul_ln1118_1056_fu_4597_p2 is absorbed into DSP mul_ln1118_1056_fu_4597_p2.
DSP Report: Generating DSP add_ln703_1976_fu_37638687_p2, operation Mode is: C+A''*(B:0x3ff52).
DSP Report: register add_ln703_1976_fu_37638687_p2 is absorbed into DSP add_ln703_1976_fu_37638687_p2.
DSP Report: register add_ln703_1976_fu_37638687_p2 is absorbed into DSP add_ln703_1976_fu_37638687_p2.
DSP Report: operator add_ln703_1976_fu_37638687_p2 is absorbed into DSP add_ln703_1976_fu_37638687_p2.
DSP Report: operator mul_ln1118_1957_fu_3973_p2 is absorbed into DSP add_ln703_1976_fu_37638687_p2.
DSP Report: Generating DSP mul_ln1118_1282_fu_4135_p2, operation Mode is: A''*(B:0x3ff2f).
DSP Report: register mul_ln1118_1282_fu_4135_p2 is absorbed into DSP mul_ln1118_1282_fu_4135_p2.
DSP Report: register mul_ln1118_1282_fu_4135_p2 is absorbed into DSP mul_ln1118_1282_fu_4135_p2.
DSP Report: operator mul_ln1118_1282_fu_4135_p2 is absorbed into DSP mul_ln1118_1282_fu_4135_p2.
DSP Report: Generating DSP mul_ln1118_1471_fu_4100_p2, operation Mode is: A''*(B:0x1cd).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1471_fu_4100_p2.
DSP Report: register zext_ln1118_1101_reg_37660879_reg is absorbed into DSP mul_ln1118_1471_fu_4100_p2.
DSP Report: operator mul_ln1118_1471_fu_4100_p2 is absorbed into DSP mul_ln1118_1471_fu_4100_p2.
DSP Report: Generating DSP add_ln703_2018_fu_37638977_p2, operation Mode is: C+A''*(B:0x3fe56).
DSP Report: register add_ln703_2018_fu_37638977_p2 is absorbed into DSP add_ln703_2018_fu_37638977_p2.
DSP Report: register add_ln703_2018_fu_37638977_p2 is absorbed into DSP add_ln703_2018_fu_37638977_p2.
DSP Report: operator add_ln703_2018_fu_37638977_p2 is absorbed into DSP add_ln703_2018_fu_37638977_p2.
DSP Report: operator mul_ln1118_2288_fu_4269_p2 is absorbed into DSP add_ln703_2018_fu_37638977_p2.
DSP Report: Generating DSP add_ln703_2281_fu_37640649_p2, operation Mode is: C+A''*(B:0x65).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP add_ln703_2281_fu_37640649_p2.
DSP Report: register data_56_V_read_1_reg_37659414_reg is absorbed into DSP add_ln703_2281_fu_37640649_p2.
DSP Report: operator add_ln703_2281_fu_37640649_p2 is absorbed into DSP add_ln703_2281_fu_37640649_p2.
DSP Report: operator mul_ln1118_1513_fu_4251_p2 is absorbed into DSP add_ln703_2281_fu_37640649_p2.
DSP Report: Generating DSP mul_ln1118_1479_fu_4113_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_1479_fu_4113_p2 is absorbed into DSP mul_ln1118_1479_fu_4113_p2.
DSP Report: register mul_ln1118_1479_fu_4113_p2 is absorbed into DSP mul_ln1118_1479_fu_4113_p2.
DSP Report: operator mul_ln1118_1479_fu_4113_p2 is absorbed into DSP mul_ln1118_1479_fu_4113_p2.
DSP Report: Generating DSP mul_ln1118_1804_fu_4080_p2, operation Mode is: A''*(B:0x3ff36).
DSP Report: register mul_ln1118_1804_fu_4080_p2 is absorbed into DSP mul_ln1118_1804_fu_4080_p2.
DSP Report: register mul_ln1118_1804_fu_4080_p2 is absorbed into DSP mul_ln1118_1804_fu_4080_p2.
DSP Report: operator mul_ln1118_1804_fu_4080_p2 is absorbed into DSP mul_ln1118_1804_fu_4080_p2.
DSP Report: Generating DSP mul_ln1118_1831_fu_4315_p2, operation Mode is: A''*(B:0x3ff17).
DSP Report: register mul_ln1118_1831_fu_4315_p2 is absorbed into DSP mul_ln1118_1831_fu_4315_p2.
DSP Report: register mul_ln1118_1831_fu_4315_p2 is absorbed into DSP mul_ln1118_1831_fu_4315_p2.
DSP Report: operator mul_ln1118_1831_fu_4315_p2 is absorbed into DSP mul_ln1118_1831_fu_4315_p2.
DSP Report: Generating DSP mul_ln1118_2042_fu_2798_p2, operation Mode is: A''*(B:0x3ff4c).
DSP Report: register mul_ln1118_2042_fu_2798_p2 is absorbed into DSP mul_ln1118_2042_fu_2798_p2.
DSP Report: register mul_ln1118_2042_fu_2798_p2 is absorbed into DSP mul_ln1118_2042_fu_2798_p2.
DSP Report: operator mul_ln1118_2042_fu_2798_p2 is absorbed into DSP mul_ln1118_2042_fu_2798_p2.
DSP Report: Generating DSP mul_ln1118_1027_fu_4005_p2, operation Mode is: A''*(B:0x3ff18).
DSP Report: register mul_ln1118_1027_fu_4005_p2 is absorbed into DSP mul_ln1118_1027_fu_4005_p2.
DSP Report: register mul_ln1118_1027_fu_4005_p2 is absorbed into DSP mul_ln1118_1027_fu_4005_p2.
DSP Report: operator mul_ln1118_1027_fu_4005_p2 is absorbed into DSP mul_ln1118_1027_fu_4005_p2.
DSP Report: Generating DSP mul_ln1118_1058_fu_4420_p2, operation Mode is: A''*(B:0x3ff68).
DSP Report: register mul_ln1118_1058_fu_4420_p2 is absorbed into DSP mul_ln1118_1058_fu_4420_p2.
DSP Report: register mul_ln1118_1058_fu_4420_p2 is absorbed into DSP mul_ln1118_1058_fu_4420_p2.
DSP Report: operator mul_ln1118_1058_fu_4420_p2 is absorbed into DSP mul_ln1118_1058_fu_4420_p2.
DSP Report: Generating DSP mul_ln1118_1157_fu_4710_p2, operation Mode is: A''*(B:0x3ff5c).
DSP Report: register mul_ln1118_1157_fu_4710_p2 is absorbed into DSP mul_ln1118_1157_fu_4710_p2.
DSP Report: register mul_ln1118_1157_fu_4710_p2 is absorbed into DSP mul_ln1118_1157_fu_4710_p2.
DSP Report: operator mul_ln1118_1157_fu_4710_p2 is absorbed into DSP mul_ln1118_1157_fu_4710_p2.
DSP Report: Generating DSP mul_ln1118_744_fu_4303_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_744_fu_4303_p2 is absorbed into DSP mul_ln1118_744_fu_4303_p2.
DSP Report: register mul_ln1118_744_fu_4303_p2 is absorbed into DSP mul_ln1118_744_fu_4303_p2.
DSP Report: operator mul_ln1118_744_fu_4303_p2 is absorbed into DSP mul_ln1118_744_fu_4303_p2.
DSP Report: Generating DSP add_ln703_1826_fu_37637831_p2, operation Mode is: C+A''*(B:0x117).
DSP Report: register data_79_V_read_int_reg_reg is absorbed into DSP add_ln703_1826_fu_37637831_p2.
DSP Report: register data_79_V_read_1_reg_37659036_reg is absorbed into DSP add_ln703_1826_fu_37637831_p2.
DSP Report: operator add_ln703_1826_fu_37637831_p2 is absorbed into DSP add_ln703_1826_fu_37637831_p2.
DSP Report: operator mul_ln1118_2090_fu_4560_p2 is absorbed into DSP add_ln703_1826_fu_37637831_p2.
DSP Report: Generating DSP mul_ln1118_2072_fu_6200_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_2072_fu_6200_p2 is absorbed into DSP mul_ln1118_2072_fu_6200_p2.
DSP Report: register mul_ln1118_2072_fu_6200_p2 is absorbed into DSP mul_ln1118_2072_fu_6200_p2.
DSP Report: operator mul_ln1118_2072_fu_6200_p2 is absorbed into DSP mul_ln1118_2072_fu_6200_p2.
DSP Report: Generating DSP mul_ln1118_2285_fu_3251_p2, operation Mode is: A''*(B:0x5f5).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2285_fu_3251_p2.
DSP Report: register data_87_V_read_1_reg_37658905_reg is absorbed into DSP mul_ln1118_2285_fu_3251_p2.
DSP Report: operator mul_ln1118_2285_fu_3251_p2 is absorbed into DSP mul_ln1118_2285_fu_3251_p2.
DSP Report: Generating DSP add_ln703_2848_reg_37664625_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2848_reg_37664625_reg is absorbed into DSP add_ln703_2848_reg_37664625_reg.
DSP Report: operator add_ln703_2848_fu_37644121_p2 is absorbed into DSP add_ln703_2848_reg_37664625_reg.
DSP Report: Generating DSP mul_ln1118_2231_fu_5701_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_2231_fu_5701_p2 is absorbed into DSP mul_ln1118_2231_fu_5701_p2.
DSP Report: register mul_ln1118_2231_fu_5701_p2 is absorbed into DSP mul_ln1118_2231_fu_5701_p2.
DSP Report: operator mul_ln1118_2231_fu_5701_p2 is absorbed into DSP mul_ln1118_2231_fu_5701_p2.
DSP Report: Generating DSP add_ln703_1797_fu_37637674_p2, operation Mode is: C+A''*(B:0x34).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP add_ln703_1797_fu_37637674_p2.
DSP Report: register data_59_V_read_1_reg_37659360_reg is absorbed into DSP add_ln703_1797_fu_37637674_p2.
DSP Report: operator add_ln703_1797_fu_37637674_p2 is absorbed into DSP add_ln703_1797_fu_37637674_p2.
DSP Report: operator mul_ln1118_1575_fu_4844_p2 is absorbed into DSP add_ln703_1797_fu_37637674_p2.
DSP Report: Generating DSP mul_ln1118_1525_fu_5761_p2, operation Mode is: A''*(B:0x3ff5e).
DSP Report: register mul_ln1118_1525_fu_5761_p2 is absorbed into DSP mul_ln1118_1525_fu_5761_p2.
DSP Report: register mul_ln1118_1525_fu_5761_p2 is absorbed into DSP mul_ln1118_1525_fu_5761_p2.
DSP Report: operator mul_ln1118_1525_fu_5761_p2 is absorbed into DSP mul_ln1118_1525_fu_5761_p2.
DSP Report: Generating DSP mul_ln1118_1592_fu_4708_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_1592_fu_4708_p2 is absorbed into DSP mul_ln1118_1592_fu_4708_p2.
DSP Report: register mul_ln1118_1592_fu_4708_p2 is absorbed into DSP mul_ln1118_1592_fu_4708_p2.
DSP Report: operator mul_ln1118_1592_fu_4708_p2 is absorbed into DSP mul_ln1118_1592_fu_4708_p2.
DSP Report: Generating DSP mul_ln1118_1571_fu_3106_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_1571_fu_3106_p2 is absorbed into DSP mul_ln1118_1571_fu_3106_p2.
DSP Report: register mul_ln1118_1571_fu_3106_p2 is absorbed into DSP mul_ln1118_1571_fu_3106_p2.
DSP Report: operator mul_ln1118_1571_fu_3106_p2 is absorbed into DSP mul_ln1118_1571_fu_3106_p2.
DSP Report: Generating DSP mul_ln1118_1688_fu_4705_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_1688_fu_4705_p2 is absorbed into DSP mul_ln1118_1688_fu_4705_p2.
DSP Report: register mul_ln1118_1688_fu_4705_p2 is absorbed into DSP mul_ln1118_1688_fu_4705_p2.
DSP Report: operator mul_ln1118_1688_fu_4705_p2 is absorbed into DSP mul_ln1118_1688_fu_4705_p2.
DSP Report: Generating DSP mul_ln1118_1583_fu_6256_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_1583_fu_6256_p2 is absorbed into DSP mul_ln1118_1583_fu_6256_p2.
DSP Report: register mul_ln1118_1583_fu_6256_p2 is absorbed into DSP mul_ln1118_1583_fu_6256_p2.
DSP Report: operator mul_ln1118_1583_fu_6256_p2 is absorbed into DSP mul_ln1118_1583_fu_6256_p2.
DSP Report: Generating DSP mul_ln1118_1652_fu_6432_p2, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_ln1118_1652_fu_6432_p2 is absorbed into DSP mul_ln1118_1652_fu_6432_p2.
DSP Report: register mul_ln1118_1652_fu_6432_p2 is absorbed into DSP mul_ln1118_1652_fu_6432_p2.
DSP Report: operator mul_ln1118_1652_fu_6432_p2 is absorbed into DSP mul_ln1118_1652_fu_6432_p2.
DSP Report: Generating DSP mul_ln1118_1532_fu_5172_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_1532_fu_5172_p2 is absorbed into DSP mul_ln1118_1532_fu_5172_p2.
DSP Report: register mul_ln1118_1532_fu_5172_p2 is absorbed into DSP mul_ln1118_1532_fu_5172_p2.
DSP Report: operator mul_ln1118_1532_fu_5172_p2 is absorbed into DSP mul_ln1118_1532_fu_5172_p2.
DSP Report: Generating DSP mul_ln1118_1642_fu_5291_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_1652_fu_6432_p2 is absorbed into DSP mul_ln1118_1642_fu_5291_p2.
DSP Report: register mul_ln1118_1652_fu_6432_p2 is absorbed into DSP mul_ln1118_1642_fu_5291_p2.
DSP Report: operator mul_ln1118_1642_fu_5291_p2 is absorbed into DSP mul_ln1118_1642_fu_5291_p2.
DSP Report: Generating DSP mul_ln1118_1744_fu_5849_p2, operation Mode is: A''*(B:0xb2).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1744_fu_5849_p2.
DSP Report: register data_66_V_read_1_reg_37659244_reg is absorbed into DSP mul_ln1118_1744_fu_5849_p2.
DSP Report: operator mul_ln1118_1744_fu_5849_p2 is absorbed into DSP mul_ln1118_1744_fu_5849_p2.
DSP Report: Generating DSP add_ln703_1626_fu_37636556_p2, operation Mode is: PCIN+A''*(B:0x87).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP add_ln703_1626_fu_37636556_p2.
DSP Report: register data_60_V_read_1_reg_37659342_reg is absorbed into DSP add_ln703_1626_fu_37636556_p2.
DSP Report: operator add_ln703_1626_fu_37636556_p2 is absorbed into DSP add_ln703_1626_fu_37636556_p2.
DSP Report: operator mul_ln1118_1597_fu_6271_p2 is absorbed into DSP add_ln703_1626_fu_37636556_p2.
DSP Report: Generating DSP mul_ln1118_1712_fu_6476_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_1712_fu_6476_p2 is absorbed into DSP mul_ln1118_1712_fu_6476_p2.
DSP Report: register mul_ln1118_1712_fu_6476_p2 is absorbed into DSP mul_ln1118_1712_fu_6476_p2.
DSP Report: operator mul_ln1118_1712_fu_6476_p2 is absorbed into DSP mul_ln1118_1712_fu_6476_p2.
DSP Report: Generating DSP mul_ln1118_1735_fu_3497_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_1735_fu_3497_p2 is absorbed into DSP mul_ln1118_1735_fu_3497_p2.
DSP Report: register mul_ln1118_1735_fu_3497_p2 is absorbed into DSP mul_ln1118_1735_fu_3497_p2.
DSP Report: operator mul_ln1118_1735_fu_3497_p2 is absorbed into DSP mul_ln1118_1735_fu_3497_p2.
DSP Report: Generating DSP mul_ln1118_1685_fu_4980_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_1685_fu_4980_p2 is absorbed into DSP mul_ln1118_1685_fu_4980_p2.
DSP Report: register mul_ln1118_1685_fu_4980_p2 is absorbed into DSP mul_ln1118_1685_fu_4980_p2.
DSP Report: operator mul_ln1118_1685_fu_4980_p2 is absorbed into DSP mul_ln1118_1685_fu_4980_p2.
DSP Report: Generating DSP add_ln703_1900_fu_37638259_p2, operation Mode is: C+A''*(B:0x54).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_1900_fu_37638259_p2.
DSP Report: register data_73_V_read_1_reg_37659130_reg is absorbed into DSP add_ln703_1900_fu_37638259_p2.
DSP Report: operator add_ln703_1900_fu_37638259_p2 is absorbed into DSP add_ln703_1900_fu_37638259_p2.
DSP Report: operator mul_ln1118_1913_fu_4628_p2 is absorbed into DSP add_ln703_1900_fu_37638259_p2.
DSP Report: Generating DSP mul_ln1118_1759_fu_3891_p2, operation Mode is: A''*(B:0x64).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1759_fu_3891_p2.
DSP Report: register data_66_V_read_1_reg_37659244_reg is absorbed into DSP mul_ln1118_1759_fu_3891_p2.
DSP Report: operator mul_ln1118_1759_fu_3891_p2 is absorbed into DSP mul_ln1118_1759_fu_3891_p2.
DSP Report: Generating DSP add_ln703_3856_fu_37650257_p2, operation Mode is: PCIN+A''*(B:0x59).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP add_ln703_3856_fu_37650257_p2.
DSP Report: register zext_ln1118_1260_reg_37660912_reg is absorbed into DSP add_ln703_3856_fu_37650257_p2.
DSP Report: operator add_ln703_3856_fu_37650257_p2 is absorbed into DSP add_ln703_3856_fu_37650257_p2.
DSP Report: operator mul_ln1118_1681_fu_2777_p2 is absorbed into DSP add_ln703_3856_fu_37650257_p2.
DSP Report: Generating DSP mul_ln1118_2163_fu_5863_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_2163_fu_5863_p2 is absorbed into DSP mul_ln1118_2163_fu_5863_p2.
DSP Report: register mul_ln1118_2163_fu_5863_p2 is absorbed into DSP mul_ln1118_2163_fu_5863_p2.
DSP Report: operator mul_ln1118_2163_fu_5863_p2 is absorbed into DSP mul_ln1118_2163_fu_5863_p2.
DSP Report: Generating DSP mul_ln1118_1656_fu_3550_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_1652_fu_6432_p2 is absorbed into DSP mul_ln1118_1656_fu_3550_p2.
DSP Report: register mul_ln1118_1652_fu_6432_p2 is absorbed into DSP mul_ln1118_1656_fu_3550_p2.
DSP Report: operator mul_ln1118_1656_fu_3550_p2 is absorbed into DSP mul_ln1118_1656_fu_3550_p2.
DSP Report: Generating DSP add_ln703_3855_reg_37665725_reg, operation Mode is: C+A''*(B:0xaf).
DSP Report: register data_107_V_read_int_reg_reg is absorbed into DSP add_ln703_3855_reg_37665725_reg.
DSP Report: register data_107_V_read_1_reg_37658578_reg is absorbed into DSP add_ln703_3855_reg_37665725_reg.
DSP Report: register add_ln703_3855_reg_37665725_reg is absorbed into DSP add_ln703_3855_reg_37665725_reg.
DSP Report: operator add_ln703_3855_fu_37650251_p2 is absorbed into DSP add_ln703_3855_reg_37665725_reg.
DSP Report: operator mul_ln1118_2863_fu_3377_p2 is absorbed into DSP add_ln703_3855_reg_37665725_reg.
DSP Report: Generating DSP mul_ln1118_1673_fu_4638_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_1673_fu_4638_p2 is absorbed into DSP mul_ln1118_1673_fu_4638_p2.
DSP Report: register mul_ln1118_1673_fu_4638_p2 is absorbed into DSP mul_ln1118_1673_fu_4638_p2.
DSP Report: operator mul_ln1118_1673_fu_4638_p2 is absorbed into DSP mul_ln1118_1673_fu_4638_p2.
DSP Report: Generating DSP add_ln703_2004_fu_37638879_p2, operation Mode is: C+A''*(B:0x3d).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_2004_fu_37638879_p2.
DSP Report: register add_ln703_2004_fu_37638879_p2 is absorbed into DSP add_ln703_2004_fu_37638879_p2.
DSP Report: operator add_ln703_2004_fu_37638879_p2 is absorbed into DSP add_ln703_2004_fu_37638879_p2.
DSP Report: operator mul_ln1118_1083_fu_3720_p2 is absorbed into DSP add_ln703_2004_fu_37638879_p2.
DSP Report: Generating DSP mul_ln1118_1650_fu_4881_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_1650_fu_4881_p2 is absorbed into DSP mul_ln1118_1650_fu_4881_p2.
DSP Report: register mul_ln1118_1650_fu_4881_p2 is absorbed into DSP mul_ln1118_1650_fu_4881_p2.
DSP Report: operator mul_ln1118_1650_fu_4881_p2 is absorbed into DSP mul_ln1118_1650_fu_4881_p2.
DSP Report: Generating DSP add_ln703_2008_fu_37638915_p2, operation Mode is: C+A''*(B:0x15).
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP add_ln703_2008_fu_37638915_p2.
DSP Report: register zext_ln1118_1614_reg_37660963_reg is absorbed into DSP add_ln703_2008_fu_37638915_p2.
DSP Report: operator add_ln703_2008_fu_37638915_p2 is absorbed into DSP add_ln703_2008_fu_37638915_p2.
DSP Report: operator mul_ln1118_2158_fu_3745_p2 is absorbed into DSP add_ln703_2008_fu_37638915_p2.
DSP Report: Generating DSP mul_ln1118_2412_fu_6361_p2, operation Mode is: A''*(B:0x8b).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2412_fu_6361_p2.
DSP Report: register data_91_V_read_1_reg_37658840_reg is absorbed into DSP mul_ln1118_2412_fu_6361_p2.
DSP Report: operator mul_ln1118_2412_fu_6361_p2 is absorbed into DSP mul_ln1118_2412_fu_6361_p2.
DSP Report: Generating DSP add_ln703_2276_fu_37640637_p2, operation Mode is: PCIN+A''*(B:0x89).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP add_ln703_2276_fu_37640637_p2.
DSP Report: register data_78_V_read_1_reg_37659055_reg is absorbed into DSP add_ln703_2276_fu_37640637_p2.
DSP Report: operator add_ln703_2276_fu_37640637_p2 is absorbed into DSP add_ln703_2276_fu_37640637_p2.
DSP Report: operator mul_ln1118_2066_fu_4530_p2 is absorbed into DSP add_ln703_2276_fu_37640637_p2.
DSP Report: Generating DSP add_ln703_2276_reg_37664025_reg, operation Mode is: PCIN+A''*(B:0xa4).
DSP Report: register data_89_V_read_int_reg_reg is absorbed into DSP add_ln703_2276_reg_37664025_reg.
DSP Report: register data_89_V_read_1_reg_37658876_reg is absorbed into DSP add_ln703_2276_reg_37664025_reg.
DSP Report: register add_ln703_2276_reg_37664025_reg is absorbed into DSP add_ln703_2276_reg_37664025_reg.
DSP Report: operator add_ln703_2276_fu_37640637_p2 is absorbed into DSP add_ln703_2276_reg_37664025_reg.
DSP Report: operator mul_ln1118_2355_fu_6385_p2 is absorbed into DSP add_ln703_2276_reg_37664025_reg.
DSP Report: Generating DSP mul_ln1118_1958_fu_5174_p2, operation Mode is: A''*(B:0x89).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1958_fu_5174_p2.
DSP Report: register data_74_V_read_1_reg_37659117_reg is absorbed into DSP mul_ln1118_1958_fu_5174_p2.
DSP Report: operator mul_ln1118_1958_fu_5174_p2 is absorbed into DSP mul_ln1118_1958_fu_5174_p2.
DSP Report: Generating DSP add_ln703_2273_fu_37640615_p2, operation Mode is: PCIN+A''*(B:0xe9).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_2273_fu_37640615_p2.
DSP Report: register data_58_V_read_1_reg_37659377_reg is absorbed into DSP add_ln703_2273_fu_37640615_p2.
DSP Report: operator add_ln703_2273_fu_37640615_p2 is absorbed into DSP add_ln703_2273_fu_37640615_p2.
DSP Report: operator mul_ln1118_1562_fu_4238_p2 is absorbed into DSP add_ln703_2273_fu_37640615_p2.
DSP Report: Generating DSP mul_ln1118_2271_fu_4355_p2, operation Mode is: A''*(B:0x3ff15).
DSP Report: register mul_ln1118_2271_fu_4355_p2 is absorbed into DSP mul_ln1118_2271_fu_4355_p2.
DSP Report: register mul_ln1118_2271_fu_4355_p2 is absorbed into DSP mul_ln1118_2271_fu_4355_p2.
DSP Report: operator mul_ln1118_2271_fu_4355_p2 is absorbed into DSP mul_ln1118_2271_fu_4355_p2.
DSP Report: Generating DSP mul_ln1118_2843_fu_3386_p2, operation Mode is: A2*(B:0x12e).
DSP Report: register data_107_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2843_fu_3386_p2.
DSP Report: operator mul_ln1118_2843_fu_3386_p2 is absorbed into DSP mul_ln1118_2843_fu_3386_p2.
DSP Report: Generating DSP mul_ln1118_333_fu_4391_p2, operation Mode is: A2*(B:0x3ff32).
DSP Report: register mul_ln1118_333_fu_4391_p2 is absorbed into DSP mul_ln1118_333_fu_4391_p2.
DSP Report: operator mul_ln1118_333_fu_4391_p2 is absorbed into DSP mul_ln1118_333_fu_4391_p2.
DSP Report: Generating DSP mul_ln1118_447_fu_4280_p2, operation Mode is: A2*(B:0x3ff1d).
DSP Report: register mul_ln1118_447_fu_4280_p2 is absorbed into DSP mul_ln1118_447_fu_4280_p2.
DSP Report: operator mul_ln1118_447_fu_4280_p2 is absorbed into DSP mul_ln1118_447_fu_4280_p2.
DSP Report: Generating DSP add_ln703_2605_reg_37662249_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2605_reg_37662249_reg is absorbed into DSP add_ln703_2605_reg_37662249_reg.
DSP Report: operator add_ln703_2605_fu_37606644_p2 is absorbed into DSP add_ln703_2605_reg_37662249_reg.
DSP Report: Generating DSP mul_ln1118_2240_fu_5741_p2, operation Mode is: A''*(B:0x3ff47).
DSP Report: register mul_ln1118_2240_fu_5741_p2 is absorbed into DSP mul_ln1118_2240_fu_5741_p2.
DSP Report: register mul_ln1118_2240_fu_5741_p2 is absorbed into DSP mul_ln1118_2240_fu_5741_p2.
DSP Report: operator mul_ln1118_2240_fu_5741_p2 is absorbed into DSP mul_ln1118_2240_fu_5741_p2.
DSP Report: Generating DSP mul_ln1118_2409_fu_5379_p2, operation Mode is: A''*(B:0x3ff3d).
DSP Report: register mul_ln1118_2409_fu_5379_p2 is absorbed into DSP mul_ln1118_2409_fu_5379_p2.
DSP Report: register mul_ln1118_2409_fu_5379_p2 is absorbed into DSP mul_ln1118_2409_fu_5379_p2.
DSP Report: operator mul_ln1118_2409_fu_5379_p2 is absorbed into DSP mul_ln1118_2409_fu_5379_p2.
DSP Report: Generating DSP mul_ln1118_1776_fu_3908_p2, operation Mode is: A''*(B:0x92).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1776_fu_3908_p2.
DSP Report: register data_67_V_read_1_reg_37659228_reg is absorbed into DSP mul_ln1118_1776_fu_3908_p2.
DSP Report: operator mul_ln1118_1776_fu_3908_p2 is absorbed into DSP mul_ln1118_1776_fu_3908_p2.
DSP Report: Generating DSP add_ln703_3483_fu_37647955_p2, operation Mode is: C+A''*(B:0x3ff5f).
DSP Report: register add_ln703_3483_fu_37647955_p2 is absorbed into DSP add_ln703_3483_fu_37647955_p2.
DSP Report: register add_ln703_3483_fu_37647955_p2 is absorbed into DSP add_ln703_3483_fu_37647955_p2.
DSP Report: operator add_ln703_3483_fu_37647955_p2 is absorbed into DSP add_ln703_3483_fu_37647955_p2.
DSP Report: operator mul_ln1118_2632_fu_4585_p2 is absorbed into DSP add_ln703_3483_fu_37647955_p2.
DSP Report: Generating DSP mul_ln1118_2521_fu_4648_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_2521_fu_4648_p2 is absorbed into DSP mul_ln1118_2521_fu_4648_p2.
DSP Report: register mul_ln1118_2521_fu_4648_p2 is absorbed into DSP mul_ln1118_2521_fu_4648_p2.
DSP Report: operator mul_ln1118_2521_fu_4648_p2 is absorbed into DSP mul_ln1118_2521_fu_4648_p2.
DSP Report: Generating DSP mul_ln1118_2183_fu_5223_p2, operation Mode is: A''*(B:0x3ff33).
DSP Report: register mul_ln1118_2183_fu_5223_p2 is absorbed into DSP mul_ln1118_2183_fu_5223_p2.
DSP Report: register mul_ln1118_2183_fu_5223_p2 is absorbed into DSP mul_ln1118_2183_fu_5223_p2.
DSP Report: operator mul_ln1118_2183_fu_5223_p2 is absorbed into DSP mul_ln1118_2183_fu_5223_p2.
DSP Report: Generating DSP mul_ln1118_2117_fu_3283_p2, operation Mode is: A''*(B:0x15).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2117_fu_3283_p2.
DSP Report: register data_80_V_read_1_reg_37659018_reg is absorbed into DSP mul_ln1118_2117_fu_3283_p2.
DSP Report: operator mul_ln1118_2117_fu_3283_p2 is absorbed into DSP mul_ln1118_2117_fu_3283_p2.
DSP Report: Generating DSP add_ln703_3881_fu_37650404_p2, operation Mode is: PCIN+(A:0x0):B2+C.
DSP Report: register add_ln703_3881_fu_37650404_p2 is absorbed into DSP add_ln703_3881_fu_37650404_p2.
DSP Report: operator add_ln703_3881_fu_37650404_p2 is absorbed into DSP add_ln703_3881_fu_37650404_p2.
DSP Report: Generating DSP add_ln703_3881_fu_37650404_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3881_fu_37650404_p2 is absorbed into DSP add_ln703_3881_fu_37650404_p2.
DSP Report: register add_ln703_3881_fu_37650404_p2 is absorbed into DSP add_ln703_3881_fu_37650404_p2.
DSP Report: register add_ln703_3881_fu_37650404_p2 is absorbed into DSP add_ln703_3881_fu_37650404_p2.
DSP Report: register add_ln703_3881_fu_37650404_p2 is absorbed into DSP add_ln703_3881_fu_37650404_p2.
DSP Report: register add_ln703_3881_fu_37650404_p2 is absorbed into DSP add_ln703_3881_fu_37650404_p2.
DSP Report: operator add_ln703_3881_fu_37650404_p2 is absorbed into DSP add_ln703_3881_fu_37650404_p2.
DSP Report: Generating DSP mul_ln1118_826_fu_4097_p2, operation Mode is: A''*(B:0x1a).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_826_fu_4097_p2.
DSP Report: register data_30_V_read_1_reg_37659801_reg is absorbed into DSP mul_ln1118_826_fu_4097_p2.
DSP Report: operator mul_ln1118_826_fu_4097_p2 is absorbed into DSP mul_ln1118_826_fu_4097_p2.
DSP Report: Generating DSP add_ln703_2667_fu_37642938_p2, operation Mode is: C+A''*(B:0x3ffed).
DSP Report: register add_ln703_2667_fu_37642938_p2 is absorbed into DSP add_ln703_2667_fu_37642938_p2.
DSP Report: register add_ln703_2667_fu_37642938_p2 is absorbed into DSP add_ln703_2667_fu_37642938_p2.
DSP Report: operator add_ln703_2667_fu_37642938_p2 is absorbed into DSP add_ln703_2667_fu_37642938_p2.
DSP Report: operator mul_ln1118_1912_fu_6268_p2 is absorbed into DSP add_ln703_2667_fu_37642938_p2.
DSP Report: Generating DSP mul_ln1118_362_fu_4565_p2, operation Mode is: A''*(B:0x11a).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_362_fu_4565_p2.
DSP Report: register zext_ln1118_258_reg_37660051_reg is absorbed into DSP mul_ln1118_362_fu_4565_p2.
DSP Report: operator mul_ln1118_362_fu_4565_p2 is absorbed into DSP mul_ln1118_362_fu_4565_p2.
DSP Report: Generating DSP add_ln703_2588_fu_37642468_p2, operation Mode is: C+A''*(B:0x3fe59).
DSP Report: register add_ln703_2588_fu_37642468_p2 is absorbed into DSP add_ln703_2588_fu_37642468_p2.
DSP Report: register add_ln703_2588_fu_37642468_p2 is absorbed into DSP add_ln703_2588_fu_37642468_p2.
DSP Report: operator add_ln703_2588_fu_37642468_p2 is absorbed into DSP add_ln703_2588_fu_37642468_p2.
DSP Report: operator mul_ln1118_2667_fu_6202_p2 is absorbed into DSP add_ln703_2588_fu_37642468_p2.
DSP Report: Generating DSP mul_ln1118_2562_fu_3107_p2, operation Mode is: A''*(B:0x3fe4e).
DSP Report: register mul_ln1118_2562_fu_3107_p2 is absorbed into DSP mul_ln1118_2562_fu_3107_p2.
DSP Report: register mul_ln1118_2562_fu_3107_p2 is absorbed into DSP mul_ln1118_2562_fu_3107_p2.
DSP Report: operator mul_ln1118_2562_fu_3107_p2 is absorbed into DSP mul_ln1118_2562_fu_3107_p2.
DSP Report: Generating DSP mul_ln1118_2165_fu_5695_p2, operation Mode is: A''*(B:0x3fe72).
DSP Report: register mul_ln1118_2165_fu_5695_p2 is absorbed into DSP mul_ln1118_2165_fu_5695_p2.
DSP Report: register mul_ln1118_2165_fu_5695_p2 is absorbed into DSP mul_ln1118_2165_fu_5695_p2.
DSP Report: operator mul_ln1118_2165_fu_5695_p2 is absorbed into DSP mul_ln1118_2165_fu_5695_p2.
DSP Report: Generating DSP mul_ln1118_2787_fu_3244_p2, operation Mode is: A''*(B:0x1be).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2787_fu_3244_p2.
DSP Report: register data_105_V_read_1_reg_37658612_reg is absorbed into DSP mul_ln1118_2787_fu_3244_p2.
DSP Report: operator mul_ln1118_2787_fu_3244_p2 is absorbed into DSP mul_ln1118_2787_fu_3244_p2.
DSP Report: Generating DSP add_ln703_2718_reg_37664505_reg, operation Mode is: C+A''*(B:0x3fe3d).
DSP Report: register add_ln703_2718_reg_37664505_reg is absorbed into DSP add_ln703_2718_reg_37664505_reg.
DSP Report: register add_ln703_2718_reg_37664505_reg is absorbed into DSP add_ln703_2718_reg_37664505_reg.
DSP Report: register add_ln703_2718_reg_37664505_reg is absorbed into DSP add_ln703_2718_reg_37664505_reg.
DSP Report: operator add_ln703_2718_fu_37643252_p2 is absorbed into DSP add_ln703_2718_reg_37664505_reg.
DSP Report: operator mul_ln1118_2702_fu_6382_p2 is absorbed into DSP add_ln703_2718_reg_37664505_reg.
DSP Report: Generating DSP mul_ln1118_2168_fu_4410_p2, operation Mode is: A''*(B:0xb1).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2168_fu_4410_p2.
DSP Report: register data_83_V_read_1_reg_37658970_reg is absorbed into DSP mul_ln1118_2168_fu_4410_p2.
DSP Report: operator mul_ln1118_2168_fu_4410_p2 is absorbed into DSP mul_ln1118_2168_fu_4410_p2.
DSP Report: Generating DSP add_ln703_2416_fu_37641487_p2, operation Mode is: PCIN+A''*(B:0xa9).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_2416_fu_37641487_p2.
DSP Report: register data_74_V_read_1_reg_37659117_reg is absorbed into DSP add_ln703_2416_fu_37641487_p2.
DSP Report: operator add_ln703_2416_fu_37641487_p2 is absorbed into DSP add_ln703_2416_fu_37641487_p2.
DSP Report: operator mul_ln1118_1939_fu_4253_p2 is absorbed into DSP add_ln703_2416_fu_37641487_p2.
DSP Report: Generating DSP add_ln703_2416_fu_37641487_p2, operation Mode is: PCIN+A''*(B:0xc4).
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP add_ln703_2416_fu_37641487_p2.
DSP Report: register data_72_V_read_1_reg_37659145_reg is absorbed into DSP add_ln703_2416_fu_37641487_p2.
DSP Report: operator add_ln703_2416_fu_37641487_p2 is absorbed into DSP add_ln703_2416_fu_37641487_p2.
DSP Report: operator mul_ln1118_1890_fu_3872_p2 is absorbed into DSP add_ln703_2416_fu_37641487_p2.
DSP Report: Generating DSP add_ln703_2416_reg_37664175_reg, operation Mode is: PCIN+A''*(B:0x8a).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP add_ln703_2416_reg_37664175_reg.
DSP Report: register data_77_V_read_1_reg_37659072_reg is absorbed into DSP add_ln703_2416_reg_37664175_reg.
DSP Report: register add_ln703_2416_reg_37664175_reg is absorbed into DSP add_ln703_2416_reg_37664175_reg.
DSP Report: operator add_ln703_2416_fu_37641487_p2 is absorbed into DSP add_ln703_2416_reg_37664175_reg.
DSP Report: operator mul_ln1118_2024_fu_5628_p2 is absorbed into DSP add_ln703_2416_reg_37664175_reg.
DSP Report: Generating DSP mul_ln1118_1435_fu_5271_p2, operation Mode is: A''*(B:0xdc).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1435_fu_5271_p2.
DSP Report: register data_54_V_read_1_reg_37659445_reg is absorbed into DSP mul_ln1118_1435_fu_5271_p2.
DSP Report: operator mul_ln1118_1435_fu_5271_p2 is absorbed into DSP mul_ln1118_1435_fu_5271_p2.
DSP Report: Generating DSP add_ln703_2411_fu_37641441_p2, operation Mode is: C+A''*(B:0x3ff77).
DSP Report: register add_ln703_2411_fu_37641441_p2 is absorbed into DSP add_ln703_2411_fu_37641441_p2.
DSP Report: register add_ln703_2411_fu_37641441_p2 is absorbed into DSP add_ln703_2411_fu_37641441_p2.
DSP Report: operator add_ln703_2411_fu_37641441_p2 is absorbed into DSP add_ln703_2411_fu_37641441_p2.
DSP Report: operator mul_ln1118_2366_fu_4331_p2 is absorbed into DSP add_ln703_2411_fu_37641441_p2.
DSP Report: Generating DSP mul_ln1118_2228_fu_4867_p2, operation Mode is: A''*(B:0x3ff46).
DSP Report: register mul_ln1118_2228_fu_4867_p2 is absorbed into DSP mul_ln1118_2228_fu_4867_p2.
DSP Report: register mul_ln1118_2228_fu_4867_p2 is absorbed into DSP mul_ln1118_2228_fu_4867_p2.
DSP Report: operator mul_ln1118_2228_fu_4867_p2 is absorbed into DSP mul_ln1118_2228_fu_4867_p2.
DSP Report: Generating DSP mul_ln1118_2340_fu_5449_p2, operation Mode is: A''*(B:0x3ff52).
DSP Report: register mul_ln1118_2340_fu_5449_p2 is absorbed into DSP mul_ln1118_2340_fu_5449_p2.
DSP Report: register mul_ln1118_2340_fu_5449_p2 is absorbed into DSP mul_ln1118_2340_fu_5449_p2.
DSP Report: operator mul_ln1118_2340_fu_5449_p2 is absorbed into DSP mul_ln1118_2340_fu_5449_p2.
DSP Report: Generating DSP mul_ln1118_1360_fu_3084_p2, operation Mode is: A''*(B:0x3ff4f).
DSP Report: register mul_ln1118_1360_fu_3084_p2 is absorbed into DSP mul_ln1118_1360_fu_3084_p2.
DSP Report: register mul_ln1118_1360_fu_3084_p2 is absorbed into DSP mul_ln1118_1360_fu_3084_p2.
DSP Report: operator mul_ln1118_1360_fu_3084_p2 is absorbed into DSP mul_ln1118_1360_fu_3084_p2.
DSP Report: Generating DSP add_ln703_2405_fu_37641393_p2, operation Mode is: C+A''*(B:0x123).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP add_ln703_2405_fu_37641393_p2.
DSP Report: register data_81_V_read_1_reg_37659001_reg is absorbed into DSP add_ln703_2405_fu_37641393_p2.
DSP Report: operator add_ln703_2405_fu_37641393_p2 is absorbed into DSP add_ln703_2405_fu_37641393_p2.
DSP Report: operator mul_ln1118_2122_fu_3659_p2 is absorbed into DSP add_ln703_2405_fu_37641393_p2.
DSP Report: Generating DSP mul_ln1118_2098_fu_3623_p2, operation Mode is: A''*(B:0x10f).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2098_fu_3623_p2.
DSP Report: register data_80_V_read_1_reg_37659018_reg is absorbed into DSP mul_ln1118_2098_fu_3623_p2.
DSP Report: operator mul_ln1118_2098_fu_3623_p2 is absorbed into DSP mul_ln1118_2098_fu_3623_p2.
DSP Report: Generating DSP mul_ln1118_2248_fu_3781_p2, operation Mode is: A''*(B:0x3ff5c).
DSP Report: register mul_ln1118_2248_fu_3781_p2 is absorbed into DSP mul_ln1118_2248_fu_3781_p2.
DSP Report: register mul_ln1118_2248_fu_3781_p2 is absorbed into DSP mul_ln1118_2248_fu_3781_p2.
DSP Report: operator mul_ln1118_2248_fu_3781_p2 is absorbed into DSP mul_ln1118_2248_fu_3781_p2.
DSP Report: Generating DSP mul_ln1118_2094_fu_6519_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_2094_fu_6519_p2 is absorbed into DSP mul_ln1118_2094_fu_6519_p2.
DSP Report: register mul_ln1118_2094_fu_6519_p2 is absorbed into DSP mul_ln1118_2094_fu_6519_p2.
DSP Report: operator mul_ln1118_2094_fu_6519_p2 is absorbed into DSP mul_ln1118_2094_fu_6519_p2.
DSP Report: Generating DSP mul_ln1118_2695_fu_3115_p2, operation Mode is: A''*(B:0x12a).
DSP Report: register data_101_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2695_fu_3115_p2.
DSP Report: register zext_ln1118_1943_reg_37660993_reg is absorbed into DSP mul_ln1118_2695_fu_3115_p2.
DSP Report: operator mul_ln1118_2695_fu_3115_p2 is absorbed into DSP mul_ln1118_2695_fu_3115_p2.
DSP Report: Generating DSP mul_ln1118_1680_fu_5403_p2, operation Mode is: A''*(B:0x3ff4d).
DSP Report: register mul_ln1118_1680_fu_5403_p2 is absorbed into DSP mul_ln1118_1680_fu_5403_p2.
DSP Report: register mul_ln1118_1680_fu_5403_p2 is absorbed into DSP mul_ln1118_1680_fu_5403_p2.
DSP Report: operator mul_ln1118_1680_fu_5403_p2 is absorbed into DSP mul_ln1118_1680_fu_5403_p2.
DSP Report: Generating DSP mul_ln1118_1780_fu_3912_p2, operation Mode is: A''*(B:0x3ff5b).
DSP Report: register mul_ln1118_1780_fu_3912_p2 is absorbed into DSP mul_ln1118_1780_fu_3912_p2.
DSP Report: register mul_ln1118_1780_fu_3912_p2 is absorbed into DSP mul_ln1118_1780_fu_3912_p2.
DSP Report: operator mul_ln1118_1780_fu_3912_p2 is absorbed into DSP mul_ln1118_1780_fu_3912_p2.
DSP Report: Generating DSP add_ln703_2464_fu_37641767_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2464_fu_37641767_p2 is absorbed into DSP add_ln703_2464_fu_37641767_p2.
DSP Report: Generating DSP mul_ln1118_2729_fu_3170_p2, operation Mode is: A''*(B:0x3fea5).
DSP Report: register mul_ln1118_2729_fu_3170_p2 is absorbed into DSP mul_ln1118_2729_fu_3170_p2.
DSP Report: register mul_ln1118_2729_fu_3170_p2 is absorbed into DSP mul_ln1118_2729_fu_3170_p2.
DSP Report: operator mul_ln1118_2729_fu_3170_p2 is absorbed into DSP mul_ln1118_2729_fu_3170_p2.
DSP Report: Generating DSP mul_ln1118_2623_fu_3021_p2, operation Mode is: A''*(B:0x3fe63).
DSP Report: register mul_ln1118_2623_fu_3021_p2 is absorbed into DSP mul_ln1118_2623_fu_3021_p2.
DSP Report: register mul_ln1118_2623_fu_3021_p2 is absorbed into DSP mul_ln1118_2623_fu_3021_p2.
DSP Report: operator mul_ln1118_2623_fu_3021_p2 is absorbed into DSP mul_ln1118_2623_fu_3021_p2.
DSP Report: Generating DSP mul_ln1118_2590_fu_4394_p2, operation Mode is: A''*(B:0x1c5).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2590_fu_4394_p2.
DSP Report: register data_97_V_read_1_reg_37658740_reg is absorbed into DSP mul_ln1118_2590_fu_4394_p2.
DSP Report: operator mul_ln1118_2590_fu_4394_p2 is absorbed into DSP mul_ln1118_2590_fu_4394_p2.
DSP Report: Generating DSP add_ln703_2461_fu_37641745_p2, operation Mode is: PCIN+A''*(B:0x1b7).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_2461_fu_37641745_p2.
DSP Report: register data_76_V_read_1_reg_37659089_reg is absorbed into DSP add_ln703_2461_fu_37641745_p2.
DSP Report: operator add_ln703_2461_fu_37641745_p2 is absorbed into DSP add_ln703_2461_fu_37641745_p2.
DSP Report: operator mul_ln1118_2019_fu_5752_p2 is absorbed into DSP add_ln703_2461_fu_37641745_p2.
DSP Report: Generating DSP add_ln703_2461_fu_37641745_p2, operation Mode is: PCIN+A''*(B:0x112).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP add_ln703_2461_fu_37641745_p2.
DSP Report: register data_87_V_read_1_reg_37658905_reg is absorbed into DSP add_ln703_2461_fu_37641745_p2.
DSP Report: operator add_ln703_2461_fu_37641745_p2 is absorbed into DSP add_ln703_2461_fu_37641745_p2.
DSP Report: operator mul_ln1118_2307_fu_3448_p2 is absorbed into DSP add_ln703_2461_fu_37641745_p2.
DSP Report: Generating DSP mul_ln1118_2076_fu_4543_p2, operation Mode is: A''*(B:0x12d).
DSP Report: register data_79_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2076_fu_4543_p2.
DSP Report: register data_79_V_read_1_reg_37659036_reg is absorbed into DSP mul_ln1118_2076_fu_4543_p2.
DSP Report: operator mul_ln1118_2076_fu_4543_p2 is absorbed into DSP mul_ln1118_2076_fu_4543_p2.
DSP Report: Generating DSP add_ln703_2850_fu_37644127_p2, operation Mode is: C+A''*(B:0x3feb2).
DSP Report: register add_ln703_2850_fu_37644127_p2 is absorbed into DSP add_ln703_2850_fu_37644127_p2.
DSP Report: register add_ln703_2850_fu_37644127_p2 is absorbed into DSP add_ln703_2850_fu_37644127_p2.
DSP Report: operator add_ln703_2850_fu_37644127_p2 is absorbed into DSP add_ln703_2850_fu_37644127_p2.
DSP Report: operator mul_ln1118_2620_fu_6121_p2 is absorbed into DSP add_ln703_2850_fu_37644127_p2.
DSP Report: Generating DSP mul_ln1118_1690_fu_4544_p2, operation Mode is: A''*(B:0x3fe75).
DSP Report: register mul_ln1118_1690_fu_4544_p2 is absorbed into DSP mul_ln1118_1690_fu_4544_p2.
DSP Report: register mul_ln1118_1690_fu_4544_p2 is absorbed into DSP mul_ln1118_1690_fu_4544_p2.
DSP Report: operator mul_ln1118_1690_fu_4544_p2 is absorbed into DSP mul_ln1118_1690_fu_4544_p2.
DSP Report: Generating DSP mul_ln1118_2381_fu_4345_p2, operation Mode is: A''*(B:0x3fd6e).
DSP Report: register mul_ln1118_2381_fu_4345_p2 is absorbed into DSP mul_ln1118_2381_fu_4345_p2.
DSP Report: register mul_ln1118_2381_fu_4345_p2 is absorbed into DSP mul_ln1118_2381_fu_4345_p2.
DSP Report: operator mul_ln1118_2381_fu_4345_p2 is absorbed into DSP mul_ln1118_2381_fu_4345_p2.
DSP Report: Generating DSP mul_ln1118_2126_fu_3772_p2, operation Mode is: A''*(B:0x35).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2126_fu_3772_p2.
DSP Report: register data_81_V_read_1_reg_37659001_reg is absorbed into DSP mul_ln1118_2126_fu_3772_p2.
DSP Report: operator mul_ln1118_2126_fu_3772_p2 is absorbed into DSP mul_ln1118_2126_fu_3772_p2.
DSP Report: Generating DSP add_ln703_2058_fu_37639240_p2, operation Mode is: PCIN+A'':B''+C.
DSP Report: register add_ln703_2058_fu_37639240_p2 is absorbed into DSP add_ln703_2058_fu_37639240_p2.
DSP Report: register add_ln703_2058_fu_37639240_p2 is absorbed into DSP add_ln703_2058_fu_37639240_p2.
DSP Report: register add_ln703_2058_fu_37639240_p2 is absorbed into DSP add_ln703_2058_fu_37639240_p2.
DSP Report: register add_ln703_2058_fu_37639240_p2 is absorbed into DSP add_ln703_2058_fu_37639240_p2.
DSP Report: operator add_ln703_2058_fu_37639240_p2 is absorbed into DSP add_ln703_2058_fu_37639240_p2.
DSP Report: Generating DSP mul_ln1118_455_fu_5868_p2, operation Mode is: A2*(B:0x124).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_455_fu_5868_p2.
DSP Report: operator mul_ln1118_455_fu_5868_p2 is absorbed into DSP mul_ln1118_455_fu_5868_p2.
DSP Report: Generating DSP add_ln703_3013_reg_37662299_reg, operation Mode is: C+A2*(B:0x3fed0).
DSP Report: register add_ln703_3013_reg_37662299_reg is absorbed into DSP add_ln703_3013_reg_37662299_reg.
DSP Report: register add_ln703_3013_reg_37662299_reg is absorbed into DSP add_ln703_3013_reg_37662299_reg.
DSP Report: operator add_ln703_3013_fu_37606774_p2 is absorbed into DSP add_ln703_3013_reg_37662299_reg.
DSP Report: operator mul_ln1118_2676_fu_5325_p2 is absorbed into DSP add_ln703_3013_reg_37662299_reg.
DSP Report: Generating DSP mul_ln1118_2003_fu_2760_p2, operation Mode is: A''*(B:0x3fe4b).
DSP Report: register mul_ln1118_2003_fu_2760_p2 is absorbed into DSP mul_ln1118_2003_fu_2760_p2.
DSP Report: register mul_ln1118_2003_fu_2760_p2 is absorbed into DSP mul_ln1118_2003_fu_2760_p2.
DSP Report: operator mul_ln1118_2003_fu_2760_p2 is absorbed into DSP mul_ln1118_2003_fu_2760_p2.
DSP Report: Generating DSP mul_ln1118_2148_fu_4609_p2, operation Mode is: A''*(B:0x3fef1).
DSP Report: register mul_ln1118_2148_fu_4609_p2 is absorbed into DSP mul_ln1118_2148_fu_4609_p2.
DSP Report: register mul_ln1118_2148_fu_4609_p2 is absorbed into DSP mul_ln1118_2148_fu_4609_p2.
DSP Report: operator mul_ln1118_2148_fu_4609_p2 is absorbed into DSP mul_ln1118_2148_fu_4609_p2.
DSP Report: Generating DSP mul_ln1118_1664_fu_4143_p2, operation Mode is: A''*(B:0x3fecb).
DSP Report: register mul_ln1118_1664_fu_4143_p2 is absorbed into DSP mul_ln1118_1664_fu_4143_p2.
DSP Report: register mul_ln1118_1664_fu_4143_p2 is absorbed into DSP mul_ln1118_1664_fu_4143_p2.
DSP Report: operator mul_ln1118_1664_fu_4143_p2 is absorbed into DSP mul_ln1118_1664_fu_4143_p2.
DSP Report: Generating DSP mul_ln1118_2056_fu_4518_p2, operation Mode is: A''*(B:0x4d).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2056_fu_4518_p2.
DSP Report: register data_78_V_read_1_reg_37659055_reg is absorbed into DSP mul_ln1118_2056_fu_4518_p2.
DSP Report: operator mul_ln1118_2056_fu_4518_p2 is absorbed into DSP mul_ln1118_2056_fu_4518_p2.
DSP Report: Generating DSP add_ln703_3061_fu_37645407_p2, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP add_ln703_3061_fu_37645407_p2.
DSP Report: register data_68_V_read_1_reg_37659212_reg is absorbed into DSP add_ln703_3061_fu_37645407_p2.
DSP Report: operator add_ln703_3061_fu_37645407_p2 is absorbed into DSP add_ln703_3061_fu_37645407_p2.
DSP Report: operator mul_ln1118_1793_fu_5604_p2 is absorbed into DSP add_ln703_3061_fu_37645407_p2.
DSP Report: Generating DSP add_ln703_3061_reg_37664865_reg, operation Mode is: PCIN+A''*(B:0x4f).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_3061_reg_37664865_reg.
DSP Report: register zext_ln1118_1461_reg_37660935_reg is absorbed into DSP add_ln703_3061_reg_37664865_reg.
DSP Report: register add_ln703_3061_reg_37664865_reg is absorbed into DSP add_ln703_3061_reg_37664865_reg.
DSP Report: operator add_ln703_3061_fu_37645407_p2 is absorbed into DSP add_ln703_3061_reg_37664865_reg.
DSP Report: operator mul_ln1118_1946_fu_6183_p2 is absorbed into DSP add_ln703_3061_reg_37664865_reg.
DSP Report: Generating DSP mul_ln1118_1412_fu_3881_p2, operation Mode is: A''*(B:0x72).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1412_fu_3881_p2.
DSP Report: register data_53_V_read_1_reg_37659460_reg is absorbed into DSP mul_ln1118_1412_fu_3881_p2.
DSP Report: operator mul_ln1118_1412_fu_3881_p2 is absorbed into DSP mul_ln1118_1412_fu_3881_p2.
DSP Report: Generating DSP add_ln703_3059_fu_37645395_p2, operation Mode is: PCIN+A''*(B:0x51).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_3059_fu_37645395_p2.
DSP Report: register data_67_V_read_1_reg_37659228_reg is absorbed into DSP add_ln703_3059_fu_37645395_p2.
DSP Report: operator add_ln703_3059_fu_37645395_p2 is absorbed into DSP add_ln703_3059_fu_37645395_p2.
DSP Report: operator mul_ln1118_1768_fu_3900_p2 is absorbed into DSP add_ln703_3059_fu_37645395_p2.
DSP Report: Generating DSP mul_ln1118_2327_fu_3874_p2, operation Mode is: A''*(B:0x3fe9a).
DSP Report: register mul_ln1118_2327_fu_3874_p2 is absorbed into DSP mul_ln1118_2327_fu_3874_p2.
DSP Report: register mul_ln1118_2327_fu_3874_p2 is absorbed into DSP mul_ln1118_2327_fu_3874_p2.
DSP Report: operator mul_ln1118_2327_fu_3874_p2 is absorbed into DSP mul_ln1118_2327_fu_3874_p2.
DSP Report: Generating DSP mul_ln1118_2436_fu_4782_p2, operation Mode is: A''*(B:0x3feb7).
DSP Report: register mul_ln1118_2436_fu_4782_p2 is absorbed into DSP mul_ln1118_2436_fu_4782_p2.
DSP Report: register mul_ln1118_2436_fu_4782_p2 is absorbed into DSP mul_ln1118_2436_fu_4782_p2.
DSP Report: operator mul_ln1118_2436_fu_4782_p2 is absorbed into DSP mul_ln1118_2436_fu_4782_p2.
DSP Report: Generating DSP mul_ln1118_2012_fu_3259_p2, operation Mode is: A''*(B:0x3fe3a).
DSP Report: register mul_ln1118_2012_fu_3259_p2 is absorbed into DSP mul_ln1118_2012_fu_3259_p2.
DSP Report: register mul_ln1118_2012_fu_3259_p2 is absorbed into DSP mul_ln1118_2012_fu_3259_p2.
DSP Report: operator mul_ln1118_2012_fu_3259_p2 is absorbed into DSP mul_ln1118_2012_fu_3259_p2.
DSP Report: Generating DSP mul_ln1118_2270_fu_3183_p2, operation Mode is: A''*(B:0x3feb1).
DSP Report: register mul_ln1118_2270_fu_3183_p2 is absorbed into DSP mul_ln1118_2270_fu_3183_p2.
DSP Report: register mul_ln1118_2270_fu_3183_p2 is absorbed into DSP mul_ln1118_2270_fu_3183_p2.
DSP Report: operator mul_ln1118_2270_fu_3183_p2 is absorbed into DSP mul_ln1118_2270_fu_3183_p2.
DSP Report: Generating DSP mul_ln1118_1749_fu_3517_p2, operation Mode is: A''*(B:0x3fed8).
DSP Report: register mul_ln1118_1749_fu_3517_p2 is absorbed into DSP mul_ln1118_1749_fu_3517_p2.
DSP Report: register mul_ln1118_1749_fu_3517_p2 is absorbed into DSP mul_ln1118_1749_fu_3517_p2.
DSP Report: operator mul_ln1118_1749_fu_3517_p2 is absorbed into DSP mul_ln1118_1749_fu_3517_p2.
DSP Report: Generating DSP add_ln703_3461_fu_37647804_p2, operation Mode is: C+A''*(B:0x3fd81).
DSP Report: register add_ln703_3461_fu_37647804_p2 is absorbed into DSP add_ln703_3461_fu_37647804_p2.
DSP Report: register add_ln703_3461_fu_37647804_p2 is absorbed into DSP add_ln703_3461_fu_37647804_p2.
DSP Report: operator add_ln703_3461_fu_37647804_p2 is absorbed into DSP add_ln703_3461_fu_37647804_p2.
DSP Report: operator mul_ln1118_2580_fu_3092_p2 is absorbed into DSP add_ln703_3461_fu_37647804_p2.
DSP Report: Generating DSP mul_ln1118_2463_fu_5771_p2, operation Mode is: A''*(B:0x3fdec).
DSP Report: register mul_ln1118_2463_fu_5771_p2 is absorbed into DSP mul_ln1118_2463_fu_5771_p2.
DSP Report: register mul_ln1118_2463_fu_5771_p2 is absorbed into DSP mul_ln1118_2463_fu_5771_p2.
DSP Report: operator mul_ln1118_2463_fu_5771_p2 is absorbed into DSP mul_ln1118_2463_fu_5771_p2.
DSP Report: Generating DSP mul_ln1118_2601_fu_6540_p2, operation Mode is: A''*(B:0x3fe27).
DSP Report: register mul_ln1118_2601_fu_6540_p2 is absorbed into DSP mul_ln1118_2601_fu_6540_p2.
DSP Report: register mul_ln1118_2601_fu_6540_p2 is absorbed into DSP mul_ln1118_2601_fu_6540_p2.
DSP Report: operator mul_ln1118_2601_fu_6540_p2 is absorbed into DSP mul_ln1118_2601_fu_6540_p2.
DSP Report: Generating DSP mul_ln1118_2740_fu_6024_p2, operation Mode is: A''*(B:0x3fef1).
DSP Report: register mul_ln1118_2740_fu_6024_p2 is absorbed into DSP mul_ln1118_2740_fu_6024_p2.
DSP Report: register mul_ln1118_2740_fu_6024_p2 is absorbed into DSP mul_ln1118_2740_fu_6024_p2.
DSP Report: operator mul_ln1118_2740_fu_6024_p2 is absorbed into DSP mul_ln1118_2740_fu_6024_p2.
DSP Report: Generating DSP mul_ln1118_2707_fu_5966_p2, operation Mode is: A''*(B:0x288).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2707_fu_5966_p2.
DSP Report: register data_102_V_read_1_reg_37658661_reg is absorbed into DSP mul_ln1118_2707_fu_5966_p2.
DSP Report: operator mul_ln1118_2707_fu_5966_p2 is absorbed into DSP mul_ln1118_2707_fu_5966_p2.
DSP Report: Generating DSP add_ln703_2497_fu_37641953_p2, operation Mode is: PCIN+A''*(B:0x224).
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP add_ln703_2497_fu_37641953_p2.
DSP Report: register data_106_V_read_1_reg_37658594_reg is absorbed into DSP add_ln703_2497_fu_37641953_p2.
DSP Report: operator add_ln703_2497_fu_37641953_p2 is absorbed into DSP add_ln703_2497_fu_37641953_p2.
DSP Report: operator mul_ln1118_2824_fu_5123_p2 is absorbed into DSP add_ln703_2497_fu_37641953_p2.
DSP Report: Generating DSP mul_ln1118_2428_fu_2936_p2, operation Mode is: A''*(B:0x3fec8).
DSP Report: register mul_ln1118_2428_fu_2936_p2 is absorbed into DSP mul_ln1118_2428_fu_2936_p2.
DSP Report: register mul_ln1118_2428_fu_2936_p2 is absorbed into DSP mul_ln1118_2428_fu_2936_p2.
DSP Report: operator mul_ln1118_2428_fu_2936_p2 is absorbed into DSP mul_ln1118_2428_fu_2936_p2.
DSP Report: Generating DSP mul_ln1118_1458_fu_5301_p2, operation Mode is: A''*(B:0x3ff48).
DSP Report: register mul_ln1118_1458_fu_5301_p2 is absorbed into DSP mul_ln1118_1458_fu_5301_p2.
DSP Report: register mul_ln1118_1458_fu_5301_p2 is absorbed into DSP mul_ln1118_1458_fu_5301_p2.
DSP Report: operator mul_ln1118_1458_fu_5301_p2 is absorbed into DSP mul_ln1118_1458_fu_5301_p2.
DSP Report: Generating DSP add_ln703_3745_fu_37649591_p2, operation Mode is: C+A''*(B:0x1a1).
DSP Report: register data_101_V_read_int_reg_reg is absorbed into DSP add_ln703_3745_fu_37649591_p2.
DSP Report: register zext_ln1118_1943_reg_37660993_reg is absorbed into DSP add_ln703_3745_fu_37649591_p2.
DSP Report: operator add_ln703_3745_fu_37649591_p2 is absorbed into DSP add_ln703_3745_fu_37649591_p2.
DSP Report: operator mul_ln1118_2693_fu_3197_p2 is absorbed into DSP add_ln703_3745_fu_37649591_p2.
DSP Report: Generating DSP mul_ln1118_2675_fu_3458_p2, operation Mode is: ACIN''*(B:0x34c).
DSP Report: register data_101_V_read_1_reg_37658674_reg is absorbed into DSP mul_ln1118_2675_fu_3458_p2.
DSP Report: register zext_ln1118_1942_reg_37662561_reg is absorbed into DSP mul_ln1118_2675_fu_3458_p2.
DSP Report: operator mul_ln1118_2675_fu_3458_p2 is absorbed into DSP mul_ln1118_2675_fu_3458_p2.
DSP Report: Generating DSP add_ln703_2493_fu_37654510_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_2493_fu_37654510_p2 is absorbed into DSP add_ln703_2493_fu_37654510_p2.
DSP Report: operator add_ln703_2493_fu_37654510_p2 is absorbed into DSP add_ln703_2493_fu_37654510_p2.
DSP Report: Generating DSP mul_ln1118_2569_fu_6292_p2, operation Mode is: A''*(B:0x115).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2569_fu_6292_p2.
DSP Report: register data_97_V_read_1_reg_37658740_reg is absorbed into DSP mul_ln1118_2569_fu_6292_p2.
DSP Report: operator mul_ln1118_2569_fu_6292_p2 is absorbed into DSP mul_ln1118_2569_fu_6292_p2.
DSP Report: Generating DSP add_ln703_2499_fu_37641959_p2, operation Mode is: C+A''*(B:0x3fe56).
DSP Report: register add_ln703_2499_fu_37641959_p2 is absorbed into DSP add_ln703_2499_fu_37641959_p2.
DSP Report: register add_ln703_2499_fu_37641959_p2 is absorbed into DSP add_ln703_2499_fu_37641959_p2.
DSP Report: operator add_ln703_2499_fu_37641959_p2 is absorbed into DSP add_ln703_2499_fu_37641959_p2.
DSP Report: operator mul_ln1118_2793_fu_3250_p2 is absorbed into DSP add_ln703_2499_fu_37641959_p2.
DSP Report: Generating DSP mul_ln1118_1657_fu_4296_p2, operation Mode is: A''*(B:0x3fefd).
DSP Report: register mul_ln1118_1657_fu_4296_p2 is absorbed into DSP mul_ln1118_1657_fu_4296_p2.
DSP Report: register mul_ln1118_1657_fu_4296_p2 is absorbed into DSP mul_ln1118_1657_fu_4296_p2.
DSP Report: operator mul_ln1118_1657_fu_4296_p2 is absorbed into DSP mul_ln1118_1657_fu_4296_p2.
DSP Report: Generating DSP mul_ln1118_2364_fu_4329_p2, operation Mode is: A''*(B:0x3fee8).
DSP Report: register mul_ln1118_2364_fu_4329_p2 is absorbed into DSP mul_ln1118_2364_fu_4329_p2.
DSP Report: register mul_ln1118_2364_fu_4329_p2 is absorbed into DSP mul_ln1118_2364_fu_4329_p2.
DSP Report: operator mul_ln1118_2364_fu_4329_p2 is absorbed into DSP mul_ln1118_2364_fu_4329_p2.
DSP Report: Generating DSP add_ln703_2530_fu_37642119_p2, operation Mode is: C+A''*(B:0x176).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP add_ln703_2530_fu_37642119_p2.
DSP Report: register data_69_V_read_1_reg_37659196_reg is absorbed into DSP add_ln703_2530_fu_37642119_p2.
DSP Report: operator add_ln703_2530_fu_37642119_p2 is absorbed into DSP add_ln703_2530_fu_37642119_p2.
DSP Report: operator mul_ln1118_1809_fu_4931_p2 is absorbed into DSP add_ln703_2530_fu_37642119_p2.
DSP Report: Generating DSP mul_ln1118_2698_fu_2940_p2, operation Mode is: A''*(B:0x3fc22).
DSP Report: register mul_ln1118_2698_fu_2940_p2 is absorbed into DSP mul_ln1118_2698_fu_2940_p2.
DSP Report: register mul_ln1118_2698_fu_2940_p2 is absorbed into DSP mul_ln1118_2698_fu_2940_p2.
DSP Report: operator mul_ln1118_2698_fu_2940_p2 is absorbed into DSP mul_ln1118_2698_fu_2940_p2.
DSP Report: Generating DSP mul_ln1118_2274_fu_2842_p2, operation Mode is: A''*(B:0x3fe81).
DSP Report: register mul_ln1118_2274_fu_2842_p2 is absorbed into DSP mul_ln1118_2274_fu_2842_p2.
DSP Report: register mul_ln1118_2274_fu_2842_p2 is absorbed into DSP mul_ln1118_2274_fu_2842_p2.
DSP Report: operator mul_ln1118_2274_fu_2842_p2 is absorbed into DSP mul_ln1118_2274_fu_2842_p2.
DSP Report: Generating DSP mul_ln1118_2302_fu_3075_p2, operation Mode is: A''*(B:0x13b).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2302_fu_3075_p2.
DSP Report: register data_87_V_read_1_reg_37658905_reg is absorbed into DSP mul_ln1118_2302_fu_3075_p2.
DSP Report: operator mul_ln1118_2302_fu_3075_p2 is absorbed into DSP mul_ln1118_2302_fu_3075_p2.
DSP Report: Generating DSP add_ln703_3647_fu_37649019_p2, operation Mode is: PCIN+A''*(B:0x134).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP add_ln703_3647_fu_37649019_p2.
DSP Report: register data_90_V_read_1_reg_37658858_reg is absorbed into DSP add_ln703_3647_fu_37649019_p2.
DSP Report: operator add_ln703_3647_fu_37649019_p2 is absorbed into DSP add_ln703_3647_fu_37649019_p2.
DSP Report: operator mul_ln1118_2386_fu_6524_p2 is absorbed into DSP add_ln703_3647_fu_37649019_p2.
DSP Report: Generating DSP mul_ln1118_2807_fu_6339_p2, operation Mode is: A''*(B:0x3fe8a).
DSP Report: register mul_ln1118_2807_fu_6339_p2 is absorbed into DSP mul_ln1118_2807_fu_6339_p2.
DSP Report: register mul_ln1118_2807_fu_6339_p2 is absorbed into DSP mul_ln1118_2807_fu_6339_p2.
DSP Report: operator mul_ln1118_2807_fu_6339_p2 is absorbed into DSP mul_ln1118_2807_fu_6339_p2.
DSP Report: Generating DSP mul_ln1118_2380_fu_4344_p2, operation Mode is: A''*(B:0x3fe0c).
DSP Report: register mul_ln1118_2380_fu_4344_p2 is absorbed into DSP mul_ln1118_2380_fu_4344_p2.
DSP Report: register mul_ln1118_2380_fu_4344_p2 is absorbed into DSP mul_ln1118_2380_fu_4344_p2.
DSP Report: operator mul_ln1118_2380_fu_4344_p2 is absorbed into DSP mul_ln1118_2380_fu_4344_p2.
DSP Report: Generating DSP add_ln703_3398_fu_37647365_p2, operation Mode is: C+A''*(B:0x125).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP add_ln703_3398_fu_37647365_p2.
DSP Report: register data_75_V_read_1_reg_37659104_reg is absorbed into DSP add_ln703_3398_fu_37647365_p2.
DSP Report: operator add_ln703_3398_fu_37647365_p2 is absorbed into DSP add_ln703_3398_fu_37647365_p2.
DSP Report: operator mul_ln1118_1982_fu_5821_p2 is absorbed into DSP add_ln703_3398_fu_37647365_p2.
DSP Report: Generating DSP mul_ln1118_1397_fu_6428_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_1397_fu_6428_p2 is absorbed into DSP mul_ln1118_1397_fu_6428_p2.
DSP Report: register mul_ln1118_1397_fu_6428_p2 is absorbed into DSP mul_ln1118_1397_fu_6428_p2.
DSP Report: operator mul_ln1118_1397_fu_6428_p2 is absorbed into DSP mul_ln1118_1397_fu_6428_p2.
DSP Report: Generating DSP mul_ln1118_1561_fu_6494_p2, operation Mode is: A''*(B:0x3ff13).
DSP Report: register mul_ln1118_1561_fu_6494_p2 is absorbed into DSP mul_ln1118_1561_fu_6494_p2.
DSP Report: register mul_ln1118_1561_fu_6494_p2 is absorbed into DSP mul_ln1118_1561_fu_6494_p2.
DSP Report: operator mul_ln1118_1561_fu_6494_p2 is absorbed into DSP mul_ln1118_1561_fu_6494_p2.
DSP Report: Generating DSP mul_ln1118_2297_fu_6021_p2, operation Mode is: A''*(B:0x165).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2297_fu_6021_p2.
DSP Report: register data_87_V_read_1_reg_37658905_reg is absorbed into DSP mul_ln1118_2297_fu_6021_p2.
DSP Report: operator mul_ln1118_2297_fu_6021_p2 is absorbed into DSP mul_ln1118_2297_fu_6021_p2.
DSP Report: Generating DSP add_ln703_3400_fu_37647381_p2, operation Mode is: PCIN+A''*(B:0x10f).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP add_ln703_3400_fu_37647381_p2.
DSP Report: register data_85_V_read_1_reg_37658934_reg is absorbed into DSP add_ln703_3400_fu_37647381_p2.
DSP Report: operator add_ln703_3400_fu_37647381_p2 is absorbed into DSP add_ln703_3400_fu_37647381_p2.
DSP Report: operator mul_ln1118_2239_fu_4453_p2 is absorbed into DSP add_ln703_3400_fu_37647381_p2.
DSP Report: Generating DSP mul_ln1118_2372_fu_4336_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln1118_2372_fu_4336_p2 is absorbed into DSP mul_ln1118_2372_fu_4336_p2.
DSP Report: register mul_ln1118_2372_fu_4336_p2 is absorbed into DSP mul_ln1118_2372_fu_4336_p2.
DSP Report: operator mul_ln1118_2372_fu_4336_p2 is absorbed into DSP mul_ln1118_2372_fu_4336_p2.
DSP Report: Generating DSP mul_ln1118_2429_fu_5390_p2, operation Mode is: A''*(B:0x3ff38).
DSP Report: register mul_ln1118_2429_fu_5390_p2 is absorbed into DSP mul_ln1118_2429_fu_5390_p2.
DSP Report: register mul_ln1118_2429_fu_5390_p2 is absorbed into DSP mul_ln1118_2429_fu_5390_p2.
DSP Report: operator mul_ln1118_2429_fu_5390_p2 is absorbed into DSP mul_ln1118_2429_fu_5390_p2.
DSP Report: Generating DSP mul_ln1118_2345_fu_5459_p2, operation Mode is: A''*(B:0x3ff62).
DSP Report: register mul_ln1118_2345_fu_5459_p2 is absorbed into DSP mul_ln1118_2345_fu_5459_p2.
DSP Report: register mul_ln1118_2345_fu_5459_p2 is absorbed into DSP mul_ln1118_2345_fu_5459_p2.
DSP Report: operator mul_ln1118_2345_fu_5459_p2 is absorbed into DSP mul_ln1118_2345_fu_5459_p2.
DSP Report: Generating DSP mul_ln1118_2234_fu_5296_p2, operation Mode is: A''*(B:0x3ff5b).
DSP Report: register mul_ln1118_2234_fu_5296_p2 is absorbed into DSP mul_ln1118_2234_fu_5296_p2.
DSP Report: register mul_ln1118_2234_fu_5296_p2 is absorbed into DSP mul_ln1118_2234_fu_5296_p2.
DSP Report: operator mul_ln1118_2234_fu_5296_p2 is absorbed into DSP mul_ln1118_2234_fu_5296_p2.
DSP Report: Generating DSP mul_ln1118_1555_fu_4463_p2, operation Mode is: A''*(B:0x3ff1f).
DSP Report: register mul_ln1118_1555_fu_4463_p2 is absorbed into DSP mul_ln1118_1555_fu_4463_p2.
DSP Report: register mul_ln1118_1555_fu_4463_p2 is absorbed into DSP mul_ln1118_1555_fu_4463_p2.
DSP Report: operator mul_ln1118_1555_fu_4463_p2 is absorbed into DSP mul_ln1118_1555_fu_4463_p2.
DSP Report: Generating DSP mul_ln1118_2455_fu_6522_p2, operation Mode is: A''*(B:0x59).
DSP Report: register data_93_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2455_fu_6522_p2.
DSP Report: register data_93_V_read_1_reg_37658801_reg is absorbed into DSP mul_ln1118_2455_fu_6522_p2.
DSP Report: operator mul_ln1118_2455_fu_6522_p2 is absorbed into DSP mul_ln1118_2455_fu_6522_p2.
DSP Report: Generating DSP add_ln703_3115_fu_37645757_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_3115_fu_37645757_p2 is absorbed into DSP add_ln703_3115_fu_37645757_p2.
DSP Report: register add_ln703_3115_fu_37645757_p2 is absorbed into DSP add_ln703_3115_fu_37645757_p2.
DSP Report: register data_98_V_read_1_reg_37658723_reg is absorbed into DSP add_ln703_3115_fu_37645757_p2.
DSP Report: operator add_ln703_3115_fu_37645757_p2 is absorbed into DSP add_ln703_3115_fu_37645757_p2.
DSP Report: Generating DSP add_ln703_3115_fu_37645757_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3115_fu_37645757_p2 is absorbed into DSP add_ln703_3115_fu_37645757_p2.
DSP Report: register add_ln703_3115_fu_37645757_p2 is absorbed into DSP add_ln703_3115_fu_37645757_p2.
DSP Report: register add_ln703_3115_fu_37645757_p2 is absorbed into DSP add_ln703_3115_fu_37645757_p2.
DSP Report: register add_ln703_3115_fu_37645757_p2 is absorbed into DSP add_ln703_3115_fu_37645757_p2.
DSP Report: register add_ln703_3115_fu_37645757_p2 is absorbed into DSP add_ln703_3115_fu_37645757_p2.
DSP Report: operator add_ln703_3115_fu_37645757_p2 is absorbed into DSP add_ln703_3115_fu_37645757_p2.
DSP Report: Generating DSP mul_ln1118_2588_fu_6201_p2, operation Mode is: A''*(B:0x1ec).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2588_fu_6201_p2.
DSP Report: register data_97_V_read_1_reg_37658740_reg is absorbed into DSP mul_ln1118_2588_fu_6201_p2.
DSP Report: operator mul_ln1118_2588_fu_6201_p2 is absorbed into DSP mul_ln1118_2588_fu_6201_p2.
DSP Report: Generating DSP add_ln703_3744_fu_37649581_p2, operation Mode is: PCIN+A''*(B:0x112).
DSP Report: register data_93_V_read_int_reg_reg is absorbed into DSP add_ln703_3744_fu_37649581_p2.
DSP Report: register data_93_V_read_1_reg_37658801_reg is absorbed into DSP add_ln703_3744_fu_37649581_p2.
DSP Report: operator add_ln703_3744_fu_37649581_p2 is absorbed into DSP add_ln703_3744_fu_37649581_p2.
DSP Report: operator mul_ln1118_2468_fu_3435_p2 is absorbed into DSP add_ln703_3744_fu_37649581_p2.
DSP Report: Generating DSP mul_ln1118_2727_fu_3338_p2, operation Mode is: A''*(B:0x3fc95).
DSP Report: register mul_ln1118_2727_fu_3338_p2 is absorbed into DSP mul_ln1118_2727_fu_3338_p2.
DSP Report: register mul_ln1118_2727_fu_3338_p2 is absorbed into DSP mul_ln1118_2727_fu_3338_p2.
DSP Report: operator mul_ln1118_2727_fu_3338_p2 is absorbed into DSP mul_ln1118_2727_fu_3338_p2.
DSP Report: Generating DSP mul_ln1118_2810_fu_6452_p2, operation Mode is: A''*(B:0x3fdc7).
DSP Report: register mul_ln1118_2810_fu_6452_p2 is absorbed into DSP mul_ln1118_2810_fu_6452_p2.
DSP Report: register mul_ln1118_2810_fu_6452_p2 is absorbed into DSP mul_ln1118_2810_fu_6452_p2.
DSP Report: operator mul_ln1118_2810_fu_6452_p2 is absorbed into DSP mul_ln1118_2810_fu_6452_p2.
DSP Report: Generating DSP mul_ln1118_2638_fu_3039_p2, operation Mode is: A''*(B:0x3fd5c).
DSP Report: register mul_ln1118_2638_fu_3039_p2 is absorbed into DSP mul_ln1118_2638_fu_3039_p2.
DSP Report: register mul_ln1118_2638_fu_3039_p2 is absorbed into DSP mul_ln1118_2638_fu_3039_p2.
DSP Report: operator mul_ln1118_2638_fu_3039_p2 is absorbed into DSP mul_ln1118_2638_fu_3039_p2.
DSP Report: Generating DSP mul_ln1118_2369_fu_5993_p2, operation Mode is: A''*(B:0x3ff03).
DSP Report: register mul_ln1118_2369_fu_5993_p2 is absorbed into DSP mul_ln1118_2369_fu_5993_p2.
DSP Report: register mul_ln1118_2369_fu_5993_p2 is absorbed into DSP mul_ln1118_2369_fu_5993_p2.
DSP Report: operator mul_ln1118_2369_fu_5993_p2 is absorbed into DSP mul_ln1118_2369_fu_5993_p2.
DSP Report: Generating DSP mul_ln1118_2424_fu_3275_p2, operation Mode is: A''*(B:0x3ff69).
DSP Report: register mul_ln1118_2424_fu_3275_p2 is absorbed into DSP mul_ln1118_2424_fu_3275_p2.
DSP Report: register mul_ln1118_2424_fu_3275_p2 is absorbed into DSP mul_ln1118_2424_fu_3275_p2.
DSP Report: operator mul_ln1118_2424_fu_3275_p2 is absorbed into DSP mul_ln1118_2424_fu_3275_p2.
DSP Report: Generating DSP mul_ln1118_1971_fu_5333_p2, operation Mode is: A''*(B:0xea).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1971_fu_5333_p2.
DSP Report: register data_75_V_read_1_reg_37659104_reg is absorbed into DSP mul_ln1118_1971_fu_5333_p2.
DSP Report: operator mul_ln1118_1971_fu_5333_p2 is absorbed into DSP mul_ln1118_1971_fu_5333_p2.
DSP Report: Generating DSP add_ln703_2864_fu_37644217_p2, operation Mode is: PCIN+A''*(B:0xb0).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP add_ln703_2864_fu_37644217_p2.
DSP Report: register data_69_V_read_1_reg_37659196_reg is absorbed into DSP add_ln703_2864_fu_37644217_p2.
DSP Report: operator add_ln703_2864_fu_37644217_p2 is absorbed into DSP add_ln703_2864_fu_37644217_p2.
DSP Report: operator mul_ln1118_1814_fu_4494_p2 is absorbed into DSP add_ln703_2864_fu_37644217_p2.
DSP Report: Generating DSP add_ln703_2864_reg_37664655_reg, operation Mode is: PCIN+A''*(B:0xe6).
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP add_ln703_2864_reg_37664655_reg.
DSP Report: register data_72_V_read_1_reg_37659145_reg is absorbed into DSP add_ln703_2864_reg_37664655_reg.
DSP Report: register add_ln703_2864_reg_37664655_reg is absorbed into DSP add_ln703_2864_reg_37664655_reg.
DSP Report: operator add_ln703_2864_fu_37644217_p2 is absorbed into DSP add_ln703_2864_reg_37664655_reg.
DSP Report: operator mul_ln1118_1893_fu_4646_p2 is absorbed into DSP add_ln703_2864_reg_37664655_reg.
DSP Report: Generating DSP mul_ln1118_1738_fu_2735_p2, operation Mode is: A''*(B:0x3ff3a).
DSP Report: register mul_ln1118_1738_fu_2735_p2 is absorbed into DSP mul_ln1118_1738_fu_2735_p2.
DSP Report: register mul_ln1118_1738_fu_2735_p2 is absorbed into DSP mul_ln1118_1738_fu_2735_p2.
DSP Report: operator mul_ln1118_1738_fu_2735_p2 is absorbed into DSP mul_ln1118_1738_fu_2735_p2.
DSP Report: Generating DSP mul_ln1118_1764_fu_3896_p2, operation Mode is: A''*(B:0x3ff22).
DSP Report: register mul_ln1118_1764_fu_3896_p2 is absorbed into DSP mul_ln1118_1764_fu_3896_p2.
DSP Report: register mul_ln1118_1764_fu_3896_p2 is absorbed into DSP mul_ln1118_1764_fu_3896_p2.
DSP Report: operator mul_ln1118_1764_fu_3896_p2 is absorbed into DSP mul_ln1118_1764_fu_3896_p2.
DSP Report: Generating DSP mul_ln1118_1661_fu_4392_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_1661_fu_4392_p2 is absorbed into DSP mul_ln1118_1661_fu_4392_p2.
DSP Report: register mul_ln1118_1661_fu_4392_p2 is absorbed into DSP mul_ln1118_1661_fu_4392_p2.
DSP Report: operator mul_ln1118_1661_fu_4392_p2 is absorbed into DSP mul_ln1118_1661_fu_4392_p2.
DSP Report: Generating DSP mul_ln1118_2073_fu_4537_p2, operation Mode is: A''*(B:0x23).
DSP Report: register data_79_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2073_fu_4537_p2.
DSP Report: register data_79_V_read_1_reg_37659036_reg is absorbed into DSP mul_ln1118_2073_fu_4537_p2.
DSP Report: operator mul_ln1118_2073_fu_4537_p2 is absorbed into DSP mul_ln1118_2073_fu_4537_p2.
DSP Report: Generating DSP add_ln703_2567_fu_37642357_p2, operation Mode is: PCIN+A''*(B:0x25).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_2567_fu_37642357_p2.
DSP Report: register data_58_V_read_1_reg_37659377_reg is absorbed into DSP add_ln703_2567_fu_37642357_p2.
DSP Report: operator add_ln703_2567_fu_37642357_p2 is absorbed into DSP add_ln703_2567_fu_37642357_p2.
DSP Report: operator mul_ln1118_1544_fu_4136_p2 is absorbed into DSP add_ln703_2567_fu_37642357_p2.
DSP Report: Generating DSP add_ln703_2567_reg_37664360_reg, operation Mode is: PCIN+A''*(B:0x3d).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP add_ln703_2567_reg_37664360_reg.
DSP Report: register data_66_V_read_1_reg_37659244_reg is absorbed into DSP add_ln703_2567_reg_37664360_reg.
DSP Report: register add_ln703_2567_reg_37664360_reg is absorbed into DSP add_ln703_2567_reg_37664360_reg.
DSP Report: operator add_ln703_2567_fu_37642357_p2 is absorbed into DSP add_ln703_2567_reg_37664360_reg.
DSP Report: operator mul_ln1118_1733_fu_5837_p2 is absorbed into DSP add_ln703_2567_reg_37664360_reg.
DSP Report: Generating DSP add_ln703_3419_reg_37665270_reg, operation Mode is: C+A''*(B:0xd8).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP add_ln703_3419_reg_37665270_reg.
DSP Report: register data_103_V_read_1_reg_37658644_reg is absorbed into DSP add_ln703_3419_reg_37665270_reg.
DSP Report: register add_ln703_3419_reg_37665270_reg is absorbed into DSP add_ln703_3419_reg_37665270_reg.
DSP Report: operator add_ln703_3419_fu_37647531_p2 is absorbed into DSP add_ln703_3419_reg_37665270_reg.
DSP Report: operator mul_ln1118_2750_fu_5191_p2 is absorbed into DSP add_ln703_3419_reg_37665270_reg.
DSP Report: Generating DSP mul_ln1118_2550_fu_2859_p2, operation Mode is: A''*(B:0xd1).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2550_fu_2859_p2.
DSP Report: register data_96_V_read_1_reg_37658756_reg is absorbed into DSP mul_ln1118_2550_fu_2859_p2.
DSP Report: operator mul_ln1118_2550_fu_2859_p2 is absorbed into DSP mul_ln1118_2550_fu_2859_p2.
DSP Report: Generating DSP add_ln703_3538_fu_37648339_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3538_fu_37648339_p2 is absorbed into DSP add_ln703_3538_fu_37648339_p2.
DSP Report: register add_ln703_3538_fu_37648339_p2 is absorbed into DSP add_ln703_3538_fu_37648339_p2.
DSP Report: register add_ln703_3538_fu_37648339_p2 is absorbed into DSP add_ln703_3538_fu_37648339_p2.
DSP Report: register add_ln703_3538_fu_37648339_p2 is absorbed into DSP add_ln703_3538_fu_37648339_p2.
DSP Report: register add_ln703_3538_fu_37648339_p2 is absorbed into DSP add_ln703_3538_fu_37648339_p2.
DSP Report: operator add_ln703_3538_fu_37648339_p2 is absorbed into DSP add_ln703_3538_fu_37648339_p2.
DSP Report: Generating DSP mul_ln1118_2761_fu_5062_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_2761_fu_5062_p2 is absorbed into DSP mul_ln1118_2761_fu_5062_p2.
DSP Report: register mul_ln1118_2761_fu_5062_p2 is absorbed into DSP mul_ln1118_2761_fu_5062_p2.
DSP Report: operator mul_ln1118_2761_fu_5062_p2 is absorbed into DSP mul_ln1118_2761_fu_5062_p2.
DSP Report: Generating DSP mul_ln1118_2846_fu_3682_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_2846_fu_3682_p2 is absorbed into DSP mul_ln1118_2846_fu_3682_p2.
DSP Report: register mul_ln1118_2846_fu_3682_p2 is absorbed into DSP mul_ln1118_2846_fu_3682_p2.
DSP Report: operator mul_ln1118_2846_fu_3682_p2 is absorbed into DSP mul_ln1118_2846_fu_3682_p2.
DSP Report: Generating DSP mul_ln1118_2815_fu_5721_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_2815_fu_5721_p2 is absorbed into DSP mul_ln1118_2815_fu_5721_p2.
DSP Report: register mul_ln1118_2815_fu_5721_p2 is absorbed into DSP mul_ln1118_2815_fu_5721_p2.
DSP Report: operator mul_ln1118_2815_fu_5721_p2 is absorbed into DSP mul_ln1118_2815_fu_5721_p2.
DSP Report: Generating DSP mul_ln1118_2666_fu_5792_p2, operation Mode is: A''*(B:0x3fd33).
DSP Report: register mul_ln1118_2666_fu_5792_p2 is absorbed into DSP mul_ln1118_2666_fu_5792_p2.
DSP Report: register mul_ln1118_2666_fu_5792_p2 is absorbed into DSP mul_ln1118_2666_fu_5792_p2.
DSP Report: operator mul_ln1118_2666_fu_5792_p2 is absorbed into DSP mul_ln1118_2666_fu_5792_p2.
DSP Report: Generating DSP mul_ln1118_2121_fu_4217_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_2121_fu_4217_p2 is absorbed into DSP mul_ln1118_2121_fu_4217_p2.
DSP Report: register mul_ln1118_2121_fu_4217_p2 is absorbed into DSP mul_ln1118_2121_fu_4217_p2.
DSP Report: operator mul_ln1118_2121_fu_4217_p2 is absorbed into DSP mul_ln1118_2121_fu_4217_p2.
DSP Report: Generating DSP mul_ln1118_2253_fu_2915_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_2253_fu_2915_p2 is absorbed into DSP mul_ln1118_2253_fu_2915_p2.
DSP Report: register mul_ln1118_2253_fu_2915_p2 is absorbed into DSP mul_ln1118_2253_fu_2915_p2.
DSP Report: operator mul_ln1118_2253_fu_2915_p2 is absorbed into DSP mul_ln1118_2253_fu_2915_p2.
DSP Report: Generating DSP mul_ln1118_2816_fu_5318_p2, operation Mode is: A''*(B:0x56).
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2816_fu_5318_p2.
DSP Report: register data_106_V_read_1_reg_37658594_reg is absorbed into DSP mul_ln1118_2816_fu_5318_p2.
DSP Report: operator mul_ln1118_2816_fu_5318_p2 is absorbed into DSP mul_ln1118_2816_fu_5318_p2.
DSP Report: Generating DSP add_ln703_2645_fu_37642796_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2645_fu_37642796_p2 is absorbed into DSP add_ln703_2645_fu_37642796_p2.
DSP Report: register add_ln703_2645_fu_37642796_p2 is absorbed into DSP add_ln703_2645_fu_37642796_p2.
DSP Report: register add_ln703_2645_fu_37642796_p2 is absorbed into DSP add_ln703_2645_fu_37642796_p2.
DSP Report: register add_ln703_2645_fu_37642796_p2 is absorbed into DSP add_ln703_2645_fu_37642796_p2.
DSP Report: register add_ln703_2645_fu_37642796_p2 is absorbed into DSP add_ln703_2645_fu_37642796_p2.
DSP Report: operator add_ln703_2645_fu_37642796_p2 is absorbed into DSP add_ln703_2645_fu_37642796_p2.
DSP Report: Generating DSP mul_ln1118_2859_fu_3509_p2, operation Mode is: A''*(B:0xe7).
DSP Report: register data_107_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2859_fu_3509_p2.
DSP Report: register data_107_V_read_1_reg_37658578_reg is absorbed into DSP mul_ln1118_2859_fu_3509_p2.
DSP Report: operator mul_ln1118_2859_fu_3509_p2 is absorbed into DSP mul_ln1118_2859_fu_3509_p2.
DSP Report: Generating DSP add_ln703_3639_fu_37648971_p2, operation Mode is: C+A''*(B:0x47).
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP add_ln703_3639_fu_37648971_p2.
DSP Report: register data_104_V_read_1_reg_37658626_reg is absorbed into DSP add_ln703_3639_fu_37648971_p2.
DSP Report: operator add_ln703_3639_fu_37648971_p2 is absorbed into DSP add_ln703_3639_fu_37648971_p2.
DSP Report: operator mul_ln1118_2774_fu_4001_p2 is absorbed into DSP add_ln703_3639_fu_37648971_p2.
DSP Report: Generating DSP add_ln703_3640_fu_37648981_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3640_fu_37648981_p2 is absorbed into DSP add_ln703_3640_fu_37648981_p2.
DSP Report: Generating DSP mul_ln1118_2251_fu_3523_p2, operation Mode is: A''*(B:0x25).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2251_fu_3523_p2.
DSP Report: register data_86_V_read_1_reg_37658921_reg is absorbed into DSP mul_ln1118_2251_fu_3523_p2.
DSP Report: operator mul_ln1118_2251_fu_3523_p2 is absorbed into DSP mul_ln1118_2251_fu_3523_p2.
DSP Report: Generating DSP add_ln703_2663_fu_37642906_p2, operation Mode is: PCIN+A''*(B:0x2f).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP add_ln703_2663_fu_37642906_p2.
DSP Report: register data_77_V_read_1_reg_37659072_reg is absorbed into DSP add_ln703_2663_fu_37642906_p2.
DSP Report: operator add_ln703_2663_fu_37642906_p2 is absorbed into DSP add_ln703_2663_fu_37642906_p2.
DSP Report: operator mul_ln1118_2022_fu_3293_p2 is absorbed into DSP add_ln703_2663_fu_37642906_p2.
DSP Report: Generating DSP add_ln703_2663_fu_37642906_p2, operation Mode is: PCIN+A''*(B:0x2e).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP add_ln703_2663_fu_37642906_p2.
DSP Report: register data_81_V_read_1_reg_37659001_reg is absorbed into DSP add_ln703_2663_fu_37642906_p2.
DSP Report: operator add_ln703_2663_fu_37642906_p2 is absorbed into DSP add_ln703_2663_fu_37642906_p2.
DSP Report: operator mul_ln1118_2119_fu_3024_p2 is absorbed into DSP add_ln703_2663_fu_37642906_p2.
DSP Report: Generating DSP mul_ln1118_1590_fu_6264_p2, operation Mode is: A''*(B:0x59).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1590_fu_6264_p2.
DSP Report: register data_60_V_read_1_reg_37659342_reg is absorbed into DSP mul_ln1118_1590_fu_6264_p2.
DSP Report: operator mul_ln1118_1590_fu_6264_p2 is absorbed into DSP mul_ln1118_1590_fu_6264_p2.
DSP Report: Generating DSP add_ln703_2646_fu_37642806_p2, operation Mode is: PCIN+A''*(B:0x43).
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP add_ln703_2646_fu_37642806_p2.
DSP Report: register data_82_V_read_1_reg_37658986_reg is absorbed into DSP add_ln703_2646_fu_37642806_p2.
DSP Report: operator add_ln703_2646_fu_37642806_p2 is absorbed into DSP add_ln703_2646_fu_37642806_p2.
DSP Report: operator mul_ln1118_2142_fu_4044_p2 is absorbed into DSP add_ln703_2646_fu_37642806_p2.
DSP Report: Generating DSP mul_ln1118_1383_fu_5011_p2, operation Mode is: A''*(B:0x77).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1383_fu_5011_p2.
DSP Report: register zext_ln1118_1044_reg_37660870_reg is absorbed into DSP mul_ln1118_1383_fu_5011_p2.
DSP Report: operator mul_ln1118_1383_fu_5011_p2 is absorbed into DSP mul_ln1118_1383_fu_5011_p2.
DSP Report: Generating DSP add_ln703_2643_fu_37642780_p2, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_2643_fu_37642780_p2.
DSP Report: register data_46_V_read_1_reg_37659567_reg is absorbed into DSP add_ln703_2643_fu_37642780_p2.
DSP Report: operator add_ln703_2643_fu_37642780_p2 is absorbed into DSP add_ln703_2643_fu_37642780_p2.
DSP Report: operator mul_ln1118_1240_fu_5097_p2 is absorbed into DSP add_ln703_2643_fu_37642780_p2.
DSP Report: Generating DSP add_ln703_2643_reg_37664445_reg, operation Mode is: PCIN+A''*(B:0x62).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_2643_reg_37664445_reg.
DSP Report: register zext_ln1118_958_reg_37660812_reg is absorbed into DSP add_ln703_2643_reg_37664445_reg.
DSP Report: register add_ln703_2643_reg_37664445_reg is absorbed into DSP add_ln703_2643_reg_37664445_reg.
DSP Report: operator add_ln703_2643_fu_37642780_p2 is absorbed into DSP add_ln703_2643_reg_37664445_reg.
DSP Report: operator mul_ln1118_1292_fu_4933_p2 is absorbed into DSP add_ln703_2643_reg_37664445_reg.
DSP Report: Generating DSP mul_ln1118_2531_fu_5508_p2, operation Mode is: A''*(B:0xed).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2531_fu_5508_p2.
DSP Report: register data_96_V_read_1_reg_37658756_reg is absorbed into DSP mul_ln1118_2531_fu_5508_p2.
DSP Report: operator mul_ln1118_2531_fu_5508_p2 is absorbed into DSP mul_ln1118_2531_fu_5508_p2.
DSP Report: Generating DSP add_ln703_2628_fu_37642684_p2, operation Mode is: PCIN+A''*(B:0xb9).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP add_ln703_2628_fu_37642684_p2.
DSP Report: register data_92_V_read_1_reg_37658821_reg is absorbed into DSP add_ln703_2628_fu_37642684_p2.
DSP Report: operator add_ln703_2628_fu_37642684_p2 is absorbed into DSP add_ln703_2628_fu_37642684_p2.
DSP Report: operator mul_ln1118_2420_fu_4890_p2 is absorbed into DSP add_ln703_2628_fu_37642684_p2.
DSP Report: Generating DSP add_ln703_2628_reg_37664425_reg, operation Mode is: PCIN+A''*(B:0xc5).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP add_ln703_2628_reg_37664425_reg.
DSP Report: register data_95_V_read_1_reg_37658772_reg is absorbed into DSP add_ln703_2628_reg_37664425_reg.
DSP Report: register add_ln703_2628_reg_37664425_reg is absorbed into DSP add_ln703_2628_reg_37664425_reg.
DSP Report: operator add_ln703_2628_fu_37642684_p2 is absorbed into DSP add_ln703_2628_reg_37664425_reg.
DSP Report: operator mul_ln1118_2502_fu_5056_p2 is absorbed into DSP add_ln703_2628_reg_37664425_reg.
DSP Report: Generating DSP mul_ln1118_2049_fu_5658_p2, operation Mode is: A''*(B:0x8a).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2049_fu_5658_p2.
DSP Report: register data_78_V_read_1_reg_37659055_reg is absorbed into DSP mul_ln1118_2049_fu_5658_p2.
DSP Report: operator mul_ln1118_2049_fu_5658_p2 is absorbed into DSP mul_ln1118_2049_fu_5658_p2.
DSP Report: Generating DSP add_ln703_2626_fu_37642668_p2, operation Mode is: PCIN+A''*(B:0xe3).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_2626_fu_37642668_p2.
DSP Report: register data_54_V_read_1_reg_37659445_reg is absorbed into DSP add_ln703_2626_fu_37642668_p2.
DSP Report: operator add_ln703_2626_fu_37642668_p2 is absorbed into DSP add_ln703_2626_fu_37642668_p2.
DSP Report: operator mul_ln1118_1432_fu_5268_p2 is absorbed into DSP add_ln703_2626_fu_37642668_p2.
DSP Report: Generating DSP add_ln703_2626_reg_37664420_reg, operation Mode is: PCIN+A''*(B:0x92).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP add_ln703_2626_reg_37664420_reg.
DSP Report: register data_66_V_read_1_reg_37659244_reg is absorbed into DSP add_ln703_2626_reg_37664420_reg.
DSP Report: register add_ln703_2626_reg_37664420_reg is absorbed into DSP add_ln703_2626_reg_37664420_reg.
DSP Report: operator add_ln703_2626_fu_37642668_p2 is absorbed into DSP add_ln703_2626_reg_37664420_reg.
DSP Report: operator mul_ln1118_1734_fu_5067_p2 is absorbed into DSP add_ln703_2626_reg_37664420_reg.
DSP Report: Generating DSP mul_ln1118_1424_fu_2861_p2, operation Mode is: A''*(B:0x3ff4d).
DSP Report: register mul_ln1118_1424_fu_2861_p2 is absorbed into DSP mul_ln1118_1424_fu_2861_p2.
DSP Report: register mul_ln1118_1424_fu_2861_p2 is absorbed into DSP mul_ln1118_1424_fu_2861_p2.
DSP Report: operator mul_ln1118_1424_fu_2861_p2 is absorbed into DSP mul_ln1118_1424_fu_2861_p2.
DSP Report: Generating DSP add_ln703_2268_fu_37640577_p2, operation Mode is: C+A''*(B:0x143).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP add_ln703_2268_fu_37640577_p2.
DSP Report: register data_94_V_read_1_reg_37658786_reg is absorbed into DSP add_ln703_2268_fu_37640577_p2.
DSP Report: operator add_ln703_2268_fu_37640577_p2 is absorbed into DSP add_ln703_2268_fu_37640577_p2.
DSP Report: operator mul_ln1118_2492_fu_5045_p2 is absorbed into DSP add_ln703_2268_fu_37640577_p2.
DSP Report: Generating DSP mul_ln1118_2440_fu_5713_p2, operation Mode is: A''*(B:0x182).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2440_fu_5713_p2.
DSP Report: register data_92_V_read_1_reg_37658821_reg is absorbed into DSP mul_ln1118_2440_fu_5713_p2.
DSP Report: operator mul_ln1118_2440_fu_5713_p2 is absorbed into DSP mul_ln1118_2440_fu_5713_p2.
DSP Report: Generating DSP mul_ln1118_2659_fu_4961_p2, operation Mode is: A''*(B:0x12f).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2659_fu_4961_p2.
DSP Report: register data_100_V_read_1_reg_37658688_reg is absorbed into DSP mul_ln1118_2659_fu_4961_p2.
DSP Report: operator mul_ln1118_2659_fu_4961_p2 is absorbed into DSP mul_ln1118_2659_fu_4961_p2.
DSP Report: Generating DSP add_ln703_3633_fu_37648933_p2, operation Mode is: PCIN+A''*(B:0x124).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP add_ln703_3633_fu_37648933_p2.
DSP Report: register data_98_V_read_1_reg_37658723_reg is absorbed into DSP add_ln703_3633_fu_37648933_p2.
DSP Report: operator add_ln703_3633_fu_37648933_p2 is absorbed into DSP add_ln703_3633_fu_37648933_p2.
DSP Report: operator mul_ln1118_2612_fu_6110_p2 is absorbed into DSP add_ln703_3633_fu_37648933_p2.
DSP Report: Generating DSP mul_ln1118_2634_fu_3033_p2, operation Mode is: A''*(B:0x231).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2634_fu_3033_p2.
DSP Report: register data_99_V_read_1_reg_37658705_reg is absorbed into DSP mul_ln1118_2634_fu_3033_p2.
DSP Report: operator mul_ln1118_2634_fu_3033_p2 is absorbed into DSP mul_ln1118_2634_fu_3033_p2.
DSP Report: Generating DSP add_ln703_3632_fu_37648923_p2, operation Mode is: C+A''*(B:0x3fdd4).
DSP Report: register add_ln703_3632_fu_37648923_p2 is absorbed into DSP add_ln703_3632_fu_37648923_p2.
DSP Report: register add_ln703_3632_fu_37648923_p2 is absorbed into DSP add_ln703_3632_fu_37648923_p2.
DSP Report: operator add_ln703_3632_fu_37648923_p2 is absorbed into DSP add_ln703_3632_fu_37648923_p2.
DSP Report: operator mul_ln1118_2689_fu_4987_p2 is absorbed into DSP add_ln703_3632_fu_37648923_p2.
DSP Report: Generating DSP mul_ln1118_2723_fu_3589_p2, operation Mode is: A''*(B:0xb6).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2723_fu_3589_p2.
DSP Report: register data_102_V_read_1_reg_37658661_reg is absorbed into DSP mul_ln1118_2723_fu_3589_p2.
DSP Report: operator mul_ln1118_2723_fu_3589_p2 is absorbed into DSP mul_ln1118_2723_fu_3589_p2.
DSP Report: Generating DSP add_ln703_3637_fu_37648955_p2, operation Mode is: PCIN+A''*(B:0x87).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP add_ln703_3637_fu_37648955_p2.
DSP Report: register data_96_V_read_1_reg_37658756_reg is absorbed into DSP add_ln703_3637_fu_37648955_p2.
DSP Report: operator add_ln703_3637_fu_37648955_p2 is absorbed into DSP add_ln703_3637_fu_37648955_p2.
DSP Report: operator mul_ln1118_2553_fu_6387_p2 is absorbed into DSP add_ln703_3637_fu_37648955_p2.
DSP Report: Generating DSP add_ln703_3637_fu_37648955_p2, operation Mode is: PCIN+A''*(B:0xa1).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP add_ln703_3637_fu_37648955_p2.
DSP Report: register data_97_V_read_1_reg_37658740_reg is absorbed into DSP add_ln703_3637_fu_37648955_p2.
DSP Report: operator add_ln703_3637_fu_37648955_p2 is absorbed into DSP add_ln703_3637_fu_37648955_p2.
DSP Report: operator mul_ln1118_2584_fu_6552_p2 is absorbed into DSP add_ln703_3637_fu_37648955_p2.
DSP Report: Generating DSP mul_ln1118_2423_fu_4624_p2, operation Mode is: A''*(B:0x3fee4).
DSP Report: register mul_ln1118_2423_fu_4624_p2 is absorbed into DSP mul_ln1118_2423_fu_4624_p2.
DSP Report: register mul_ln1118_2423_fu_4624_p2 is absorbed into DSP mul_ln1118_2423_fu_4624_p2.
DSP Report: operator mul_ln1118_2423_fu_4624_p2 is absorbed into DSP mul_ln1118_2423_fu_4624_p2.
DSP Report: Generating DSP mul_ln1118_2565_fu_2847_p2, operation Mode is: A''*(B:0x3fea1).
DSP Report: register mul_ln1118_2565_fu_2847_p2 is absorbed into DSP mul_ln1118_2565_fu_2847_p2.
DSP Report: register mul_ln1118_2565_fu_2847_p2 is absorbed into DSP mul_ln1118_2565_fu_2847_p2.
DSP Report: operator mul_ln1118_2565_fu_2847_p2 is absorbed into DSP mul_ln1118_2565_fu_2847_p2.
DSP Report: Generating DSP mul_ln1118_1495_fu_4547_p2, operation Mode is: A''*(B:0x3fed9).
DSP Report: register mul_ln1118_1495_fu_4547_p2 is absorbed into DSP mul_ln1118_1495_fu_4547_p2.
DSP Report: register mul_ln1118_1495_fu_4547_p2 is absorbed into DSP mul_ln1118_1495_fu_4547_p2.
DSP Report: operator mul_ln1118_1495_fu_4547_p2 is absorbed into DSP mul_ln1118_1495_fu_4547_p2.
DSP Report: Generating DSP mul_ln1118_1687_fu_4803_p2, operation Mode is: A''*(B:0x3fed7).
DSP Report: register mul_ln1118_1687_fu_4803_p2 is absorbed into DSP mul_ln1118_1687_fu_4803_p2.
DSP Report: register mul_ln1118_1687_fu_4803_p2 is absorbed into DSP mul_ln1118_1687_fu_4803_p2.
DSP Report: operator mul_ln1118_1687_fu_4803_p2 is absorbed into DSP mul_ln1118_1687_fu_4803_p2.
DSP Report: Generating DSP mul_ln1118_2052_fu_5359_p2, operation Mode is: A''*(B:0x106).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2052_fu_5359_p2.
DSP Report: register data_78_V_read_1_reg_37659055_reg is absorbed into DSP mul_ln1118_2052_fu_5359_p2.
DSP Report: operator mul_ln1118_2052_fu_5359_p2 is absorbed into DSP mul_ln1118_2052_fu_5359_p2.
DSP Report: Generating DSP add_ln703_2401_fu_37641367_p2, operation Mode is: PCIN+A''*(B:0x193).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_2401_fu_37641367_p2.
DSP Report: register data_76_V_read_1_reg_37659089_reg is absorbed into DSP add_ln703_2401_fu_37641367_p2.
DSP Report: operator add_ln703_2401_fu_37641367_p2 is absorbed into DSP add_ln703_2401_fu_37641367_p2.
DSP Report: operator mul_ln1118_1997_fu_2821_p2 is absorbed into DSP add_ln703_2401_fu_37641367_p2.
DSP Report: Generating DSP mul_ln1118_1812_fu_5932_p2, operation Mode is: A''*(B:0x152).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1812_fu_5932_p2.
DSP Report: register data_69_V_read_1_reg_37659196_reg is absorbed into DSP mul_ln1118_1812_fu_5932_p2.
DSP Report: operator mul_ln1118_1812_fu_5932_p2 is absorbed into DSP mul_ln1118_1812_fu_5932_p2.
DSP Report: Generating DSP add_ln703_2400_fu_37641357_p2, operation Mode is: C+A''*(B:0x3fe62).
DSP Report: register add_ln703_2400_fu_37641357_p2 is absorbed into DSP add_ln703_2400_fu_37641357_p2.
DSP Report: register add_ln703_2400_fu_37641357_p2 is absorbed into DSP add_ln703_2400_fu_37641357_p2.
DSP Report: operator add_ln703_2400_fu_37641357_p2 is absorbed into DSP add_ln703_2400_fu_37641357_p2.
DSP Report: operator mul_ln1118_2595_fu_5699_p2 is absorbed into DSP add_ln703_2400_fu_37641357_p2.
DSP Report: Generating DSP mul_ln1118_1928_fu_4242_p2, operation Mode is: A''*(B:0x3fecb).
DSP Report: register mul_ln1118_1928_fu_4242_p2 is absorbed into DSP mul_ln1118_1928_fu_4242_p2.
DSP Report: register mul_ln1118_1928_fu_4242_p2 is absorbed into DSP mul_ln1118_1928_fu_4242_p2.
DSP Report: operator mul_ln1118_1928_fu_4242_p2 is absorbed into DSP mul_ln1118_1928_fu_4242_p2.
DSP Report: Generating DSP add_ln703_3514_fu_37648175_p2, operation Mode is: C+A''*(B:0x302).
DSP Report: register data_101_V_read_int_reg_reg is absorbed into DSP add_ln703_3514_fu_37648175_p2.
DSP Report: register data_101_V_read_1_reg_37658674_reg is absorbed into DSP add_ln703_3514_fu_37648175_p2.
DSP Report: operator add_ln703_3514_fu_37648175_p2 is absorbed into DSP add_ln703_3514_fu_37648175_p2.
DSP Report: operator mul_ln1118_2687_fu_4985_p2 is absorbed into DSP add_ln703_3514_fu_37648175_p2.
DSP Report: Generating DSP mul_ln1118_1955_fu_4150_p2, operation Mode is: A''*(B:0x3fed5).
DSP Report: register mul_ln1118_1955_fu_4150_p2 is absorbed into DSP mul_ln1118_1955_fu_4150_p2.
DSP Report: register mul_ln1118_1955_fu_4150_p2 is absorbed into DSP mul_ln1118_1955_fu_4150_p2.
DSP Report: operator mul_ln1118_1955_fu_4150_p2 is absorbed into DSP mul_ln1118_1955_fu_4150_p2.
DSP Report: Generating DSP mul_ln1118_1483_fu_3696_p2, operation Mode is: A''*(B:0x1a6).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1483_fu_3696_p2.
DSP Report: register zext_ln1118_1101_reg_37660879_reg is absorbed into DSP mul_ln1118_1483_fu_3696_p2.
DSP Report: operator mul_ln1118_1483_fu_3696_p2 is absorbed into DSP mul_ln1118_1483_fu_3696_p2.
DSP Report: Generating DSP add_ln703_3517_fu_37648197_p2, operation Mode is: C+A''*(B:0x3fe7c).
DSP Report: register add_ln703_3517_fu_37648197_p2 is absorbed into DSP add_ln703_3517_fu_37648197_p2.
DSP Report: register add_ln703_3517_fu_37648197_p2 is absorbed into DSP add_ln703_3517_fu_37648197_p2.
DSP Report: operator add_ln703_3517_fu_37648197_p2 is absorbed into DSP add_ln703_3517_fu_37648197_p2.
DSP Report: operator mul_ln1118_2657_fu_5375_p2 is absorbed into DSP add_ln703_3517_fu_37648197_p2.
DSP Report: Generating DSP mul_ln1118_2464_fu_5772_p2, operation Mode is: A''*(B:0x3fee4).
DSP Report: register mul_ln1118_2464_fu_5772_p2 is absorbed into DSP mul_ln1118_2464_fu_5772_p2.
DSP Report: register mul_ln1118_2464_fu_5772_p2 is absorbed into DSP mul_ln1118_2464_fu_5772_p2.
DSP Report: operator mul_ln1118_2464_fu_5772_p2 is absorbed into DSP mul_ln1118_2464_fu_5772_p2.
DSP Report: Generating DSP mul_ln1118_2581_fu_4274_p2, operation Mode is: A''*(B:0x33e).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2581_fu_4274_p2.
DSP Report: register data_97_V_read_1_reg_37658740_reg is absorbed into DSP mul_ln1118_2581_fu_4274_p2.
DSP Report: operator mul_ln1118_2581_fu_4274_p2 is absorbed into DSP mul_ln1118_2581_fu_4274_p2.
DSP Report: Generating DSP add_ln703_3513_fu_37648165_p2, operation Mode is: PCIN+A''*(B:0x31d).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP add_ln703_3513_fu_37648165_p2.
DSP Report: register data_94_V_read_1_reg_37658786_reg is absorbed into DSP add_ln703_3513_fu_37648165_p2.
DSP Report: operator add_ln703_3513_fu_37648165_p2 is absorbed into DSP add_ln703_3513_fu_37648165_p2.
DSP Report: operator mul_ln1118_2489_fu_3456_p2 is absorbed into DSP add_ln703_3513_fu_37648165_p2.
DSP Report: Generating DSP mul_ln1118_1621_fu_5634_p2, operation Mode is: A2*(B:0x115).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1621_fu_5634_p2.
DSP Report: operator mul_ln1118_1621_fu_5634_p2 is absorbed into DSP mul_ln1118_1621_fu_5634_p2.
DSP Report: Generating DSP add_ln703_3468_reg_37662314_reg, operation Mode is: C+A2*(B:0x3fe34).
DSP Report: register add_ln703_3468_reg_37662314_reg is absorbed into DSP add_ln703_3468_reg_37662314_reg.
DSP Report: register add_ln703_3468_reg_37662314_reg is absorbed into DSP add_ln703_3468_reg_37662314_reg.
DSP Report: operator add_ln703_3468_fu_37606792_p2 is absorbed into DSP add_ln703_3468_reg_37662314_reg.
DSP Report: operator mul_ln1118_2686_fu_3609_p2 is absorbed into DSP add_ln703_3468_reg_37662314_reg.
DSP Report: Generating DSP mul_ln1118_2549_fu_4219_p2, operation Mode is: A''*(B:0x3fef3).
DSP Report: register mul_ln1118_2549_fu_4219_p2 is absorbed into DSP mul_ln1118_2549_fu_4219_p2.
DSP Report: register mul_ln1118_2549_fu_4219_p2 is absorbed into DSP mul_ln1118_2549_fu_4219_p2.
DSP Report: operator mul_ln1118_2549_fu_4219_p2 is absorbed into DSP mul_ln1118_2549_fu_4219_p2.
DSP Report: Generating DSP mul_ln1118_2298_fu_4670_p2, operation Mode is: A''*(B:0x146).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2298_fu_4670_p2.
DSP Report: register data_87_V_read_1_reg_37658905_reg is absorbed into DSP mul_ln1118_2298_fu_4670_p2.
DSP Report: operator mul_ln1118_2298_fu_4670_p2 is absorbed into DSP mul_ln1118_2298_fu_4670_p2.
DSP Report: Generating DSP add_ln703_3471_fu_37647865_p2, operation Mode is: PCIN+A''*(B:0x13f).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP add_ln703_3471_fu_37647865_p2.
DSP Report: register data_64_V_read_1_reg_37659279_reg is absorbed into DSP add_ln703_3471_fu_37647865_p2.
DSP Report: operator add_ln703_3471_fu_37647865_p2 is absorbed into DSP add_ln703_3471_fu_37647865_p2.
DSP Report: operator mul_ln1118_1700_fu_6217_p2 is absorbed into DSP add_ln703_3471_fu_37647865_p2.
DSP Report: Generating DSP add_ln703_3471_fu_37647865_p2, operation Mode is: PCIN+A''*(B:0x116).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP add_ln703_3471_fu_37647865_p2.
DSP Report: register data_84_V_read_1_reg_37658951_reg is absorbed into DSP add_ln703_3471_fu_37647865_p2.
DSP Report: operator add_ln703_3471_fu_37647865_p2 is absorbed into DSP add_ln703_3471_fu_37647865_p2.
DSP Report: operator mul_ln1118_2212_fu_4845_p2 is absorbed into DSP add_ln703_3471_fu_37647865_p2.
DSP Report: Generating DSP mul_ln1118_2833_fu_5344_p2, operation Mode is: A''*(B:0x13d).
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2833_fu_5344_p2.
DSP Report: register data_106_V_read_1_reg_37658594_reg is absorbed into DSP mul_ln1118_2833_fu_5344_p2.
DSP Report: operator mul_ln1118_2833_fu_5344_p2 is absorbed into DSP mul_ln1118_2833_fu_5344_p2.
DSP Report: Generating DSP mul_ln1118_1581_fu_3153_p2, operation Mode is: A''*(B:0x3ff3d).
DSP Report: register mul_ln1118_1581_fu_3153_p2 is absorbed into DSP mul_ln1118_1581_fu_3153_p2.
DSP Report: register mul_ln1118_1581_fu_3153_p2 is absorbed into DSP mul_ln1118_1581_fu_3153_p2.
DSP Report: operator mul_ln1118_1581_fu_3153_p2 is absorbed into DSP mul_ln1118_1581_fu_3153_p2.
DSP Report: Generating DSP mul_ln1118_1826_fu_4294_p2, operation Mode is: A''*(B:0x3ff4b).
DSP Report: register mul_ln1118_1826_fu_4294_p2 is absorbed into DSP mul_ln1118_1826_fu_4294_p2.
DSP Report: register mul_ln1118_1826_fu_4294_p2 is absorbed into DSP mul_ln1118_1826_fu_4294_p2.
DSP Report: operator mul_ln1118_1826_fu_4294_p2 is absorbed into DSP mul_ln1118_1826_fu_4294_p2.
DSP Report: Generating DSP add_ln703_3474_fu_37647887_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3474_fu_37647887_p2 is absorbed into DSP add_ln703_3474_fu_37647887_p2.
DSP Report: Generating DSP mul_ln1118_1962_fu_6085_p2, operation Mode is: A''*(B:0x8e).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1962_fu_6085_p2.
DSP Report: register data_74_V_read_1_reg_37659117_reg is absorbed into DSP mul_ln1118_1962_fu_6085_p2.
DSP Report: operator mul_ln1118_1962_fu_6085_p2 is absorbed into DSP mul_ln1118_1962_fu_6085_p2.
DSP Report: Generating DSP add_ln703_2170_fu_37639918_p2, operation Mode is: PCIN+A''*(B:0xbe).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP add_ln703_2170_fu_37639918_p2.
DSP Report: register data_69_V_read_1_reg_37659196_reg is absorbed into DSP add_ln703_2170_fu_37639918_p2.
DSP Report: operator add_ln703_2170_fu_37639918_p2 is absorbed into DSP add_ln703_2170_fu_37639918_p2.
DSP Report: operator mul_ln1118_1834_fu_5336_p2 is absorbed into DSP add_ln703_2170_fu_37639918_p2.
DSP Report: Generating DSP mul_ln1118_1757_fu_3460_p2, operation Mode is: A''*(B:0xea).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1757_fu_3460_p2.
DSP Report: register data_66_V_read_1_reg_37659244_reg is absorbed into DSP mul_ln1118_1757_fu_3460_p2.
DSP Report: operator mul_ln1118_1757_fu_3460_p2 is absorbed into DSP mul_ln1118_1757_fu_3460_p2.
DSP Report: Generating DSP add_ln703_2169_fu_37639908_p2, operation Mode is: C+A''*(B:0x3ff2c).
DSP Report: register add_ln703_2169_fu_37639908_p2 is absorbed into DSP add_ln703_2169_fu_37639908_p2.
DSP Report: register add_ln703_2169_fu_37639908_p2 is absorbed into DSP add_ln703_2169_fu_37639908_p2.
DSP Report: operator add_ln703_2169_fu_37639908_p2 is absorbed into DSP add_ln703_2169_fu_37639908_p2.
DSP Report: operator mul_ln1118_2220_fu_4859_p2 is absorbed into DSP add_ln703_2169_fu_37639908_p2.
DSP Report: Generating DSP mul_ln1118_1247_fu_3229_p2, operation Mode is: A''*(B:0x49).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1247_fu_3229_p2.
DSP Report: register data_46_V_read_1_reg_37659567_reg is absorbed into DSP mul_ln1118_1247_fu_3229_p2.
DSP Report: operator mul_ln1118_1247_fu_3229_p2 is absorbed into DSP mul_ln1118_1247_fu_3229_p2.
DSP Report: Generating DSP add_ln703_1363_fu_37634843_p2, operation Mode is: C+A''*(B:0x3ff99).
DSP Report: register add_ln703_1363_fu_37634843_p2 is absorbed into DSP add_ln703_1363_fu_37634843_p2.
DSP Report: register add_ln703_1363_fu_37634843_p2 is absorbed into DSP add_ln703_1363_fu_37634843_p2.
DSP Report: operator add_ln703_1363_fu_37634843_p2 is absorbed into DSP add_ln703_1363_fu_37634843_p2.
DSP Report: operator mul_ln1118_1595_fu_4711_p2 is absorbed into DSP add_ln703_1363_fu_37634843_p2.
DSP Report: Generating DSP mul_ln1118_1573_fu_5468_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_1573_fu_5468_p2 is absorbed into DSP mul_ln1118_1573_fu_5468_p2.
DSP Report: register mul_ln1118_1573_fu_5468_p2 is absorbed into DSP mul_ln1118_1573_fu_5468_p2.
DSP Report: operator mul_ln1118_1573_fu_5468_p2 is absorbed into DSP mul_ln1118_1573_fu_5468_p2.
DSP Report: Generating DSP mul_ln1118_2718_fu_3935_p2, operation Mode is: A''*(B:0x3fd6d).
DSP Report: register mul_ln1118_2718_fu_3935_p2 is absorbed into DSP mul_ln1118_2718_fu_3935_p2.
DSP Report: register mul_ln1118_2718_fu_3935_p2 is absorbed into DSP mul_ln1118_2718_fu_3935_p2.
DSP Report: operator mul_ln1118_2718_fu_3935_p2 is absorbed into DSP mul_ln1118_2718_fu_3935_p2.
DSP Report: Generating DSP mul_ln1118_1747_fu_2745_p2, operation Mode is: A''*(B:0x3feaf).
DSP Report: register mul_ln1118_1747_fu_2745_p2 is absorbed into DSP mul_ln1118_1747_fu_2745_p2.
DSP Report: register mul_ln1118_1747_fu_2745_p2 is absorbed into DSP mul_ln1118_1747_fu_2745_p2.
DSP Report: operator mul_ln1118_1747_fu_2745_p2 is absorbed into DSP mul_ln1118_1747_fu_2745_p2.
DSP Report: Generating DSP mul_ln1118_2208_fu_5673_p2, operation Mode is: A''*(B:0x3feb3).
DSP Report: register mul_ln1118_2208_fu_5673_p2 is absorbed into DSP mul_ln1118_2208_fu_5673_p2.
DSP Report: register mul_ln1118_2208_fu_5673_p2 is absorbed into DSP mul_ln1118_2208_fu_5673_p2.
DSP Report: operator mul_ln1118_2208_fu_5673_p2 is absorbed into DSP mul_ln1118_2208_fu_5673_p2.
DSP Report: Generating DSP mul_ln1118_1505_fu_6191_p2, operation Mode is: A''*(B:0x3fef3).
DSP Report: register mul_ln1118_1505_fu_6191_p2 is absorbed into DSP mul_ln1118_1505_fu_6191_p2.
DSP Report: register mul_ln1118_1505_fu_6191_p2 is absorbed into DSP mul_ln1118_1505_fu_6191_p2.
DSP Report: operator mul_ln1118_1505_fu_6191_p2 is absorbed into DSP mul_ln1118_1505_fu_6191_p2.
DSP Report: Generating DSP mul_ln1118_1600_fu_6274_p2, operation Mode is: A''*(B:0x3fed2).
DSP Report: register mul_ln1118_1600_fu_6274_p2 is absorbed into DSP mul_ln1118_1600_fu_6274_p2.
DSP Report: register mul_ln1118_1600_fu_6274_p2 is absorbed into DSP mul_ln1118_1600_fu_6274_p2.
DSP Report: operator mul_ln1118_1600_fu_6274_p2 is absorbed into DSP mul_ln1118_1600_fu_6274_p2.
DSP Report: Generating DSP mul_ln1118_2294_fu_3742_p2, operation Mode is: A''*(B:0x16a).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2294_fu_3742_p2.
DSP Report: register data_87_V_read_1_reg_37658905_reg is absorbed into DSP mul_ln1118_2294_fu_3742_p2.
DSP Report: operator mul_ln1118_2294_fu_3742_p2 is absorbed into DSP mul_ln1118_2294_fu_3742_p2.
DSP Report: Generating DSP add_ln703_3247_fu_37646507_p2, operation Mode is: PCIN+A''*(B:0x141).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_3247_fu_37646507_p2.
DSP Report: register data_35_V_read_1_reg_37659737_reg is absorbed into DSP add_ln703_3247_fu_37646507_p2.
DSP Report: operator add_ln703_3247_fu_37646507_p2 is absorbed into DSP add_ln703_3247_fu_37646507_p2.
DSP Report: operator mul_ln1118_965_fu_5244_p2 is absorbed into DSP add_ln703_3247_fu_37646507_p2.
DSP Report: Generating DSP add_ln703_3247_fu_37646507_p2, operation Mode is: PCIN+A''*(B:0x1a4).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP add_ln703_3247_fu_37646507_p2.
DSP Report: register data_70_V_read_1_reg_37659179_reg is absorbed into DSP add_ln703_3247_fu_37646507_p2.
DSP Report: operator add_ln703_3247_fu_37646507_p2 is absorbed into DSP add_ln703_3247_fu_37646507_p2.
DSP Report: operator mul_ln1118_1851_fu_5154_p2 is absorbed into DSP add_ln703_3247_fu_37646507_p2.
DSP Report: Generating DSP mul_ln1118_2539_fu_6316_p2, operation Mode is: A''*(B:0x3ff36).
DSP Report: register mul_ln1118_2539_fu_6316_p2 is absorbed into DSP mul_ln1118_2539_fu_6316_p2.
DSP Report: register mul_ln1118_2539_fu_6316_p2 is absorbed into DSP mul_ln1118_2539_fu_6316_p2.
DSP Report: operator mul_ln1118_2539_fu_6316_p2 is absorbed into DSP mul_ln1118_2539_fu_6316_p2.
DSP Report: Generating DSP add_ln703_3104_fu_37645687_p2, operation Mode is: C+A''*(B:0x139).
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP add_ln703_3104_fu_37645687_p2.
DSP Report: register data_106_V_read_1_reg_37658594_reg is absorbed into DSP add_ln703_3104_fu_37645687_p2.
DSP Report: operator add_ln703_3104_fu_37645687_p2 is absorbed into DSP add_ln703_3104_fu_37645687_p2.
DSP Report: operator mul_ln1118_2826_fu_6581_p2 is absorbed into DSP add_ln703_3104_fu_37645687_p2.
DSP Report: Generating DSP mul_ln1118_2398_fu_6294_p2, operation Mode is: A''*(B:0x15a).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2398_fu_6294_p2.
DSP Report: register data_91_V_read_1_reg_37658840_reg is absorbed into DSP mul_ln1118_2398_fu_6294_p2.
DSP Report: operator mul_ln1118_2398_fu_6294_p2 is absorbed into DSP mul_ln1118_2398_fu_6294_p2.
DSP Report: Generating DSP add_ln703_3103_fu_37645677_p2, operation Mode is: PCIN+A''*(B:0x168).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP add_ln703_3103_fu_37645677_p2.
DSP Report: register data_97_V_read_1_reg_37658740_reg is absorbed into DSP add_ln703_3103_fu_37645677_p2.
DSP Report: operator add_ln703_3103_fu_37645677_p2 is absorbed into DSP add_ln703_3103_fu_37645677_p2.
DSP Report: operator mul_ln1118_2571_fu_6131_p2 is absorbed into DSP add_ln703_3103_fu_37645677_p2.
DSP Report: Generating DSP mul_ln1118_2346_fu_3127_p2, operation Mode is: A''*(B:0x15a).
DSP Report: register data_89_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2346_fu_3127_p2.
DSP Report: register data_89_V_read_1_reg_37658876_reg is absorbed into DSP mul_ln1118_2346_fu_3127_p2.
DSP Report: operator mul_ln1118_2346_fu_3127_p2 is absorbed into DSP mul_ln1118_2346_fu_3127_p2.
DSP Report: Generating DSP add_ln703_3101_fu_37645661_p2, operation Mode is: PCIN+A''*(B:0x162).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP add_ln703_3101_fu_37645661_p2.
DSP Report: register data_85_V_read_1_reg_37658934_reg is absorbed into DSP add_ln703_3101_fu_37645661_p2.
DSP Report: operator add_ln703_3101_fu_37645661_p2 is absorbed into DSP add_ln703_3101_fu_37645661_p2.
DSP Report: operator mul_ln1118_2235_fu_4876_p2 is absorbed into DSP add_ln703_3101_fu_37645661_p2.
DSP Report: Generating DSP mul_ln1118_2677_fu_5392_p2, operation Mode is: A''*(B:0x3fe9d).
DSP Report: register mul_ln1118_2677_fu_5392_p2 is absorbed into DSP mul_ln1118_2677_fu_5392_p2.
DSP Report: register mul_ln1118_2677_fu_5392_p2 is absorbed into DSP mul_ln1118_2677_fu_5392_p2.
DSP Report: operator mul_ln1118_2677_fu_5392_p2 is absorbed into DSP mul_ln1118_2677_fu_5392_p2.
DSP Report: Generating DSP mul_ln1118_1699_fu_3770_p2, operation Mode is: A''*(B:0xbf).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1699_fu_3770_p2.
DSP Report: register data_64_V_read_1_reg_37659279_reg is absorbed into DSP mul_ln1118_1699_fu_3770_p2.
DSP Report: operator mul_ln1118_1699_fu_3770_p2 is absorbed into DSP mul_ln1118_1699_fu_3770_p2.
DSP Report: Generating DSP add_ln703_3419_fu_37647531_p2, operation Mode is: PCIN+A''*(B:0xd3).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: register data_55_V_read_1_reg_37659430_reg is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: operator add_ln703_3419_fu_37647531_p2 is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: operator mul_ln1118_1481_fu_3689_p2 is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: Generating DSP add_ln703_3419_fu_37647531_p2, operation Mode is: PCIN+A''*(B:0xc8).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: register data_59_V_read_1_reg_37659360_reg is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: operator add_ln703_3419_fu_37647531_p2 is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: operator mul_ln1118_1580_fu_3921_p2 is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: Generating DSP add_ln703_3419_fu_37647531_p2, operation Mode is: PCIN+A''*(B:0xb8).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: register data_53_V_read_1_reg_37659460_reg is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: operator add_ln703_3419_fu_37647531_p2 is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: operator mul_ln1118_1421_fu_4375_p2 is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: Generating DSP add_ln703_3419_fu_37647531_p2, operation Mode is: PCIN+A''*(B:0xa2).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: register data_56_V_read_1_reg_37659414_reg is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: operator add_ln703_3419_fu_37647531_p2 is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: operator mul_ln1118_1508_fu_6289_p2 is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: Generating DSP add_ln703_3419_fu_37647531_p2, operation Mode is: PCIN+A''*(B:0x9e).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: register data_97_V_read_1_reg_37658740_reg is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: operator add_ln703_3419_fu_37647531_p2 is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: operator mul_ln1118_2579_fu_5710_p2 is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: Generating DSP add_ln703_3419_fu_37647531_p2, operation Mode is: PCIN+A''*(B:0xf4).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: register data_61_V_read_1_reg_37659328_reg is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: operator add_ln703_3419_fu_37647531_p2 is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: operator mul_ln1118_1620_fu_4416_p2 is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: Generating DSP mul_ln1118_1953_fu_5592_p2, operation Mode is: A''*(B:0x3ff27).
DSP Report: register mul_ln1118_1953_fu_5592_p2 is absorbed into DSP mul_ln1118_1953_fu_5592_p2.
DSP Report: register mul_ln1118_1953_fu_5592_p2 is absorbed into DSP mul_ln1118_1953_fu_5592_p2.
DSP Report: operator mul_ln1118_1953_fu_5592_p2 is absorbed into DSP mul_ln1118_1953_fu_5592_p2.
DSP Report: Generating DSP mul_ln1118_2011_fu_5879_p2, operation Mode is: A''*(B:0x3ff35).
DSP Report: register mul_ln1118_2011_fu_5879_p2 is absorbed into DSP mul_ln1118_2011_fu_5879_p2.
DSP Report: register mul_ln1118_2011_fu_5879_p2 is absorbed into DSP mul_ln1118_2011_fu_5879_p2.
DSP Report: operator mul_ln1118_2011_fu_5879_p2 is absorbed into DSP mul_ln1118_2011_fu_5879_p2.
DSP Report: Generating DSP mul_ln1118_1672_fu_5988_p2, operation Mode is: A''*(B:0x3ff5d).
DSP Report: register mul_ln1118_1672_fu_5988_p2 is absorbed into DSP mul_ln1118_1672_fu_5988_p2.
DSP Report: register mul_ln1118_1672_fu_5988_p2 is absorbed into DSP mul_ln1118_1672_fu_5988_p2.
DSP Report: operator mul_ln1118_1672_fu_5988_p2 is absorbed into DSP mul_ln1118_1672_fu_5988_p2.
DSP Report: Generating DSP mul_ln1118_1903_fu_6276_p2, operation Mode is: A''*(B:0x3ff48).
DSP Report: register mul_ln1118_1903_fu_6276_p2 is absorbed into DSP mul_ln1118_1903_fu_6276_p2.
DSP Report: register mul_ln1118_1903_fu_6276_p2 is absorbed into DSP mul_ln1118_1903_fu_6276_p2.
DSP Report: operator mul_ln1118_1903_fu_6276_p2 is absorbed into DSP mul_ln1118_1903_fu_6276_p2.
DSP Report: Generating DSP mul_ln1118_1833_fu_6214_p2, operation Mode is: A''*(B:0x3ff54).
DSP Report: register mul_ln1118_1833_fu_6214_p2 is absorbed into DSP mul_ln1118_1833_fu_6214_p2.
DSP Report: register mul_ln1118_1833_fu_6214_p2 is absorbed into DSP mul_ln1118_1833_fu_6214_p2.
DSP Report: operator mul_ln1118_1833_fu_6214_p2 is absorbed into DSP mul_ln1118_1833_fu_6214_p2.
DSP Report: Generating DSP mul_ln1118_1909_fu_4222_p2, operation Mode is: A''*(B:0x3ff21).
DSP Report: register mul_ln1118_1909_fu_4222_p2 is absorbed into DSP mul_ln1118_1909_fu_4222_p2.
DSP Report: register mul_ln1118_1909_fu_4222_p2 is absorbed into DSP mul_ln1118_1909_fu_4222_p2.
DSP Report: operator mul_ln1118_1909_fu_4222_p2 is absorbed into DSP mul_ln1118_1909_fu_4222_p2.
DSP Report: Generating DSP mul_ln1118_1628_fu_4008_p2, operation Mode is: A''*(B:0x3ff26).
DSP Report: register mul_ln1118_1628_fu_4008_p2 is absorbed into DSP mul_ln1118_1628_fu_4008_p2.
DSP Report: register mul_ln1118_1628_fu_4008_p2 is absorbed into DSP mul_ln1118_1628_fu_4008_p2.
DSP Report: operator mul_ln1118_1628_fu_4008_p2 is absorbed into DSP mul_ln1118_1628_fu_4008_p2.
DSP Report: Generating DSP mul_ln1118_1707_fu_5189_p2, operation Mode is: A''*(B:0x3ff46).
DSP Report: register mul_ln1118_1707_fu_5189_p2 is absorbed into DSP mul_ln1118_1707_fu_5189_p2.
DSP Report: register mul_ln1118_1707_fu_5189_p2 is absorbed into DSP mul_ln1118_1707_fu_5189_p2.
DSP Report: operator mul_ln1118_1707_fu_5189_p2 is absorbed into DSP mul_ln1118_1707_fu_5189_p2.
DSP Report: Generating DSP mul_ln1118_1565_fu_6141_p2, operation Mode is: A''*(B:0x3ff24).
DSP Report: register mul_ln1118_1565_fu_6141_p2 is absorbed into DSP mul_ln1118_1565_fu_6141_p2.
DSP Report: register mul_ln1118_1565_fu_6141_p2 is absorbed into DSP mul_ln1118_1565_fu_6141_p2.
DSP Report: operator mul_ln1118_1565_fu_6141_p2 is absorbed into DSP mul_ln1118_1565_fu_6141_p2.
DSP Report: Generating DSP mul_ln1118_1586_fu_6260_p2, operation Mode is: A''*(B:0x3ff39).
DSP Report: register mul_ln1118_1586_fu_6260_p2 is absorbed into DSP mul_ln1118_1586_fu_6260_p2.
DSP Report: register mul_ln1118_1586_fu_6260_p2 is absorbed into DSP mul_ln1118_1586_fu_6260_p2.
DSP Report: operator mul_ln1118_1586_fu_6260_p2 is absorbed into DSP mul_ln1118_1586_fu_6260_p2.
DSP Report: Generating DSP mul_ln1118_1487_fu_2736_p2, operation Mode is: A''*(B:0x3ff66).
DSP Report: register mul_ln1118_1487_fu_2736_p2 is absorbed into DSP mul_ln1118_1487_fu_2736_p2.
DSP Report: register mul_ln1118_1487_fu_2736_p2 is absorbed into DSP mul_ln1118_1487_fu_2736_p2.
DSP Report: operator mul_ln1118_1487_fu_2736_p2 is absorbed into DSP mul_ln1118_1487_fu_2736_p2.
DSP Report: Generating DSP mul_ln1118_2526_fu_5906_p2, operation Mode is: A''*(B:0x3fea6).
DSP Report: register mul_ln1118_2526_fu_5906_p2 is absorbed into DSP mul_ln1118_2526_fu_5906_p2.
DSP Report: register mul_ln1118_2526_fu_5906_p2 is absorbed into DSP mul_ln1118_2526_fu_5906_p2.
DSP Report: operator mul_ln1118_2526_fu_5906_p2 is absorbed into DSP mul_ln1118_2526_fu_5906_p2.
DSP Report: Generating DSP mul_ln1118_2555_fu_4974_p2, operation Mode is: A''*(B:0x3fe3b).
DSP Report: register mul_ln1118_2555_fu_4974_p2 is absorbed into DSP mul_ln1118_2555_fu_4974_p2.
DSP Report: register mul_ln1118_2555_fu_4974_p2 is absorbed into DSP mul_ln1118_2555_fu_4974_p2.
DSP Report: operator mul_ln1118_2555_fu_4974_p2 is absorbed into DSP mul_ln1118_2555_fu_4974_p2.
DSP Report: Generating DSP mul_ln1118_2135_fu_4286_p2, operation Mode is: A''*(B:0x3ff2b).
DSP Report: register mul_ln1118_2135_fu_4286_p2 is absorbed into DSP mul_ln1118_2135_fu_4286_p2.
DSP Report: register mul_ln1118_2135_fu_4286_p2 is absorbed into DSP mul_ln1118_2135_fu_4286_p2.
DSP Report: operator mul_ln1118_2135_fu_4286_p2 is absorbed into DSP mul_ln1118_2135_fu_4286_p2.
DSP Report: Generating DSP add_ln703_3679_fu_37649205_p2, operation Mode is: C+A''*(B:0x1b4).
DSP Report: register data_101_V_read_int_reg_reg is absorbed into DSP add_ln703_3679_fu_37649205_p2.
DSP Report: register zext_ln1118_1943_reg_37660993_reg is absorbed into DSP add_ln703_3679_fu_37649205_p2.
DSP Report: operator add_ln703_3679_fu_37649205_p2 is absorbed into DSP add_ln703_3679_fu_37649205_p2.
DSP Report: operator mul_ln1118_2691_fu_4567_p2 is absorbed into DSP add_ln703_3679_fu_37649205_p2.
DSP Report: Generating DSP mul_ln1118_2636_fu_4590_p2, operation Mode is: A''*(B:0x109).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2636_fu_4590_p2.
DSP Report: register data_99_V_read_1_reg_37658705_reg is absorbed into DSP mul_ln1118_2636_fu_4590_p2.
DSP Report: operator mul_ln1118_2636_fu_4590_p2 is absorbed into DSP mul_ln1118_2636_fu_4590_p2.
DSP Report: Generating DSP add_ln703_3678_fu_37649195_p2, operation Mode is: PCIN+A''*(B:0x1d8).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP add_ln703_3678_fu_37649195_p2.
DSP Report: register data_98_V_read_1_reg_37658723_reg is absorbed into DSP add_ln703_3678_fu_37649195_p2.
DSP Report: operator add_ln703_3678_fu_37649195_p2 is absorbed into DSP add_ln703_3678_fu_37649195_p2.
DSP Report: operator mul_ln1118_2613_fu_5350_p2 is absorbed into DSP add_ln703_3678_fu_37649195_p2.
DSP Report: Generating DSP mul_ln1118_2357_fu_4322_p2, operation Mode is: A''*(B:0x3fe85).
DSP Report: register mul_ln1118_2357_fu_4322_p2 is absorbed into DSP mul_ln1118_2357_fu_4322_p2.
DSP Report: register mul_ln1118_2357_fu_4322_p2 is absorbed into DSP mul_ln1118_2357_fu_4322_p2.
DSP Report: operator mul_ln1118_2357_fu_4322_p2 is absorbed into DSP mul_ln1118_2357_fu_4322_p2.
DSP Report: Generating DSP mul_ln1118_2172_fu_3638_p2, operation Mode is: A''*(B:0x3ff68).
DSP Report: register mul_ln1118_2172_fu_3638_p2 is absorbed into DSP mul_ln1118_2172_fu_3638_p2.
DSP Report: register mul_ln1118_2172_fu_3638_p2 is absorbed into DSP mul_ln1118_2172_fu_3638_p2.
DSP Report: operator mul_ln1118_2172_fu_3638_p2 is absorbed into DSP mul_ln1118_2172_fu_3638_p2.
DSP Report: Generating DSP add_ln703_2903_fu_37644410_p2, operation Mode is: C+A''*(B:0x130).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP add_ln703_2903_fu_37644410_p2.
DSP Report: register data_105_V_read_1_reg_37658612_reg is absorbed into DSP add_ln703_2903_fu_37644410_p2.
DSP Report: operator add_ln703_2903_fu_37644410_p2 is absorbed into DSP add_ln703_2903_fu_37644410_p2.
DSP Report: operator mul_ln1118_2791_fu_4805_p2 is absorbed into DSP add_ln703_2903_fu_37644410_p2.
DSP Report: Generating DSP add_ln703_2904_reg_37664705_reg, operation Mode is: PCIN+A''*(B:0x15a).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP add_ln703_2904_reg_37664705_reg.
DSP Report: register data_91_V_read_1_reg_37658840_reg is absorbed into DSP add_ln703_2904_reg_37664705_reg.
DSP Report: register add_ln703_2904_reg_37664705_reg is absorbed into DSP add_ln703_2904_reg_37664705_reg.
DSP Report: operator add_ln703_2904_fu_37644420_p2 is absorbed into DSP add_ln703_2904_reg_37664705_reg.
DSP Report: operator mul_ln1118_2398_fu_6294_p2 is absorbed into DSP add_ln703_2904_reg_37664705_reg.
DSP Report: Generating DSP mul_ln1118_1739_fu_4298_p2, operation Mode is: A''*(B:0x1d5).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1739_fu_4298_p2.
DSP Report: register data_66_V_read_1_reg_37659244_reg is absorbed into DSP mul_ln1118_1739_fu_4298_p2.
DSP Report: operator mul_ln1118_1739_fu_4298_p2 is absorbed into DSP mul_ln1118_1739_fu_4298_p2.
DSP Report: Generating DSP add_ln703_2902_reg_37664700_reg, operation Mode is: C+A''*(B:0x3fece).
DSP Report: register add_ln703_2902_reg_37664700_reg is absorbed into DSP add_ln703_2902_reg_37664700_reg.
DSP Report: register add_ln703_2902_reg_37664700_reg is absorbed into DSP add_ln703_2902_reg_37664700_reg.
DSP Report: register add_ln703_2902_reg_37664700_reg is absorbed into DSP add_ln703_2902_reg_37664700_reg.
DSP Report: operator add_ln703_2902_fu_37644404_p2 is absorbed into DSP add_ln703_2902_reg_37664700_reg.
DSP Report: operator mul_ln1118_2738_fu_4481_p2 is absorbed into DSP add_ln703_2902_reg_37664700_reg.
DSP Report: Generating DSP mul_ln1118_1439_fu_4486_p2, operation Mode is: A''*(B:0xb3).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1439_fu_4486_p2.
DSP Report: register data_54_V_read_1_reg_37659445_reg is absorbed into DSP mul_ln1118_1439_fu_4486_p2.
DSP Report: operator mul_ln1118_1439_fu_4486_p2 is absorbed into DSP mul_ln1118_1439_fu_4486_p2.
DSP Report: Generating DSP add_ln703_1463_fu_37635499_p2, operation Mode is: PCIN+A''*(B:0x92).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_1463_fu_37635499_p2.
DSP Report: register data_49_V_read_1_reg_37659525_reg is absorbed into DSP add_ln703_1463_fu_37635499_p2.
DSP Report: operator add_ln703_1463_fu_37635499_p2 is absorbed into DSP add_ln703_1463_fu_37635499_p2.
DSP Report: operator mul_ln1118_1318_fu_5044_p2 is absorbed into DSP add_ln703_1463_fu_37635499_p2.
DSP Report: Generating DSP mul_ln1118_1528_fu_6302_p2, operation Mode is: A''*(B:0x3ff0e).
DSP Report: register mul_ln1118_1528_fu_6302_p2 is absorbed into DSP mul_ln1118_1528_fu_6302_p2.
DSP Report: register mul_ln1118_1528_fu_6302_p2 is absorbed into DSP mul_ln1118_1528_fu_6302_p2.
DSP Report: operator mul_ln1118_1528_fu_6302_p2 is absorbed into DSP mul_ln1118_1528_fu_6302_p2.
DSP Report: Generating DSP mul_ln1118_1551_fu_4809_p2, operation Mode is: A''*(B:0x10b).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1551_fu_4809_p2.
DSP Report: register data_58_V_read_1_reg_37659377_reg is absorbed into DSP mul_ln1118_1551_fu_4809_p2.
DSP Report: operator mul_ln1118_1551_fu_4809_p2 is absorbed into DSP mul_ln1118_1551_fu_4809_p2.
DSP Report: Generating DSP add_ln703_1462_reg_37663190_reg, operation Mode is: PCIN+A''*(B:0x134).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_1462_reg_37663190_reg.
DSP Report: register zext_ln1118_1101_reg_37660879_reg is absorbed into DSP add_ln703_1462_reg_37663190_reg.
DSP Report: register add_ln703_1462_reg_37663190_reg is absorbed into DSP add_ln703_1462_reg_37663190_reg.
DSP Report: operator add_ln703_1462_fu_37635493_p2 is absorbed into DSP add_ln703_1462_reg_37663190_reg.
DSP Report: operator mul_ln1118_1469_fu_4945_p2 is absorbed into DSP add_ln703_1462_reg_37663190_reg.
DSP Report: Generating DSP mul_ln1118_2705_fu_3599_p2, operation Mode is: A''*(B:0x255).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2705_fu_3599_p2.
DSP Report: register data_102_V_read_1_reg_37658661_reg is absorbed into DSP mul_ln1118_2705_fu_3599_p2.
DSP Report: operator mul_ln1118_2705_fu_3599_p2 is absorbed into DSP mul_ln1118_2705_fu_3599_p2.
DSP Report: Generating DSP add_ln703_2893_fu_37644360_p2, operation Mode is: C+A''*(B:0x3fdd5).
DSP Report: register add_ln703_2893_fu_37644360_p2 is absorbed into DSP add_ln703_2893_fu_37644360_p2.
DSP Report: register add_ln703_2893_fu_37644360_p2 is absorbed into DSP add_ln703_2893_fu_37644360_p2.
DSP Report: operator add_ln703_2893_fu_37644360_p2 is absorbed into DSP add_ln703_2893_fu_37644360_p2.
DSP Report: operator mul_ln1118_2621_fu_3786_p2 is absorbed into DSP add_ln703_2893_fu_37644360_p2.
DSP Report: Generating DSP mul_ln1118_1815_fu_6499_p2, operation Mode is: A''*(B:0x3fd91).
DSP Report: register mul_ln1118_1815_fu_6499_p2 is absorbed into DSP mul_ln1118_1815_fu_6499_p2.
DSP Report: register mul_ln1118_1815_fu_6499_p2 is absorbed into DSP mul_ln1118_1815_fu_6499_p2.
DSP Report: operator mul_ln1118_1815_fu_6499_p2 is absorbed into DSP mul_ln1118_1815_fu_6499_p2.
DSP Report: Generating DSP mul_ln1118_1867_fu_5050_p2, operation Mode is: A''*(B:0x3fe68).
DSP Report: register mul_ln1118_1867_fu_5050_p2 is absorbed into DSP mul_ln1118_1867_fu_5050_p2.
DSP Report: register mul_ln1118_1867_fu_5050_p2 is absorbed into DSP mul_ln1118_1867_fu_5050_p2.
DSP Report: operator mul_ln1118_1867_fu_5050_p2 is absorbed into DSP mul_ln1118_1867_fu_5050_p2.
DSP Report: Generating DSP mul_ln1118_1894_fu_3105_p2, operation Mode is: A''*(B:0x3fe7b).
DSP Report: register mul_ln1118_1894_fu_3105_p2 is absorbed into DSP mul_ln1118_1894_fu_3105_p2.
DSP Report: register mul_ln1118_1894_fu_3105_p2 is absorbed into DSP mul_ln1118_1894_fu_3105_p2.
DSP Report: operator mul_ln1118_1894_fu_3105_p2 is absorbed into DSP mul_ln1118_1894_fu_3105_p2.
DSP Report: Generating DSP mul_ln1118_1844_fu_4468_p2, operation Mode is: A''*(B:0x3fe99).
DSP Report: register mul_ln1118_1844_fu_4468_p2 is absorbed into DSP mul_ln1118_1844_fu_4468_p2.
DSP Report: register mul_ln1118_1844_fu_4468_p2 is absorbed into DSP mul_ln1118_1844_fu_4468_p2.
DSP Report: operator mul_ln1118_1844_fu_4468_p2 is absorbed into DSP mul_ln1118_1844_fu_4468_p2.
DSP Report: Generating DSP mul_ln1118_1691_fu_3196_p2, operation Mode is: A''*(B:0x3ff91).
DSP Report: register mul_ln1118_1691_fu_3196_p2 is absorbed into DSP mul_ln1118_1691_fu_3196_p2.
DSP Report: register mul_ln1118_1691_fu_3196_p2 is absorbed into DSP mul_ln1118_1691_fu_3196_p2.
DSP Report: operator mul_ln1118_1691_fu_3196_p2 is absorbed into DSP mul_ln1118_1691_fu_3196_p2.
DSP Report: Generating DSP mul_ln1118_1845_fu_5654_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_1845_fu_5654_p2 is absorbed into DSP mul_ln1118_1845_fu_5654_p2.
DSP Report: register mul_ln1118_1845_fu_5654_p2 is absorbed into DSP mul_ln1118_1845_fu_5654_p2.
DSP Report: operator mul_ln1118_1845_fu_5654_p2 is absorbed into DSP mul_ln1118_1845_fu_5654_p2.
DSP Report: Generating DSP mul_ln1118_2649_fu_5365_p2, operation Mode is: A''*(B:0x43).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2649_fu_5365_p2.
DSP Report: register data_100_V_read_1_reg_37658688_reg is absorbed into DSP mul_ln1118_2649_fu_5365_p2.
DSP Report: operator mul_ln1118_2649_fu_5365_p2 is absorbed into DSP mul_ln1118_2649_fu_5365_p2.
DSP Report: Generating DSP add_ln703_3118_fu_37645783_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_3118_fu_37645783_p2 is absorbed into DSP add_ln703_3118_fu_37645783_p2.
DSP Report: operator add_ln703_3118_fu_37645783_p2 is absorbed into DSP add_ln703_3118_fu_37645783_p2.
DSP Report: Generating DSP mul_ln1118_1546_fu_3500_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_1546_fu_3500_p2 is absorbed into DSP mul_ln1118_1546_fu_3500_p2.
DSP Report: register mul_ln1118_1546_fu_3500_p2 is absorbed into DSP mul_ln1118_1546_fu_3500_p2.
DSP Report: operator mul_ln1118_1546_fu_3500_p2 is absorbed into DSP mul_ln1118_1546_fu_3500_p2.
DSP Report: Generating DSP mul_ln1118_1092_fu_5507_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_1092_fu_5507_p2 is absorbed into DSP mul_ln1118_1092_fu_5507_p2.
DSP Report: register mul_ln1118_1092_fu_5507_p2 is absorbed into DSP mul_ln1118_1092_fu_5507_p2.
DSP Report: operator mul_ln1118_1092_fu_5507_p2 is absorbed into DSP mul_ln1118_1092_fu_5507_p2.
DSP Report: Generating DSP add_ln703_2197_fu_37640088_p2, operation Mode is: C+A''*(B:0x3ff64).
DSP Report: register add_ln703_2197_fu_37640088_p2 is absorbed into DSP add_ln703_2197_fu_37640088_p2.
DSP Report: register add_ln703_2197_fu_37640088_p2 is absorbed into DSP add_ln703_2197_fu_37640088_p2.
DSP Report: operator add_ln703_2197_fu_37640088_p2 is absorbed into DSP add_ln703_2197_fu_37640088_p2.
DSP Report: operator mul_ln1118_1996_fu_2908_p2 is absorbed into DSP add_ln703_2197_fu_37640088_p2.
DSP Report: Generating DSP add_ln703_1789_fu_37637609_p2, operation Mode is: C+A''*(B:0x63).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP add_ln703_1789_fu_37637609_p2.
DSP Report: register data_71_V_read_1_reg_37659162_reg is absorbed into DSP add_ln703_1789_fu_37637609_p2.
DSP Report: operator add_ln703_1789_fu_37637609_p2 is absorbed into DSP add_ln703_1789_fu_37637609_p2.
DSP Report: operator mul_ln1118_1873_fu_6182_p2 is absorbed into DSP add_ln703_1789_fu_37637609_p2.
DSP Report: Generating DSP add_ln703_1790_fu_37637619_p2, operation Mode is: PCIN+A''*(B:0x45).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP add_ln703_1790_fu_37637619_p2.
DSP Report: register data_69_V_read_1_reg_37659196_reg is absorbed into DSP add_ln703_1790_fu_37637619_p2.
DSP Report: operator add_ln703_1790_fu_37637619_p2 is absorbed into DSP add_ln703_1790_fu_37637619_p2.
DSP Report: operator mul_ln1118_1820_fu_3976_p2 is absorbed into DSP add_ln703_1790_fu_37637619_p2.
DSP Report: Generating DSP mul_ln1118_1745_fu_3510_p2, operation Mode is: A''*(B:0x59).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1745_fu_3510_p2.
DSP Report: register data_66_V_read_1_reg_37659244_reg is absorbed into DSP mul_ln1118_1745_fu_3510_p2.
DSP Report: operator mul_ln1118_1745_fu_3510_p2 is absorbed into DSP mul_ln1118_1745_fu_3510_p2.
DSP Report: Generating DSP add_ln703_1788_fu_37637599_p2, operation Mode is: PCIN+A''*(B:0x79).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_1788_fu_37637599_p2.
DSP Report: register data_54_V_read_1_reg_37659445_reg is absorbed into DSP add_ln703_1788_fu_37637599_p2.
DSP Report: operator add_ln703_1788_fu_37637599_p2 is absorbed into DSP add_ln703_1788_fu_37637599_p2.
DSP Report: operator mul_ln1118_1444_fu_3709_p2 is absorbed into DSP add_ln703_1788_fu_37637599_p2.
DSP Report: Generating DSP mul_ln1118_2778_fu_3232_p2, operation Mode is: A''*(B:0x3ff11).
DSP Report: register mul_ln1118_2778_fu_3232_p2 is absorbed into DSP mul_ln1118_2778_fu_3232_p2.
DSP Report: register mul_ln1118_2778_fu_3232_p2 is absorbed into DSP mul_ln1118_2778_fu_3232_p2.
DSP Report: operator mul_ln1118_2778_fu_3232_p2 is absorbed into DSP mul_ln1118_2778_fu_3232_p2.
DSP Report: Generating DSP mul_ln1118_2276_fu_6005_p2, operation Mode is: A''*(B:0x16b).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2276_fu_6005_p2.
DSP Report: register data_86_V_read_1_reg_37658921_reg is absorbed into DSP mul_ln1118_2276_fu_6005_p2.
DSP Report: operator mul_ln1118_2276_fu_6005_p2 is absorbed into DSP mul_ln1118_2276_fu_6005_p2.
DSP Report: Generating DSP add_ln703_3706_fu_37649349_p2, operation Mode is: PCIN+A''*(B:0x1a4).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP add_ln703_3706_fu_37649349_p2.
DSP Report: register data_84_V_read_1_reg_37658951_reg is absorbed into DSP add_ln703_3706_fu_37649349_p2.
DSP Report: operator add_ln703_3706_fu_37649349_p2 is absorbed into DSP add_ln703_3706_fu_37649349_p2.
DSP Report: operator mul_ln1118_2218_fu_5273_p2 is absorbed into DSP add_ln703_3706_fu_37649349_p2.
DSP Report: Generating DSP mul_ln1118_2732_fu_2918_p2, operation Mode is: A''*(B:0x10c).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2732_fu_2918_p2.
DSP Report: register data_103_V_read_1_reg_37658644_reg is absorbed into DSP mul_ln1118_2732_fu_2918_p2.
DSP Report: operator mul_ln1118_2732_fu_2918_p2 is absorbed into DSP mul_ln1118_2732_fu_2918_p2.
DSP Report: Generating DSP add_ln703_2684_fu_37643030_p2, operation Mode is: PCIN+A''*(B:0x103).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP add_ln703_2684_fu_37643030_p2.
DSP Report: register data_98_V_read_1_reg_37658723_reg is absorbed into DSP add_ln703_2684_fu_37643030_p2.
DSP Report: operator add_ln703_2684_fu_37643030_p2 is absorbed into DSP add_ln703_2684_fu_37643030_p2.
DSP Report: operator mul_ln1118_2593_fu_3331_p2 is absorbed into DSP add_ln703_2684_fu_37643030_p2.
DSP Report: Generating DSP mul_ln1118_2556_fu_4887_p2, operation Mode is: A''*(B:0x3ff5b).
DSP Report: register mul_ln1118_2556_fu_4887_p2 is absorbed into DSP mul_ln1118_2556_fu_4887_p2.
DSP Report: register mul_ln1118_2556_fu_4887_p2 is absorbed into DSP mul_ln1118_2556_fu_4887_p2.
DSP Report: operator mul_ln1118_2556_fu_4887_p2 is absorbed into DSP mul_ln1118_2556_fu_4887_p2.
DSP Report: Generating DSP mul_ln1118_2662_fu_4534_p2, operation Mode is: A''*(B:0x3ff33).
DSP Report: register mul_ln1118_2662_fu_4534_p2 is absorbed into DSP mul_ln1118_2662_fu_4534_p2.
DSP Report: register mul_ln1118_2662_fu_4534_p2 is absorbed into DSP mul_ln1118_2662_fu_4534_p2.
DSP Report: operator mul_ln1118_2662_fu_4534_p2 is absorbed into DSP mul_ln1118_2662_fu_4534_p2.
DSP Report: Generating DSP add_ln703_2822_fu_37643935_p2, operation Mode is: C+(A2*(B:0x2b))'.
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP add_ln703_2822_fu_37643935_p2.
DSP Report: register mul_ln1118_1892_reg_11452918_reg is absorbed into DSP add_ln703_2822_fu_37643935_p2.
DSP Report: operator add_ln703_2822_fu_37643935_p2 is absorbed into DSP add_ln703_2822_fu_37643935_p2.
DSP Report: operator mul_ln1118_1892_fu_4674_p2 is absorbed into DSP add_ln703_2822_fu_37643935_p2.
DSP Report: Generating DSP mul_ln1118_1970_fu_2872_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_1970_fu_2872_p2 is absorbed into DSP mul_ln1118_1970_fu_2872_p2.
DSP Report: register mul_ln1118_1970_fu_2872_p2 is absorbed into DSP mul_ln1118_1970_fu_2872_p2.
DSP Report: operator mul_ln1118_1970_fu_2872_p2 is absorbed into DSP mul_ln1118_1970_fu_2872_p2.
DSP Report: Generating DSP add_ln703_2821_fu_37643925_p2, operation Mode is: C+A''*(B:0x57).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP add_ln703_2821_fu_37643925_p2.
DSP Report: register data_105_V_read_1_reg_37658612_reg is absorbed into DSP add_ln703_2821_fu_37643925_p2.
DSP Report: operator add_ln703_2821_fu_37643925_p2 is absorbed into DSP add_ln703_2821_fu_37643925_p2.
DSP Report: operator mul_ln1118_2789_fu_5584_p2 is absorbed into DSP add_ln703_2821_fu_37643925_p2.
DSP Report: Generating DSP mul_ln1118_1992_fu_3687_p2, operation Mode is: A''*(B:0x123).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1992_fu_3687_p2.
DSP Report: register data_76_V_read_1_reg_37659089_reg is absorbed into DSP mul_ln1118_1992_fu_3687_p2.
DSP Report: operator mul_ln1118_1992_fu_3687_p2 is absorbed into DSP mul_ln1118_1992_fu_3687_p2.
DSP Report: Generating DSP mul_ln1118_1521_fu_4371_p2, operation Mode is: A''*(B:0x3ff6c).
DSP Report: register mul_ln1118_1521_fu_4371_p2 is absorbed into DSP mul_ln1118_1521_fu_4371_p2.
DSP Report: register mul_ln1118_1521_fu_4371_p2 is absorbed into DSP mul_ln1118_1521_fu_4371_p2.
DSP Report: operator mul_ln1118_1521_fu_4371_p2 is absorbed into DSP mul_ln1118_1521_fu_4371_p2.
DSP Report: Generating DSP mul_ln1118_1682_fu_5240_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_1682_fu_5240_p2 is absorbed into DSP mul_ln1118_1682_fu_5240_p2.
DSP Report: register mul_ln1118_1682_fu_5240_p2 is absorbed into DSP mul_ln1118_1682_fu_5240_p2.
DSP Report: operator mul_ln1118_1682_fu_5240_p2 is absorbed into DSP mul_ln1118_1682_fu_5240_p2.
DSP Report: Generating DSP add_ln703_2072_fu_37639324_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2072_fu_37639324_p2 is absorbed into DSP add_ln703_2072_fu_37639324_p2.
DSP Report: Generating DSP mul_ln1118_1808_fu_3732_p2, operation Mode is: A''*(B:0x1b3).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1808_fu_3732_p2.
DSP Report: register data_69_V_read_1_reg_37659196_reg is absorbed into DSP mul_ln1118_1808_fu_3732_p2.
DSP Report: operator mul_ln1118_1808_fu_3732_p2 is absorbed into DSP mul_ln1118_1808_fu_3732_p2.
DSP Report: Generating DSP add_ln703_2070_fu_37639308_p2, operation Mode is: C+A''*(B:0x3fe41).
DSP Report: register add_ln703_2070_fu_37639308_p2 is absorbed into DSP add_ln703_2070_fu_37639308_p2.
DSP Report: register add_ln703_2070_fu_37639308_p2 is absorbed into DSP add_ln703_2070_fu_37639308_p2.
DSP Report: operator add_ln703_2070_fu_37639308_p2 is absorbed into DSP add_ln703_2070_fu_37639308_p2.
DSP Report: operator mul_ln1118_2393_fu_6272_p2 is absorbed into DSP add_ln703_2070_fu_37639308_p2.
DSP Report: Generating DSP add_ln703_3827_fu_37650085_p2, operation Mode is: C+A''*(B:0x10e).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP add_ln703_3827_fu_37650085_p2.
DSP Report: register data_84_V_read_1_reg_37658951_reg is absorbed into DSP add_ln703_3827_fu_37650085_p2.
DSP Report: operator add_ln703_3827_fu_37650085_p2 is absorbed into DSP add_ln703_3827_fu_37650085_p2.
DSP Report: operator mul_ln1118_2222_fu_4861_p2 is absorbed into DSP add_ln703_3827_fu_37650085_p2.
DSP Report: Generating DSP mul_ln1118_2404_fu_6241_p2, operation Mode is: A''*(B:0x162).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2404_fu_6241_p2.
DSP Report: register data_91_V_read_1_reg_37658840_reg is absorbed into DSP mul_ln1118_2404_fu_6241_p2.
DSP Report: operator mul_ln1118_2404_fu_6241_p2 is absorbed into DSP mul_ln1118_2404_fu_6241_p2.
DSP Report: Generating DSP add_ln703_2316_fu_37640873_p2, operation Mode is: PCIN+A''*(B:0x17f).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP add_ln703_2316_fu_37640873_p2.
DSP Report: register data_86_V_read_1_reg_37658921_reg is absorbed into DSP add_ln703_2316_fu_37640873_p2.
DSP Report: operator add_ln703_2316_fu_37640873_p2 is absorbed into DSP add_ln703_2316_fu_37640873_p2.
DSP Report: operator mul_ln1118_2264_fu_4969_p2 is absorbed into DSP add_ln703_2316_fu_37640873_p2.
DSP Report: Generating DSP add_ln703_2316_reg_37664080_reg, operation Mode is: PCIN+A''*(B:0x123).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP add_ln703_2316_reg_37664080_reg.
DSP Report: register data_90_V_read_1_reg_37658858_reg is absorbed into DSP add_ln703_2316_reg_37664080_reg.
DSP Report: register add_ln703_2316_reg_37664080_reg is absorbed into DSP add_ln703_2316_reg_37664080_reg.
DSP Report: operator add_ln703_2316_fu_37640873_p2 is absorbed into DSP add_ln703_2316_reg_37664080_reg.
DSP Report: operator mul_ln1118_2376_fu_4756_p2 is absorbed into DSP add_ln703_2316_reg_37664080_reg.
DSP Report: Generating DSP mul_ln1118_2265_fu_6136_p2, operation Mode is: A''*(B:0x3fef2).
DSP Report: register mul_ln1118_2265_fu_6136_p2 is absorbed into DSP mul_ln1118_2265_fu_6136_p2.
DSP Report: register mul_ln1118_2265_fu_6136_p2 is absorbed into DSP mul_ln1118_2265_fu_6136_p2.
DSP Report: operator mul_ln1118_2265_fu_6136_p2 is absorbed into DSP mul_ln1118_2265_fu_6136_p2.
DSP Report: Generating DSP mul_ln1118_2714_fu_2930_p2, operation Mode is: A''*(B:0x3fedd).
DSP Report: register mul_ln1118_2714_fu_2930_p2 is absorbed into DSP mul_ln1118_2714_fu_2930_p2.
DSP Report: register mul_ln1118_2714_fu_2930_p2 is absorbed into DSP mul_ln1118_2714_fu_2930_p2.
DSP Report: operator mul_ln1118_2714_fu_2930_p2 is absorbed into DSP mul_ln1118_2714_fu_2930_p2.
DSP Report: Generating DSP mul_ln1118_2486_fu_3453_p2, operation Mode is: A''*(B:0xcc).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2486_fu_3453_p2.
DSP Report: register data_94_V_read_1_reg_37658786_reg is absorbed into DSP mul_ln1118_2486_fu_3453_p2.
DSP Report: operator mul_ln1118_2486_fu_3453_p2 is absorbed into DSP mul_ln1118_2486_fu_3453_p2.
DSP Report: Generating DSP add_ln703_3344_fu_37647103_p2, operation Mode is: PCIN+A''*(B:0x8b).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP add_ln703_3344_fu_37647103_p2.
DSP Report: register data_75_V_read_1_reg_37659104_reg is absorbed into DSP add_ln703_3344_fu_37647103_p2.
DSP Report: operator add_ln703_3344_fu_37647103_p2 is absorbed into DSP add_ln703_3344_fu_37647103_p2.
DSP Report: operator mul_ln1118_1980_fu_3446_p2 is absorbed into DSP add_ln703_3344_fu_37647103_p2.
DSP Report: Generating DSP add_ln703_3344_reg_37665175_reg, operation Mode is: PCIN+A''*(B:0xc4).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP add_ln703_3344_reg_37665175_reg.
DSP Report: register data_90_V_read_1_reg_37658858_reg is absorbed into DSP add_ln703_3344_reg_37665175_reg.
DSP Report: register add_ln703_3344_reg_37665175_reg is absorbed into DSP add_ln703_3344_reg_37665175_reg.
DSP Report: operator add_ln703_3344_fu_37647103_p2 is absorbed into DSP add_ln703_3344_reg_37665175_reg.
DSP Report: operator mul_ln1118_2378_fu_5190_p2 is absorbed into DSP add_ln703_3344_reg_37665175_reg.
DSP Report: Generating DSP mul_ln1118_2546_fu_5735_p2, operation Mode is: A''*(B:0x3ff6c).
DSP Report: register mul_ln1118_2546_fu_5735_p2 is absorbed into DSP mul_ln1118_2546_fu_5735_p2.
DSP Report: register mul_ln1118_2546_fu_5735_p2 is absorbed into DSP mul_ln1118_2546_fu_5735_p2.
DSP Report: operator mul_ln1118_2546_fu_5735_p2 is absorbed into DSP mul_ln1118_2546_fu_5735_p2.
DSP Report: Generating DSP mul_ln1118_2748_fu_4082_p2, operation Mode is: A''*(B:0x3ff59).
DSP Report: register mul_ln1118_2748_fu_4082_p2 is absorbed into DSP mul_ln1118_2748_fu_4082_p2.
DSP Report: register mul_ln1118_2748_fu_4082_p2 is absorbed into DSP mul_ln1118_2748_fu_4082_p2.
DSP Report: operator mul_ln1118_2748_fu_4082_p2 is absorbed into DSP mul_ln1118_2748_fu_4082_p2.
DSP Report: Generating DSP mul_ln1118_2387_fu_3437_p2, operation Mode is: A''*(B:0xf3).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2387_fu_3437_p2.
DSP Report: register data_90_V_read_1_reg_37658858_reg is absorbed into DSP mul_ln1118_2387_fu_3437_p2.
DSP Report: operator mul_ln1118_2387_fu_3437_p2 is absorbed into DSP mul_ln1118_2387_fu_3437_p2.
DSP Report: Generating DSP add_ln703_3683_fu_37649227_p2, operation Mode is: C+A''*(B:0x3ff73).
DSP Report: register add_ln703_3683_fu_37649227_p2 is absorbed into DSP add_ln703_3683_fu_37649227_p2.
DSP Report: register add_ln703_3683_fu_37649227_p2 is absorbed into DSP add_ln703_3683_fu_37649227_p2.
DSP Report: operator add_ln703_3683_fu_37649227_p2 is absorbed into DSP add_ln703_3683_fu_37649227_p2.
DSP Report: operator mul_ln1118_2217_fu_4855_p2 is absorbed into DSP add_ln703_3683_fu_37649227_p2.
DSP Report: Generating DSP mul_ln1118_2160_fu_3138_p2, operation Mode is: A''*(B:0x3ff5f).
DSP Report: register mul_ln1118_2160_fu_3138_p2 is absorbed into DSP mul_ln1118_2160_fu_3138_p2.
DSP Report: register mul_ln1118_2160_fu_3138_p2 is absorbed into DSP mul_ln1118_2160_fu_3138_p2.
DSP Report: operator mul_ln1118_2160_fu_3138_p2 is absorbed into DSP mul_ln1118_2160_fu_3138_p2.
DSP Report: Generating DSP mul_ln1118_1840_fu_3533_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_1840_fu_3533_p2 is absorbed into DSP mul_ln1118_1840_fu_3533_p2.
DSP Report: register mul_ln1118_1840_fu_3533_p2 is absorbed into DSP mul_ln1118_1840_fu_3533_p2.
DSP Report: operator mul_ln1118_1840_fu_3533_p2 is absorbed into DSP mul_ln1118_1840_fu_3533_p2.
DSP Report: Generating DSP mul_ln1118_2397_fu_3051_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_2397_fu_3051_p2 is absorbed into DSP mul_ln1118_2397_fu_3051_p2.
DSP Report: register mul_ln1118_2397_fu_3051_p2 is absorbed into DSP mul_ln1118_2397_fu_3051_p2.
DSP Report: operator mul_ln1118_2397_fu_3051_p2 is absorbed into DSP mul_ln1118_2397_fu_3051_p2.
DSP Report: Generating DSP mul_ln1118_1787_fu_4340_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_1787_fu_4340_p2 is absorbed into DSP mul_ln1118_1787_fu_4340_p2.
DSP Report: register mul_ln1118_1787_fu_4340_p2 is absorbed into DSP mul_ln1118_1787_fu_4340_p2.
DSP Report: operator mul_ln1118_1787_fu_4340_p2 is absorbed into DSP mul_ln1118_1787_fu_4340_p2.
DSP Report: Generating DSP mul_ln1118_1064_fu_6455_p2, operation Mode is: A''*(B:0x131).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1064_fu_6455_p2.
DSP Report: register zext_ln1118_768_reg_37660709_reg is absorbed into DSP mul_ln1118_1064_fu_6455_p2.
DSP Report: operator mul_ln1118_1064_fu_6455_p2 is absorbed into DSP mul_ln1118_1064_fu_6455_p2.
DSP Report: Generating DSP add_ln703_3823_fu_37650053_p2, operation Mode is: PCIN+A''*(B:0x142).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_3823_fu_37650053_p2.
DSP Report: register data_40_V_read_1_reg_37659665_reg is absorbed into DSP add_ln703_3823_fu_37650053_p2.
DSP Report: operator add_ln703_3823_fu_37650053_p2 is absorbed into DSP add_ln703_3823_fu_37650053_p2.
DSP Report: operator mul_ln1118_1112_fu_5157_p2 is absorbed into DSP add_ln703_3823_fu_37650053_p2.
DSP Report: Generating DSP mul_ln1118_1568_fu_5888_p2, operation Mode is: A''*(B:0x186).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1568_fu_5888_p2.
DSP Report: register data_58_V_read_1_reg_37659377_reg is absorbed into DSP mul_ln1118_1568_fu_5888_p2.
DSP Report: operator mul_ln1118_1568_fu_5888_p2 is absorbed into DSP mul_ln1118_1568_fu_5888_p2.
DSP Report: Generating DSP add_ln703_3822_fu_37650043_p2, operation Mode is: PCIN+A''*(B:0x14f).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_3822_fu_37650043_p2.
DSP Report: register data_54_V_read_1_reg_37659445_reg is absorbed into DSP add_ln703_3822_fu_37650043_p2.
DSP Report: operator add_ln703_3822_fu_37650043_p2 is absorbed into DSP add_ln703_3822_fu_37650043_p2.
DSP Report: operator mul_ln1118_1461_fu_2961_p2 is absorbed into DSP add_ln703_3822_fu_37650043_p2.
DSP Report: Generating DSP add_ln703_3822_fu_37650043_p2, operation Mode is: PCIN+A''*(B:0x10d).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_3822_fu_37650043_p2.
DSP Report: register zext_ln1118_1101_reg_37660879_reg is absorbed into DSP add_ln703_3822_fu_37650043_p2.
DSP Report: operator add_ln703_3822_fu_37650043_p2 is absorbed into DSP add_ln703_3822_fu_37650043_p2.
DSP Report: operator mul_ln1118_1490_fu_4970_p2 is absorbed into DSP add_ln703_3822_fu_37650043_p2.
DSP Report: Generating DSP add_ln703_1891_fu_37638213_p2, operation Mode is: C+A''*(B:0x8e).
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP add_ln703_1891_fu_37638213_p2.
DSP Report: register data_72_V_read_1_reg_37659145_reg is absorbed into DSP add_ln703_1891_fu_37638213_p2.
DSP Report: operator add_ln703_1891_fu_37638213_p2 is absorbed into DSP add_ln703_1891_fu_37638213_p2.
DSP Report: operator mul_ln1118_1888_fu_5427_p2 is absorbed into DSP add_ln703_1891_fu_37638213_p2.
DSP Report: Generating DSP add_ln703_1891_fu_37638213_p2, operation Mode is: PCIN+A''*(B:0x85).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_1891_fu_37638213_p2.
DSP Report: register data_54_V_read_1_reg_37659445_reg is absorbed into DSP add_ln703_1891_fu_37638213_p2.
DSP Report: operator add_ln703_1891_fu_37638213_p2 is absorbed into DSP add_ln703_1891_fu_37638213_p2.
DSP Report: operator mul_ln1118_1433_fu_5269_p2 is absorbed into DSP add_ln703_1891_fu_37638213_p2.
DSP Report: Generating DSP mul_ln1118_979_reg_11452829_reg, operation Mode is: (A2*(B:0x3ffa7))'.
DSP Report: register mul_ln1118_979_reg_11452829_reg is absorbed into DSP mul_ln1118_979_reg_11452829_reg.
DSP Report: register mul_ln1118_979_reg_11452829_reg is absorbed into DSP mul_ln1118_979_reg_11452829_reg.
DSP Report: operator mul_ln1118_979_fu_3023_p2 is absorbed into DSP mul_ln1118_979_reg_11452829_reg.
DSP Report: Generating DSP mul_ln1118_2788_fu_4801_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_2788_fu_4801_p2 is absorbed into DSP mul_ln1118_2788_fu_4801_p2.
DSP Report: register mul_ln1118_2788_fu_4801_p2 is absorbed into DSP mul_ln1118_2788_fu_4801_p2.
DSP Report: operator mul_ln1118_2788_fu_4801_p2 is absorbed into DSP mul_ln1118_2788_fu_4801_p2.
DSP Report: Generating DSP mul_ln1118_2367_fu_4332_p2, operation Mode is: A''*(B:0x8b).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2367_fu_4332_p2.
DSP Report: register data_90_V_read_1_reg_37658858_reg is absorbed into DSP mul_ln1118_2367_fu_4332_p2.
DSP Report: operator mul_ln1118_2367_fu_4332_p2 is absorbed into DSP mul_ln1118_2367_fu_4332_p2.
DSP Report: Generating DSP mul_ln1118_754_fu_2800_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_754_fu_2800_p2 is absorbed into DSP mul_ln1118_754_fu_2800_p2.
DSP Report: register mul_ln1118_754_fu_2800_p2 is absorbed into DSP mul_ln1118_754_fu_2800_p2.
DSP Report: operator mul_ln1118_754_fu_2800_p2 is absorbed into DSP mul_ln1118_754_fu_2800_p2.
DSP Report: Generating DSP add_ln703_2739_fu_37643379_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2739_fu_37643379_p2 is absorbed into DSP add_ln703_2739_fu_37643379_p2.
DSP Report: Generating DSP add_ln703_3827_fu_37650085_p2, operation Mode is: C+A''*(B:0x1ef).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP add_ln703_3827_fu_37650085_p2.
DSP Report: register data_98_V_read_1_reg_37658723_reg is absorbed into DSP add_ln703_3827_fu_37650085_p2.
DSP Report: operator add_ln703_3827_fu_37650085_p2 is absorbed into DSP add_ln703_3827_fu_37650085_p2.
DSP Report: operator mul_ln1118_2616_fu_3013_p2 is absorbed into DSP add_ln703_3827_fu_37650085_p2.
DSP Report: Generating DSP mul_ln1118_2309_fu_6266_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_2309_fu_6266_p2 is absorbed into DSP mul_ln1118_2309_fu_6266_p2.
DSP Report: register mul_ln1118_2309_fu_6266_p2 is absorbed into DSP mul_ln1118_2309_fu_6266_p2.
DSP Report: operator mul_ln1118_2309_fu_6266_p2 is absorbed into DSP mul_ln1118_2309_fu_6266_p2.
DSP Report: Generating DSP mul_ln1118_2336_fu_4657_p2, operation Mode is: A''*(B:0x3ff51).
DSP Report: register mul_ln1118_2336_fu_4657_p2 is absorbed into DSP mul_ln1118_2336_fu_4657_p2.
DSP Report: register mul_ln1118_2336_fu_4657_p2 is absorbed into DSP mul_ln1118_2336_fu_4657_p2.
DSP Report: operator mul_ln1118_2336_fu_4657_p2 is absorbed into DSP mul_ln1118_2336_fu_4657_p2.
DSP Report: Generating DSP mul_ln1118_2370_fu_4335_p2, operation Mode is: A''*(B:0xb5).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2370_fu_4335_p2.
DSP Report: register data_90_V_read_1_reg_37658858_reg is absorbed into DSP mul_ln1118_2370_fu_4335_p2.
DSP Report: operator mul_ln1118_2370_fu_4335_p2 is absorbed into DSP mul_ln1118_2370_fu_4335_p2.
DSP Report: Generating DSP add_ln703_2908_fu_37644442_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2908_fu_37644442_p2 is absorbed into DSP add_ln703_2908_fu_37644442_p2.
DSP Report: register add_ln703_2908_fu_37644442_p2 is absorbed into DSP add_ln703_2908_fu_37644442_p2.
DSP Report: register add_ln703_2908_fu_37644442_p2 is absorbed into DSP add_ln703_2908_fu_37644442_p2.
DSP Report: register add_ln703_2908_fu_37644442_p2 is absorbed into DSP add_ln703_2908_fu_37644442_p2.
DSP Report: register add_ln703_2908_fu_37644442_p2 is absorbed into DSP add_ln703_2908_fu_37644442_p2.
DSP Report: operator add_ln703_2908_fu_37644442_p2 is absorbed into DSP add_ln703_2908_fu_37644442_p2.
DSP Report: Generating DSP add_ln703_2909_reg_37664715_reg, operation Mode is: C+A''*(B:0xce).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP add_ln703_2909_reg_37664715_reg.
DSP Report: register data_78_V_read_1_reg_37659055_reg is absorbed into DSP add_ln703_2909_reg_37664715_reg.
DSP Report: register add_ln703_2909_reg_37664715_reg is absorbed into DSP add_ln703_2909_reg_37664715_reg.
DSP Report: operator add_ln703_2909_fu_37644452_p2 is absorbed into DSP add_ln703_2909_reg_37664715_reg.
DSP Report: operator mul_ln1118_2054_fu_5362_p2 is absorbed into DSP add_ln703_2909_reg_37664715_reg.
DSP Report: Generating DSP mul_ln1118_1915_fu_4228_p2, operation Mode is: A''*(B:0x95).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1915_fu_4228_p2.
DSP Report: register data_73_V_read_1_reg_37659130_reg is absorbed into DSP mul_ln1118_1915_fu_4228_p2.
DSP Report: operator mul_ln1118_1915_fu_4228_p2 is absorbed into DSP mul_ln1118_1915_fu_4228_p2.
DSP Report: Generating DSP add_ln703_2906_fu_37644426_p2, operation Mode is: PCIN+A''*(B:0x9b).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_2906_fu_37644426_p2.
DSP Report: register data_67_V_read_1_reg_37659228_reg is absorbed into DSP add_ln703_2906_fu_37644426_p2.
DSP Report: operator add_ln703_2906_fu_37644426_p2 is absorbed into DSP add_ln703_2906_fu_37644426_p2.
DSP Report: operator mul_ln1118_1765_fu_3897_p2 is absorbed into DSP add_ln703_2906_fu_37644426_p2.
DSP Report: Generating DSP mul_ln1118_2598_fu_3710_p2, operation Mode is: A''*(B:0x3ff1d).
DSP Report: register mul_ln1118_2598_fu_3710_p2 is absorbed into DSP mul_ln1118_2598_fu_3710_p2.
DSP Report: register mul_ln1118_2598_fu_3710_p2 is absorbed into DSP mul_ln1118_2598_fu_3710_p2.
DSP Report: operator mul_ln1118_2598_fu_3710_p2 is absorbed into DSP mul_ln1118_2598_fu_3710_p2.
DSP Report: Generating DSP mul_ln1118_848_fu_3288_p2, operation Mode is: A''*(B:0x3feec).
DSP Report: register mul_ln1118_848_fu_3288_p2 is absorbed into DSP mul_ln1118_848_fu_3288_p2.
DSP Report: register mul_ln1118_848_fu_3288_p2 is absorbed into DSP mul_ln1118_848_fu_3288_p2.
DSP Report: operator mul_ln1118_848_fu_3288_p2 is absorbed into DSP mul_ln1118_848_fu_3288_p2.
DSP Report: Generating DSP mul_ln1118_2730_fu_6431_p2, operation Mode is: A''*(B:0x4c2).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2730_fu_6431_p2.
DSP Report: register data_102_V_read_1_reg_37658661_reg is absorbed into DSP mul_ln1118_2730_fu_6431_p2.
DSP Report: operator mul_ln1118_2730_fu_6431_p2 is absorbed into DSP mul_ln1118_2730_fu_6431_p2.
DSP Report: Generating DSP mul_ln1118_2658_fu_4960_p2, operation Mode is: A''*(B:0x3ff50).
DSP Report: register mul_ln1118_2658_fu_4960_p2 is absorbed into DSP mul_ln1118_2658_fu_4960_p2.
DSP Report: register mul_ln1118_2658_fu_4960_p2 is absorbed into DSP mul_ln1118_2658_fu_4960_p2.
DSP Report: operator mul_ln1118_2658_fu_4960_p2 is absorbed into DSP mul_ln1118_2658_fu_4960_p2.
DSP Report: Generating DSP mul_ln1118_2591_fu_3491_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_2591_fu_3491_p2 is absorbed into DSP mul_ln1118_2591_fu_3491_p2.
DSP Report: register mul_ln1118_2591_fu_3491_p2 is absorbed into DSP mul_ln1118_2591_fu_3491_p2.
DSP Report: operator mul_ln1118_2591_fu_3491_p2 is absorbed into DSP mul_ln1118_2591_fu_3491_p2.
DSP Report: Generating DSP add_ln703_2512_fu_37642013_p2, operation Mode is: C+A''*(B:0xc9).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP add_ln703_2512_fu_37642013_p2.
DSP Report: register data_105_V_read_1_reg_37658612_reg is absorbed into DSP add_ln703_2512_fu_37642013_p2.
DSP Report: operator add_ln703_2512_fu_37642013_p2 is absorbed into DSP add_ln703_2512_fu_37642013_p2.
DSP Report: operator mul_ln1118_2782_fu_3237_p2 is absorbed into DSP add_ln703_2512_fu_37642013_p2.
DSP Report: Generating DSP mul_ln1118_2849_fu_6335_p2, operation Mode is: A''*(B:0x26).
DSP Report: register data_107_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2849_fu_6335_p2.
DSP Report: register data_107_V_read_1_reg_37658578_reg is absorbed into DSP mul_ln1118_2849_fu_6335_p2.
DSP Report: operator mul_ln1118_2849_fu_6335_p2 is absorbed into DSP mul_ln1118_2849_fu_6335_p2.
DSP Report: Generating DSP add_ln703_3117_fu_37645773_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3117_fu_37645773_p2 is absorbed into DSP add_ln703_3117_fu_37645773_p2.
DSP Report: register add_ln703_3117_fu_37645773_p2 is absorbed into DSP add_ln703_3117_fu_37645773_p2.
DSP Report: register add_ln703_3117_fu_37645773_p2 is absorbed into DSP add_ln703_3117_fu_37645773_p2.
DSP Report: register add_ln703_3117_fu_37645773_p2 is absorbed into DSP add_ln703_3117_fu_37645773_p2.
DSP Report: register add_ln703_2908_fu_37644442_p2 is absorbed into DSP add_ln703_3117_fu_37645773_p2.
DSP Report: operator add_ln703_3117_fu_37645773_p2 is absorbed into DSP add_ln703_3117_fu_37645773_p2.
DSP Report: Generating DSP mul_ln1118_2697_fu_5255_p2, operation Mode is: A''*(B:0x3fd48).
DSP Report: register mul_ln1118_2697_fu_5255_p2 is absorbed into DSP mul_ln1118_2697_fu_5255_p2.
DSP Report: register mul_ln1118_2697_fu_5255_p2 is absorbed into DSP mul_ln1118_2697_fu_5255_p2.
DSP Report: operator mul_ln1118_2697_fu_5255_p2 is absorbed into DSP mul_ln1118_2697_fu_5255_p2.
DSP Report: Generating DSP mul_ln1118_2726_fu_4500_p2, operation Mode is: A''*(B:0x3fd79).
DSP Report: register mul_ln1118_2726_fu_4500_p2 is absorbed into DSP mul_ln1118_2726_fu_4500_p2.
DSP Report: register mul_ln1118_2726_fu_4500_p2 is absorbed into DSP mul_ln1118_2726_fu_4500_p2.
DSP Report: operator mul_ln1118_2726_fu_4500_p2 is absorbed into DSP mul_ln1118_2726_fu_4500_p2.
DSP Report: Generating DSP mul_ln1118_2692_fu_4545_p2, operation Mode is: A''*(B:0x3fecb).
DSP Report: register mul_ln1118_2692_fu_4545_p2 is absorbed into DSP mul_ln1118_2692_fu_4545_p2.
DSP Report: register mul_ln1118_2692_fu_4545_p2 is absorbed into DSP mul_ln1118_2692_fu_4545_p2.
DSP Report: operator mul_ln1118_2692_fu_4545_p2 is absorbed into DSP mul_ln1118_2692_fu_4545_p2.
DSP Report: Generating DSP mul_ln1118_2809_fu_2744_p2, operation Mode is: A''*(B:0x3feac).
DSP Report: register mul_ln1118_2809_fu_2744_p2 is absorbed into DSP mul_ln1118_2809_fu_2744_p2.
DSP Report: register mul_ln1118_2809_fu_2744_p2 is absorbed into DSP mul_ln1118_2809_fu_2744_p2.
DSP Report: operator mul_ln1118_2809_fu_2744_p2 is absorbed into DSP mul_ln1118_2809_fu_2744_p2.
DSP Report: Generating DSP mul_ln1118_2637_fu_3804_p2, operation Mode is: A''*(B:0x3fed9).
DSP Report: register mul_ln1118_2637_fu_3804_p2 is absorbed into DSP mul_ln1118_2637_fu_3804_p2.
DSP Report: register mul_ln1118_2637_fu_3804_p2 is absorbed into DSP mul_ln1118_2637_fu_3804_p2.
DSP Report: operator mul_ln1118_2637_fu_3804_p2 is absorbed into DSP mul_ln1118_2637_fu_3804_p2.
DSP Report: Generating DSP mul_ln1118_1988_fu_4037_p2, operation Mode is: A''*(B:0x3fec7).
DSP Report: register mul_ln1118_1988_fu_4037_p2 is absorbed into DSP mul_ln1118_1988_fu_4037_p2.
DSP Report: register mul_ln1118_1988_fu_4037_p2 is absorbed into DSP mul_ln1118_1988_fu_4037_p2.
DSP Report: operator mul_ln1118_1988_fu_4037_p2 is absorbed into DSP mul_ln1118_1988_fu_4037_p2.
DSP Report: Generating DSP add_ln703_3701_fu_37649317_p2, operation Mode is: C+A''*(B:0x351).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP add_ln703_3701_fu_37649317_p2.
DSP Report: register zext_ln1118_1687_reg_37660968_reg is absorbed into DSP add_ln703_3701_fu_37649317_p2.
DSP Report: operator add_ln703_3701_fu_37649317_p2 is absorbed into DSP add_ln703_3701_fu_37649317_p2.
DSP Report: operator mul_ln1118_2304_fu_4167_p2 is absorbed into DSP add_ln703_3701_fu_37649317_p2.
DSP Report: Generating DSP mul_ln1118_2331_fu_6205_p2, operation Mode is: A''*(B:0x3ff79).
DSP Report: register mul_ln1118_2331_fu_6205_p2 is absorbed into DSP mul_ln1118_2331_fu_6205_p2.
DSP Report: register mul_ln1118_2331_fu_6205_p2 is absorbed into DSP mul_ln1118_2331_fu_6205_p2.
DSP Report: operator mul_ln1118_2331_fu_6205_p2 is absorbed into DSP mul_ln1118_2331_fu_6205_p2.
DSP Report: Generating DSP mul_ln1118_2358_fu_4727_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln1118_2358_fu_4727_p2 is absorbed into DSP mul_ln1118_2358_fu_4727_p2.
DSP Report: register mul_ln1118_2358_fu_4727_p2 is absorbed into DSP mul_ln1118_2358_fu_4727_p2.
DSP Report: operator mul_ln1118_2358_fu_4727_p2 is absorbed into DSP mul_ln1118_2358_fu_4727_p2.
DSP Report: Generating DSP mul_ln1118_2092_fu_4145_p2, operation Mode is: A''*(B:0x3ff48).
DSP Report: register mul_ln1118_2092_fu_4145_p2 is absorbed into DSP mul_ln1118_2092_fu_4145_p2.
DSP Report: register mul_ln1118_2092_fu_4145_p2 is absorbed into DSP mul_ln1118_2092_fu_4145_p2.
DSP Report: operator mul_ln1118_2092_fu_4145_p2 is absorbed into DSP mul_ln1118_2092_fu_4145_p2.
DSP Report: Generating DSP add_ln703_1240_fu_37634081_p2, operation Mode is: C+A''*(B:0x79).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_1240_fu_37634081_p2.
DSP Report: register data_30_V_read_1_reg_37659801_reg is absorbed into DSP add_ln703_1240_fu_37634081_p2.
DSP Report: operator add_ln703_1240_fu_37634081_p2 is absorbed into DSP add_ln703_1240_fu_37634081_p2.
DSP Report: operator mul_ln1118_834_fu_4101_p2 is absorbed into DSP add_ln703_1240_fu_37634081_p2.
DSP Report: Generating DSP mul_ln1118_2083_fu_4977_p2, operation Mode is: A''*(B:0x3fd79).
DSP Report: register mul_ln1118_2083_fu_4977_p2 is absorbed into DSP mul_ln1118_2083_fu_4977_p2.
DSP Report: register mul_ln1118_2083_fu_4977_p2 is absorbed into DSP mul_ln1118_2083_fu_4977_p2.
DSP Report: operator mul_ln1118_2083_fu_4977_p2 is absorbed into DSP mul_ln1118_2083_fu_4977_p2.
DSP Report: Generating DSP add_ln703_780_reg_37662665_reg, operation Mode is: C+A''*(B:0x134).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_780_reg_37662665_reg.
DSP Report: register zext_ln1118_617_reg_37660541_reg is absorbed into DSP add_ln703_780_reg_37662665_reg.
DSP Report: register add_ln703_780_reg_37662665_reg is absorbed into DSP add_ln703_780_reg_37662665_reg.
DSP Report: operator add_ln703_780_fu_37631436_p2 is absorbed into DSP add_ln703_780_reg_37662665_reg.
DSP Report: operator mul_ln1118_870_fu_5797_p2 is absorbed into DSP add_ln703_780_reg_37662665_reg.
DSP Report: Generating DSP add_ln703_918_reg_37662710_reg, operation Mode is: C+A''*(B:0xda).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_918_reg_37662710_reg.
DSP Report: register data_36_V_read_1_reg_37659724_reg is absorbed into DSP add_ln703_918_reg_37662710_reg.
DSP Report: register add_ln703_918_reg_37662710_reg is absorbed into DSP add_ln703_918_reg_37662710_reg.
DSP Report: operator add_ln703_918_fu_37632083_p2 is absorbed into DSP add_ln703_918_reg_37662710_reg.
DSP Report: operator mul_ln1118_999_fu_2812_p2 is absorbed into DSP add_ln703_918_reg_37662710_reg.
DSP Report: Generating DSP add_ln703_3607_reg_37666080_reg, operation Mode is: C'+A''*(B:0x389).
DSP Report: register data_102_V_read_1_reg_37658661_reg is absorbed into DSP add_ln703_3607_reg_37666080_reg.
DSP Report: register zext_ln1118_1957_reg_37662571_reg is absorbed into DSP add_ln703_3607_reg_37666080_reg.
DSP Report: register add_ln703_3607_reg_37666080_reg is absorbed into DSP add_ln703_3607_reg_37666080_reg.
DSP Report: register add_ln703_3607_reg_37666080_reg is absorbed into DSP add_ln703_3607_reg_37666080_reg.
DSP Report: operator add_ln703_3607_fu_37656908_p2 is absorbed into DSP add_ln703_3607_reg_37666080_reg.
DSP Report: operator mul_ln1118_2722_fu_3606_p2 is absorbed into DSP add_ln703_3607_reg_37666080_reg.
DSP Report: Generating DSP mul_ln1118_1853_fu_3692_p2, operation Mode is: A''*(B:0x6f).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1853_fu_3692_p2.
DSP Report: register data_70_V_read_1_reg_37659179_reg is absorbed into DSP mul_ln1118_1853_fu_3692_p2.
DSP Report: operator mul_ln1118_1853_fu_3692_p2 is absorbed into DSP mul_ln1118_1853_fu_3692_p2.
DSP Report: Generating DSP add_ln703_3348_fu_37647125_p2, operation Mode is: C+A''*(B:0x3ff8c).
DSP Report: register add_ln703_3348_fu_37647125_p2 is absorbed into DSP add_ln703_3348_fu_37647125_p2.
DSP Report: register add_ln703_3348_fu_37647125_p2 is absorbed into DSP add_ln703_3348_fu_37647125_p2.
DSP Report: operator add_ln703_3348_fu_37647125_p2 is absorbed into DSP add_ln703_3348_fu_37647125_p2.
DSP Report: operator mul_ln1118_2407_fu_4713_p2 is absorbed into DSP add_ln703_3348_fu_37647125_p2.
DSP Report: Generating DSP mul_ln1118_2800_fu_4820_p2, operation Mode is: A''*(B:0xf1).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2800_fu_4820_p2.
DSP Report: register data_105_V_read_1_reg_37658612_reg is absorbed into DSP mul_ln1118_2800_fu_4820_p2.
DSP Report: operator mul_ln1118_2800_fu_4820_p2 is absorbed into DSP mul_ln1118_2800_fu_4820_p2.
DSP Report: Generating DSP add_ln703_3347_fu_37647119_p2, operation Mode is: PCIN+A''*(B:0x8c).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP add_ln703_3347_fu_37647119_p2.
DSP Report: register data_99_V_read_1_reg_37658705_reg is absorbed into DSP add_ln703_3347_fu_37647119_p2.
DSP Report: operator add_ln703_3347_fu_37647119_p2 is absorbed into DSP add_ln703_3347_fu_37647119_p2.
DSP Report: operator mul_ln1118_2629_fu_3794_p2 is absorbed into DSP add_ln703_3347_fu_37647119_p2.
DSP Report: Generating DSP add_ln703_3347_reg_37665180_reg, operation Mode is: PCIN+A''*(B:0x9c).
DSP Report: register data_101_V_read_int_reg_reg is absorbed into DSP add_ln703_3347_reg_37665180_reg.
DSP Report: register data_101_V_read_1_reg_37658674_reg is absorbed into DSP add_ln703_3347_reg_37665180_reg.
DSP Report: register add_ln703_3347_reg_37665180_reg is absorbed into DSP add_ln703_3347_reg_37665180_reg.
DSP Report: operator add_ln703_3347_fu_37647119_p2 is absorbed into DSP add_ln703_3347_reg_37665180_reg.
DSP Report: operator mul_ln1118_2684_fu_4556_p2 is absorbed into DSP add_ln703_3347_reg_37665180_reg.
DSP Report: Generating DSP mul_ln1118_1972_fu_5017_p2, operation Mode is: A2*(B:0x7a).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1972_fu_5017_p2.
DSP Report: operator mul_ln1118_1972_fu_5017_p2 is absorbed into DSP mul_ln1118_1972_fu_5017_p2.
DSP Report: Generating DSP add_ln703_2919_reg_37662289_reg, operation Mode is: PCIN+A2*(B:0x6c).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_2919_reg_37662289_reg.
DSP Report: register add_ln703_2919_reg_37662289_reg is absorbed into DSP add_ln703_2919_reg_37662289_reg.
DSP Report: operator add_ln703_2919_fu_37606742_p2 is absorbed into DSP add_ln703_2919_reg_37662289_reg.
DSP Report: operator mul_ln1118_1942_fu_4292_p2 is absorbed into DSP add_ln703_2919_reg_37662289_reg.
DSP Report: Generating DSP mul_ln1118_2257_fu_5561_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_2257_fu_5561_p2 is absorbed into DSP mul_ln1118_2257_fu_5561_p2.
DSP Report: register mul_ln1118_2257_fu_5561_p2 is absorbed into DSP mul_ln1118_2257_fu_5561_p2.
DSP Report: operator mul_ln1118_2257_fu_5561_p2 is absorbed into DSP mul_ln1118_2257_fu_5561_p2.
DSP Report: Generating DSP mul_ln1118_1791_fu_3930_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_1791_fu_3930_p2 is absorbed into DSP mul_ln1118_1791_fu_3930_p2.
DSP Report: register mul_ln1118_1791_fu_3930_p2 is absorbed into DSP mul_ln1118_1791_fu_3930_p2.
DSP Report: operator mul_ln1118_1791_fu_3930_p2 is absorbed into DSP mul_ln1118_1791_fu_3930_p2.
DSP Report: Generating DSP add_ln703_2914_fu_37644468_p2, operation Mode is: C+A''*(B:0x97).
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP add_ln703_2914_fu_37644468_p2.
DSP Report: register data_106_V_read_1_reg_37658594_reg is absorbed into DSP add_ln703_2914_fu_37644468_p2.
DSP Report: operator add_ln703_2914_fu_37644468_p2 is absorbed into DSP add_ln703_2914_fu_37644468_p2.
DSP Report: operator mul_ln1118_2821_fu_4584_p2 is absorbed into DSP add_ln703_2914_fu_37644468_p2.
DSP Report: Generating DSP add_ln703_2915_fu_37644478_p2, operation Mode is: PCIN+A''*(B:0xb8).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP add_ln703_2915_fu_37644478_p2.
DSP Report: register data_96_V_read_1_reg_37658756_reg is absorbed into DSP add_ln703_2915_fu_37644478_p2.
DSP Report: operator add_ln703_2915_fu_37644478_p2 is absorbed into DSP add_ln703_2915_fu_37644478_p2.
DSP Report: operator mul_ln1118_2537_fu_3961_p2 is absorbed into DSP add_ln703_2915_fu_37644478_p2.
DSP Report: Generating DSP mul_ln1118_2476_fu_6563_p2, operation Mode is: A''*(B:0xe9).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2476_fu_6563_p2.
DSP Report: register data_94_V_read_1_reg_37658786_reg is absorbed into DSP mul_ln1118_2476_fu_6563_p2.
DSP Report: operator mul_ln1118_2476_fu_6563_p2 is absorbed into DSP mul_ln1118_2476_fu_6563_p2.
DSP Report: Generating DSP add_ln703_2913_fu_37644458_p2, operation Mode is: PCIN+A''*(B:0xdb).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP add_ln703_2913_fu_37644458_p2.
DSP Report: register data_92_V_read_1_reg_37658821_reg is absorbed into DSP add_ln703_2913_fu_37644458_p2.
DSP Report: operator add_ln703_2913_fu_37644458_p2 is absorbed into DSP add_ln703_2913_fu_37644458_p2.
DSP Report: operator mul_ln1118_2425_fu_5728_p2 is absorbed into DSP add_ln703_2913_fu_37644458_p2.
DSP Report: Generating DSP mul_ln1118_1462_fu_6073_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_1462_fu_6073_p2 is absorbed into DSP mul_ln1118_1462_fu_6073_p2.
DSP Report: register mul_ln1118_1462_fu_6073_p2 is absorbed into DSP mul_ln1118_1462_fu_6073_p2.
DSP Report: operator mul_ln1118_1462_fu_6073_p2 is absorbed into DSP mul_ln1118_1462_fu_6073_p2.
DSP Report: Generating DSP add_ln703_2080_fu_37639368_p2, operation Mode is: C+A''*(B:0xd3).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP add_ln703_2080_fu_37639368_p2.
DSP Report: register data_81_V_read_1_reg_37659001_reg is absorbed into DSP add_ln703_2080_fu_37639368_p2.
DSP Report: operator add_ln703_2080_fu_37639368_p2 is absorbed into DSP add_ln703_2080_fu_37639368_p2.
DSP Report: operator mul_ln1118_2118_fu_5733_p2 is absorbed into DSP add_ln703_2080_fu_37639368_p2.
DSP Report: Generating DSP add_ln703_2081_reg_37663810_reg, operation Mode is: PCIN+A''*(B:0xab).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP add_ln703_2081_reg_37663810_reg.
DSP Report: register data_78_V_read_1_reg_37659055_reg is absorbed into DSP add_ln703_2081_reg_37663810_reg.
DSP Report: register add_ln703_2081_reg_37663810_reg is absorbed into DSP add_ln703_2081_reg_37663810_reg.
DSP Report: operator add_ln703_2081_fu_37639378_p2 is absorbed into DSP add_ln703_2081_reg_37663810_reg.
DSP Report: operator mul_ln1118_2047_fu_4884_p2 is absorbed into DSP add_ln703_2081_reg_37663810_reg.
DSP Report: Generating DSP mul_ln1118_1782_fu_3493_p2, operation Mode is: A''*(B:0xbd).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1782_fu_3493_p2.
DSP Report: register data_68_V_read_1_reg_37659212_reg is absorbed into DSP mul_ln1118_1782_fu_3493_p2.
DSP Report: operator mul_ln1118_1782_fu_3493_p2 is absorbed into DSP mul_ln1118_1782_fu_3493_p2.
DSP Report: Generating DSP add_ln703_2079_reg_37663805_reg, operation Mode is: (PCIN+A'':B''+C')'.
DSP Report: register add_ln703_2079_reg_37663805_reg is absorbed into DSP add_ln703_2079_reg_37663805_reg.
DSP Report: register add_ln703_2079_reg_37663805_reg is absorbed into DSP add_ln703_2079_reg_37663805_reg.
DSP Report: register add_ln703_2079_reg_37663805_reg is absorbed into DSP add_ln703_2079_reg_37663805_reg.
DSP Report: register add_ln703_2079_reg_37663805_reg is absorbed into DSP add_ln703_2079_reg_37663805_reg.
DSP Report: register add_ln703_2079_reg_37663805_reg is absorbed into DSP add_ln703_2079_reg_37663805_reg.
DSP Report: register add_ln703_2079_reg_37663805_reg is absorbed into DSP add_ln703_2079_reg_37663805_reg.
DSP Report: operator add_ln703_2079_fu_37639362_p2 is absorbed into DSP add_ln703_2079_reg_37663805_reg.
DSP Report: Generating DSP mul_ln1118_2164_fu_5782_p2, operation Mode is: A''*(B:0x3ff4b).
DSP Report: register mul_ln1118_2164_fu_5782_p2 is absorbed into DSP mul_ln1118_2164_fu_5782_p2.
DSP Report: register mul_ln1118_2164_fu_5782_p2 is absorbed into DSP mul_ln1118_2164_fu_5782_p2.
DSP Report: operator mul_ln1118_2164_fu_5782_p2 is absorbed into DSP mul_ln1118_2164_fu_5782_p2.
DSP Report: Generating DSP mul_ln1118_1965_fu_5831_p2, operation Mode is: A''*(B:0x3ff58).
DSP Report: register mul_ln1118_1965_fu_5831_p2 is absorbed into DSP mul_ln1118_1965_fu_5831_p2.
DSP Report: register mul_ln1118_1965_fu_5831_p2 is absorbed into DSP mul_ln1118_1965_fu_5831_p2.
DSP Report: operator mul_ln1118_1965_fu_5831_p2 is absorbed into DSP mul_ln1118_1965_fu_5831_p2.
DSP Report: Generating DSP mul_ln1118_2665_fu_4991_p2, operation Mode is: A''*(B:0x3fd3d).
DSP Report: register mul_ln1118_2665_fu_4991_p2 is absorbed into DSP mul_ln1118_2665_fu_4991_p2.
DSP Report: register mul_ln1118_2665_fu_4991_p2 is absorbed into DSP mul_ln1118_2665_fu_4991_p2.
DSP Report: operator mul_ln1118_2665_fu_4991_p2 is absorbed into DSP mul_ln1118_2665_fu_4991_p2.
DSP Report: Generating DSP mul_ln1118_2560_fu_3272_p2, operation Mode is: A''*(B:0x3fe76).
DSP Report: register mul_ln1118_2560_fu_3272_p2 is absorbed into DSP mul_ln1118_2560_fu_3272_p2.
DSP Report: register mul_ln1118_2560_fu_3272_p2 is absorbed into DSP mul_ln1118_2560_fu_3272_p2.
DSP Report: operator mul_ln1118_2560_fu_3272_p2 is absorbed into DSP mul_ln1118_2560_fu_3272_p2.
DSP Report: Generating DSP mul_ln1118_2470_fu_5781_p2, operation Mode is: A''*(B:0x3ff73).
DSP Report: register mul_ln1118_2470_fu_5781_p2 is absorbed into DSP mul_ln1118_2470_fu_5781_p2.
DSP Report: register mul_ln1118_2470_fu_5781_p2 is absorbed into DSP mul_ln1118_2470_fu_5781_p2.
DSP Report: operator mul_ln1118_2470_fu_5781_p2 is absorbed into DSP mul_ln1118_2470_fu_5781_p2.
DSP Report: Generating DSP mul_ln1118_2359_fu_4729_p2, operation Mode is: A''*(B:0x3ff3a).
DSP Report: register mul_ln1118_2359_fu_4729_p2 is absorbed into DSP mul_ln1118_2359_fu_4729_p2.
DSP Report: register mul_ln1118_2359_fu_4729_p2 is absorbed into DSP mul_ln1118_2359_fu_4729_p2.
DSP Report: operator mul_ln1118_2359_fu_4729_p2 is absorbed into DSP mul_ln1118_2359_fu_4729_p2.
DSP Report: Generating DSP mul_ln1118_2389_fu_3715_p2, operation Mode is: A''*(B:0x3ff5a).
DSP Report: register mul_ln1118_2389_fu_3715_p2 is absorbed into DSP mul_ln1118_2389_fu_3715_p2.
DSP Report: register mul_ln1118_2389_fu_3715_p2 is absorbed into DSP mul_ln1118_2389_fu_3715_p2.
DSP Report: operator mul_ln1118_2389_fu_3715_p2 is absorbed into DSP mul_ln1118_2389_fu_3715_p2.
DSP Report: Generating DSP mul_ln1118_1679_fu_6286_p2, operation Mode is: A''*(B:0x91).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1679_fu_6286_p2.
DSP Report: register data_63_V_read_1_reg_37659295_reg is absorbed into DSP mul_ln1118_1679_fu_6286_p2.
DSP Report: operator mul_ln1118_1679_fu_6286_p2 is absorbed into DSP mul_ln1118_1679_fu_6286_p2.
DSP Report: Generating DSP add_ln703_3759_fu_37649681_p2, operation Mode is: PCIN+A''*(B:0xb3).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP add_ln703_3759_fu_37649681_p2.
DSP Report: register data_86_V_read_1_reg_37658921_reg is absorbed into DSP add_ln703_3759_fu_37649681_p2.
DSP Report: operator add_ln703_3759_fu_37649681_p2 is absorbed into DSP add_ln703_3759_fu_37649681_p2.
DSP Report: operator mul_ln1118_2277_fu_3846_p2 is absorbed into DSP add_ln703_3759_fu_37649681_p2.
DSP Report: Generating DSP mul_ln1118_2838_fu_2903_p2, operation Mode is: A''*(B:0x3ff37).
DSP Report: register mul_ln1118_2838_fu_2903_p2 is absorbed into DSP mul_ln1118_2838_fu_2903_p2.
DSP Report: register mul_ln1118_2838_fu_2903_p2 is absorbed into DSP mul_ln1118_2838_fu_2903_p2.
DSP Report: operator mul_ln1118_2838_fu_2903_p2 is absorbed into DSP mul_ln1118_2838_fu_2903_p2.
DSP Report: Generating DSP mul_ln1118_1989_fu_3951_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln1118_1989_fu_3951_p2 is absorbed into DSP mul_ln1118_1989_fu_3951_p2.
DSP Report: register mul_ln1118_1989_fu_3951_p2 is absorbed into DSP mul_ln1118_1989_fu_3951_p2.
DSP Report: operator mul_ln1118_1989_fu_3951_p2 is absorbed into DSP mul_ln1118_1989_fu_3951_p2.
DSP Report: Generating DSP mul_ln1118_1478_fu_4112_p2, operation Mode is: A''*(B:0x3fe14).
DSP Report: register mul_ln1118_1478_fu_4112_p2 is absorbed into DSP mul_ln1118_1478_fu_4112_p2.
DSP Report: register mul_ln1118_1478_fu_4112_p2 is absorbed into DSP mul_ln1118_1478_fu_4112_p2.
DSP Report: operator mul_ln1118_1478_fu_4112_p2 is absorbed into DSP mul_ln1118_1478_fu_4112_p2.
DSP Report: Generating DSP add_ln703_3238_fu_37646445_p2, operation Mode is: C+A''*(B:0x247).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP add_ln703_3238_fu_37646445_p2.
DSP Report: register data_94_V_read_1_reg_37658786_reg is absorbed into DSP add_ln703_3238_fu_37646445_p2.
DSP Report: operator add_ln703_3238_fu_37646445_p2 is absorbed into DSP add_ln703_3238_fu_37646445_p2.
DSP Report: operator mul_ln1118_2484_fu_3451_p2 is absorbed into DSP add_ln703_3238_fu_37646445_p2.
DSP Report: Generating DSP mul_ln1118_2682_fu_5670_p2, operation Mode is: A''*(B:0x3fd38).
DSP Report: register mul_ln1118_2682_fu_5670_p2 is absorbed into DSP mul_ln1118_2682_fu_5670_p2.
DSP Report: register mul_ln1118_2682_fu_5670_p2 is absorbed into DSP mul_ln1118_2682_fu_5670_p2.
DSP Report: operator mul_ln1118_2682_fu_5670_p2 is absorbed into DSP mul_ln1118_2682_fu_5670_p2.
DSP Report: Generating DSP mul_ln1118_2180_fu_2875_p2, operation Mode is: A''*(B:0x3fdf7).
DSP Report: register mul_ln1118_2180_fu_2875_p2 is absorbed into DSP mul_ln1118_2180_fu_2875_p2.
DSP Report: register mul_ln1118_2180_fu_2875_p2 is absorbed into DSP mul_ln1118_2180_fu_2875_p2.
DSP Report: operator mul_ln1118_2180_fu_2875_p2 is absorbed into DSP mul_ln1118_2180_fu_2875_p2.
DSP Report: Generating DSP add_ln703_3827_reg_37665690_reg, operation Mode is: C+A''*(B:0x129).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP add_ln703_3827_reg_37665690_reg.
DSP Report: register data_90_V_read_1_reg_37658858_reg is absorbed into DSP add_ln703_3827_reg_37665690_reg.
DSP Report: register add_ln703_3827_reg_37665690_reg is absorbed into DSP add_ln703_3827_reg_37665690_reg.
DSP Report: operator add_ln703_3827_fu_37650085_p2 is absorbed into DSP add_ln703_3827_reg_37665690_reg.
DSP Report: operator mul_ln1118_2392_fu_5995_p2 is absorbed into DSP add_ln703_3827_reg_37665690_reg.
DSP Report: Generating DSP mul_ln1118_2338_fu_3116_p2, operation Mode is: A''*(B:0xbf).
DSP Report: register data_89_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2338_fu_3116_p2.
DSP Report: register data_89_V_read_1_reg_37658876_reg is absorbed into DSP mul_ln1118_2338_fu_3116_p2.
DSP Report: operator mul_ln1118_2338_fu_3116_p2 is absorbed into DSP mul_ln1118_2338_fu_3116_p2.
DSP Report: Generating DSP add_ln703_2685_fu_37643040_p2, operation Mode is: C+A''*(B:0x3ff76).
DSP Report: register add_ln703_2685_fu_37643040_p2 is absorbed into DSP add_ln703_2685_fu_37643040_p2.
DSP Report: register add_ln703_2685_fu_37643040_p2 is absorbed into DSP add_ln703_2685_fu_37643040_p2.
DSP Report: operator add_ln703_2685_fu_37643040_p2 is absorbed into DSP add_ln703_2685_fu_37643040_p2.
DSP Report: operator mul_ln1118_2252_fu_5538_p2 is absorbed into DSP add_ln703_2685_fu_37643040_p2.
DSP Report: Generating DSP mul_ln1118_2532_fu_5087_p2, operation Mode is: A''*(B:0x10a).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2532_fu_5087_p2.
DSP Report: register data_96_V_read_1_reg_37658756_reg is absorbed into DSP mul_ln1118_2532_fu_5087_p2.
DSP Report: operator mul_ln1118_2532_fu_5087_p2 is absorbed into DSP mul_ln1118_2532_fu_5087_p2.
DSP Report: Generating DSP add_ln703_2682_fu_37643014_p2, operation Mode is: PCIN+A''*(B:0x115).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP add_ln703_2682_fu_37643014_p2.
DSP Report: register data_91_V_read_1_reg_37658840_reg is absorbed into DSP add_ln703_2682_fu_37643014_p2.
DSP Report: operator add_ln703_2682_fu_37643014_p2 is absorbed into DSP add_ln703_2682_fu_37643014_p2.
DSP Report: operator mul_ln1118_2396_fu_3135_p2 is absorbed into DSP add_ln703_2682_fu_37643014_p2.
DSP Report: Generating DSP add_ln703_1891_reg_37663590_reg, operation Mode is: C+A''*(B:0xec).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_1891_reg_37663590_reg.
DSP Report: register data_67_V_read_1_reg_37659228_reg is absorbed into DSP add_ln703_1891_reg_37663590_reg.
DSP Report: register add_ln703_1891_reg_37663590_reg is absorbed into DSP add_ln703_1891_reg_37663590_reg.
DSP Report: operator add_ln703_1891_fu_37638213_p2 is absorbed into DSP add_ln703_1891_reg_37663590_reg.
DSP Report: operator mul_ln1118_1761_fu_5565_p2 is absorbed into DSP add_ln703_1891_reg_37663590_reg.
DSP Debug: swapped A/B pins for adder 0xcb569de0
DSP Report: Generating DSP mul_ln1118_1936_fu_4250_p2, operation Mode is: A''*(B:0x3ff07).
DSP Report: register mul_ln1118_1936_fu_4250_p2 is absorbed into DSP mul_ln1118_1936_fu_4250_p2.
DSP Report: register mul_ln1118_1936_fu_4250_p2 is absorbed into DSP mul_ln1118_1936_fu_4250_p2.
DSP Report: operator mul_ln1118_1936_fu_4250_p2 is absorbed into DSP mul_ln1118_1936_fu_4250_p2.
DSP Report: Generating DSP mul_ln1118_1964_fu_5913_p2, operation Mode is: A''*(B:0x3ff55).
DSP Report: register mul_ln1118_1964_fu_5913_p2 is absorbed into DSP mul_ln1118_1964_fu_5913_p2.
DSP Report: register mul_ln1118_1964_fu_5913_p2 is absorbed into DSP mul_ln1118_1964_fu_5913_p2.
DSP Report: operator mul_ln1118_1964_fu_5913_p2 is absorbed into DSP mul_ln1118_1964_fu_5913_p2.
DSP Report: Generating DSP mul_ln1118_1355_fu_4252_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_1355_fu_4252_p2 is absorbed into DSP mul_ln1118_1355_fu_4252_p2.
DSP Report: register mul_ln1118_1355_fu_4252_p2 is absorbed into DSP mul_ln1118_1355_fu_4252_p2.
DSP Report: operator mul_ln1118_1355_fu_4252_p2 is absorbed into DSP mul_ln1118_1355_fu_4252_p2.
DSP Report: Generating DSP mul_ln1118_1520_fu_4923_p2, operation Mode is: A''*(B:0x3ff27).
DSP Report: register mul_ln1118_1520_fu_4923_p2 is absorbed into DSP mul_ln1118_1520_fu_4923_p2.
DSP Report: register mul_ln1118_1520_fu_4923_p2 is absorbed into DSP mul_ln1118_1520_fu_4923_p2.
DSP Report: operator mul_ln1118_1520_fu_4923_p2 is absorbed into DSP mul_ln1118_1520_fu_4923_p2.
DSP Report: Generating DSP mul_ln1118_1860_fu_3111_p2, operation Mode is: A''*(B:0x3ff19).
DSP Report: register mul_ln1118_1860_fu_3111_p2 is absorbed into DSP mul_ln1118_1860_fu_3111_p2.
DSP Report: register mul_ln1118_1860_fu_3111_p2 is absorbed into DSP mul_ln1118_1860_fu_3111_p2.
DSP Report: operator mul_ln1118_1860_fu_3111_p2 is absorbed into DSP mul_ln1118_1860_fu_3111_p2.
DSP Report: Generating DSP mul_ln1118_2664_fu_4967_p2, operation Mode is: A''*(B:0x15b).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2664_fu_4967_p2.
DSP Report: register data_100_V_read_1_reg_37658688_reg is absorbed into DSP mul_ln1118_2664_fu_4967_p2.
DSP Report: operator mul_ln1118_2664_fu_4967_p2 is absorbed into DSP mul_ln1118_2664_fu_4967_p2.
DSP Report: Generating DSP add_ln703_3830_fu_37650091_p2, operation Mode is: PCIN+A''*(B:0x1f1).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP add_ln703_3830_fu_37650091_p2.
DSP Report: register data_99_V_read_1_reg_37658705_reg is absorbed into DSP add_ln703_3830_fu_37650091_p2.
DSP Report: operator add_ln703_3830_fu_37650091_p2 is absorbed into DSP add_ln703_3830_fu_37650091_p2.
DSP Report: operator mul_ln1118_2639_fu_3040_p2 is absorbed into DSP add_ln703_3830_fu_37650091_p2.
DSP Report: Generating DSP mul_ln1118_2860_fu_5963_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_2860_fu_5963_p2 is absorbed into DSP mul_ln1118_2860_fu_5963_p2.
DSP Report: register mul_ln1118_2860_fu_5963_p2 is absorbed into DSP mul_ln1118_2860_fu_5963_p2.
DSP Report: operator mul_ln1118_2860_fu_5963_p2 is absorbed into DSP mul_ln1118_2860_fu_5963_p2.
DSP Report: Generating DSP add_ln703_3808_fu_37649963_p2, operation Mode is: C+A''*(B:0x3ff7a).
DSP Report: register add_ln703_3808_fu_37649963_p2 is absorbed into DSP add_ln703_3808_fu_37649963_p2.
DSP Report: register add_ln703_3808_fu_37649963_p2 is absorbed into DSP add_ln703_3808_fu_37649963_p2.
DSP Report: operator add_ln703_3808_fu_37649963_p2 is absorbed into DSP add_ln703_3808_fu_37649963_p2.
DSP Report: operator mul_ln1118_2840_fu_5027_p2 is absorbed into DSP add_ln703_3808_fu_37649963_p2.
DSP Report: Generating DSP mul_ln1118_2780_fu_4007_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln1118_2780_fu_4007_p2 is absorbed into DSP mul_ln1118_2780_fu_4007_p2.
DSP Report: register mul_ln1118_2780_fu_4007_p2 is absorbed into DSP mul_ln1118_2780_fu_4007_p2.
DSP Report: operator mul_ln1118_2780_fu_4007_p2 is absorbed into DSP mul_ln1118_2780_fu_4007_p2.
DSP Report: Generating DSP mul_ln1118_1852_fu_5870_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_1852_fu_5870_p2 is absorbed into DSP mul_ln1118_1852_fu_5870_p2.
DSP Report: register mul_ln1118_1852_fu_5870_p2 is absorbed into DSP mul_ln1118_1852_fu_5870_p2.
DSP Report: operator mul_ln1118_1852_fu_5870_p2 is absorbed into DSP mul_ln1118_1852_fu_5870_p2.
DSP Report: Generating DSP mul_ln1118_1924_fu_6299_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_1924_fu_6299_p2 is absorbed into DSP mul_ln1118_1924_fu_6299_p2.
DSP Report: register mul_ln1118_1924_fu_6299_p2 is absorbed into DSP mul_ln1118_1924_fu_6299_p2.
DSP Report: operator mul_ln1118_1924_fu_6299_p2 is absorbed into DSP mul_ln1118_1924_fu_6299_p2.
DSP Report: Generating DSP mul_ln1118_1823_fu_5812_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_1823_fu_5812_p2 is absorbed into DSP mul_ln1118_1823_fu_5812_p2.
DSP Report: register mul_ln1118_1823_fu_5812_p2 is absorbed into DSP mul_ln1118_1823_fu_5812_p2.
DSP Report: operator mul_ln1118_1823_fu_5812_p2 is absorbed into DSP mul_ln1118_1823_fu_5812_p2.
DSP Report: Generating DSP mul_ln1118_2820_fu_4776_p2, operation Mode is: A''*(B:0x52).
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2820_fu_4776_p2.
DSP Report: register data_106_V_read_1_reg_37658594_reg is absorbed into DSP mul_ln1118_2820_fu_4776_p2.
DSP Report: operator mul_ln1118_2820_fu_4776_p2 is absorbed into DSP mul_ln1118_2820_fu_4776_p2.
DSP Report: Generating DSP mul_ln1118_1866_fu_6379_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_1866_fu_6379_p2 is absorbed into DSP mul_ln1118_1866_fu_6379_p2.
DSP Report: register mul_ln1118_1866_fu_6379_p2 is absorbed into DSP mul_ln1118_1866_fu_6379_p2.
DSP Report: operator mul_ln1118_1866_fu_6379_p2 is absorbed into DSP mul_ln1118_1866_fu_6379_p2.
DSP Report: Generating DSP mul_ln1118_1999_fu_5641_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_1999_fu_5641_p2 is absorbed into DSP mul_ln1118_1999_fu_5641_p2.
DSP Report: register mul_ln1118_1999_fu_5641_p2 is absorbed into DSP mul_ln1118_1999_fu_5641_p2.
DSP Report: operator mul_ln1118_1999_fu_5641_p2 is absorbed into DSP mul_ln1118_1999_fu_5641_p2.
DSP Report: Generating DSP add_ln703_2880_fu_37644289_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2880_fu_37644289_p2 is absorbed into DSP add_ln703_2880_fu_37644289_p2.
DSP Report: Generating DSP mul_ln1118_2069_fu_4963_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_2069_fu_4963_p2 is absorbed into DSP mul_ln1118_2069_fu_4963_p2.
DSP Report: register mul_ln1118_2069_fu_4963_p2 is absorbed into DSP mul_ln1118_2069_fu_4963_p2.
DSP Report: operator mul_ln1118_2069_fu_4963_p2 is absorbed into DSP mul_ln1118_2069_fu_4963_p2.
DSP Report: Generating DSP add_ln703_3776_fu_37649787_p2, operation Mode is: C+A''*(B:0x57).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP add_ln703_3776_fu_37649787_p2.
DSP Report: register data_92_V_read_1_reg_37658821_reg is absorbed into DSP add_ln703_3776_fu_37649787_p2.
DSP Report: operator add_ln703_3776_fu_37649787_p2 is absorbed into DSP add_ln703_3776_fu_37649787_p2.
DSP Report: operator mul_ln1118_2444_fu_2838_p2 is absorbed into DSP add_ln703_3776_fu_37649787_p2.
DSP Report: Generating DSP mul_ln1118_2415_fu_2773_p2, operation Mode is: A''*(B:0x5b).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2415_fu_2773_p2.
DSP Report: register data_91_V_read_1_reg_37658840_reg is absorbed into DSP mul_ln1118_2415_fu_2773_p2.
DSP Report: operator mul_ln1118_2415_fu_2773_p2 is absorbed into DSP mul_ln1118_2415_fu_2773_p2.
DSP Report: Generating DSP mul_ln1118_1560_fu_6571_p2, operation Mode is: A''*(B:0x3ff4c).
DSP Report: register mul_ln1118_1560_fu_6571_p2 is absorbed into DSP mul_ln1118_1560_fu_6571_p2.
DSP Report: register mul_ln1118_1560_fu_6571_p2 is absorbed into DSP mul_ln1118_1560_fu_6571_p2.
DSP Report: operator mul_ln1118_1560_fu_6571_p2 is absorbed into DSP mul_ln1118_1560_fu_6571_p2.
DSP Report: Generating DSP mul_ln1118_1969_fu_5500_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_1969_fu_5500_p2 is absorbed into DSP mul_ln1118_1969_fu_5500_p2.
DSP Report: register mul_ln1118_1969_fu_5500_p2 is absorbed into DSP mul_ln1118_1969_fu_5500_p2.
DSP Report: operator mul_ln1118_1969_fu_5500_p2 is absorbed into DSP mul_ln1118_1969_fu_5500_p2.
DSP Report: Generating DSP mul_ln1118_2255_fu_4457_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_2255_fu_4457_p2 is absorbed into DSP mul_ln1118_2255_fu_4457_p2.
DSP Report: register mul_ln1118_2255_fu_4457_p2 is absorbed into DSP mul_ln1118_2255_fu_4457_p2.
DSP Report: operator mul_ln1118_2255_fu_4457_p2 is absorbed into DSP mul_ln1118_2255_fu_4457_p2.
DSP Report: Generating DSP mul_ln1118_1475_fu_3966_p2, operation Mode is: A''*(B:0xf6).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1475_fu_3966_p2.
DSP Report: register data_55_V_read_1_reg_37659430_reg is absorbed into DSP mul_ln1118_1475_fu_3966_p2.
DSP Report: operator mul_ln1118_1475_fu_3966_p2 is absorbed into DSP mul_ln1118_1475_fu_3966_p2.
DSP Report: Generating DSP add_ln703_1778_reg_37663485_reg, operation Mode is: PCIN+A''*(B:0xde).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_1778_reg_37663485_reg.
DSP Report: register data_53_V_read_1_reg_37659460_reg is absorbed into DSP add_ln703_1778_reg_37663485_reg.
DSP Report: register add_ln703_1778_reg_37663485_reg is absorbed into DSP add_ln703_1778_reg_37663485_reg.
DSP Report: operator add_ln703_1778_fu_37637555_p2 is absorbed into DSP add_ln703_1778_reg_37663485_reg.
DSP Report: operator mul_ln1118_1417_fu_4712_p2 is absorbed into DSP add_ln703_1778_reg_37663485_reg.
DSP Report: Generating DSP mul_ln1118_2445_fu_2750_p2, operation Mode is: A''*(B:0x3fed2).
DSP Report: register mul_ln1118_2445_fu_2750_p2 is absorbed into DSP mul_ln1118_2445_fu_2750_p2.
DSP Report: register mul_ln1118_2445_fu_2750_p2 is absorbed into DSP mul_ln1118_2445_fu_2750_p2.
DSP Report: operator mul_ln1118_2445_fu_2750_p2 is absorbed into DSP mul_ln1118_2445_fu_2750_p2.
DSP Report: Generating DSP mul_ln1118_2093_fu_5340_p2, operation Mode is: A''*(B:0x3fe03).
DSP Report: register mul_ln1118_2093_fu_5340_p2 is absorbed into DSP mul_ln1118_2093_fu_5340_p2.
DSP Report: register mul_ln1118_2093_fu_5340_p2 is absorbed into DSP mul_ln1118_2093_fu_5340_p2.
DSP Report: operator mul_ln1118_2093_fu_5340_p2 is absorbed into DSP mul_ln1118_2093_fu_5340_p2.
DSP Report: Generating DSP mul_ln1118_2192_fu_4439_p2, operation Mode is: A''*(B:0x3fee9).
DSP Report: register mul_ln1118_2192_fu_4439_p2 is absorbed into DSP mul_ln1118_2192_fu_4439_p2.
DSP Report: register mul_ln1118_2192_fu_4439_p2 is absorbed into DSP mul_ln1118_2192_fu_4439_p2.
DSP Report: operator mul_ln1118_2192_fu_4439_p2 is absorbed into DSP mul_ln1118_2192_fu_4439_p2.
DSP Report: Generating DSP mul_ln1118_2557_fu_6058_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_2557_fu_6058_p2 is absorbed into DSP mul_ln1118_2557_fu_6058_p2.
DSP Report: register mul_ln1118_2557_fu_6058_p2 is absorbed into DSP mul_ln1118_2557_fu_6058_p2.
DSP Report: operator mul_ln1118_2557_fu_6058_p2 is absorbed into DSP mul_ln1118_2557_fu_6058_p2.
DSP Report: Generating DSP mul_ln1118_2861_fu_6106_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_2861_fu_6106_p2 is absorbed into DSP mul_ln1118_2861_fu_6106_p2.
DSP Report: register mul_ln1118_2861_fu_6106_p2 is absorbed into DSP mul_ln1118_2861_fu_6106_p2.
DSP Report: operator mul_ln1118_2861_fu_6106_p2 is absorbed into DSP mul_ln1118_2861_fu_6106_p2.
DSP Report: Generating DSP mul_ln1118_2046_fu_5655_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_2046_fu_5655_p2 is absorbed into DSP mul_ln1118_2046_fu_5655_p2.
DSP Report: register mul_ln1118_2046_fu_5655_p2 is absorbed into DSP mul_ln1118_2046_fu_5655_p2.
DSP Report: operator mul_ln1118_2046_fu_5655_p2 is absorbed into DSP mul_ln1118_2046_fu_5655_p2.
DSP Report: Generating DSP mul_ln1118_2813_fu_3625_p2, operation Mode is: A''*(B:0x3ff56).
DSP Report: register mul_ln1118_2813_fu_3625_p2 is absorbed into DSP mul_ln1118_2813_fu_3625_p2.
DSP Report: register mul_ln1118_2813_fu_3625_p2 is absorbed into DSP mul_ln1118_2813_fu_3625_p2.
DSP Report: operator mul_ln1118_2813_fu_3625_p2 is absorbed into DSP mul_ln1118_2813_fu_3625_p2.
DSP Report: Generating DSP add_ln703_3441_fu_37647683_p2, operation Mode is: C+A''*(B:0x3ffd6).
DSP Report: register add_ln703_3441_fu_37647683_p2 is absorbed into DSP add_ln703_3441_fu_37647683_p2.
DSP Report: register add_ln703_3441_fu_37647683_p2 is absorbed into DSP add_ln703_3441_fu_37647683_p2.
DSP Report: operator add_ln703_3441_fu_37647683_p2 is absorbed into DSP add_ln703_3441_fu_37647683_p2.
DSP Report: operator mul_ln1118_2326_fu_3102_p2 is absorbed into DSP add_ln703_3441_fu_37647683_p2.
DSP Report: Generating DSP add_ln703_3443_fu_37647708_p2, operation Mode is: C+(D'+A'')*(B:0x2a).
DSP Report: register data_91_V_read_1_reg_37658840_reg is absorbed into DSP add_ln703_3443_fu_37647708_p2.
DSP Report: register data_101_V_read_int_reg_reg is absorbed into DSP add_ln703_3443_fu_37647708_p2.
DSP Report: register data_101_V_read_1_reg_37658674_reg is absorbed into DSP add_ln703_3443_fu_37647708_p2.
DSP Report: operator add_ln703_3443_fu_37647708_p2 is absorbed into DSP add_ln703_3443_fu_37647708_p2.
DSP Report: operator mul_ln703_5_fu_6231_p2 is absorbed into DSP add_ln703_3443_fu_37647708_p2.
DSP Report: operator add_ln703_3442_fu_37647693_p2 is absorbed into DSP add_ln703_3443_fu_37647708_p2.
DSP Report: Generating DSP mul_ln1118_2609_fu_5850_p2, operation Mode is: A''*(B:0x66).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2609_fu_5850_p2.
DSP Report: register data_98_V_read_1_reg_37658723_reg is absorbed into DSP mul_ln1118_2609_fu_5850_p2.
DSP Report: operator mul_ln1118_2609_fu_5850_p2 is absorbed into DSP mul_ln1118_2609_fu_5850_p2.
DSP Report: Generating DSP add_ln703_3438_fu_37647657_p2, operation Mode is: PCIN+A''*(B:0x6f).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP add_ln703_3438_fu_37647657_p2.
DSP Report: register data_86_V_read_1_reg_37658921_reg is absorbed into DSP add_ln703_3438_fu_37647657_p2.
DSP Report: operator add_ln703_3438_fu_37647657_p2 is absorbed into DSP add_ln703_3438_fu_37647657_p2.
DSP Report: operator mul_ln1118_2269_fu_4079_p2 is absorbed into DSP add_ln703_3438_fu_37647657_p2.
DSP Report: Generating DSP mul_ln1118_2154_fu_4093_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_2154_fu_4093_p2 is absorbed into DSP mul_ln1118_2154_fu_4093_p2.
DSP Report: register mul_ln1118_2154_fu_4093_p2 is absorbed into DSP mul_ln1118_2154_fu_4093_p2.
DSP Report: operator mul_ln1118_2154_fu_4093_p2 is absorbed into DSP mul_ln1118_2154_fu_4093_p2.
DSP Report: Generating DSP mul_ln1118_1951_fu_4490_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_1951_fu_4490_p2 is absorbed into DSP mul_ln1118_1951_fu_4490_p2.
DSP Report: register mul_ln1118_1951_fu_4490_p2 is absorbed into DSP mul_ln1118_1951_fu_4490_p2.
DSP Report: operator mul_ln1118_1951_fu_4490_p2 is absorbed into DSP mul_ln1118_1951_fu_4490_p2.
DSP Report: Generating DSP mul_ln1118_2008_fu_6132_p2, operation Mode is: A''*(B:0x3ff65).
DSP Report: register mul_ln1118_2008_fu_6132_p2 is absorbed into DSP mul_ln1118_2008_fu_6132_p2.
DSP Report: register mul_ln1118_2008_fu_6132_p2 is absorbed into DSP mul_ln1118_2008_fu_6132_p2.
DSP Report: operator mul_ln1118_2008_fu_6132_p2 is absorbed into DSP mul_ln1118_2008_fu_6132_p2.
DSP Report: Generating DSP mul_ln1118_2152_fu_3807_p2, operation Mode is: A''*(B:0x3ff12).
DSP Report: register mul_ln1118_2152_fu_3807_p2 is absorbed into DSP mul_ln1118_2152_fu_3807_p2.
DSP Report: register mul_ln1118_2152_fu_3807_p2 is absorbed into DSP mul_ln1118_2152_fu_3807_p2.
DSP Report: operator mul_ln1118_2152_fu_3807_p2 is absorbed into DSP mul_ln1118_2152_fu_3807_p2.
DSP Report: Generating DSP add_ln703_3266_fu_37646645_p2, operation Mode is: C+A''*(B:0xd2).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP add_ln703_3266_fu_37646645_p2.
DSP Report: register data_65_V_read_1_reg_37659262_reg is absorbed into DSP add_ln703_3266_fu_37646645_p2.
DSP Report: operator add_ln703_3266_fu_37646645_p2 is absorbed into DSP add_ln703_3266_fu_37646645_p2.
DSP Report: operator mul_ln1118_1723_fu_5540_p2 is absorbed into DSP add_ln703_3266_fu_37646645_p2.
DSP Report: Generating DSP mul_ln1118_2654_fu_4951_p2, operation Mode is: A''*(B:0x1ad).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2654_fu_4951_p2.
DSP Report: register data_100_V_read_1_reg_37658688_reg is absorbed into DSP mul_ln1118_2654_fu_4951_p2.
DSP Report: operator mul_ln1118_2654_fu_4951_p2 is absorbed into DSP mul_ln1118_2654_fu_4951_p2.
DSP Report: Generating DSP add_ln703_3253_fu_37646549_p2, operation Mode is: PCIN+A''*(B:0x1a0).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP add_ln703_3253_fu_37646549_p2.
DSP Report: register data_98_V_read_1_reg_37658723_reg is absorbed into DSP add_ln703_3253_fu_37646549_p2.
DSP Report: operator add_ln703_3253_fu_37646549_p2 is absorbed into DSP add_ln703_3253_fu_37646549_p2.
DSP Report: operator mul_ln1118_2606_fu_3566_p2 is absorbed into DSP add_ln703_3253_fu_37646549_p2.
DSP Report: Generating DSP add_ln703_3253_fu_37646549_p2, operation Mode is: PCIN+A''*(B:0x165).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP add_ln703_3253_fu_37646549_p2.
DSP Report: register data_96_V_read_1_reg_37658756_reg is absorbed into DSP add_ln703_3253_fu_37646549_p2.
DSP Report: operator add_ln703_3253_fu_37646549_p2 is absorbed into DSP add_ln703_3253_fu_37646549_p2.
DSP Report: operator mul_ln1118_2544_fu_5901_p2 is absorbed into DSP add_ln703_3253_fu_37646549_p2.
DSP Report: Generating DSP add_ln703_3253_reg_37665075_reg, operation Mode is: PCIN+A''*(B:0x124).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP add_ln703_3253_reg_37665075_reg.
DSP Report: register data_99_V_read_1_reg_37658705_reg is absorbed into DSP add_ln703_3253_reg_37665075_reg.
DSP Report: register add_ln703_3253_reg_37665075_reg is absorbed into DSP add_ln703_3253_reg_37665075_reg.
DSP Report: operator add_ln703_3253_fu_37646549_p2 is absorbed into DSP add_ln703_3253_reg_37665075_reg.
DSP Report: operator mul_ln1118_2627_fu_4579_p2 is absorbed into DSP add_ln703_3253_reg_37665075_reg.
DSP Report: Generating DSP mul_ln1118_1810_fu_6099_p2, operation Mode is: A''*(B:0x3fe5e).
DSP Report: register mul_ln1118_1810_fu_6099_p2 is absorbed into DSP mul_ln1118_1810_fu_6099_p2.
DSP Report: register mul_ln1118_1810_fu_6099_p2 is absorbed into DSP mul_ln1118_1810_fu_6099_p2.
DSP Report: operator mul_ln1118_1810_fu_6099_p2 is absorbed into DSP mul_ln1118_1810_fu_6099_p2.
DSP Report: Generating DSP mul_ln1118_1862_fu_2937_p2, operation Mode is: A''*(B:0x3feb4).
DSP Report: register mul_ln1118_1862_fu_2937_p2 is absorbed into DSP mul_ln1118_1862_fu_2937_p2.
DSP Report: register mul_ln1118_1862_fu_2937_p2 is absorbed into DSP mul_ln1118_1862_fu_2937_p2.
DSP Report: operator mul_ln1118_1862_fu_2937_p2 is absorbed into DSP mul_ln1118_1862_fu_2937_p2.
DSP Report: Generating DSP mul_ln1118_1406_fu_3134_p2, operation Mode is: A''*(B:0x3fe53).
DSP Report: register mul_ln1118_1406_fu_3134_p2 is absorbed into DSP mul_ln1118_1406_fu_3134_p2.
DSP Report: register mul_ln1118_1406_fu_3134_p2 is absorbed into DSP mul_ln1118_1406_fu_3134_p2.
DSP Report: operator mul_ln1118_1406_fu_3134_p2 is absorbed into DSP mul_ln1118_1406_fu_3134_p2.
DSP Report: Generating DSP mul_ln1118_1346_fu_4243_p2, operation Mode is: A''*(B:0x9b).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1346_fu_4243_p2.
DSP Report: register data_50_V_read_1_reg_37659509_reg is absorbed into DSP mul_ln1118_1346_fu_4243_p2.
DSP Report: operator mul_ln1118_1346_fu_4243_p2 is absorbed into DSP mul_ln1118_1346_fu_4243_p2.
DSP Report: Generating DSP add_ln703_3530_fu_37648297_p2, operation Mode is: C+A''*(B:0x3ff15).
DSP Report: register add_ln703_3530_fu_37648297_p2 is absorbed into DSP add_ln703_3530_fu_37648297_p2.
DSP Report: register add_ln703_3530_fu_37648297_p2 is absorbed into DSP add_ln703_3530_fu_37648297_p2.
DSP Report: operator add_ln703_3530_fu_37648297_p2 is absorbed into DSP add_ln703_3530_fu_37648297_p2.
DSP Report: operator mul_ln1118_2271_fu_4355_p2 is absorbed into DSP add_ln703_3530_fu_37648297_p2.
DSP Report: Generating DSP mul_ln1118_2156_fu_5208_p2, operation Mode is: A''*(B:0x3ff32).
DSP Report: register mul_ln1118_2156_fu_5208_p2 is absorbed into DSP mul_ln1118_2156_fu_5208_p2.
DSP Report: register mul_ln1118_2156_fu_5208_p2 is absorbed into DSP mul_ln1118_2156_fu_5208_p2.
DSP Report: operator mul_ln1118_2156_fu_5208_p2 is absorbed into DSP mul_ln1118_2156_fu_5208_p2.
DSP Report: Generating DSP mul_ln1118_2241_fu_4378_p2, operation Mode is: A''*(B:0x3ff6c).
DSP Report: register mul_ln1118_2241_fu_4378_p2 is absorbed into DSP mul_ln1118_2241_fu_4378_p2.
DSP Report: register mul_ln1118_2241_fu_4378_p2 is absorbed into DSP mul_ln1118_2241_fu_4378_p2.
DSP Report: operator mul_ln1118_2241_fu_4378_p2 is absorbed into DSP mul_ln1118_2241_fu_4378_p2.
DSP Report: Generating DSP mul_ln1118_2013_fu_2725_p2, operation Mode is: A''*(B:0x3ff26).
DSP Report: register mul_ln1118_2013_fu_2725_p2 is absorbed into DSP mul_ln1118_2013_fu_2725_p2.
DSP Report: register mul_ln1118_2013_fu_2725_p2 is absorbed into DSP mul_ln1118_2013_fu_2725_p2.
DSP Report: operator mul_ln1118_2013_fu_2725_p2 is absorbed into DSP mul_ln1118_2013_fu_2725_p2.
DSP Report: Generating DSP mul_ln1118_2038_fu_5648_p2, operation Mode is: A''*(B:0x3ff21).
DSP Report: register mul_ln1118_2038_fu_5648_p2 is absorbed into DSP mul_ln1118_2038_fu_5648_p2.
DSP Report: register mul_ln1118_2038_fu_5648_p2 is absorbed into DSP mul_ln1118_2038_fu_5648_p2.
DSP Report: operator mul_ln1118_2038_fu_5648_p2 is absorbed into DSP mul_ln1118_2038_fu_5648_p2.
DSP Report: Generating DSP mul_ln1118_1827_fu_3384_p2, operation Mode is: A''*(B:0x3ff69).
DSP Report: register mul_ln1118_1827_fu_3384_p2 is absorbed into DSP mul_ln1118_1827_fu_3384_p2.
DSP Report: register mul_ln1118_1827_fu_3384_p2 is absorbed into DSP mul_ln1118_1827_fu_3384_p2.
DSP Report: operator mul_ln1118_1827_fu_3384_p2 is absorbed into DSP mul_ln1118_1827_fu_3384_p2.
DSP Report: Generating DSP mul_ln1118_1855_fu_4800_p2, operation Mode is: A''*(B:0x3ff54).
DSP Report: register mul_ln1118_1855_fu_4800_p2 is absorbed into DSP mul_ln1118_1855_fu_4800_p2.
DSP Report: register mul_ln1118_1855_fu_4800_p2 is absorbed into DSP mul_ln1118_1855_fu_4800_p2.
DSP Report: operator mul_ln1118_1855_fu_4800_p2 is absorbed into DSP mul_ln1118_1855_fu_4800_p2.
DSP Report: Generating DSP mul_ln1118_1536_fu_3538_p2, operation Mode is: A''*(B:0x3ff64).
DSP Report: register mul_ln1118_1536_fu_3538_p2 is absorbed into DSP mul_ln1118_1536_fu_3538_p2.
DSP Report: register mul_ln1118_1536_fu_3538_p2 is absorbed into DSP mul_ln1118_1536_fu_3538_p2.
DSP Report: operator mul_ln1118_1536_fu_3538_p2 is absorbed into DSP mul_ln1118_1536_fu_3538_p2.
DSP Report: Generating DSP mul_ln1118_2087_fu_4140_p2, operation Mode is: A''*(B:0x150).
DSP Report: register data_79_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2087_fu_4140_p2.
DSP Report: register data_79_V_read_1_reg_37659036_reg is absorbed into DSP mul_ln1118_2087_fu_4140_p2.
DSP Report: operator mul_ln1118_2087_fu_4140_p2 is absorbed into DSP mul_ln1118_2087_fu_4140_p2.
DSP Report: Generating DSP mul_ln1118_2762_fu_2891_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_2762_fu_2891_p2 is absorbed into DSP mul_ln1118_2762_fu_2891_p2.
DSP Report: register mul_ln1118_2762_fu_2891_p2 is absorbed into DSP mul_ln1118_2762_fu_2891_p2.
DSP Report: operator mul_ln1118_2762_fu_2891_p2 is absorbed into DSP mul_ln1118_2762_fu_2891_p2.
DSP Report: Generating DSP mul_ln1118_2174_fu_2870_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_2174_fu_2870_p2 is absorbed into DSP mul_ln1118_2174_fu_2870_p2.
DSP Report: register mul_ln1118_2174_fu_2870_p2 is absorbed into DSP mul_ln1118_2174_fu_2870_p2.
DSP Report: operator mul_ln1118_2174_fu_2870_p2 is absorbed into DSP mul_ln1118_2174_fu_2870_p2.
DSP Report: Generating DSP add_ln703_3554_fu_37648459_p2, operation Mode is: C+A''*(B:0x3ffc6).
DSP Report: register add_ln703_3554_fu_37648459_p2 is absorbed into DSP add_ln703_3554_fu_37648459_p2.
DSP Report: register add_ln703_3554_fu_37648459_p2 is absorbed into DSP add_ln703_3554_fu_37648459_p2.
DSP Report: operator add_ln703_3554_fu_37648459_p2 is absorbed into DSP add_ln703_3554_fu_37648459_p2.
DSP Report: operator mul_ln1118_2804_fu_2860_p2 is absorbed into DSP add_ln703_3554_fu_37648459_p2.
DSP Report: Generating DSP mul_ln1118_2354_fu_4720_p2, operation Mode is: A''*(B:0x62).
DSP Report: register data_89_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2354_fu_4720_p2.
DSP Report: register data_89_V_read_1_reg_37658876_reg is absorbed into DSP mul_ln1118_2354_fu_4720_p2.
DSP Report: operator mul_ln1118_2354_fu_4720_p2 is absorbed into DSP mul_ln1118_2354_fu_4720_p2.
DSP Report: Generating DSP add_ln703_3552_fu_37648443_p2, operation Mode is: PCIN+A''*(B:0x67).
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP add_ln703_3552_fu_37648443_p2.
DSP Report: register data_104_V_read_1_reg_37658626_reg is absorbed into DSP add_ln703_3552_fu_37648443_p2.
DSP Report: operator add_ln703_3552_fu_37648443_p2 is absorbed into DSP add_ln703_3552_fu_37648443_p2.
DSP Report: operator mul_ln1118_2772_fu_6321_p2 is absorbed into DSP add_ln703_3552_fu_37648443_p2.
DSP Report: Generating DSP add_ln703_3552_fu_37648443_p2, operation Mode is: PCIN+A''*(B:0x5e).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP add_ln703_3552_fu_37648443_p2.
DSP Report: register data_81_V_read_1_reg_37659001_reg is absorbed into DSP add_ln703_3552_fu_37648443_p2.
DSP Report: operator add_ln703_3552_fu_37648443_p2 is absorbed into DSP add_ln703_3552_fu_37648443_p2.
DSP Report: operator mul_ln1118_2132_fu_4533_p2 is absorbed into DSP add_ln703_3552_fu_37648443_p2.
DSP Report: Generating DSP add_ln703_3552_reg_37665390_reg, operation Mode is: PCIN+A''*(B:0x54).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP add_ln703_3552_reg_37665390_reg.
DSP Report: register data_98_V_read_1_reg_37658723_reg is absorbed into DSP add_ln703_3552_reg_37665390_reg.
DSP Report: register add_ln703_3552_reg_37665390_reg is absorbed into DSP add_ln703_3552_reg_37665390_reg.
DSP Report: operator add_ln703_3552_fu_37648443_p2 is absorbed into DSP add_ln703_3552_reg_37665390_reg.
DSP Report: operator mul_ln1118_2610_fu_3233_p2 is absorbed into DSP add_ln703_3552_reg_37665390_reg.
DSP Report: Generating DSP mul_ln1118_1985_fu_3031_p2, operation Mode is: A''*(B:0xe1).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1985_fu_3031_p2.
DSP Report: register data_75_V_read_1_reg_37659104_reg is absorbed into DSP mul_ln1118_1985_fu_3031_p2.
DSP Report: operator mul_ln1118_1985_fu_3031_p2 is absorbed into DSP mul_ln1118_1985_fu_3031_p2.
DSP Report: Generating DSP add_ln703_3582_fu_37648613_p2, operation Mode is: PCIN+A''*(B:0xe6).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_3582_fu_37648613_p2.
DSP Report: register data_73_V_read_1_reg_37659130_reg is absorbed into DSP add_ln703_3582_fu_37648613_p2.
DSP Report: operator add_ln703_3582_fu_37648613_p2 is absorbed into DSP add_ln703_3582_fu_37648613_p2.
DSP Report: operator mul_ln1118_1929_fu_5767_p2 is absorbed into DSP add_ln703_3582_fu_37648613_p2.
DSP Report: Generating DSP add_ln703_3582_reg_37665435_reg, operation Mode is: PCIN+A''*(B:0xd6).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_3582_reg_37665435_reg.
DSP Report: register data_74_V_read_1_reg_37659117_reg is absorbed into DSP add_ln703_3582_reg_37665435_reg.
DSP Report: register add_ln703_3582_reg_37665435_reg is absorbed into DSP add_ln703_3582_reg_37665435_reg.
DSP Report: operator add_ln703_3582_fu_37648613_p2 is absorbed into DSP add_ln703_3582_reg_37665435_reg.
DSP Report: operator mul_ln1118_1956_fu_6594_p2 is absorbed into DSP add_ln703_3582_reg_37665435_reg.
DSP Report: Generating DSP mul_ln1118_2438_fu_5882_p2, operation Mode is: A''*(B:0x3ff19).
DSP Report: register mul_ln1118_2438_fu_5882_p2 is absorbed into DSP mul_ln1118_2438_fu_5882_p2.
DSP Report: register mul_ln1118_2438_fu_5882_p2 is absorbed into DSP mul_ln1118_2438_fu_5882_p2.
DSP Report: operator mul_ln1118_2438_fu_5882_p2 is absorbed into DSP mul_ln1118_2438_fu_5882_p2.
DSP Report: Generating DSP mul_ln1118_2551_fu_6572_p2, operation Mode is: A''*(B:0x3ff51).
DSP Report: register mul_ln1118_2551_fu_6572_p2 is absorbed into DSP mul_ln1118_2551_fu_6572_p2.
DSP Report: register mul_ln1118_2551_fu_6572_p2 is absorbed into DSP mul_ln1118_2551_fu_6572_p2.
DSP Report: operator mul_ln1118_2551_fu_6572_p2 is absorbed into DSP mul_ln1118_2551_fu_6572_p2.
DSP Report: Generating DSP mul_ln1118_2014_fu_5624_p2, operation Mode is: A''*(B:0x3ff47).
DSP Report: register mul_ln1118_2014_fu_5624_p2 is absorbed into DSP mul_ln1118_2014_fu_5624_p2.
DSP Report: register mul_ln1118_2014_fu_5624_p2 is absorbed into DSP mul_ln1118_2014_fu_5624_p2.
DSP Report: operator mul_ln1118_2014_fu_5624_p2 is absorbed into DSP mul_ln1118_2014_fu_5624_p2.
DSP Report: Generating DSP mul_ln1118_2088_fu_4982_p2, operation Mode is: A''*(B:0x3ff53).
DSP Report: register mul_ln1118_2088_fu_4982_p2 is absorbed into DSP mul_ln1118_2088_fu_4982_p2.
DSP Report: register mul_ln1118_2088_fu_4982_p2 is absorbed into DSP mul_ln1118_2088_fu_4982_p2.
DSP Report: operator mul_ln1118_2088_fu_4982_p2 is absorbed into DSP mul_ln1118_2088_fu_4982_p2.
DSP Report: Generating DSP mul_ln1118_2004_fu_3940_p2, operation Mode is: A''*(B:0x19d).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2004_fu_3940_p2.
DSP Report: register data_76_V_read_1_reg_37659089_reg is absorbed into DSP mul_ln1118_2004_fu_3940_p2.
DSP Report: operator mul_ln1118_2004_fu_3940_p2 is absorbed into DSP mul_ln1118_2004_fu_3940_p2.
DSP Report: Generating DSP add_ln703_3126_fu_37645805_p2, operation Mode is: C+A''*(B:0x3feda).
DSP Report: register add_ln703_3126_fu_37645805_p2 is absorbed into DSP add_ln703_3126_fu_37645805_p2.
DSP Report: register add_ln703_3126_fu_37645805_p2 is absorbed into DSP add_ln703_3126_fu_37645805_p2.
DSP Report: operator add_ln703_3126_fu_37645805_p2 is absorbed into DSP add_ln703_3126_fu_37645805_p2.
DSP Report: operator mul_ln1118_2624_fu_4576_p2 is absorbed into DSP add_ln703_3126_fu_37645805_p2.
DSP Report: Generating DSP mul_ln1118_2290_fu_2828_p2, operation Mode is: A''*(B:0x3fec7).
DSP Report: register mul_ln1118_2290_fu_2828_p2 is absorbed into DSP mul_ln1118_2290_fu_2828_p2.
DSP Report: register mul_ln1118_2290_fu_2828_p2 is absorbed into DSP mul_ln1118_2290_fu_2828_p2.
DSP Report: operator mul_ln1118_2290_fu_2828_p2 is absorbed into DSP mul_ln1118_2290_fu_2828_p2.
DSP Report: Generating DSP mul_ln1118_2057_fu_4946_p2, operation Mode is: A''*(B:0x3fef4).
DSP Report: register mul_ln1118_2057_fu_4946_p2 is absorbed into DSP mul_ln1118_2057_fu_4946_p2.
DSP Report: register mul_ln1118_2057_fu_4946_p2 is absorbed into DSP mul_ln1118_2057_fu_4946_p2.
DSP Report: operator mul_ln1118_2057_fu_4946_p2 is absorbed into DSP mul_ln1118_2057_fu_4946_p2.
DSP Report: Generating DSP add_ln703_3125_reg_37664925_reg, operation Mode is: C+A''*(B:0x34f).
DSP Report: register data_101_V_read_int_reg_reg is absorbed into DSP add_ln703_3125_reg_37664925_reg.
DSP Report: register data_101_V_read_1_reg_37658674_reg is absorbed into DSP add_ln703_3125_reg_37664925_reg.
DSP Report: register add_ln703_3125_reg_37664925_reg is absorbed into DSP add_ln703_3125_reg_37664925_reg.
DSP Report: operator add_ln703_3125_fu_37645799_p2 is absorbed into DSP add_ln703_3125_reg_37664925_reg.
DSP Report: operator mul_ln1118_2678_fu_5806_p2 is absorbed into DSP add_ln703_3125_reg_37664925_reg.
DSP Report: Generating DSP add_ln703_2986_fu_37644958_p2, operation Mode is: C'+(A2*(B:0x16))'.
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP add_ln703_2986_fu_37644958_p2.
DSP Report: register data_77_V_read_1_reg_37659072_reg is absorbed into DSP add_ln703_2986_fu_37644958_p2.
DSP Report: register mul_ln1118_2146_reg_11452948_reg is absorbed into DSP add_ln703_2986_fu_37644958_p2.
DSP Report: operator add_ln703_2986_fu_37644958_p2 is absorbed into DSP add_ln703_2986_fu_37644958_p2.
DSP Report: operator mul_ln1118_2146_fu_2955_p2 is absorbed into DSP add_ln703_2986_fu_37644958_p2.
DSP Report: Generating DSP mul_ln1118_1708_fu_4284_p2, operation Mode is: A''*(B:0x31).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1708_fu_4284_p2.
DSP Report: register data_64_V_read_1_reg_37659279_reg is absorbed into DSP mul_ln1118_1708_fu_4284_p2.
DSP Report: operator mul_ln1118_1708_fu_4284_p2 is absorbed into DSP mul_ln1118_1708_fu_4284_p2.
DSP Report: Generating DSP add_ln703_2482_fu_37641889_p2, operation Mode is: PCIN+A''*(B:0x5f).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP add_ln703_2482_fu_37641889_p2.
DSP Report: register data_70_V_read_1_reg_37659179_reg is absorbed into DSP add_ln703_2482_fu_37641889_p2.
DSP Report: operator add_ln703_2482_fu_37641889_p2 is absorbed into DSP add_ln703_2482_fu_37641889_p2.
DSP Report: operator mul_ln1118_1859_fu_5729_p2 is absorbed into DSP add_ln703_2482_fu_37641889_p2.
DSP Report: Generating DSP add_ln703_2482_fu_37641889_p2, operation Mode is: PCIN+A''*(B:0x5d).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP add_ln703_2482_fu_37641889_p2.
DSP Report: register data_68_V_read_1_reg_37659212_reg is absorbed into DSP add_ln703_2482_fu_37641889_p2.
DSP Report: operator add_ln703_2482_fu_37641889_p2 is absorbed into DSP add_ln703_2482_fu_37641889_p2.
DSP Report: operator mul_ln1118_1807_fu_5096_p2 is absorbed into DSP add_ln703_2482_fu_37641889_p2.
DSP Report: Generating DSP mul_ln1118_1990_fu_5149_p2, operation Mode is: A''*(B:0x25).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1990_fu_5149_p2.
DSP Report: register zext_ln1118_1479_reg_37660942_reg is absorbed into DSP mul_ln1118_1990_fu_5149_p2.
DSP Report: operator mul_ln1118_1990_fu_5149_p2 is absorbed into DSP mul_ln1118_1990_fu_5149_p2.
DSP Report: Generating DSP add_ln703_2480_fu_37641869_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2480_fu_37641869_p2 is absorbed into DSP add_ln703_2480_fu_37641869_p2.
DSP Report: register add_ln703_2480_fu_37641869_p2 is absorbed into DSP add_ln703_2480_fu_37641869_p2.
DSP Report: register add_ln703_2480_fu_37641869_p2 is absorbed into DSP add_ln703_2480_fu_37641869_p2.
DSP Report: register add_ln703_2480_fu_37641869_p2 is absorbed into DSP add_ln703_2480_fu_37641869_p2.
DSP Report: register add_ln703_2480_fu_37641869_p2 is absorbed into DSP add_ln703_2480_fu_37641869_p2.
DSP Report: operator add_ln703_2480_fu_37641869_p2 is absorbed into DSP add_ln703_2480_fu_37641869_p2.
DSP Report: Generating DSP add_ln703_2482_reg_37664250_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_2482_reg_37664250_reg is absorbed into DSP add_ln703_2482_reg_37664250_reg.
DSP Report: operator add_ln703_2482_fu_37641889_p2 is absorbed into DSP add_ln703_2482_reg_37664250_reg.
DSP Report: Generating DSP mul_ln1118_1766_fu_4319_p2, operation Mode is: A''*(B:0x3ff79).
DSP Report: register mul_ln1118_1766_fu_4319_p2 is absorbed into DSP mul_ln1118_1766_fu_4319_p2.
DSP Report: register mul_ln1118_1766_fu_4319_p2 is absorbed into DSP mul_ln1118_1766_fu_4319_p2.
DSP Report: operator mul_ln1118_1766_fu_4319_p2 is absorbed into DSP mul_ln1118_1766_fu_4319_p2.
DSP Report: Generating DSP mul_ln1118_1869_fu_5406_p2, operation Mode is: A''*(B:0x3ff5a).
DSP Report: register mul_ln1118_1869_fu_5406_p2 is absorbed into DSP mul_ln1118_1869_fu_5406_p2.
DSP Report: register mul_ln1118_1869_fu_5406_p2 is absorbed into DSP mul_ln1118_1869_fu_5406_p2.
DSP Report: operator mul_ln1118_1869_fu_5406_p2 is absorbed into DSP mul_ln1118_1869_fu_5406_p2.
DSP Report: Generating DSP mul_ln1118_1663_fu_3769_p2, operation Mode is: A''*(B:0x3ff58).
DSP Report: register mul_ln1118_1663_fu_3769_p2 is absorbed into DSP mul_ln1118_1663_fu_3769_p2.
DSP Report: register mul_ln1118_1663_fu_3769_p2 is absorbed into DSP mul_ln1118_1663_fu_3769_p2.
DSP Report: operator mul_ln1118_1663_fu_3769_p2 is absorbed into DSP mul_ln1118_1663_fu_3769_p2.
DSP Report: Generating DSP mul_ln1118_2001_fu_2934_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_2001_fu_2934_p2 is absorbed into DSP mul_ln1118_2001_fu_2934_p2.
DSP Report: register mul_ln1118_2001_fu_2934_p2 is absorbed into DSP mul_ln1118_2001_fu_2934_p2.
DSP Report: operator mul_ln1118_2001_fu_2934_p2 is absorbed into DSP mul_ln1118_2001_fu_2934_p2.
DSP Report: Generating DSP add_ln703_2966_reg_37664770_reg, operation Mode is: C+A''*(B:0x3ff77).
DSP Report: register add_ln703_2966_reg_37664770_reg is absorbed into DSP add_ln703_2966_reg_37664770_reg.
DSP Report: register add_ln703_2966_reg_37664770_reg is absorbed into DSP add_ln703_2966_reg_37664770_reg.
DSP Report: register add_ln703_2966_reg_37664770_reg is absorbed into DSP add_ln703_2966_reg_37664770_reg.
DSP Report: operator add_ln703_2966_fu_37644807_p2 is absorbed into DSP add_ln703_2966_reg_37664770_reg.
DSP Report: operator mul_ln1118_2739_fu_6116_p2 is absorbed into DSP add_ln703_2966_reg_37664770_reg.
DSP Report: Generating DSP mul_ln1118_2852_fu_4818_p2, operation Mode is: A''*(B:0x4a).
DSP Report: register data_107_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2852_fu_4818_p2.
DSP Report: register data_107_V_read_1_reg_37658578_reg is absorbed into DSP mul_ln1118_2852_fu_4818_p2.
DSP Report: operator mul_ln1118_2852_fu_4818_p2 is absorbed into DSP mul_ln1118_2852_fu_4818_p2.
DSP Report: Generating DSP add_ln703_3203_fu_37646249_p2, operation Mode is: PCIN+A''*(B:0x58).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP add_ln703_3203_fu_37646249_p2.
DSP Report: register data_94_V_read_1_reg_37658786_reg is absorbed into DSP add_ln703_3203_fu_37646249_p2.
DSP Report: operator add_ln703_3203_fu_37646249_p2 is absorbed into DSP add_ln703_3203_fu_37646249_p2.
DSP Report: operator mul_ln1118_2483_fu_5024_p2 is absorbed into DSP add_ln703_3203_fu_37646249_p2.
DSP Report: Generating DSP mul_ln1118_2236_fu_4879_p2, operation Mode is: A''*(B:0x4f).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2236_fu_4879_p2.
DSP Report: register data_85_V_read_1_reg_37658934_reg is absorbed into DSP mul_ln1118_2236_fu_4879_p2.
DSP Report: operator mul_ln1118_2236_fu_4879_p2 is absorbed into DSP mul_ln1118_2236_fu_4879_p2.
DSP Report: Generating DSP add_ln703_3202_fu_37646243_p2, operation Mode is: PCIN+A''*(B:0x6f).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_3202_fu_37646243_p2.
DSP Report: register data_67_V_read_1_reg_37659228_reg is absorbed into DSP add_ln703_3202_fu_37646243_p2.
DSP Report: operator add_ln703_3202_fu_37646243_p2 is absorbed into DSP add_ln703_3202_fu_37646243_p2.
DSP Report: operator mul_ln1118_1771_fu_4324_p2 is absorbed into DSP add_ln703_3202_fu_37646243_p2.
DSP Report: Generating DSP add_ln703_3202_reg_37665025_reg, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_3202_reg_37665025_reg.
DSP Report: register zext_ln1118_1461_reg_37660935_reg is absorbed into DSP add_ln703_3202_reg_37665025_reg.
DSP Report: register add_ln703_3202_reg_37665025_reg is absorbed into DSP add_ln703_3202_reg_37665025_reg.
DSP Report: operator add_ln703_3202_fu_37646243_p2 is absorbed into DSP add_ln703_3202_reg_37665025_reg.
DSP Report: operator mul_ln1118_1949_fu_3393_p2 is absorbed into DSP add_ln703_3202_reg_37665025_reg.
DSP Report: Generating DSP mul_ln1118_2552_fu_6026_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_2552_fu_6026_p2 is absorbed into DSP mul_ln1118_2552_fu_6026_p2.
DSP Report: register mul_ln1118_2552_fu_6026_p2 is absorbed into DSP mul_ln1118_2552_fu_6026_p2.
DSP Report: operator mul_ln1118_2552_fu_6026_p2 is absorbed into DSP mul_ln1118_2552_fu_6026_p2.
DSP Report: Generating DSP mul_ln1118_2611_fu_4409_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_2611_fu_4409_p2 is absorbed into DSP mul_ln1118_2611_fu_4409_p2.
DSP Report: register mul_ln1118_2611_fu_4409_p2 is absorbed into DSP mul_ln1118_2611_fu_4409_p2.
DSP Report: operator mul_ln1118_2611_fu_4409_p2 is absorbed into DSP mul_ln1118_2611_fu_4409_p2.
DSP Report: Generating DSP mul_ln1118_2491_reg_11452966_reg, operation Mode is: (A2*(B:0x33))'.
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2491_reg_11452966_reg.
DSP Report: register mul_ln1118_2491_reg_11452966_reg is absorbed into DSP mul_ln1118_2491_reg_11452966_reg.
DSP Report: operator mul_ln1118_2491_fu_4583_p2 is absorbed into DSP mul_ln1118_2491_reg_11452966_reg.
DSP Report: Generating DSP add_ln703_3625_fu_37648881_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3625_fu_37648881_p2 is absorbed into DSP add_ln703_3625_fu_37648881_p2.
DSP Report: register add_ln703_3625_fu_37648881_p2 is absorbed into DSP add_ln703_3625_fu_37648881_p2.
DSP Report: register add_ln703_3625_fu_37648881_p2 is absorbed into DSP add_ln703_3625_fu_37648881_p2.
DSP Report: register add_ln703_3625_fu_37648881_p2 is absorbed into DSP add_ln703_3625_fu_37648881_p2.
DSP Report: register add_ln703_3625_fu_37648881_p2 is absorbed into DSP add_ln703_3625_fu_37648881_p2.
DSP Report: operator add_ln703_3625_fu_37648881_p2 is absorbed into DSP add_ln703_3625_fu_37648881_p2.
DSP Report: Generating DSP mul_ln1118_2439_fu_3263_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_2439_fu_3263_p2 is absorbed into DSP mul_ln1118_2439_fu_3263_p2.
DSP Report: register mul_ln1118_2439_fu_3263_p2 is absorbed into DSP mul_ln1118_2439_fu_3263_p2.
DSP Report: operator mul_ln1118_2439_fu_3263_p2 is absorbed into DSP mul_ln1118_2439_fu_3263_p2.
DSP Report: Generating DSP add_ln703_3620_fu_37648839_p2, operation Mode is: C+A''*(B:0x5a).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP add_ln703_3620_fu_37648839_p2.
DSP Report: register data_88_V_read_1_reg_37658891_reg is absorbed into DSP add_ln703_3620_fu_37648839_p2.
DSP Report: operator add_ln703_3620_fu_37648839_p2 is absorbed into DSP add_ln703_3620_fu_37648839_p2.
DSP Report: operator mul_ln1118_2329_fu_5437_p2 is absorbed into DSP add_ln703_3620_fu_37648839_p2.
DSP Report: Generating DSP mul_ln1118_2773_fu_6473_p2, operation Mode is: A''*(B:0x86).
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2773_fu_6473_p2.
DSP Report: register data_104_V_read_1_reg_37658626_reg is absorbed into DSP mul_ln1118_2773_fu_6473_p2.
DSP Report: operator mul_ln1118_2773_fu_6473_p2 is absorbed into DSP mul_ln1118_2773_fu_6473_p2.
DSP Report: Generating DSP add_ln703_3619_fu_37648829_p2, operation Mode is: PCIN+A''*(B:0x86).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP add_ln703_3619_fu_37648829_p2.
DSP Report: register data_91_V_read_1_reg_37658840_reg is absorbed into DSP add_ln703_3619_fu_37648829_p2.
DSP Report: operator add_ln703_3619_fu_37648829_p2 is absorbed into DSP add_ln703_3619_fu_37648829_p2.
DSP Report: operator mul_ln1118_2411_fu_4376_p2 is absorbed into DSP add_ln703_3619_fu_37648829_p2.
DSP Report: Generating DSP add_ln703_3619_fu_37648829_p2, operation Mode is: PCIN+A''*(B:0x91).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP add_ln703_3619_fu_37648829_p2.
DSP Report: register data_95_V_read_1_reg_37658772_reg is absorbed into DSP add_ln703_3619_fu_37648829_p2.
DSP Report: operator add_ln703_3619_fu_37648829_p2 is absorbed into DSP add_ln703_3619_fu_37648829_p2.
DSP Report: operator mul_ln1118_2524_fu_2855_p2 is absorbed into DSP add_ln703_3619_fu_37648829_p2.
DSP Report: Generating DSP mul_ln1118_2417_fu_6390_p2, operation Mode is: A''*(B:0x75).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2417_fu_6390_p2.
DSP Report: register data_91_V_read_1_reg_37658840_reg is absorbed into DSP mul_ln1118_2417_fu_6390_p2.
DSP Report: operator mul_ln1118_2417_fu_6390_p2 is absorbed into DSP mul_ln1118_2417_fu_6390_p2.
DSP Report: Generating DSP add_ln703_3862_fu_37650289_p2, operation Mode is: PCIN+A''*(B:0x6f).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP add_ln703_3862_fu_37650289_p2.
DSP Report: register zext_ln1118_1479_reg_37660942_reg is absorbed into DSP add_ln703_3862_fu_37650289_p2.
DSP Report: operator add_ln703_3862_fu_37650289_p2 is absorbed into DSP add_ln703_3862_fu_37650289_p2.
DSP Report: operator mul_ln1118_1991_fu_6305_p2 is absorbed into DSP add_ln703_3862_fu_37650289_p2.
DSP Report: Generating DSP add_ln703_3862_reg_37665740_reg, operation Mode is: PCIN+A''*(B:0x43).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP add_ln703_3862_reg_37665740_reg.
DSP Report: register data_85_V_read_1_reg_37658934_reg is absorbed into DSP add_ln703_3862_reg_37665740_reg.
DSP Report: register add_ln703_3862_reg_37665740_reg is absorbed into DSP add_ln703_3862_reg_37665740_reg.
DSP Report: operator add_ln703_3862_fu_37650289_p2 is absorbed into DSP add_ln703_3862_reg_37665740_reg.
DSP Report: operator mul_ln1118_2249_fu_6232_p2 is absorbed into DSP add_ln703_3862_reg_37665740_reg.
DSP Report: Generating DSP mul_ln1118_1781_fu_3913_p2, operation Mode is: A''*(B:0x61).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1781_fu_3913_p2.
DSP Report: register data_67_V_read_1_reg_37659228_reg is absorbed into DSP mul_ln1118_1781_fu_3913_p2.
DSP Report: operator mul_ln1118_1781_fu_3913_p2 is absorbed into DSP mul_ln1118_1781_fu_3913_p2.
DSP Report: Generating DSP add_ln703_3860_reg_37665735_reg, operation Mode is: (PCIN+A'':B''+C')'.
DSP Report: register add_ln703_3860_reg_37665735_reg is absorbed into DSP add_ln703_3860_reg_37665735_reg.
DSP Report: register add_ln703_3860_reg_37665735_reg is absorbed into DSP add_ln703_3860_reg_37665735_reg.
DSP Report: register add_ln703_3860_reg_37665735_reg is absorbed into DSP add_ln703_3860_reg_37665735_reg.
DSP Report: register add_ln703_3860_reg_37665735_reg is absorbed into DSP add_ln703_3860_reg_37665735_reg.
DSP Report: register add_ln703_3860_reg_37665735_reg is absorbed into DSP add_ln703_3860_reg_37665735_reg.
DSP Report: register add_ln703_3860_reg_37665735_reg is absorbed into DSP add_ln703_3860_reg_37665735_reg.
DSP Report: operator add_ln703_3860_fu_37650273_p2 is absorbed into DSP add_ln703_3860_reg_37665735_reg.
DSP Report: Generating DSP add_ln703_2099_fu_37639496_p2, operation Mode is: C+A''*(B:0x1b).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP add_ln703_2099_fu_37639496_p2.
DSP Report: register data_70_V_read_1_reg_37659179_reg is absorbed into DSP add_ln703_2099_fu_37639496_p2.
DSP Report: operator add_ln703_2099_fu_37639496_p2 is absorbed into DSP add_ln703_2099_fu_37639496_p2.
DSP Report: operator mul_ln1118_1837_fu_6320_p2 is absorbed into DSP add_ln703_2099_fu_37639496_p2.
DSP Report: Generating DSP mul_ln1118_1835_fu_5248_p2, operation Mode is: A''*(B:0x3fed7).
DSP Report: register mul_ln1118_1835_fu_5248_p2 is absorbed into DSP mul_ln1118_1835_fu_5248_p2.
DSP Report: register mul_ln1118_1835_fu_5248_p2 is absorbed into DSP mul_ln1118_1835_fu_5248_p2.
DSP Report: operator mul_ln1118_1835_fu_5248_p2 is absorbed into DSP mul_ln1118_1835_fu_5248_p2.
DSP Report: Generating DSP mul_ln1118_2333_fu_6207_p2, operation Mode is: A''*(B:0x3fe97).
DSP Report: register mul_ln1118_2333_fu_6207_p2 is absorbed into DSP mul_ln1118_2333_fu_6207_p2.
DSP Report: register mul_ln1118_2333_fu_6207_p2 is absorbed into DSP mul_ln1118_2333_fu_6207_p2.
DSP Report: operator mul_ln1118_2333_fu_6207_p2 is absorbed into DSP mul_ln1118_2333_fu_6207_p2.
DSP Report: Generating DSP mul_ln1118_2663_fu_5381_p2, operation Mode is: A''*(B:0x3fc7a).
DSP Report: register mul_ln1118_2663_fu_5381_p2 is absorbed into DSP mul_ln1118_2663_fu_5381_p2.
DSP Report: register mul_ln1118_2663_fu_5381_p2 is absorbed into DSP mul_ln1118_2663_fu_5381_p2.
DSP Report: operator mul_ln1118_2663_fu_5381_p2 is absorbed into DSP mul_ln1118_2663_fu_5381_p2.
DSP Report: Generating DSP mul_ln1118_1858_fu_3276_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_1858_fu_3276_p2 is absorbed into DSP mul_ln1118_1858_fu_3276_p2.
DSP Report: register mul_ln1118_1858_fu_3276_p2 is absorbed into DSP mul_ln1118_1858_fu_3276_p2.
DSP Report: operator mul_ln1118_1858_fu_3276_p2 is absorbed into DSP mul_ln1118_1858_fu_3276_p2.
DSP Report: Generating DSP add_ln703_2182_fu_37639992_p2, operation Mode is: C+A''*(B:0x39).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP add_ln703_2182_fu_37639992_p2.
DSP Report: register data_88_V_read_1_reg_37658891_reg is absorbed into DSP add_ln703_2182_fu_37639992_p2.
DSP Report: operator add_ln703_2182_fu_37639992_p2 is absorbed into DSP add_ln703_2182_fu_37639992_p2.
DSP Report: operator mul_ln1118_2332_fu_5441_p2 is absorbed into DSP add_ln703_2182_fu_37639992_p2.
DSP Report: Generating DSP add_ln703_2178_fu_37639966_p2, operation Mode is: C+A''*(B:0x58).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP add_ln703_2178_fu_37639966_p2.
DSP Report: register data_68_V_read_1_reg_37659212_reg is absorbed into DSP add_ln703_2178_fu_37639966_p2.
DSP Report: operator add_ln703_2178_fu_37639966_p2 is absorbed into DSP add_ln703_2178_fu_37639966_p2.
DSP Report: operator mul_ln1118_1806_fu_6449_p2 is absorbed into DSP add_ln703_2178_fu_37639966_p2.
DSP Report: Generating DSP mul_ln1118_2360_fu_4730_p2, operation Mode is: A''*(B:0x97).
DSP Report: register data_89_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2360_fu_4730_p2.
DSP Report: register data_89_V_read_1_reg_37658876_reg is absorbed into DSP mul_ln1118_2360_fu_4730_p2.
DSP Report: operator mul_ln1118_2360_fu_4730_p2 is absorbed into DSP mul_ln1118_2360_fu_4730_p2.
DSP Report: Generating DSP mul_ln1118_2278_fu_3757_p2, operation Mode is: A''*(B:0xa4).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2278_fu_3757_p2.
DSP Report: register data_86_V_read_1_reg_37658921_reg is absorbed into DSP mul_ln1118_2278_fu_3757_p2.
DSP Report: operator mul_ln1118_2278_fu_3757_p2 is absorbed into DSP mul_ln1118_2278_fu_3757_p2.
DSP Report: Generating DSP add_ln703_2176_fu_37639954_p2, operation Mode is: PCIN+A''*(B:0x8f).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP add_ln703_2176_fu_37639954_p2.
DSP Report: register data_81_V_read_1_reg_37659001_reg is absorbed into DSP add_ln703_2176_fu_37639954_p2.
DSP Report: operator add_ln703_2176_fu_37639954_p2 is absorbed into DSP add_ln703_2176_fu_37639954_p2.
DSP Report: operator mul_ln1118_2138_fu_6560_p2 is absorbed into DSP add_ln703_2176_fu_37639954_p2.
DSP Report: Generating DSP add_ln703_2176_fu_37639954_p2, operation Mode is: PCIN+A''*(B:0xc5).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_2176_fu_37639954_p2.
DSP Report: register data_76_V_read_1_reg_37659089_reg is absorbed into DSP add_ln703_2176_fu_37639954_p2.
DSP Report: operator add_ln703_2176_fu_37639954_p2 is absorbed into DSP add_ln703_2176_fu_37639954_p2.
DSP Report: operator mul_ln1118_2018_fu_4009_p2 is absorbed into DSP add_ln703_2176_fu_37639954_p2.
DSP Report: Generating DSP add_ln703_2176_reg_37663920_reg, operation Mode is: PCIN+A''*(B:0xd2).
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP add_ln703_2176_reg_37663920_reg.
DSP Report: register data_82_V_read_1_reg_37658986_reg is absorbed into DSP add_ln703_2176_reg_37663920_reg.
DSP Report: register add_ln703_2176_reg_37663920_reg is absorbed into DSP add_ln703_2176_reg_37663920_reg.
DSP Report: operator add_ln703_2176_fu_37639954_p2 is absorbed into DSP add_ln703_2176_reg_37663920_reg.
DSP Report: operator mul_ln1118_2161_fu_6025_p2 is absorbed into DSP add_ln703_2176_reg_37663920_reg.
DSP Report: Generating DSP mul_ln1118_2287_fu_5177_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_2287_fu_5177_p2 is absorbed into DSP mul_ln1118_2287_fu_5177_p2.
DSP Report: register mul_ln1118_2287_fu_5177_p2 is absorbed into DSP mul_ln1118_2287_fu_5177_p2.
DSP Report: operator mul_ln1118_2287_fu_5177_p2 is absorbed into DSP mul_ln1118_2287_fu_5177_p2.
DSP Report: Generating DSP mul_ln1118_2403_fu_6319_p2, operation Mode is: A''*(B:0xef).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2403_fu_6319_p2.
DSP Report: register data_91_V_read_1_reg_37658840_reg is absorbed into DSP mul_ln1118_2403_fu_6319_p2.
DSP Report: operator mul_ln1118_2403_fu_6319_p2 is absorbed into DSP mul_ln1118_2403_fu_6319_p2.
DSP Report: Generating DSP add_ln703_3191_fu_37646189_p2, operation Mode is: PCIN+A''*(B:0xe2).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP add_ln703_3191_fu_37646189_p2.
DSP Report: register data_65_V_read_1_reg_37659262_reg is absorbed into DSP add_ln703_3191_fu_37646189_p2.
DSP Report: operator add_ln703_3191_fu_37646189_p2 is absorbed into DSP add_ln703_3191_fu_37646189_p2.
DSP Report: operator mul_ln1118_1721_fu_5705_p2 is absorbed into DSP add_ln703_3191_fu_37646189_p2.
DSP Report: Generating DSP add_ln703_3191_fu_37646189_p2, operation Mode is: PCIN+A''*(B:0xeb).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_3191_fu_37646189_p2.
DSP Report: register data_58_V_read_1_reg_37659377_reg is absorbed into DSP add_ln703_3191_fu_37646189_p2.
DSP Report: operator add_ln703_3191_fu_37646189_p2 is absorbed into DSP add_ln703_3191_fu_37646189_p2.
DSP Report: operator mul_ln1118_1558_fu_2943_p2 is absorbed into DSP add_ln703_3191_fu_37646189_p2.
DSP Report: Generating DSP add_ln703_3191_reg_37665010_reg, operation Mode is: PCIN+A''*(B:0xad).
DSP Report: register data_89_V_read_int_reg_reg is absorbed into DSP add_ln703_3191_reg_37665010_reg.
DSP Report: register data_89_V_read_1_reg_37658876_reg is absorbed into DSP add_ln703_3191_reg_37665010_reg.
DSP Report: register add_ln703_3191_reg_37665010_reg is absorbed into DSP add_ln703_3191_reg_37665010_reg.
DSP Report: operator add_ln703_3191_fu_37646189_p2 is absorbed into DSP add_ln703_3191_reg_37665010_reg.
DSP Report: operator mul_ln1118_2349_fu_4715_p2 is absorbed into DSP add_ln703_3191_reg_37665010_reg.
DSP Report: Generating DSP mul_ln1118_2082_fu_4976_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_2082_fu_4976_p2 is absorbed into DSP mul_ln1118_2082_fu_4976_p2.
DSP Report: register mul_ln1118_2082_fu_4976_p2 is absorbed into DSP mul_ln1118_2082_fu_4976_p2.
DSP Report: operator mul_ln1118_2082_fu_4976_p2 is absorbed into DSP mul_ln1118_2082_fu_4976_p2.
DSP Report: Generating DSP mul_ln1118_2150_fu_4432_p2, operation Mode is: A''*(B:0x3ff3c).
DSP Report: register mul_ln1118_2150_fu_4432_p2 is absorbed into DSP mul_ln1118_2150_fu_4432_p2.
DSP Report: register mul_ln1118_2150_fu_4432_p2 is absorbed into DSP mul_ln1118_2150_fu_4432_p2.
DSP Report: operator mul_ln1118_2150_fu_4432_p2 is absorbed into DSP mul_ln1118_2150_fu_4432_p2.
DSP Report: Generating DSP mul_ln1118_1874_fu_5412_p2, operation Mode is: A''*(B:0x3ff4c).
DSP Report: register mul_ln1118_1874_fu_5412_p2 is absorbed into DSP mul_ln1118_1874_fu_5412_p2.
DSP Report: register mul_ln1118_1874_fu_5412_p2 is absorbed into DSP mul_ln1118_1874_fu_5412_p2.
DSP Report: operator mul_ln1118_1874_fu_5412_p2 is absorbed into DSP mul_ln1118_1874_fu_5412_p2.
DSP Report: Generating DSP mul_ln1118_2006_fu_3765_p2, operation Mode is: A''*(B:0x3ff4c).
DSP Report: register mul_ln1118_2006_fu_3765_p2 is absorbed into DSP mul_ln1118_2006_fu_3765_p2.
DSP Report: register mul_ln1118_2006_fu_3765_p2 is absorbed into DSP mul_ln1118_2006_fu_3765_p2.
DSP Report: operator mul_ln1118_2006_fu_3765_p2 is absorbed into DSP mul_ln1118_2006_fu_3765_p2.
DSP Report: Generating DSP mul_ln1118_1476_fu_4110_p2, operation Mode is: A''*(B:0xa7).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1476_fu_4110_p2.
DSP Report: register data_55_V_read_1_reg_37659430_reg is absorbed into DSP mul_ln1118_1476_fu_4110_p2.
DSP Report: operator mul_ln1118_1476_fu_4110_p2 is absorbed into DSP mul_ln1118_1476_fu_4110_p2.
DSP Report: Generating DSP add_ln703_3187_fu_37646153_p2, operation Mode is: C+A''*(B:0x3ff50).
DSP Report: register add_ln703_3187_fu_37646153_p2 is absorbed into DSP add_ln703_3187_fu_37646153_p2.
DSP Report: register add_ln703_3187_fu_37646153_p2 is absorbed into DSP add_ln703_3187_fu_37646153_p2.
DSP Report: operator add_ln703_3187_fu_37646153_p2 is absorbed into DSP add_ln703_3187_fu_37646153_p2.
DSP Report: operator mul_ln1118_2744_fu_4419_p2 is absorbed into DSP add_ln703_3187_fu_37646153_p2.
DSP Report: Generating DSP mul_ln1118_2680_fu_4979_p2, operation Mode is: A''*(B:0x3ff3c).
DSP Report: register mul_ln1118_2680_fu_4979_p2 is absorbed into DSP mul_ln1118_2680_fu_4979_p2.
DSP Report: register mul_ln1118_2680_fu_4979_p2 is absorbed into DSP mul_ln1118_2680_fu_4979_p2.
DSP Report: operator mul_ln1118_2680_fu_4979_p2 is absorbed into DSP mul_ln1118_2680_fu_4979_p2.
DSP Report: Generating DSP mul_ln1118_2542_fu_4813_p2, operation Mode is: A''*(B:0x1e4).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2542_fu_4813_p2.
DSP Report: register data_96_V_read_1_reg_37658756_reg is absorbed into DSP mul_ln1118_2542_fu_4813_p2.
DSP Report: operator mul_ln1118_2542_fu_4813_p2 is absorbed into DSP mul_ln1118_2542_fu_4813_p2.
DSP Report: Generating DSP mul_ln1118_1504_fu_3716_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_1504_fu_3716_p2 is absorbed into DSP mul_ln1118_1504_fu_3716_p2.
DSP Report: register mul_ln1118_1504_fu_3716_p2 is absorbed into DSP mul_ln1118_1504_fu_3716_p2.
DSP Report: operator mul_ln1118_1504_fu_3716_p2 is absorbed into DSP mul_ln1118_1504_fu_3716_p2.
DSP Report: Generating DSP mul_ln1118_1796_fu_4759_p2, operation Mode is: A''*(B:0x3ff12).
DSP Report: register mul_ln1118_1796_fu_4759_p2 is absorbed into DSP mul_ln1118_1796_fu_4759_p2.
DSP Report: register mul_ln1118_1796_fu_4759_p2 is absorbed into DSP mul_ln1118_1796_fu_4759_p2.
DSP Report: operator mul_ln1118_1796_fu_4759_p2 is absorbed into DSP mul_ln1118_1796_fu_4759_p2.
DSP Report: Generating DSP add_ln703_3182_reg_37664995_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3182_reg_37664995_reg is absorbed into DSP add_ln703_3182_reg_37664995_reg.
DSP Report: operator add_ln703_3182_fu_37646121_p2 is absorbed into DSP add_ln703_3182_reg_37664995_reg.
DSP Report: Generating DSP mul_ln1118_1779_fu_4740_p2, operation Mode is: A''*(B:0x33).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1779_fu_4740_p2.
DSP Report: register data_67_V_read_1_reg_37659228_reg is absorbed into DSP mul_ln1118_1779_fu_4740_p2.
DSP Report: operator mul_ln1118_1779_fu_4740_p2 is absorbed into DSP mul_ln1118_1779_fu_4740_p2.
DSP Report: Generating DSP add_ln703_1567_fu_37636209_p2, operation Mode is: PCIN+A''*(B:0x31).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_1567_fu_37636209_p2.
DSP Report: register data_54_V_read_1_reg_37659445_reg is absorbed into DSP add_ln703_1567_fu_37636209_p2.
DSP Report: operator add_ln703_1567_fu_37636209_p2 is absorbed into DSP add_ln703_1567_fu_37636209_p2.
DSP Report: operator mul_ln1118_1457_fu_5300_p2 is absorbed into DSP add_ln703_1567_fu_37636209_p2.
DSP Report: Generating DSP mul_ln1118_1674_fu_5382_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_1674_fu_5382_p2 is absorbed into DSP mul_ln1118_1674_fu_5382_p2.
DSP Report: register mul_ln1118_1674_fu_5382_p2 is absorbed into DSP mul_ln1118_1674_fu_5382_p2.
DSP Report: operator mul_ln1118_1674_fu_5382_p2 is absorbed into DSP mul_ln1118_1674_fu_5382_p2.
DSP Report: Generating DSP mul_ln1118_1351_fu_4248_p2, operation Mode is: A''*(B:0x65).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1351_fu_4248_p2.
DSP Report: register data_50_V_read_1_reg_37659509_reg is absorbed into DSP mul_ln1118_1351_fu_4248_p2.
DSP Report: operator mul_ln1118_1351_fu_4248_p2 is absorbed into DSP mul_ln1118_1351_fu_4248_p2.
DSP Report: Generating DSP add_ln703_1563_fu_37636177_p2, operation Mode is: C+A''*(B:0x3ffac).
DSP Report: register add_ln703_1563_fu_37636177_p2 is absorbed into DSP add_ln703_1563_fu_37636177_p2.
DSP Report: register add_ln703_1563_fu_37636177_p2 is absorbed into DSP add_ln703_1563_fu_37636177_p2.
DSP Report: operator add_ln703_1563_fu_37636177_p2 is absorbed into DSP add_ln703_1563_fu_37636177_p2.
DSP Report: operator mul_ln1118_1832_fu_2959_p2 is absorbed into DSP add_ln703_1563_fu_37636177_p2.
DSP Report: Generating DSP mul_ln1118_1847_fu_4225_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_1847_fu_4225_p2 is absorbed into DSP mul_ln1118_1847_fu_4225_p2.
DSP Report: register mul_ln1118_1847_fu_4225_p2 is absorbed into DSP mul_ln1118_1847_fu_4225_p2.
DSP Report: operator mul_ln1118_1847_fu_4225_p2 is absorbed into DSP mul_ln1118_1847_fu_4225_p2.
DSP Report: Generating DSP mul_ln1118_1613_fu_4836_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_1613_fu_4836_p2 is absorbed into DSP mul_ln1118_1613_fu_4836_p2.
DSP Report: register mul_ln1118_1613_fu_4836_p2 is absorbed into DSP mul_ln1118_1613_fu_4836_p2.
DSP Report: operator mul_ln1118_1613_fu_4836_p2 is absorbed into DSP mul_ln1118_1613_fu_4836_p2.
DSP Report: Generating DSP mul_ln1118_1665_fu_4057_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_1665_fu_4057_p2 is absorbed into DSP mul_ln1118_1665_fu_4057_p2.
DSP Report: register mul_ln1118_1665_fu_4057_p2 is absorbed into DSP mul_ln1118_1665_fu_4057_p2.
DSP Report: operator mul_ln1118_1665_fu_4057_p2 is absorbed into DSP mul_ln1118_1665_fu_4057_p2.
DSP Report: Generating DSP mul_ln1118_1415_fu_6160_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_1415_fu_6160_p2 is absorbed into DSP mul_ln1118_1415_fu_6160_p2.
DSP Report: register mul_ln1118_1415_fu_6160_p2 is absorbed into DSP mul_ln1118_1415_fu_6160_p2.
DSP Report: operator mul_ln1118_1415_fu_6160_p2 is absorbed into DSP mul_ln1118_1415_fu_6160_p2.
DSP Report: Generating DSP mul_ln1118_1250_fu_2971_p2, operation Mode is: A''*(B:0x47).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1250_fu_2971_p2.
DSP Report: register data_46_V_read_1_reg_37659567_reg is absorbed into DSP mul_ln1118_1250_fu_2971_p2.
DSP Report: operator mul_ln1118_1250_fu_2971_p2 is absorbed into DSP mul_ln1118_1250_fu_2971_p2.
DSP Report: Generating DSP add_ln703_1783_fu_37637583_p2, operation Mode is: PCIN+A''*(B:0x53).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_1783_fu_37637583_p2.
DSP Report: register data_45_V_read_1_reg_37659582_reg is absorbed into DSP add_ln703_1783_fu_37637583_p2.
DSP Report: operator add_ln703_1783_fu_37637583_p2 is absorbed into DSP add_ln703_1783_fu_37637583_p2.
DSP Report: operator mul_ln1118_1226_fu_5834_p2 is absorbed into DSP add_ln703_1783_fu_37637583_p2.
DSP Report: Generating DSP mul_ln1118_2058_fu_5366_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_2058_fu_5366_p2 is absorbed into DSP mul_ln1118_2058_fu_5366_p2.
DSP Report: register mul_ln1118_2058_fu_5366_p2 is absorbed into DSP mul_ln1118_2058_fu_5366_p2.
DSP Report: operator mul_ln1118_2058_fu_5366_p2 is absorbed into DSP mul_ln1118_2058_fu_5366_p2.
DSP Report: Generating DSP mul_ln1118_1366_fu_3830_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_1366_fu_3830_p2 is absorbed into DSP mul_ln1118_1366_fu_3830_p2.
DSP Report: register mul_ln1118_1366_fu_3830_p2 is absorbed into DSP mul_ln1118_1366_fu_3830_p2.
DSP Report: operator mul_ln1118_1366_fu_3830_p2 is absorbed into DSP mul_ln1118_1366_fu_3830_p2.
DSP Report: Generating DSP mul_ln1118_2005_fu_5137_p2, operation Mode is: A''*(B:0xb0).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2005_fu_5137_p2.
DSP Report: register data_76_V_read_1_reg_37659089_reg is absorbed into DSP mul_ln1118_2005_fu_5137_p2.
DSP Report: operator mul_ln1118_2005_fu_5137_p2 is absorbed into DSP mul_ln1118_2005_fu_5137_p2.
DSP Report: Generating DSP add_ln703_1780_fu_37637571_p2, operation Mode is: PCIN+A''*(B:0xea).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP add_ln703_1780_fu_37637571_p2.
DSP Report: register data_70_V_read_1_reg_37659179_reg is absorbed into DSP add_ln703_1780_fu_37637571_p2.
DSP Report: operator add_ln703_1780_fu_37637571_p2 is absorbed into DSP add_ln703_1780_fu_37637571_p2.
DSP Report: operator mul_ln1118_1849_fu_6577_p2 is absorbed into DSP add_ln703_1780_fu_37637571_p2.
DSP Report: Generating DSP add_ln703_1780_reg_37663490_reg, operation Mode is: PCIN+A''*(B:0xac).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_1780_reg_37663490_reg.
DSP Report: register data_74_V_read_1_reg_37659117_reg is absorbed into DSP add_ln703_1780_reg_37663490_reg.
DSP Report: register add_ln703_1780_reg_37663490_reg is absorbed into DSP add_ln703_1780_reg_37663490_reg.
DSP Report: operator add_ln703_1780_fu_37637571_p2 is absorbed into DSP add_ln703_1780_reg_37663490_reg.
DSP Report: operator mul_ln1118_1948_fu_5567_p2 is absorbed into DSP add_ln703_1780_reg_37663490_reg.
DSP Report: Generating DSP mul_ln1118_2670_fu_5314_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_2670_fu_5314_p2 is absorbed into DSP mul_ln1118_2670_fu_5314_p2.
DSP Report: register mul_ln1118_2670_fu_5314_p2 is absorbed into DSP mul_ln1118_2670_fu_5314_p2.
DSP Report: operator mul_ln1118_2670_fu_5314_p2 is absorbed into DSP mul_ln1118_2670_fu_5314_p2.
DSP Report: Generating DSP mul_ln1118_2475_fu_6562_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_2475_fu_6562_p2 is absorbed into DSP mul_ln1118_2475_fu_6562_p2.
DSP Report: register mul_ln1118_2475_fu_6562_p2 is absorbed into DSP mul_ln1118_2475_fu_6562_p2.
DSP Report: operator mul_ln1118_2475_fu_6562_p2 is absorbed into DSP mul_ln1118_2475_fu_6562_p2.
DSP Report: Generating DSP mul_ln1118_1689_fu_4627_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_1689_fu_4627_p2 is absorbed into DSP mul_ln1118_1689_fu_4627_p2.
DSP Report: register mul_ln1118_1689_fu_4627_p2 is absorbed into DSP mul_ln1118_1689_fu_4627_p2.
DSP Report: operator mul_ln1118_1689_fu_4627_p2 is absorbed into DSP mul_ln1118_1689_fu_4627_p2.
DSP Report: Generating DSP mul_ln1118_1813_fu_5400_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_1813_fu_5400_p2 is absorbed into DSP mul_ln1118_1813_fu_5400_p2.
DSP Report: register mul_ln1118_1813_fu_5400_p2 is absorbed into DSP mul_ln1118_1813_fu_5400_p2.
DSP Report: operator mul_ln1118_1813_fu_5400_p2 is absorbed into DSP mul_ln1118_1813_fu_5400_p2.
DSP Report: Generating DSP mul_ln1118_1361_fu_2998_p2, operation Mode is: A''*(B:0x5a).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1361_fu_2998_p2.
DSP Report: register zext_ln1118_1022_reg_37660862_reg is absorbed into DSP mul_ln1118_1361_fu_2998_p2.
DSP Report: operator mul_ln1118_1361_fu_2998_p2 is absorbed into DSP mul_ln1118_1361_fu_2998_p2.
DSP Report: Generating DSP add_ln703_1590_fu_37636333_p2, operation Mode is: PCIN+A''*(B:0x51).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_1590_fu_37636333_p2.
DSP Report: register data_45_V_read_1_reg_37659582_reg is absorbed into DSP add_ln703_1590_fu_37636333_p2.
DSP Report: operator add_ln703_1590_fu_37636333_p2 is absorbed into DSP add_ln703_1590_fu_37636333_p2.
DSP Report: operator mul_ln1118_1217_fu_2801_p2 is absorbed into DSP add_ln703_1590_fu_37636333_p2.
DSP Report: Generating DSP mul_ln1118_1842_fu_3373_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_1842_fu_3373_p2 is absorbed into DSP mul_ln1118_1842_fu_3373_p2.
DSP Report: register mul_ln1118_1842_fu_3373_p2 is absorbed into DSP mul_ln1118_1842_fu_3373_p2.
DSP Report: operator mul_ln1118_1842_fu_3373_p2 is absorbed into DSP mul_ln1118_1842_fu_3373_p2.
DSP Report: Generating DSP mul_ln1118_1437_fu_2935_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_1437_fu_2935_p2 is absorbed into DSP mul_ln1118_1437_fu_2935_p2.
DSP Report: register mul_ln1118_1437_fu_2935_p2 is absorbed into DSP mul_ln1118_1437_fu_2935_p2.
DSP Report: operator mul_ln1118_1437_fu_2935_p2 is absorbed into DSP mul_ln1118_1437_fu_2935_p2.
DSP Report: Generating DSP mul_ln1118_1496_fu_4548_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_1496_fu_4548_p2 is absorbed into DSP mul_ln1118_1496_fu_4548_p2.
DSP Report: register mul_ln1118_1496_fu_4548_p2 is absorbed into DSP mul_ln1118_1496_fu_4548_p2.
DSP Report: operator mul_ln1118_1496_fu_4548_p2 is absorbed into DSP mul_ln1118_1496_fu_4548_p2.
DSP Report: Generating DSP mul_ln1118_1338_fu_3391_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_1338_fu_3391_p2 is absorbed into DSP mul_ln1118_1338_fu_3391_p2.
DSP Report: register mul_ln1118_1338_fu_3391_p2 is absorbed into DSP mul_ln1118_1338_fu_3391_p2.
DSP Report: operator mul_ln1118_1338_fu_3391_p2 is absorbed into DSP mul_ln1118_1338_fu_3391_p2.
DSP Report: Generating DSP mul_ln1118_1617_fu_4840_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_1617_fu_4840_p2 is absorbed into DSP mul_ln1118_1617_fu_4840_p2.
DSP Report: register mul_ln1118_1617_fu_4840_p2 is absorbed into DSP mul_ln1118_1617_fu_4840_p2.
DSP Report: operator mul_ln1118_1617_fu_4840_p2 is absorbed into DSP mul_ln1118_1617_fu_4840_p2.
DSP Report: Generating DSP mul_ln1118_1419_fu_3287_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_1419_fu_3287_p2 is absorbed into DSP mul_ln1118_1419_fu_3287_p2.
DSP Report: register mul_ln1118_1419_fu_3287_p2 is absorbed into DSP mul_ln1118_1419_fu_3287_p2.
DSP Report: operator mul_ln1118_1419_fu_3287_p2 is absorbed into DSP mul_ln1118_1419_fu_3287_p2.
DSP Report: Generating DSP mul_ln1118_1669_fu_6245_p2, operation Mode is: A''*(B:0x3ff8e).
DSP Report: register mul_ln1118_1669_fu_6245_p2 is absorbed into DSP mul_ln1118_1669_fu_6245_p2.
DSP Report: register mul_ln1118_1669_fu_6245_p2 is absorbed into DSP mul_ln1118_1669_fu_6245_p2.
DSP Report: operator mul_ln1118_1669_fu_6245_p2 is absorbed into DSP mul_ln1118_1669_fu_6245_p2.
DSP Report: Generating DSP mul_ln1118_2034_fu_6406_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_2034_fu_6406_p2 is absorbed into DSP mul_ln1118_2034_fu_6406_p2.
DSP Report: register mul_ln1118_2034_fu_6406_p2 is absorbed into DSP mul_ln1118_2034_fu_6406_p2.
DSP Report: operator mul_ln1118_2034_fu_6406_p2 is absorbed into DSP mul_ln1118_2034_fu_6406_p2.
DSP Report: Generating DSP mul_ln1118_1303_fu_4155_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_1303_fu_4155_p2 is absorbed into DSP mul_ln1118_1303_fu_4155_p2.
DSP Report: register mul_ln1118_1303_fu_4155_p2 is absorbed into DSP mul_ln1118_1303_fu_4155_p2.
DSP Report: operator mul_ln1118_1303_fu_4155_p2 is absorbed into DSP mul_ln1118_1303_fu_4155_p2.
DSP Report: Generating DSP mul_ln1118_1446_fu_2945_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_1446_fu_2945_p2 is absorbed into DSP mul_ln1118_1446_fu_2945_p2.
DSP Report: register mul_ln1118_1446_fu_2945_p2 is absorbed into DSP mul_ln1118_1446_fu_2945_p2.
DSP Report: operator mul_ln1118_1446_fu_2945_p2 is absorbed into DSP mul_ln1118_1446_fu_2945_p2.
DSP Report: Generating DSP mul_ln1118_1252_fu_4068_p2, operation Mode is: A''*(B:0x3ff86).
DSP Report: register mul_ln1118_1252_fu_4068_p2 is absorbed into DSP mul_ln1118_1252_fu_4068_p2.
DSP Report: register mul_ln1118_1252_fu_4068_p2 is absorbed into DSP mul_ln1118_1252_fu_4068_p2.
DSP Report: operator mul_ln1118_1252_fu_4068_p2 is absorbed into DSP mul_ln1118_1252_fu_4068_p2.
DSP Report: Generating DSP mul_ln1118_2597_fu_5534_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_2597_fu_5534_p2 is absorbed into DSP mul_ln1118_2597_fu_5534_p2.
DSP Report: register mul_ln1118_2597_fu_5534_p2 is absorbed into DSP mul_ln1118_2597_fu_5534_p2.
DSP Report: operator mul_ln1118_2597_fu_5534_p2 is absorbed into DSP mul_ln1118_2597_fu_5534_p2.
DSP Report: Generating DSP mul_ln1118_1843_fu_3289_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_1843_fu_3289_p2 is absorbed into DSP mul_ln1118_1843_fu_3289_p2.
DSP Report: register mul_ln1118_1843_fu_3289_p2 is absorbed into DSP mul_ln1118_1843_fu_3289_p2.
DSP Report: operator mul_ln1118_1843_fu_3289_p2 is absorbed into DSP mul_ln1118_1843_fu_3289_p2.
DSP Report: Generating DSP mul_ln1118_2704_fu_6219_p2, operation Mode is: A''*(B:0x9a).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2704_fu_6219_p2.
DSP Report: register data_102_V_read_1_reg_37658661_reg is absorbed into DSP mul_ln1118_2704_fu_6219_p2.
DSP Report: operator mul_ln1118_2704_fu_6219_p2 is absorbed into DSP mul_ln1118_2704_fu_6219_p2.
DSP Report: Generating DSP add_ln703_2869_fu_37644233_p2, operation Mode is: PCIN+A''*(B:0xa2).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP add_ln703_2869_fu_37644233_p2.
DSP Report: register data_83_V_read_1_reg_37658970_reg is absorbed into DSP add_ln703_2869_fu_37644233_p2.
DSP Report: operator add_ln703_2869_fu_37644233_p2 is absorbed into DSP add_ln703_2869_fu_37644233_p2.
DSP Report: operator mul_ln1118_2171_fu_4414_p2 is absorbed into DSP add_ln703_2869_fu_37644233_p2.
DSP Report: Generating DSP add_ln703_2869_reg_37664660_reg, operation Mode is: PCIN+A''*(B:0xcf).
DSP Report: register data_101_V_read_int_reg_reg is absorbed into DSP add_ln703_2869_reg_37664660_reg.
DSP Report: register data_101_V_read_1_reg_37658674_reg is absorbed into DSP add_ln703_2869_reg_37664660_reg.
DSP Report: register add_ln703_2869_reg_37664660_reg is absorbed into DSP add_ln703_2869_reg_37664660_reg.
DSP Report: operator add_ln703_2869_fu_37644233_p2 is absorbed into DSP add_ln703_2869_reg_37664660_reg.
DSP Report: operator mul_ln1118_2671_fu_5799_p2 is absorbed into DSP add_ln703_2869_reg_37664660_reg.
DSP Report: Generating DSP mul_ln1118_1698_fu_5144_p2, operation Mode is: A''*(B:0x3ff1e).
DSP Report: register mul_ln1118_1698_fu_5144_p2 is absorbed into DSP mul_ln1118_1698_fu_5144_p2.
DSP Report: register mul_ln1118_1698_fu_5144_p2 is absorbed into DSP mul_ln1118_1698_fu_5144_p2.
DSP Report: operator mul_ln1118_1698_fu_5144_p2 is absorbed into DSP mul_ln1118_1698_fu_5144_p2.
DSP Report: Generating DSP mul_ln1118_1854_fu_6146_p2, operation Mode is: A''*(B:0x3ff2c).
DSP Report: register mul_ln1118_1854_fu_6146_p2 is absorbed into DSP mul_ln1118_1854_fu_6146_p2.
DSP Report: register mul_ln1118_1854_fu_6146_p2 is absorbed into DSP mul_ln1118_1854_fu_6146_p2.
DSP Report: operator mul_ln1118_1854_fu_6146_p2 is absorbed into DSP mul_ln1118_1854_fu_6146_p2.
DSP Report: Generating DSP mul_ln1118_1825_fu_3543_p2, operation Mode is: A''*(B:0x3ff93).
DSP Report: register mul_ln1118_1825_fu_3543_p2 is absorbed into DSP mul_ln1118_1825_fu_3543_p2.
DSP Report: register mul_ln1118_1825_fu_3543_p2 is absorbed into DSP mul_ln1118_1825_fu_3543_p2.
DSP Report: operator mul_ln1118_1825_fu_3543_p2 is absorbed into DSP mul_ln1118_1825_fu_3543_p2.
DSP Report: Generating DSP mul_ln1118_1372_fu_5410_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_1372_fu_5410_p2 is absorbed into DSP mul_ln1118_1372_fu_5410_p2.
DSP Report: register mul_ln1118_1372_fu_5410_p2 is absorbed into DSP mul_ln1118_1372_fu_5410_p2.
DSP Report: operator mul_ln1118_1372_fu_5410_p2 is absorbed into DSP mul_ln1118_1372_fu_5410_p2.
DSP Report: Generating DSP mul_ln1118_1039_fu_4864_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_1039_fu_4864_p2 is absorbed into DSP mul_ln1118_1039_fu_4864_p2.
DSP Report: register mul_ln1118_1039_fu_4864_p2 is absorbed into DSP mul_ln1118_1039_fu_4864_p2.
DSP Report: operator mul_ln1118_1039_fu_4864_p2 is absorbed into DSP mul_ln1118_1039_fu_4864_p2.
DSP Report: Generating DSP mul_ln1118_1452_fu_4504_p2, operation Mode is: A''*(B:0x3febc).
DSP Report: register mul_ln1118_1452_fu_4504_p2 is absorbed into DSP mul_ln1118_1452_fu_4504_p2.
DSP Report: register mul_ln1118_1452_fu_4504_p2 is absorbed into DSP mul_ln1118_1452_fu_4504_p2.
DSP Report: operator mul_ln1118_1452_fu_4504_p2 is absorbed into DSP mul_ln1118_1452_fu_4504_p2.
DSP Report: Generating DSP mul_ln1118_2383_fu_5195_p2, operation Mode is: A''*(B:0x3fdae).
DSP Report: register mul_ln1118_2383_fu_5195_p2 is absorbed into DSP mul_ln1118_2383_fu_5195_p2.
DSP Report: register mul_ln1118_2383_fu_5195_p2 is absorbed into DSP mul_ln1118_2383_fu_5195_p2.
DSP Report: operator mul_ln1118_2383_fu_5195_p2 is absorbed into DSP mul_ln1118_2383_fu_5195_p2.
DSP Report: Generating DSP mul_ln1118_2721_fu_2774_p2, operation Mode is: A''*(B:0x3fdc1).
DSP Report: register mul_ln1118_2721_fu_2774_p2 is absorbed into DSP mul_ln1118_2721_fu_2774_p2.
DSP Report: register mul_ln1118_2721_fu_2774_p2 is absorbed into DSP mul_ln1118_2721_fu_2774_p2.
DSP Report: operator mul_ln1118_2721_fu_2774_p2 is absorbed into DSP mul_ln1118_2721_fu_2774_p2.
DSP Report: Generating DSP mul_ln1118_2342_fu_4664_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_2342_fu_4664_p2 is absorbed into DSP mul_ln1118_2342_fu_4664_p2.
DSP Report: register mul_ln1118_2342_fu_4664_p2 is absorbed into DSP mul_ln1118_2342_fu_4664_p2.
DSP Report: operator mul_ln1118_2342_fu_4664_p2 is absorbed into DSP mul_ln1118_2342_fu_4664_p2.
DSP Report: Generating DSP mul_ln1118_2032_fu_6404_p2, operation Mode is: A''*(B:0x3d).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2032_fu_6404_p2.
DSP Report: register data_77_V_read_1_reg_37659072_reg is absorbed into DSP mul_ln1118_2032_fu_6404_p2.
DSP Report: operator mul_ln1118_2032_fu_6404_p2 is absorbed into DSP mul_ln1118_2032_fu_6404_p2.
DSP Report: Generating DSP add_ln703_3208_fu_37646275_p2, operation Mode is: PCIN+A''*(B:0x2d).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP add_ln703_3208_fu_37646275_p2.
DSP Report: register data_64_V_read_1_reg_37659279_reg is absorbed into DSP add_ln703_3208_fu_37646275_p2.
DSP Report: operator add_ln703_3208_fu_37646275_p2 is absorbed into DSP add_ln703_3208_fu_37646275_p2.
DSP Report: operator mul_ln1118_1695_fu_5393_p2 is absorbed into DSP add_ln703_3208_fu_37646275_p2.
DSP Report: Generating DSP mul_ln1118_1901_fu_3882_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_1901_fu_3882_p2 is absorbed into DSP mul_ln1118_1901_fu_3882_p2.
DSP Report: register mul_ln1118_1901_fu_3882_p2 is absorbed into DSP mul_ln1118_1901_fu_3882_p2.
DSP Report: operator mul_ln1118_1901_fu_3882_p2 is absorbed into DSP mul_ln1118_1901_fu_3882_p2.
DSP Report: Generating DSP mul_ln1118_2313_fu_3396_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_2313_fu_3396_p2 is absorbed into DSP mul_ln1118_2313_fu_3396_p2.
DSP Report: register mul_ln1118_2313_fu_3396_p2 is absorbed into DSP mul_ln1118_2313_fu_3396_p2.
DSP Report: operator mul_ln1118_2313_fu_3396_p2 is absorbed into DSP mul_ln1118_2313_fu_3396_p2.
DSP Report: Generating DSP mul_ln1118_2341_fu_6215_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_2341_fu_6215_p2 is absorbed into DSP mul_ln1118_2341_fu_6215_p2.
DSP Report: register mul_ln1118_2341_fu_6215_p2 is absorbed into DSP mul_ln1118_2341_fu_6215_p2.
DSP Report: operator mul_ln1118_2341_fu_6215_p2 is absorbed into DSP mul_ln1118_2341_fu_6215_p2.
DSP Report: Generating DSP mul_ln1118_1786_fu_4339_p2, operation Mode is: A''*(B:0x3ff93).
DSP Report: register mul_ln1118_1786_fu_4339_p2 is absorbed into DSP mul_ln1118_1786_fu_4339_p2.
DSP Report: register mul_ln1118_1786_fu_4339_p2 is absorbed into DSP mul_ln1118_1786_fu_4339_p2.
DSP Report: operator mul_ln1118_1786_fu_4339_p2 is absorbed into DSP mul_ln1118_1786_fu_4339_p2.
DSP Report: Generating DSP mul_ln1118_1686_fu_4893_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_1686_fu_4893_p2 is absorbed into DSP mul_ln1118_1686_fu_4893_p2.
DSP Report: register mul_ln1118_1686_fu_4893_p2 is absorbed into DSP mul_ln1118_1686_fu_4893_p2.
DSP Report: operator mul_ln1118_1686_fu_4893_p2 is absorbed into DSP mul_ln1118_1686_fu_4893_p2.
DSP Report: Generating DSP mul_ln1118_1713_fu_6369_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_1713_fu_6369_p2 is absorbed into DSP mul_ln1118_1713_fu_6369_p2.
DSP Report: register mul_ln1118_1713_fu_6369_p2 is absorbed into DSP mul_ln1118_1713_fu_6369_p2.
DSP Report: operator mul_ln1118_1713_fu_6369_p2 is absorbed into DSP mul_ln1118_1713_fu_6369_p2.
DSP Report: Generating DSP mul_ln1118_2077_fu_5798_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_2077_fu_5798_p2 is absorbed into DSP mul_ln1118_2077_fu_5798_p2.
DSP Report: register mul_ln1118_2077_fu_5798_p2 is absorbed into DSP mul_ln1118_2077_fu_5798_p2.
DSP Report: operator mul_ln1118_2077_fu_5798_p2 is absorbed into DSP mul_ln1118_2077_fu_5798_p2.
DSP Report: Generating DSP mul_ln1118_2230_fu_5700_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_2230_fu_5700_p2 is absorbed into DSP mul_ln1118_2230_fu_5700_p2.
DSP Report: register mul_ln1118_2230_fu_5700_p2 is absorbed into DSP mul_ln1118_2230_fu_5700_p2.
DSP Report: operator mul_ln1118_2230_fu_5700_p2 is absorbed into DSP mul_ln1118_2230_fu_5700_p2.
DSP Report: Generating DSP mul_ln1118_2027_fu_4074_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_2027_fu_4074_p2 is absorbed into DSP mul_ln1118_2027_fu_4074_p2.
DSP Report: register mul_ln1118_2027_fu_4074_p2 is absorbed into DSP mul_ln1118_2027_fu_4074_p2.
DSP Report: operator mul_ln1118_2027_fu_4074_p2 is absorbed into DSP mul_ln1118_2027_fu_4074_p2.
DSP Report: Generating DSP mul_ln1118_1395_fu_6597_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_1395_fu_6597_p2 is absorbed into DSP mul_ln1118_1395_fu_6597_p2.
DSP Report: register mul_ln1118_1395_fu_6597_p2 is absorbed into DSP mul_ln1118_1395_fu_6597_p2.
DSP Report: operator mul_ln1118_1395_fu_6597_p2 is absorbed into DSP mul_ln1118_1395_fu_6597_p2.
DSP Report: Generating DSP mul_ln1118_2315_fu_5418_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_2315_fu_5418_p2 is absorbed into DSP mul_ln1118_2315_fu_5418_p2.
DSP Report: register mul_ln1118_2315_fu_5418_p2 is absorbed into DSP mul_ln1118_2315_fu_5418_p2.
DSP Report: operator mul_ln1118_2315_fu_5418_p2 is absorbed into DSP mul_ln1118_2315_fu_5418_p2.
DSP Report: Generating DSP mul_ln1118_1774_fu_5173_p2, operation Mode is: A''*(B:0x7a).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1774_fu_5173_p2.
DSP Report: register data_67_V_read_1_reg_37659228_reg is absorbed into DSP mul_ln1118_1774_fu_5173_p2.
DSP Report: operator mul_ln1118_1774_fu_5173_p2 is absorbed into DSP mul_ln1118_1774_fu_5173_p2.
DSP Report: Generating DSP add_ln703_2139_fu_37639734_p2, operation Mode is: PCIN+A''*(B:0x68).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_2139_fu_37639734_p2.
DSP Report: register data_57_V_read_1_reg_37659396_reg is absorbed into DSP add_ln703_2139_fu_37639734_p2.
DSP Report: operator add_ln703_2139_fu_37639734_p2 is absorbed into DSP add_ln703_2139_fu_37639734_p2.
DSP Report: operator mul_ln1118_1534_fu_4996_p2 is absorbed into DSP add_ln703_2139_fu_37639734_p2.
DSP Report: Generating DSP mul_ln1118_1927_fu_5070_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_1927_fu_5070_p2 is absorbed into DSP mul_ln1118_1927_fu_5070_p2.
DSP Report: register mul_ln1118_1927_fu_5070_p2 is absorbed into DSP mul_ln1118_1927_fu_5070_p2.
DSP Report: operator mul_ln1118_1927_fu_5070_p2 is absorbed into DSP mul_ln1118_1927_fu_5070_p2.
DSP Report: Generating DSP mul_ln1118_2086_fu_5809_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_2086_fu_5809_p2 is absorbed into DSP mul_ln1118_2086_fu_5809_p2.
DSP Report: register mul_ln1118_2086_fu_5809_p2 is absorbed into DSP mul_ln1118_2086_fu_5809_p2.
DSP Report: operator mul_ln1118_2086_fu_5809_p2 is absorbed into DSP mul_ln1118_2086_fu_5809_p2.
DSP Report: Generating DSP mul_ln1118_1775_fu_3484_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_1775_fu_3484_p2 is absorbed into DSP mul_ln1118_1775_fu_3484_p2.
DSP Report: register mul_ln1118_1775_fu_3484_p2 is absorbed into DSP mul_ln1118_1775_fu_3484_p2.
DSP Report: operator mul_ln1118_1775_fu_3484_p2 is absorbed into DSP mul_ln1118_1775_fu_3484_p2.
DSP Report: Generating DSP add_ln703_3422_fu_37647537_p2, operation Mode is: C+A''*(B:0x91).
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP add_ln703_3422_fu_37647537_p2.
DSP Report: register data_106_V_read_1_reg_37658594_reg is absorbed into DSP add_ln703_3422_fu_37647537_p2.
DSP Report: operator add_ln703_3422_fu_37647537_p2 is absorbed into DSP add_ln703_3422_fu_37647537_p2.
DSP Report: operator mul_ln1118_2832_fu_5020_p2 is absorbed into DSP add_ln703_3422_fu_37647537_p2.
DSP Report: Generating DSP mul_ln1118_1729_fu_4285_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_1729_fu_4285_p2 is absorbed into DSP mul_ln1118_1729_fu_4285_p2.
DSP Report: register mul_ln1118_1729_fu_4285_p2 is absorbed into DSP mul_ln1118_1729_fu_4285_p2.
DSP Report: operator mul_ln1118_1729_fu_4285_p2 is absorbed into DSP mul_ln1118_1729_fu_4285_p2.
DSP Report: Generating DSP mul_ln1118_1932_fu_3814_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_1932_fu_3814_p2 is absorbed into DSP mul_ln1118_1932_fu_3814_p2.
DSP Report: register mul_ln1118_1932_fu_3814_p2 is absorbed into DSP mul_ln1118_1932_fu_3814_p2.
DSP Report: operator mul_ln1118_1932_fu_3814_p2 is absorbed into DSP mul_ln1118_1932_fu_3814_p2.
DSP Report: Generating DSP mul_ln1118_1753_fu_4312_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_1753_fu_4312_p2 is absorbed into DSP mul_ln1118_1753_fu_4312_p2.
DSP Report: register mul_ln1118_1753_fu_4312_p2 is absorbed into DSP mul_ln1118_1753_fu_4312_p2.
DSP Report: operator mul_ln1118_1753_fu_4312_p2 is absorbed into DSP mul_ln1118_1753_fu_4312_p2.
DSP Report: Generating DSP mul_ln1118_2834_fu_6380_p2, operation Mode is: A''*(B:0x15).
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2834_fu_6380_p2.
DSP Report: register data_106_V_read_1_reg_37658594_reg is absorbed into DSP mul_ln1118_2834_fu_6380_p2.
DSP Report: operator mul_ln1118_2834_fu_6380_p2 is absorbed into DSP mul_ln1118_2834_fu_6380_p2.
DSP Report: Generating DSP add_ln703_3560_fu_37648501_p2, operation Mode is: PCIN+A''*(B:0x16).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP add_ln703_3560_fu_37648501_p2.
DSP Report: register data_64_V_read_1_reg_37659279_reg is absorbed into DSP add_ln703_3560_fu_37648501_p2.
DSP Report: operator add_ln703_3560_fu_37648501_p2 is absorbed into DSP add_ln703_3560_fu_37648501_p2.
DSP Report: operator mul_ln1118_1701_fu_4882_p2 is absorbed into DSP add_ln703_3560_fu_37648501_p2.
DSP Report: Generating DSP mul_ln1118_2243_fu_4226_p2, operation Mode is: A''*(B:0x71).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2243_fu_4226_p2.
DSP Report: register data_85_V_read_1_reg_37658934_reg is absorbed into DSP mul_ln1118_2243_fu_4226_p2.
DSP Report: operator mul_ln1118_2243_fu_4226_p2 is absorbed into DSP mul_ln1118_2243_fu_4226_p2.
DSP Report: Generating DSP add_ln703_2287_fu_37640687_p2, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP add_ln703_2287_fu_37640687_p2.
DSP Report: register data_72_V_read_1_reg_37659145_reg is absorbed into DSP add_ln703_2287_fu_37640687_p2.
DSP Report: operator add_ln703_2287_fu_37640687_p2 is absorbed into DSP add_ln703_2287_fu_37640687_p2.
DSP Report: operator mul_ln1118_1907_fu_4622_p2 is absorbed into DSP add_ln703_2287_fu_37640687_p2.
DSP Report: Generating DSP add_ln703_2287_reg_37664045_reg, operation Mode is: PCIN+A''*(B:0x52).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_2287_reg_37664045_reg.
DSP Report: register data_73_V_read_1_reg_37659130_reg is absorbed into DSP add_ln703_2287_reg_37664045_reg.
DSP Report: register add_ln703_2287_reg_37664045_reg is absorbed into DSP add_ln703_2287_reg_37664045_reg.
DSP Report: operator add_ln703_2287_fu_37640687_p2 is absorbed into DSP add_ln703_2287_reg_37664045_reg.
DSP Report: operator mul_ln1118_1931_fu_5074_p2 is absorbed into DSP add_ln703_2287_reg_37664045_reg.
DSP Report: Generating DSP mul_ln1118_1803_fu_5439_p2, operation Mode is: A''*(B:0x5e).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1803_fu_5439_p2.
DSP Report: register data_68_V_read_1_reg_37659212_reg is absorbed into DSP mul_ln1118_1803_fu_5439_p2.
DSP Report: operator mul_ln1118_1803_fu_5439_p2 is absorbed into DSP mul_ln1118_1803_fu_5439_p2.
DSP Report: Generating DSP add_ln703_2285_fu_37640671_p2, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP add_ln703_2285_fu_37640671_p2.
DSP Report: register data_64_V_read_1_reg_37659279_reg is absorbed into DSP add_ln703_2285_fu_37640671_p2.
DSP Report: operator add_ln703_2285_fu_37640671_p2 is absorbed into DSP add_ln703_2285_fu_37640671_p2.
DSP Report: operator mul_ln1118_1703_fu_5965_p2 is absorbed into DSP add_ln703_2285_fu_37640671_p2.
DSP Report: Generating DSP add_ln703_2285_reg_37664040_reg, operation Mode is: PCIN+A''*(B:0x56).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP add_ln703_2285_reg_37664040_reg.
DSP Report: register data_66_V_read_1_reg_37659244_reg is absorbed into DSP add_ln703_2285_reg_37664040_reg.
DSP Report: register add_ln703_2285_reg_37664040_reg is absorbed into DSP add_ln703_2285_reg_37664040_reg.
DSP Report: operator add_ln703_2285_fu_37640671_p2 is absorbed into DSP add_ln703_2285_reg_37664040_reg.
DSP Report: operator mul_ln1118_1752_fu_2751_p2 is absorbed into DSP add_ln703_2285_reg_37664040_reg.
DSP Report: Generating DSP mul_ln1118_1726_fu_5059_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_1726_fu_5059_p2 is absorbed into DSP mul_ln1118_1726_fu_5059_p2.
DSP Report: register mul_ln1118_1726_fu_5059_p2 is absorbed into DSP mul_ln1118_1726_fu_5059_p2.
DSP Report: operator mul_ln1118_1726_fu_5059_p2 is absorbed into DSP mul_ln1118_1726_fu_5059_p2.
DSP Report: Generating DSP mul_ln1118_1649_fu_5299_p2, operation Mode is: A''*(B:0x23).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1649_fu_5299_p2.
DSP Report: register mul_ln1118_1649_fu_5299_p2 is absorbed into DSP mul_ln1118_1649_fu_5299_p2.
DSP Report: operator mul_ln1118_1649_fu_5299_p2 is absorbed into DSP mul_ln1118_1649_fu_5299_p2.
DSP Report: Generating DSP add_ln703_1543_fu_37636061_p2, operation Mode is: PCIN+A''*(B:0x34).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_1543_fu_37636061_p2.
DSP Report: register data_55_V_read_1_reg_37659430_reg is absorbed into DSP add_ln703_1543_fu_37636061_p2.
DSP Report: operator add_ln703_1543_fu_37636061_p2 is absorbed into DSP add_ln703_1543_fu_37636061_p2.
DSP Report: operator mul_ln1118_1484_fu_4118_p2 is absorbed into DSP add_ln703_1543_fu_37636061_p2.
DSP Report: Generating DSP add_ln703_1537_fu_37636013_p2, operation Mode is: C+A''*(B:0x6c).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_1537_fu_37636013_p2.
DSP Report: register data_57_V_read_1_reg_37659396_reg is absorbed into DSP add_ln703_1537_fu_37636013_p2.
DSP Report: operator add_ln703_1537_fu_37636013_p2 is absorbed into DSP add_ln703_1537_fu_37636013_p2.
DSP Report: operator mul_ln1118_1537_fu_5991_p2 is absorbed into DSP add_ln703_1537_fu_37636013_p2.
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln203_36_reg_37660108_reg' and it is trimmed from '24' to '18' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:21893]
DSP Report: Generating DSP mul_ln1118_364_fu_3828_p2, operation Mode is: A2*(B:0x23).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_364_fu_3828_p2.
DSP Report: operator mul_ln1118_364_fu_3828_p2 is absorbed into DSP mul_ln1118_364_fu_3828_p2.
DSP Report: Generating DSP mul_ln1118_168_fu_2737_p2, operation Mode is: A2*(B:0x3ffba).
DSP Report: register mul_ln1118_168_fu_2737_p2 is absorbed into DSP mul_ln1118_168_fu_2737_p2.
DSP Report: operator mul_ln1118_168_fu_2737_p2 is absorbed into DSP mul_ln1118_168_fu_2737_p2.
DSP Report: Generating DSP mul_ln1118_222_fu_4662_p2, operation Mode is: A2*(B:0xde).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_222_fu_4662_p2.
DSP Report: operator mul_ln1118_222_fu_4662_p2 is absorbed into DSP mul_ln1118_222_fu_4662_p2.
DSP Report: Generating DSP mul_ln1118_464_fu_4149_p2, operation Mode is: A2*(B:0x3ffdb).
DSP Report: register mul_ln1118_464_fu_4149_p2 is absorbed into DSP mul_ln1118_464_fu_4149_p2.
DSP Report: operator mul_ln1118_464_fu_4149_p2 is absorbed into DSP mul_ln1118_464_fu_4149_p2.
DSP Report: Generating DSP mul_ln1118_627_fu_5759_p2, operation Mode is: A2*(B:0x34).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_627_fu_5759_p2.
DSP Report: operator mul_ln1118_627_fu_5759_p2 is absorbed into DSP mul_ln1118_627_fu_5759_p2.
DSP Report: Generating DSP add_ln703_653_reg_37661804_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_653_reg_37661804_reg is absorbed into DSP add_ln703_653_reg_37661804_reg.
DSP Report: operator add_ln703_653_fu_37605330_p2 is absorbed into DSP add_ln703_653_reg_37661804_reg.
DSP Report: Generating DSP mul_ln1118_577_fu_3508_p2, operation Mode is: A2*(B:0x5b).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_577_fu_3508_p2.
DSP Report: operator mul_ln1118_577_fu_3508_p2 is absorbed into DSP mul_ln1118_577_fu_3508_p2.
DSP Report: Generating DSP add_ln703_650_fu_37605308_p2, operation Mode is: PCIN+A2*(B:0x57).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_650_fu_37605308_p2.
DSP Report: operator add_ln703_650_fu_37605308_p2 is absorbed into DSP add_ln703_650_fu_37605308_p2.
DSP Report: operator mul_ln1118_377_fu_4365_p2 is absorbed into DSP add_ln703_650_fu_37605308_p2.
DSP Report: Generating DSP add_ln703_650_reg_37661799_reg, operation Mode is: PCIN+A2*(B:0x62).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_650_reg_37661799_reg.
DSP Report: register add_ln703_650_reg_37661799_reg is absorbed into DSP add_ln703_650_reg_37661799_reg.
DSP Report: operator add_ln703_650_fu_37605308_p2 is absorbed into DSP add_ln703_650_reg_37661799_reg.
DSP Report: operator mul_ln1118_433_fu_3783_p2 is absorbed into DSP add_ln703_650_reg_37661799_reg.
DSP Report: Generating DSP mul_ln1118_119_fu_6436_p2, operation Mode is: A2*(B:0xa2).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_119_fu_6436_p2.
DSP Report: operator mul_ln1118_119_fu_6436_p2 is absorbed into DSP mul_ln1118_119_fu_6436_p2.
DSP Report: Generating DSP add_ln703_260_fu_37603296_p2, operation Mode is: C+A2*(B:0x3ff1e).
DSP Report: register add_ln703_260_fu_37603296_p2 is absorbed into DSP add_ln703_260_fu_37603296_p2.
DSP Report: operator add_ln703_260_fu_37603296_p2 is absorbed into DSP add_ln703_260_fu_37603296_p2.
DSP Report: operator mul_ln1118_90_fu_6148_p2 is absorbed into DSP add_ln703_260_fu_37603296_p2.
DSP Report: Generating DSP mul_ln1118_788_fu_3222_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_788_fu_3222_p2 is absorbed into DSP mul_ln1118_788_fu_3222_p2.
DSP Report: register mul_ln1118_788_fu_3222_p2 is absorbed into DSP mul_ln1118_788_fu_3222_p2.
DSP Report: operator mul_ln1118_788_fu_3222_p2 is absorbed into DSP mul_ln1118_788_fu_3222_p2.
DSP Report: Generating DSP mul_ln1118_685_fu_3416_p2, operation Mode is: A''*(B:0x3fff5).
DSP Report: register mul_ln1118_685_fu_3416_p2 is absorbed into DSP mul_ln1118_685_fu_3416_p2.
DSP Report: register mul_ln1118_685_fu_3416_p2 is absorbed into DSP mul_ln1118_685_fu_3416_p2.
DSP Report: operator mul_ln1118_685_fu_3416_p2 is absorbed into DSP mul_ln1118_685_fu_3416_p2.
DSP Report: Generating DSP add_ln703_775_fu_37631404_p2, operation Mode is: C+A''*(B:0x3ffeb).
DSP Report: register add_ln703_775_fu_37631404_p2 is absorbed into DSP add_ln703_775_fu_37631404_p2.
DSP Report: register add_ln703_775_fu_37631404_p2 is absorbed into DSP add_ln703_775_fu_37631404_p2.
DSP Report: operator add_ln703_775_fu_37631404_p2 is absorbed into DSP add_ln703_775_fu_37631404_p2.
DSP Report: operator mul_ln1118_710_fu_4941_p2 is absorbed into DSP add_ln703_775_fu_37631404_p2.
DSP Report: Generating DSP mul_ln1118_762_fu_6173_p2, operation Mode is: A''*(B:0x3b).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_762_fu_6173_p2.
DSP Report: register mul_ln1118_762_fu_6173_p2 is absorbed into DSP mul_ln1118_762_fu_6173_p2.
DSP Report: operator mul_ln1118_762_fu_6173_p2 is absorbed into DSP mul_ln1118_762_fu_6173_p2.
DSP Report: Generating DSP add_ln703_774_fu_37631394_p2, operation Mode is: PCIN+A''*(B:0x35).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_774_fu_37631394_p2.
DSP Report: register zext_ln1118_510_reg_37660377_reg is absorbed into DSP add_ln703_774_fu_37631394_p2.
DSP Report: operator add_ln703_774_fu_37631394_p2 is absorbed into DSP add_ln703_774_fu_37631394_p2.
DSP Report: operator mul_ln1118_736_fu_6447_p2 is absorbed into DSP add_ln703_774_fu_37631394_p2.
DSP Report: Generating DSP mul_ln1118_861_fu_3708_p2, operation Mode is: A''*(B:0x3ff3f).
DSP Report: register mul_ln1118_861_fu_3708_p2 is absorbed into DSP mul_ln1118_861_fu_3708_p2.
DSP Report: register mul_ln1118_861_fu_3708_p2 is absorbed into DSP mul_ln1118_861_fu_3708_p2.
DSP Report: operator mul_ln1118_861_fu_3708_p2 is absorbed into DSP mul_ln1118_861_fu_3708_p2.
DSP Report: Generating DSP mul_ln1118_563_fu_4930_p2, operation Mode is: A2*(B:0x5e).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_563_fu_4930_p2.
DSP Report: operator mul_ln1118_563_fu_4930_p2 is absorbed into DSP mul_ln1118_563_fu_4930_p2.
DSP Report: Generating DSP add_ln703_486_fu_37604504_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_486_fu_37604504_p2 is absorbed into DSP add_ln703_486_fu_37604504_p2.
DSP Report: register add_ln703_486_fu_37604504_p2 is absorbed into DSP add_ln703_486_fu_37604504_p2.
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_486_fu_37604504_p2.
DSP Report: operator add_ln703_486_fu_37604504_p2 is absorbed into DSP add_ln703_486_fu_37604504_p2.
DSP Report: Generating DSP mul_ln1118_169_fu_4022_p2, operation Mode is: A2*(B:0x3ffa7).
DSP Report: register mul_ln1118_169_fu_4022_p2 is absorbed into DSP mul_ln1118_169_fu_4022_p2.
DSP Report: operator mul_ln1118_169_fu_4022_p2 is absorbed into DSP mul_ln1118_169_fu_4022_p2.
DSP Report: Generating DSP mul_ln1118_194_fu_5152_p2, operation Mode is: A2*(B:0x3ffa1).
DSP Report: register mul_ln1118_194_fu_5152_p2 is absorbed into DSP mul_ln1118_194_fu_5152_p2.
DSP Report: operator mul_ln1118_194_fu_5152_p2 is absorbed into DSP mul_ln1118_194_fu_5152_p2.
DSP Report: Generating DSP mul_ln1118_308_fu_3838_p2, operation Mode is: A2*(B:0x3ff6a).
DSP Report: register mul_ln1118_308_fu_3838_p2 is absorbed into DSP mul_ln1118_308_fu_3838_p2.
DSP Report: operator mul_ln1118_308_fu_3838_p2 is absorbed into DSP mul_ln1118_308_fu_3838_p2.
DSP Report: Generating DSP mul_ln1118_143_fu_3775_p2, operation Mode is: A2*(B:0x3ffcc).
DSP Report: register mul_ln1118_143_fu_3775_p2 is absorbed into DSP mul_ln1118_143_fu_3775_p2.
DSP Report: operator mul_ln1118_143_fu_3775_p2 is absorbed into DSP mul_ln1118_143_fu_3775_p2.
DSP Report: Generating DSP mul_ln1118_91_fu_6149_p2, operation Mode is: A2*(B:0x29).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_91_fu_6149_p2.
DSP Report: operator mul_ln1118_91_fu_6149_p2 is absorbed into DSP mul_ln1118_91_fu_6149_p2.
DSP Report: Generating DSP add_ln703_332_fu_37603688_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_332_fu_37603688_p2 is absorbed into DSP add_ln703_332_fu_37603688_p2.
DSP Report: Generating DSP mul_ln1118_336_fu_6065_p2, operation Mode is: A2*(B:0x3ffb2).
DSP Report: register mul_ln1118_336_fu_6065_p2 is absorbed into DSP mul_ln1118_336_fu_6065_p2.
DSP Report: operator mul_ln1118_336_fu_6065_p2 is absorbed into DSP mul_ln1118_336_fu_6065_p2.
DSP Report: Generating DSP mul_ln1118_366_fu_6127_p2, operation Mode is: A2*(B:0x3ffb4).
DSP Report: register mul_ln1118_366_fu_6127_p2 is absorbed into DSP mul_ln1118_366_fu_6127_p2.
DSP Report: operator mul_ln1118_366_fu_6127_p2 is absorbed into DSP mul_ln1118_366_fu_6127_p2.
DSP Report: Generating DSP mul_ln1118_249_fu_5428_p2, operation Mode is: A2*(B:0x3ffa3).
DSP Report: register mul_ln1118_249_fu_5428_p2 is absorbed into DSP mul_ln1118_249_fu_5428_p2.
DSP Report: operator mul_ln1118_249_fu_5428_p2 is absorbed into DSP mul_ln1118_249_fu_5428_p2.
DSP Report: Generating DSP mul_ln1118_147_fu_4558_p2, operation Mode is: A2*(B:0xe3).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_147_fu_4558_p2.
DSP Report: operator mul_ln1118_147_fu_4558_p2 is absorbed into DSP mul_ln1118_147_fu_4558_p2.
DSP Report: Generating DSP add_ln703_141_reg_37661094_reg, operation Mode is: C+A2*(B:0x3ff37).
DSP Report: register add_ln703_141_reg_37661094_reg is absorbed into DSP add_ln703_141_reg_37661094_reg.
DSP Report: register add_ln703_141_reg_37661094_reg is absorbed into DSP add_ln703_141_reg_37661094_reg.
DSP Report: operator add_ln703_141_fu_37602678_p2 is absorbed into DSP add_ln703_141_reg_37661094_reg.
DSP Report: operator mul_ln1118_69_fu_4954_p2 is absorbed into DSP add_ln703_141_reg_37661094_reg.
DSP Report: Generating DSP mul_ln1118_761_fu_3046_p2, operation Mode is: A2*(B:0x61).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_761_fu_3046_p2.
DSP Report: operator mul_ln1118_761_fu_3046_p2 is absorbed into DSP mul_ln1118_761_fu_3046_p2.
DSP Report: Generating DSP mul_ln1118_396_fu_6408_p2, operation Mode is: A2*(B:0x3ffc3).
DSP Report: register mul_ln1118_396_fu_6408_p2 is absorbed into DSP mul_ln1118_396_fu_6408_p2.
DSP Report: operator mul_ln1118_396_fu_6408_p2 is absorbed into DSP mul_ln1118_396_fu_6408_p2.
DSP Report: Generating DSP add_ln703_711_reg_37661884_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_711_reg_37661884_reg is absorbed into DSP add_ln703_711_reg_37661884_reg.
DSP Report: operator add_ln703_711_fu_37605544_p2 is absorbed into DSP add_ln703_711_reg_37661884_reg.
DSP Report: Generating DSP mul_ln1118_572_fu_5010_p2, operation Mode is: A2*(B:0x1d).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_572_fu_5010_p2.
DSP Report: operator mul_ln1118_572_fu_5010_p2 is absorbed into DSP mul_ln1118_572_fu_5010_p2.
DSP Report: Generating DSP add_ln703_714_fu_37605556_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_714_fu_37605556_p2 is absorbed into DSP add_ln703_714_fu_37605556_p2.
DSP Report: register add_ln703_714_fu_37605556_p2 is absorbed into DSP add_ln703_714_fu_37605556_p2.
DSP Report: register add_ln703_714_fu_37605556_p2 is absorbed into DSP add_ln703_714_fu_37605556_p2.
DSP Report: operator add_ln703_714_fu_37605556_p2 is absorbed into DSP add_ln703_714_fu_37605556_p2.
DSP Report: Generating DSP mul_ln1118_786_fu_3266_p2, operation Mode is: A2*(B:0x3ffe9).
DSP Report: register mul_ln1118_786_fu_3266_p2 is absorbed into DSP mul_ln1118_786_fu_3266_p2.
DSP Report: operator mul_ln1118_786_fu_3266_p2 is absorbed into DSP mul_ln1118_786_fu_3266_p2.
DSP Report: Generating DSP mul_ln1118_708_fu_4046_p2, operation Mode is: A2*(B:0x3ffe9).
DSP Report: register mul_ln1118_708_fu_4046_p2 is absorbed into DSP mul_ln1118_708_fu_4046_p2.
DSP Report: operator mul_ln1118_708_fu_4046_p2 is absorbed into DSP mul_ln1118_708_fu_4046_p2.
DSP Report: Generating DSP mul_ln1118_458_fu_5295_p2, operation Mode is: A2*(B:0x4a).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_458_fu_5295_p2.
DSP Report: operator mul_ln1118_458_fu_5295_p2 is absorbed into DSP mul_ln1118_458_fu_5295_p2.
DSP Report: Generating DSP add_ln703_709_reg_37661879_reg, operation Mode is: PCIN+A2*(B:0x6d).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_709_reg_37661879_reg.
DSP Report: register add_ln703_709_reg_37661879_reg is absorbed into DSP add_ln703_709_reg_37661879_reg.
DSP Report: operator add_ln703_709_fu_37605532_p2 is absorbed into DSP add_ln703_709_reg_37661879_reg.
DSP Report: operator mul_ln1118_373_fu_4415_p2 is absorbed into DSP add_ln703_709_reg_37661879_reg.
DSP Report: Generating DSP mul_ln1118_655_fu_3693_p2, operation Mode is: A2*(B:0x3ff8a).
DSP Report: register mul_ln1118_655_fu_3693_p2 is absorbed into DSP mul_ln1118_655_fu_3693_p2.
DSP Report: operator mul_ln1118_655_fu_3693_p2 is absorbed into DSP mul_ln1118_655_fu_3693_p2.
DSP Report: Generating DSP add_ln703_705_fu_37605516_p2, operation Mode is: C+A2*(B:0xde).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_705_fu_37605516_p2.
DSP Report: operator add_ln703_705_fu_37605516_p2 is absorbed into DSP add_ln703_705_fu_37605516_p2.
DSP Report: operator mul_ln1118_428_fu_5476_p2 is absorbed into DSP add_ln703_705_fu_37605516_p2.
DSP Report: Generating DSP mul_ln1118_734_fu_4169_p2, operation Mode is: A2*(B:0x3ff05).
DSP Report: register mul_ln1118_734_fu_4169_p2 is absorbed into DSP mul_ln1118_734_fu_4169_p2.
DSP Report: operator mul_ln1118_734_fu_4169_p2 is absorbed into DSP mul_ln1118_734_fu_4169_p2.
DSP Report: Generating DSP mul_ln1118_338_fu_4126_p2, operation Mode is: A2*(B:0x3ffc7).
DSP Report: register mul_ln1118_338_fu_4126_p2 is absorbed into DSP mul_ln1118_338_fu_4126_p2.
DSP Report: operator mul_ln1118_338_fu_4126_p2 is absorbed into DSP mul_ln1118_338_fu_4126_p2.
DSP Report: Generating DSP mul_ln1118_282_fu_3718_p2, operation Mode is: A2*(B:0x4b).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_282_fu_3718_p2.
DSP Report: operator mul_ln1118_282_fu_3718_p2 is absorbed into DSP mul_ln1118_282_fu_3718_p2.
DSP Report: Generating DSP add_ln703_393_fu_37604004_p2, operation Mode is: C+A2*(B:0x3ffb1).
DSP Report: register add_ln703_393_fu_37604004_p2 is absorbed into DSP add_ln703_393_fu_37604004_p2.
DSP Report: operator add_ln703_393_fu_37604004_p2 is absorbed into DSP add_ln703_393_fu_37604004_p2.
DSP Report: operator mul_ln1118_484_fu_6425_p2 is absorbed into DSP add_ln703_393_fu_37604004_p2.
DSP Report: Generating DSP mul_ln1118_252_fu_6013_p2, operation Mode is: A2*(B:0x3ffe3).
DSP Report: register mul_ln1118_252_fu_6013_p2 is absorbed into DSP mul_ln1118_252_fu_6013_p2.
DSP Report: operator mul_ln1118_252_fu_6013_p2 is absorbed into DSP mul_ln1118_252_fu_6013_p2.
DSP Report: Generating DSP add_ln703_398_fu_37604040_p2, operation Mode is: C+A2*(B:0x31).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_398_fu_37604040_p2.
DSP Report: operator add_ln703_398_fu_37604040_p2 is absorbed into DSP add_ln703_398_fu_37604040_p2.
DSP Report: operator mul_ln1118_423_fu_5693_p2 is absorbed into DSP add_ln703_398_fu_37604040_p2.
DSP Report: Generating DSP add_ln703_397_fu_37604030_p2, operation Mode is: C+A2*(B:0x3ffd5).
DSP Report: register add_ln703_397_fu_37604030_p2 is absorbed into DSP add_ln703_397_fu_37604030_p2.
DSP Report: operator add_ln703_397_fu_37604030_p2 is absorbed into DSP add_ln703_397_fu_37604030_p2.
DSP Report: operator mul_ln1118_509_fu_5118_p2 is absorbed into DSP add_ln703_397_fu_37604030_p2.
DSP Report: Generating DSP mul_ln1118_311_fu_6158_p2, operation Mode is: A2*(B:0x3ffa1).
DSP Report: register mul_ln1118_311_fu_6158_p2 is absorbed into DSP mul_ln1118_311_fu_6158_p2.
DSP Report: operator mul_ln1118_311_fu_6158_p2 is absorbed into DSP mul_ln1118_311_fu_6158_p2.
DSP Report: Generating DSP mul_ln1118_18_fu_4808_p2, operation Mode is: A2*(B:0x3ff7a).
DSP Report: register mul_ln1118_18_fu_4808_p2 is absorbed into DSP mul_ln1118_18_fu_4808_p2.
DSP Report: operator mul_ln1118_18_fu_4808_p2 is absorbed into DSP mul_ln1118_18_fu_4808_p2.
DSP Report: Generating DSP add_ln703_69_fu_37602168_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_69_fu_37602168_p2 is absorbed into DSP add_ln703_69_fu_37602168_p2.
DSP Report: Generating DSP mul_ln1118_96_fu_5452_p2, operation Mode is: A2*(B:0x3ff6b).
DSP Report: register mul_ln1118_96_fu_5452_p2 is absorbed into DSP mul_ln1118_96_fu_5452_p2.
DSP Report: operator mul_ln1118_96_fu_5452_p2 is absorbed into DSP mul_ln1118_96_fu_5452_p2.
DSP Report: Generating DSP mul_ln1118_840_fu_3686_p2, operation Mode is: A''*(B:0xcd).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_840_fu_3686_p2.
DSP Report: register mul_ln1118_840_fu_3686_p2 is absorbed into DSP mul_ln1118_840_fu_3686_p2.
DSP Report: operator mul_ln1118_840_fu_3686_p2 is absorbed into DSP mul_ln1118_840_fu_3686_p2.
DSP Report: Generating DSP add_ln703_823_fu_37631570_p2, operation Mode is: C+A''*(B:0x3ff5e).
DSP Report: register add_ln703_823_fu_37631570_p2 is absorbed into DSP add_ln703_823_fu_37631570_p2.
DSP Report: register add_ln703_823_fu_37631570_p2 is absorbed into DSP add_ln703_823_fu_37631570_p2.
DSP Report: operator add_ln703_823_fu_37631570_p2 is absorbed into DSP add_ln703_823_fu_37631570_p2.
DSP Report: operator mul_ln1118_867_fu_3713_p2 is absorbed into DSP add_ln703_823_fu_37631570_p2.
DSP Report: Generating DSP mul_ln1118_791_fu_3223_p2, operation Mode is: A''*(B:0x3ff44).
DSP Report: register mul_ln1118_791_fu_3223_p2 is absorbed into DSP mul_ln1118_791_fu_3223_p2.
DSP Report: register mul_ln1118_791_fu_3223_p2 is absorbed into DSP mul_ln1118_791_fu_3223_p2.
DSP Report: operator mul_ln1118_791_fu_3223_p2 is absorbed into DSP mul_ln1118_791_fu_3223_p2.
DSP Report: Generating DSP mul_ln1118_118_fu_6435_p2, operation Mode is: A2*(B:0x3ffa8).
DSP Report: register mul_ln1118_118_fu_6435_p2 is absorbed into DSP mul_ln1118_118_fu_6435_p2.
DSP Report: operator mul_ln1118_118_fu_6435_p2 is absorbed into DSP mul_ln1118_118_fu_6435_p2.
DSP Report: Generating DSP mul_ln1118_12_fu_5286_p2, operation Mode is: A2*(B:0x3ffb4).
DSP Report: register mul_ln1118_12_fu_5286_p2 is absorbed into DSP mul_ln1118_12_fu_5286_p2.
DSP Report: operator mul_ln1118_12_fu_5286_p2 is absorbed into DSP mul_ln1118_12_fu_5286_p2.
DSP Report: Generating DSP mul_ln1118_62_fu_3920_p2, operation Mode is: A2*(B:0x4b).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_62_fu_3920_p2.
DSP Report: operator mul_ln1118_62_fu_3920_p2 is absorbed into DSP mul_ln1118_62_fu_3920_p2.
DSP Report: Generating DSP add_ln703_82_fu_37602270_p2, operation Mode is: C+A2*(B:0x3ffcf).
DSP Report: register add_ln703_82_fu_37602270_p2 is absorbed into DSP add_ln703_82_fu_37602270_p2.
DSP Report: operator add_ln703_82_fu_37602270_p2 is absorbed into DSP add_ln703_82_fu_37602270_p2.
DSP Report: operator mul_ln1118_36_fu_3859_p2 is absorbed into DSP add_ln703_82_fu_37602270_p2.
DSP Report: Generating DSP add_ln703_83_fu_37602280_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_83_fu_37602280_p2 is absorbed into DSP add_ln703_83_fu_37602280_p2.
DSP Report: Generating DSP mul_ln1118_167_fu_4404_p2, operation Mode is: A2*(B:0x33).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_167_fu_4404_p2.
DSP Report: operator mul_ln1118_167_fu_4404_p2 is absorbed into DSP mul_ln1118_167_fu_4404_p2.
DSP Report: Generating DSP add_ln703_177_reg_37661139_reg, operation Mode is: C+A2*(B:0x3ffd7).
DSP Report: register add_ln703_177_reg_37661139_reg is absorbed into DSP add_ln703_177_reg_37661139_reg.
DSP Report: register add_ln703_177_reg_37661139_reg is absorbed into DSP add_ln703_177_reg_37661139_reg.
DSP Report: operator add_ln703_177_fu_37602868_p2 is absorbed into DSP add_ln703_177_reg_37661139_reg.
DSP Report: operator mul_ln1118_193_fu_3867_p2 is absorbed into DSP add_ln703_177_reg_37661139_reg.
DSP Report: Generating DSP mul_ln1118_142_reg_11451164_reg, operation Mode is: (A2*(B:0x3ffcd))'.
DSP Report: register mul_ln1118_142_reg_11451164_reg is absorbed into DSP mul_ln1118_142_reg_11451164_reg.
DSP Report: register mul_ln1118_142_reg_11451164_reg is absorbed into DSP mul_ln1118_142_reg_11451164_reg.
DSP Report: operator mul_ln1118_142_fu_5501_p2 is absorbed into DSP mul_ln1118_142_reg_11451164_reg.
DSP Report: Generating DSP mul_ln1118_391_fu_4042_p2, operation Mode is: A2*(B:0x3ffce).
DSP Report: register mul_ln1118_391_fu_4042_p2 is absorbed into DSP mul_ln1118_391_fu_4042_p2.
DSP Report: operator mul_ln1118_391_fu_4042_p2 is absorbed into DSP mul_ln1118_391_fu_4042_p2.
DSP Report: Generating DSP add_ln703_584_fu_37604976_p2, operation Mode is: C+A2*(B:0x64).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_584_fu_37604976_p2.
DSP Report: operator add_ln703_584_fu_37604976_p2 is absorbed into DSP add_ln703_584_fu_37604976_p2.
DSP Report: operator mul_ln1118_275_fu_5488_p2 is absorbed into DSP add_ln703_584_fu_37604976_p2.
DSP Report: Generating DSP mul_ln1118_698_fu_3632_p2, operation Mode is: A2*(B:0x3ff96).
DSP Report: register mul_ln1118_698_fu_3632_p2 is absorbed into DSP mul_ln1118_698_fu_3632_p2.
DSP Report: operator mul_ln1118_698_fu_3632_p2 is absorbed into DSP mul_ln1118_698_fu_3632_p2.
DSP Report: Generating DSP add_ln703_593_fu_37605034_p2, operation Mode is: C+A2*(B:0x17).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_593_fu_37605034_p2.
DSP Report: operator add_ln703_593_fu_37605034_p2 is absorbed into DSP add_ln703_593_fu_37605034_p2.
DSP Report: operator mul_ln1118_418_fu_2767_p2 is absorbed into DSP add_ln703_593_fu_37605034_p2.
DSP Report: Generating DSP mul_ln1118_615_fu_3848_p2, operation Mode is: A2*(B:0x3ffe7).
DSP Report: register mul_ln1118_615_fu_3848_p2 is absorbed into DSP mul_ln1118_615_fu_3848_p2.
DSP Report: operator mul_ln1118_615_fu_3848_p2 is absorbed into DSP mul_ln1118_615_fu_3848_p2.
DSP Report: Generating DSP add_ln703_591_fu_37605014_p2, operation Mode is: C+A2*(B:0x33).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_591_fu_37605014_p2.
DSP Report: operator add_ln703_591_fu_37605014_p2 is absorbed into DSP add_ln703_591_fu_37605014_p2.
DSP Report: operator mul_ln1118_591_fu_5696_p2 is absorbed into DSP add_ln703_591_fu_37605014_p2.
DSP Report: Generating DSP mul_ln1118_449_fu_4282_p2, operation Mode is: A2*(B:0x3ffd7).
DSP Report: register mul_ln1118_449_fu_4282_p2 is absorbed into DSP mul_ln1118_449_fu_4282_p2.
DSP Report: operator mul_ln1118_449_fu_4282_p2 is absorbed into DSP mul_ln1118_449_fu_4282_p2.
DSP Report: Generating DSP add_ln703_590_fu_37605008_p2, operation Mode is: PCIN+A2*(B:0x3a).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_590_fu_37605008_p2.
DSP Report: operator add_ln703_590_fu_37605008_p2 is absorbed into DSP add_ln703_590_fu_37605008_p2.
DSP Report: operator mul_ln1118_533_fu_2977_p2 is absorbed into DSP add_ln703_590_fu_37605008_p2.
DSP Report: Generating DSP mul_ln1118_306_reg_11451636_reg, operation Mode is: (A2*(B:0x3ff68))'.
DSP Report: register mul_ln1118_306_reg_11451636_reg is absorbed into DSP mul_ln1118_306_reg_11451636_reg.
DSP Report: register mul_ln1118_306_reg_11451636_reg is absorbed into DSP mul_ln1118_306_reg_11451636_reg.
DSP Report: operator mul_ln1118_306_fu_3836_p2 is absorbed into DSP mul_ln1118_306_reg_11451636_reg.
DSP Report: Generating DSP mul_ln1118_970_fu_4897_p2, operation Mode is: A''*(B:0x4d).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_970_fu_4897_p2.
DSP Report: register data_35_V_read_1_reg_37659737_reg is absorbed into DSP mul_ln1118_970_fu_4897_p2.
DSP Report: operator mul_ln1118_970_fu_4897_p2 is absorbed into DSP mul_ln1118_970_fu_4897_p2.
DSP Report: Generating DSP mul_ln1118_497_fu_3370_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_497_fu_3370_p2 is absorbed into DSP mul_ln1118_497_fu_3370_p2.
DSP Report: register mul_ln1118_497_fu_3370_p2 is absorbed into DSP mul_ln1118_497_fu_3370_p2.
DSP Report: operator mul_ln1118_497_fu_3370_p2 is absorbed into DSP mul_ln1118_497_fu_3370_p2.
DSP Report: Generating DSP add_ln703_885_fu_37631937_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_885_fu_37631937_p2 is absorbed into DSP add_ln703_885_fu_37631937_p2.
DSP Report: operator add_ln703_885_fu_37631937_p2 is absorbed into DSP add_ln703_885_fu_37631937_p2.
DSP Report: Generating DSP mul_ln1118_684_fu_4108_p2, operation Mode is: A2*(B:0x3ffc9).
DSP Report: register mul_ln1118_684_fu_4108_p2 is absorbed into DSP mul_ln1118_684_fu_4108_p2.
DSP Report: operator mul_ln1118_684_fu_4108_p2 is absorbed into DSP mul_ln1118_684_fu_4108_p2.
DSP Report: Generating DSP add_ln703_627_fu_37605194_p2, operation Mode is: C+A2*(B:0x4d).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_627_fu_37605194_p2.
DSP Report: operator add_ln703_627_fu_37605194_p2 is absorbed into DSP add_ln703_627_fu_37605194_p2.
DSP Report: operator mul_ln1118_709_fu_2748_p2 is absorbed into DSP add_ln703_627_fu_37605194_p2.
DSP Report: Generating DSP add_ln703_628_reg_37661764_reg, operation Mode is: PCIN+A2*(B:0x6a).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_628_reg_37661764_reg.
DSP Report: register add_ln703_628_reg_37661764_reg is absorbed into DSP add_ln703_628_reg_37661764_reg.
DSP Report: operator add_ln703_628_fu_37605204_p2 is absorbed into DSP add_ln703_628_reg_37661764_reg.
DSP Report: operator mul_ln1118_489_fu_5114_p2 is absorbed into DSP add_ln703_628_reg_37661764_reg.
DSP Report: Generating DSP mul_ln1118_459_fu_3997_p2, operation Mode is: A2*(B:0x79).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_459_fu_3997_p2.
DSP Report: operator mul_ln1118_459_fu_3997_p2 is absorbed into DSP mul_ln1118_459_fu_3997_p2.
DSP Report: Generating DSP add_ln703_626_reg_37661759_reg, operation Mode is: PCIN+A2*(B:0x5c).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_626_reg_37661759_reg.
DSP Report: register add_ln703_626_reg_37661759_reg is absorbed into DSP add_ln703_626_reg_37661759_reg.
DSP Report: operator add_ln703_626_fu_37605188_p2 is absorbed into DSP add_ln703_626_reg_37661759_reg.
DSP Report: operator mul_ln1118_400_fu_3430_p2 is absorbed into DSP add_ln703_626_reg_37661759_reg.
DSP Report: Generating DSP mul_ln1118_600_fu_5662_p2, operation Mode is: A2*(B:0x3ffd2).
DSP Report: register mul_ln1118_600_fu_5662_p2 is absorbed into DSP mul_ln1118_600_fu_5662_p2.
DSP Report: operator mul_ln1118_600_fu_5662_p2 is absorbed into DSP mul_ln1118_600_fu_5662_p2.
DSP Report: Generating DSP add_ln703_521_fu_37604680_p2, operation Mode is: C+A2*(B:0x3ffaf).
DSP Report: register add_ln703_521_fu_37604680_p2 is absorbed into DSP add_ln703_521_fu_37604680_p2.
DSP Report: operator add_ln703_521_fu_37604680_p2 is absorbed into DSP add_ln703_521_fu_37604680_p2.
DSP Report: operator mul_ln1118_498_fu_4706_p2 is absorbed into DSP add_ln703_521_fu_37604680_p2.
DSP Report: Generating DSP mul_ln1118_123_fu_4723_p2, operation Mode is: A2*(B:0x3ffe3).
DSP Report: register mul_ln1118_123_fu_4723_p2 is absorbed into DSP mul_ln1118_123_fu_4723_p2.
DSP Report: operator mul_ln1118_123_fu_4723_p2 is absorbed into DSP mul_ln1118_123_fu_4723_p2.
DSP Report: Generating DSP add_ln703_143_fu_37602684_p2, operation Mode is: C+A2*(B:0x3ffbd).
DSP Report: register add_ln703_143_fu_37602684_p2 is absorbed into DSP add_ln703_143_fu_37602684_p2.
DSP Report: operator add_ln703_143_fu_37602684_p2 is absorbed into DSP add_ln703_143_fu_37602684_p2.
DSP Report: operator mul_ln1118_174_fu_4174_p2 is absorbed into DSP add_ln703_143_fu_37602684_p2.
DSP Report: Generating DSP mul_ln1118_98_fu_3513_p2, operation Mode is: A2*(B:0x3ffb6).
DSP Report: register mul_ln1118_98_fu_3513_p2 is absorbed into DSP mul_ln1118_98_fu_3513_p2.
DSP Report: operator mul_ln1118_98_fu_3513_p2 is absorbed into DSP mul_ln1118_98_fu_3513_p2.
DSP Report: Generating DSP mul_ln1118_902_fu_4904_p2, operation Mode is: A2*(B:0xb9).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_902_fu_4904_p2.
DSP Report: operator mul_ln1118_902_fu_4904_p2 is absorbed into DSP mul_ln1118_902_fu_4904_p2.
DSP Report: Generating DSP add_ln703_1144_fu_37606398_p2, operation Mode is: PCIN+A2*(B:0x95).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_1144_fu_37606398_p2.
DSP Report: operator add_ln703_1144_fu_37606398_p2 is absorbed into DSP add_ln703_1144_fu_37606398_p2.
DSP Report: operator mul_ln1118_927_fu_4746_p2 is absorbed into DSP add_ln703_1144_fu_37606398_p2.
DSP Report: Generating DSP mul_ln1118_73_fu_4958_p2, operation Mode is: A2*(B:0xaa).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_73_fu_4958_p2.
DSP Report: operator mul_ln1118_73_fu_4958_p2 is absorbed into DSP mul_ln1118_73_fu_4958_p2.
DSP Report: Generating DSP add_ln703_31_fu_37601824_p2, operation Mode is: (C:0xffffffff0400)+A2*(B:0x3fe32).
DSP Report: register add_ln703_31_fu_37601824_p2 is absorbed into DSP add_ln703_31_fu_37601824_p2.
DSP Report: operator add_ln703_31_fu_37601824_p2 is absorbed into DSP add_ln703_31_fu_37601824_p2.
DSP Report: operator mul_ln1118_23_fu_5129_p2 is absorbed into DSP add_ln703_31_fu_37601824_p2.
DSP Report: Generating DSP mul_ln1118_127_fu_4013_p2, operation Mode is: A2*(B:0xee).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_127_fu_4013_p2.
DSP Report: operator mul_ln1118_127_fu_4013_p2 is absorbed into DSP mul_ln1118_127_fu_4013_p2.
DSP Report: Generating DSP mul_ln1118_176_fu_4846_p2, operation Mode is: A2*(B:0x3ffb2).
DSP Report: register mul_ln1118_176_fu_4846_p2 is absorbed into DSP mul_ln1118_176_fu_4846_p2.
DSP Report: operator mul_ln1118_176_fu_4846_p2 is absorbed into DSP mul_ln1118_176_fu_4846_p2.
DSP Report: Generating DSP add_ln703_198_fu_37602996_p2, operation Mode is: C+A2*(B:0x34).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_198_fu_37602996_p2.
DSP Report: operator add_ln703_198_fu_37602996_p2 is absorbed into DSP add_ln703_198_fu_37602996_p2.
DSP Report: operator mul_ln1118_102_fu_5458_p2 is absorbed into DSP add_ln703_198_fu_37602996_p2.
DSP Report: Generating DSP mul_ln1118_202_fu_4922_p2, operation Mode is: A2*(B:0x3ff9c).
DSP Report: register mul_ln1118_202_fu_4922_p2 is absorbed into DSP mul_ln1118_202_fu_4922_p2.
DSP Report: operator mul_ln1118_202_fu_4922_p2 is absorbed into DSP mul_ln1118_202_fu_4922_p2.
DSP Report: Generating DSP mul_ln1118_45_fu_3090_p2, operation Mode is: A2*(B:0x3ff2a).
DSP Report: register mul_ln1118_45_fu_3090_p2 is absorbed into DSP mul_ln1118_45_fu_3090_p2.
DSP Report: operator mul_ln1118_45_fu_3090_p2 is absorbed into DSP mul_ln1118_45_fu_3090_p2.
DSP Report: Generating DSP add_ln703_249_fu_37629276_p2, operation Mode is: C+A''*(B:0x3feee).
DSP Report: register add_ln703_249_fu_37629276_p2 is absorbed into DSP add_ln703_249_fu_37629276_p2.
DSP Report: register add_ln703_249_fu_37629276_p2 is absorbed into DSP add_ln703_249_fu_37629276_p2.
DSP Report: operator add_ln703_249_fu_37629276_p2 is absorbed into DSP add_ln703_249_fu_37629276_p2.
DSP Report: operator mul_ln1118_198_fu_6100_p2 is absorbed into DSP add_ln703_249_fu_37629276_p2.
DSP Report: Generating DSP mul_ln1118_375_fu_4193_p2, operation Mode is: A2*(B:0x3ffa9).
DSP Report: register mul_ln1118_375_fu_4193_p2 is absorbed into DSP mul_ln1118_375_fu_4193_p2.
DSP Report: operator mul_ln1118_375_fu_4193_p2 is absorbed into DSP mul_ln1118_375_fu_4193_p2.
DSP Report: Generating DSP mul_ln1118_461_fu_5091_p2, operation Mode is: A2*(B:0x3ffaa).
DSP Report: register mul_ln1118_461_fu_5091_p2 is absorbed into DSP mul_ln1118_461_fu_5091_p2.
DSP Report: operator mul_ln1118_461_fu_5091_p2 is absorbed into DSP mul_ln1118_461_fu_5091_p2.
DSP Report: Generating DSP mul_ln1118_937_fu_2858_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_937_fu_2858_p2 is absorbed into DSP mul_ln1118_937_fu_2858_p2.
DSP Report: register mul_ln1118_937_fu_2858_p2 is absorbed into DSP mul_ln1118_937_fu_2858_p2.
DSP Report: operator mul_ln1118_937_fu_2858_p2 is absorbed into DSP mul_ln1118_937_fu_2858_p2.
DSP Report: Generating DSP mul_ln1118_686_fu_4151_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_686_fu_4151_p2 is absorbed into DSP mul_ln1118_686_fu_4151_p2.
DSP Report: register mul_ln1118_686_fu_4151_p2 is absorbed into DSP mul_ln1118_686_fu_4151_p2.
DSP Report: operator mul_ln1118_686_fu_4151_p2 is absorbed into DSP mul_ln1118_686_fu_4151_p2.
DSP Report: Generating DSP mul_ln1118_837_fu_3683_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_837_fu_3683_p2 is absorbed into DSP mul_ln1118_837_fu_3683_p2.
DSP Report: register mul_ln1118_837_fu_3683_p2 is absorbed into DSP mul_ln1118_837_fu_3683_p2.
DSP Report: operator mul_ln1118_837_fu_3683_p2 is absorbed into DSP mul_ln1118_837_fu_3683_p2.
DSP Report: Generating DSP mul_ln1118_491_fu_3367_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_491_fu_3367_p2 is absorbed into DSP mul_ln1118_491_fu_3367_p2.
DSP Report: register mul_ln1118_491_fu_3367_p2 is absorbed into DSP mul_ln1118_491_fu_3367_p2.
DSP Report: operator mul_ln1118_491_fu_3367_p2 is absorbed into DSP mul_ln1118_491_fu_3367_p2.
DSP Report: Generating DSP mul_ln1118_289_fu_3938_p2, operation Mode is: A2*(B:0x6a).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_289_fu_3938_p2.
DSP Report: operator mul_ln1118_289_fu_3938_p2 is absorbed into DSP mul_ln1118_289_fu_3938_p2.
DSP Report: Generating DSP add_ln703_302_fu_37603512_p2, operation Mode is: PCIN+A2*(B:0x64).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_302_fu_37603512_p2.
DSP Report: operator add_ln703_302_fu_37603512_p2 is absorbed into DSP add_ln703_302_fu_37603512_p2.
DSP Report: operator mul_ln1118_105_fu_3724_p2 is absorbed into DSP add_ln703_302_fu_37603512_p2.
DSP Report: Generating DSP mul_ln1118_205_fu_5456_p2, operation Mode is: A2*(B:0x3ffaf).
DSP Report: register mul_ln1118_205_fu_5456_p2 is absorbed into DSP mul_ln1118_205_fu_5456_p2.
DSP Report: operator mul_ln1118_205_fu_5456_p2 is absorbed into DSP mul_ln1118_205_fu_5456_p2.
DSP Report: Generating DSP mul_ln1118_319_fu_3922_p2, operation Mode is: A2*(B:0x3ffd5).
DSP Report: register mul_ln1118_319_fu_3922_p2 is absorbed into DSP mul_ln1118_319_fu_3922_p2.
DSP Report: operator mul_ln1118_319_fu_3922_p2 is absorbed into DSP mul_ln1118_319_fu_3922_p2.
DSP Report: Generating DSP mul_ln1118_153_fu_6505_p2, operation Mode is: A2*(B:0x37).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_153_fu_6505_p2.
DSP Report: operator mul_ln1118_153_fu_6505_p2 is absorbed into DSP mul_ln1118_153_fu_6505_p2.
DSP Report: Generating DSP add_ln703_307_fu_37603544_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_307_fu_37603544_p2 is absorbed into DSP add_ln703_307_fu_37603544_p2.
DSP Report: Generating DSP add_ln703_34_fu_37601854_p2, operation Mode is: (C:0xffffffffb800)+A2*(B:0x3ffca).
DSP Report: register add_ln703_34_fu_37601854_p2 is absorbed into DSP add_ln703_34_fu_37601854_p2.
DSP Report: operator add_ln703_34_fu_37601854_p2 is absorbed into DSP add_ln703_34_fu_37601854_p2.
DSP Report: operator mul_ln1118_24_fu_6032_p2 is absorbed into DSP add_ln703_34_fu_37601854_p2.
DSP Report: Generating DSP mul_ln1118_129_fu_5102_p2, operation Mode is: A2*(B:0x3ffad).
DSP Report: register mul_ln1118_129_fu_5102_p2 is absorbed into DSP mul_ln1118_129_fu_5102_p2.
DSP Report: operator mul_ln1118_129_fu_5102_p2 is absorbed into DSP mul_ln1118_129_fu_5102_p2.
DSP Report: Generating DSP mul_ln1118_912_fu_4687_p2, operation Mode is: A2*(B:0x23).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_912_fu_4687_p2.
DSP Report: operator mul_ln1118_912_fu_4687_p2 is absorbed into DSP mul_ln1118_912_fu_4687_p2.
DSP Report: Generating DSP add_ln703_860_fu_37605908_p2, operation Mode is: PCIN+A2*(B:0x26).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_860_fu_37605908_p2.
DSP Report: operator add_ln703_860_fu_37605908_p2 is absorbed into DSP add_ln703_860_fu_37605908_p2.
DSP Report: operator mul_ln1118_737_fu_4171_p2 is absorbed into DSP add_ln703_860_fu_37605908_p2.
DSP Report: Generating DSP add_ln703_860_reg_37661974_reg, operation Mode is: PCIN+A2*(B:0x26).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_860_reg_37661974_reg.
DSP Report: register add_ln703_860_reg_37661974_reg is absorbed into DSP add_ln703_860_reg_37661974_reg.
DSP Report: operator add_ln703_860_fu_37605908_p2 is absorbed into DSP add_ln703_860_reg_37661974_reg.
DSP Report: operator mul_ln1118_862_fu_6574_p2 is absorbed into DSP add_ln703_860_reg_37661974_reg.
DSP Report: Generating DSP mul_ln1118_518_fu_6366_p2, operation Mode is: A2*(B:0x3ffcf).
DSP Report: register mul_ln1118_518_fu_6366_p2 is absorbed into DSP mul_ln1118_518_fu_6366_p2.
DSP Report: operator mul_ln1118_518_fu_6366_p2 is absorbed into DSP mul_ln1118_518_fu_6366_p2.
DSP Report: Generating DSP add_ln703_188_reg_37661149_reg, operation Mode is: C+A2*(B:0x4a).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_188_reg_37661149_reg.
DSP Report: register add_ln703_188_reg_37661149_reg is absorbed into DSP add_ln703_188_reg_37661149_reg.
DSP Report: operator add_ln703_188_fu_37602946_p2 is absorbed into DSP add_ln703_188_reg_37661149_reg.
DSP Report: operator mul_ln1118_171_fu_2902_p2 is absorbed into DSP add_ln703_188_reg_37661149_reg.
DSP Report: Generating DSP mul_ln1118_145_reg_11451174_reg, operation Mode is: (A2*(B:0x3ffb4))'.
DSP Report: register mul_ln1118_145_reg_11451174_reg is absorbed into DSP mul_ln1118_145_reg_11451174_reg.
DSP Report: register mul_ln1118_145_reg_11451174_reg is absorbed into DSP mul_ln1118_145_reg_11451174_reg.
DSP Report: operator mul_ln1118_145_fu_4559_p2 is absorbed into DSP mul_ln1118_145_reg_11451174_reg.
DSP Report: Generating DSP mul_ln1118_281_reg_11451561_reg, operation Mode is: (A2*(B:0x3ff7d))'.
DSP Report: register mul_ln1118_281_reg_11451561_reg is absorbed into DSP mul_ln1118_281_reg_11451561_reg.
DSP Report: register mul_ln1118_281_reg_11451561_reg is absorbed into DSP mul_ln1118_281_reg_11451561_reg.
DSP Report: operator mul_ln1118_281_fu_3553_p2 is absorbed into DSP mul_ln1118_281_reg_11451561_reg.
DSP Report: Generating DSP mul_ln1118_483_fu_3361_p2, operation Mode is: A''*(B:0x3ff55).
DSP Report: register mul_ln1118_483_fu_3361_p2 is absorbed into DSP mul_ln1118_483_fu_3361_p2.
DSP Report: register mul_ln1118_483_fu_3361_p2 is absorbed into DSP mul_ln1118_483_fu_3361_p2.
DSP Report: operator mul_ln1118_483_fu_3361_p2 is absorbed into DSP mul_ln1118_483_fu_3361_p2.
DSP Report: Generating DSP mul_ln1118_370_fu_4189_p2, operation Mode is: A2*(B:0x3ffa3).
DSP Report: register mul_ln1118_370_fu_4189_p2 is absorbed into DSP mul_ln1118_370_fu_4189_p2.
DSP Report: operator mul_ln1118_370_fu_4189_p2 is absorbed into DSP mul_ln1118_370_fu_4189_p2.
DSP Report: Generating DSP mul_ln1118_395_fu_4754_p2, operation Mode is: A2*(B:0x3ffa5).
DSP Report: register mul_ln1118_395_fu_4754_p2 is absorbed into DSP mul_ln1118_395_fu_4754_p2.
DSP Report: operator mul_ln1118_395_fu_4754_p2 is absorbed into DSP mul_ln1118_395_fu_4754_p2.
DSP Report: Generating DSP add_ln703_899_reg_37662019_reg, operation Mode is: C+A2*(B:0x59).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_899_reg_37662019_reg.
DSP Report: register add_ln703_899_reg_37662019_reg is absorbed into DSP add_ln703_899_reg_37662019_reg.
DSP Report: operator add_ln703_899_fu_37606038_p2 is absorbed into DSP add_ln703_899_reg_37662019_reg.
DSP Report: operator mul_ln1118_566_fu_4107_p2 is absorbed into DSP add_ln703_899_reg_37662019_reg.
DSP Report: Generating DSP mul_ln1118_648_fu_5076_p2, operation Mode is: A2*(B:0x3ff8b).
DSP Report: register mul_ln1118_648_fu_5076_p2 is absorbed into DSP mul_ln1118_648_fu_5076_p2.
DSP Report: operator mul_ln1118_648_fu_5076_p2 is absorbed into DSP mul_ln1118_648_fu_5076_p2.
DSP Report: Generating DSP mul_ln1118_1097_fu_5170_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_1097_fu_5170_p2 is absorbed into DSP mul_ln1118_1097_fu_5170_p2.
DSP Report: register mul_ln1118_1097_fu_5170_p2 is absorbed into DSP mul_ln1118_1097_fu_5170_p2.
DSP Report: operator mul_ln1118_1097_fu_5170_p2 is absorbed into DSP mul_ln1118_1097_fu_5170_p2.
DSP Report: Generating DSP mul_ln1118_494_fu_3243_p2, operation Mode is: A2*(B:0x35).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_494_fu_3243_p2.
DSP Report: operator mul_ln1118_494_fu_3243_p2 is absorbed into DSP mul_ln1118_494_fu_3243_p2.
DSP Report: Generating DSP add_ln703_413_fu_37604132_p2, operation Mode is: PCIN+A2*(B:0x25).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_413_fu_37604132_p2.
DSP Report: operator add_ln703_413_fu_37604132_p2 is absorbed into DSP add_ln703_413_fu_37604132_p2.
DSP Report: operator mul_ln1118_322_fu_6301_p2 is absorbed into DSP add_ln703_413_fu_37604132_p2.
DSP Report: Generating DSP mul_ln1118_403_fu_6418_p2, operation Mode is: A2*(B:0x3ffd2).
DSP Report: register mul_ln1118_403_fu_6418_p2 is absorbed into DSP mul_ln1118_403_fu_6418_p2.
DSP Report: operator mul_ln1118_403_fu_6418_p2 is absorbed into DSP mul_ln1118_403_fu_6418_p2.
DSP Report: Generating DSP add_ln703_412_fu_37604122_p2, operation Mode is: C+A2*(B:0x5b).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_412_fu_37604122_p2.
DSP Report: operator add_ln703_412_fu_37604122_p2 is absorbed into DSP add_ln703_412_fu_37604122_p2.
DSP Report: operator mul_ln1118_293_fu_5757_p2 is absorbed into DSP add_ln703_412_fu_37604122_p2.
DSP Report: Generating DSP mul_ln1118_519_fu_6367_p2, operation Mode is: A2*(B:0x34).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_519_fu_6367_p2.
DSP Report: operator mul_ln1118_519_fu_6367_p2 is absorbed into DSP mul_ln1118_519_fu_6367_p2.
DSP Report: Generating DSP add_ln703_465_fu_37604392_p2, operation Mode is: C+A2*(B:0x3ffdb).
DSP Report: register add_ln703_465_fu_37604392_p2 is absorbed into DSP add_ln703_465_fu_37604392_p2.
DSP Report: operator add_ln703_465_fu_37604392_p2 is absorbed into DSP add_ln703_465_fu_37604392_p2.
DSP Report: operator mul_ln1118_575_fu_5175_p2 is absorbed into DSP add_ln703_465_fu_37604392_p2.
DSP Report: Generating DSP mul_ln1118_492_fu_4732_p2, operation Mode is: A2*(B:0x3ffd6).
DSP Report: register mul_ln1118_492_fu_4732_p2 is absorbed into DSP mul_ln1118_492_fu_4732_p2.
DSP Report: operator mul_ln1118_492_fu_4732_p2 is absorbed into DSP mul_ln1118_492_fu_4732_p2.
DSP Report: Generating DSP add_ln703_464_fu_37604382_p2, operation Mode is: C+A2*(B:0x51).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_464_fu_37604382_p2.
DSP Report: operator add_ln703_464_fu_37604382_p2 is absorbed into DSP add_ln703_464_fu_37604382_p2.
DSP Report: operator mul_ln1118_544_fu_5627_p2 is absorbed into DSP add_ln703_464_fu_37604382_p2.
DSP Report: Generating DSP mul_ln1118_452_fu_4965_p2, operation Mode is: A2*(B:0xb).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_452_fu_4965_p2.
DSP Report: operator mul_ln1118_452_fu_4965_p2 is absorbed into DSP mul_ln1118_452_fu_4965_p2.
DSP Report: Generating DSP add_ln703_565_fu_37604906_p2, operation Mode is: C+A2*(B:0x3ffd9).
DSP Report: register add_ln703_565_fu_37604906_p2 is absorbed into DSP add_ln703_565_fu_37604906_p2.
DSP Report: operator add_ln703_565_fu_37604906_p2 is absorbed into DSP add_ln703_565_fu_37604906_p2.
DSP Report: operator mul_ln1118_619_fu_2906_p2 is absorbed into DSP add_ln703_565_fu_37604906_p2.
DSP Report: Generating DSP add_ln703_566_reg_37661684_reg, operation Mode is: C+A2*(B:0x6d).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_566_reg_37661684_reg.
DSP Report: register add_ln703_566_reg_37661684_reg is absorbed into DSP add_ln703_566_reg_37661684_reg.
DSP Report: operator add_ln703_566_fu_37604916_p2 is absorbed into DSP add_ln703_566_reg_37661684_reg.
DSP Report: operator mul_ln1118_482_fu_3929_p2 is absorbed into DSP add_ln703_566_reg_37661684_reg.
DSP Report: Generating DSP mul_ln1118_394_fu_4207_p2, operation Mode is: A2*(B:0x76).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_394_fu_4207_p2.
DSP Report: operator mul_ln1118_394_fu_4207_p2 is absorbed into DSP mul_ln1118_394_fu_4207_p2.
DSP Report: Generating DSP add_ln703_564_reg_37661679_reg, operation Mode is: PCIN+A2*(B:0x92).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_564_reg_37661679_reg.
DSP Report: register add_ln703_564_reg_37661679_reg is absorbed into DSP add_ln703_564_reg_37661679_reg.
DSP Report: operator add_ln703_564_fu_37604900_p2 is absorbed into DSP add_ln703_564_reg_37661679_reg.
DSP Report: operator mul_ln1118_647_fu_5929_p2 is absorbed into DSP add_ln703_564_reg_37661679_reg.
DSP Report: Generating DSP mul_ln1118_347_fu_3869_p2, operation Mode is: A2*(B:0x9b).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_347_fu_3869_p2.
DSP Report: operator mul_ln1118_347_fu_3869_p2 is absorbed into DSP mul_ln1118_347_fu_3869_p2.
DSP Report: Generating DSP add_ln703_640_fu_37605260_p2, operation Mode is: PCIN+A2*(B:0x95).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_640_fu_37605260_p2.
DSP Report: operator add_ln703_640_fu_37605260_p2 is absorbed into DSP add_ln703_640_fu_37605260_p2.
DSP Report: operator mul_ln1118_321_fu_4647_p2 is absorbed into DSP add_ln703_640_fu_37605260_p2.
DSP Report: Generating DSP mul_ln1118_156_fu_6454_p2, operation Mode is: A2*(B:0xf6).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_156_fu_6454_p2.
DSP Report: operator mul_ln1118_156_fu_6454_p2 is absorbed into DSP mul_ln1118_156_fu_6454_p2.
DSP Report: Generating DSP add_ln703_639_fu_37605250_p2, operation Mode is: C+A2*(B:0x3ff76).
DSP Report: register add_ln703_639_fu_37605250_p2 is absorbed into DSP add_ln703_639_fu_37605250_p2.
DSP Report: operator add_ln703_639_fu_37605250_p2 is absorbed into DSP add_ln703_639_fu_37605250_p2.
DSP Report: operator mul_ln1118_712_fu_3104_p2 is absorbed into DSP add_ln703_639_fu_37605250_p2.
DSP Report: Generating DSP mul_ln1118_501_fu_3764_p2, operation Mode is: A2*(B:0x57).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_501_fu_3764_p2.
DSP Report: operator mul_ln1118_501_fu_3764_p2 is absorbed into DSP mul_ln1118_501_fu_3764_p2.
DSP Report: Generating DSP add_ln703_448_fu_37604288_p2, operation Mode is: PCIN+A2*(B:0x4a).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_448_fu_37604288_p2.
DSP Report: operator add_ln703_448_fu_37604288_p2 is absorbed into DSP add_ln703_448_fu_37604288_p2.
DSP Report: operator mul_ln1118_444_fu_4278_p2 is absorbed into DSP add_ln703_448_fu_37604288_p2.
DSP Report: Generating DSP mul_ln1118_201_fu_6220_p2, operation Mode is: A2*(B:0xa3).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_201_fu_6220_p2.
DSP Report: operator mul_ln1118_201_fu_6220_p2 is absorbed into DSP mul_ln1118_201_fu_6220_p2.
DSP Report: Generating DSP mul_ln1118_164_fu_5346_p2, operation Mode is: A2*(B:0x3ffad).
DSP Report: register mul_ln1118_164_fu_5346_p2 is absorbed into DSP mul_ln1118_164_fu_5346_p2.
DSP Report: operator mul_ln1118_164_fu_5346_p2 is absorbed into DSP mul_ln1118_164_fu_5346_p2.
DSP Report: Generating DSP mul_ln1118_159_fu_6457_p2, operation Mode is: A2*(B:0x91).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_159_fu_6457_p2.
DSP Report: operator mul_ln1118_159_fu_6457_p2 is absorbed into DSP mul_ln1118_159_fu_6457_p2.
DSP Report: Generating DSP mul_ln1118_83_fu_6462_p2, operation Mode is: A2*(B:0x3ff89).
DSP Report: register mul_ln1118_83_fu_6462_p2 is absorbed into DSP mul_ln1118_83_fu_6462_p2.
DSP Report: operator mul_ln1118_83_fu_6462_p2 is absorbed into DSP mul_ln1118_83_fu_6462_p2.
DSP Report: Generating DSP mul_ln1118_184_fu_2912_p2, operation Mode is: A2*(B:0x3ffea).
DSP Report: register mul_ln1118_184_fu_2912_p2 is absorbed into DSP mul_ln1118_184_fu_2912_p2.
DSP Report: operator mul_ln1118_184_fu_2912_p2 is absorbed into DSP mul_ln1118_184_fu_2912_p2.
DSP Report: Generating DSP add_ln703_168_fu_37602840_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_168_fu_37602840_p2 is absorbed into DSP add_ln703_168_fu_37602840_p2.
DSP Report: Generating DSP mul_ln1118_287_fu_4810_p2, operation Mode is: A2*(B:0x125).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_287_fu_4810_p2.
DSP Report: operator mul_ln1118_287_fu_4810_p2 is absorbed into DSP mul_ln1118_287_fu_4810_p2.
DSP Report: Generating DSP add_ln703_615_reg_37661739_reg, operation Mode is: C+A2*(B:0x3fe81).
DSP Report: register add_ln703_615_reg_37661739_reg is absorbed into DSP add_ln703_615_reg_37661739_reg.
DSP Report: register add_ln703_615_reg_37661739_reg is absorbed into DSP add_ln703_615_reg_37661739_reg.
DSP Report: operator add_ln703_615_fu_37605128_p2 is absorbed into DSP add_ln703_615_reg_37661739_reg.
DSP Report: operator mul_ln1118_656_fu_5716_p2 is absorbed into DSP add_ln703_615_reg_37661739_reg.
DSP Report: Generating DSP mul_ln1118_681_fu_6048_p2, operation Mode is: A2*(B:0x3ffa3).
DSP Report: register mul_ln1118_681_fu_6048_p2 is absorbed into DSP mul_ln1118_681_fu_6048_p2.
DSP Report: operator mul_ln1118_681_fu_6048_p2 is absorbed into DSP mul_ln1118_681_fu_6048_p2.
DSP Report: Generating DSP mul_ln1118_705_fu_3321_p2, operation Mode is: A2*(B:0x3ffb9).
DSP Report: register mul_ln1118_705_fu_3321_p2 is absorbed into DSP mul_ln1118_705_fu_3321_p2.
DSP Report: operator mul_ln1118_705_fu_3321_p2 is absorbed into DSP mul_ln1118_705_fu_3321_p2.
DSP Report: Generating DSP mul_ln1118_535_fu_3378_p2, operation Mode is: A''*(B:0x61).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_535_fu_3378_p2.
DSP Report: register zext_ln1118_375_reg_37660161_reg is absorbed into DSP mul_ln1118_535_fu_3378_p2.
DSP Report: operator mul_ln1118_535_fu_3378_p2 is absorbed into DSP mul_ln1118_535_fu_3378_p2.
DSP Report: Generating DSP add_ln703_671_fu_37630830_p2, operation Mode is: PCIN+A''*(B:0x7d).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_671_fu_37630830_p2.
DSP Report: register zext_ln1118_323_reg_37660102_reg is absorbed into DSP add_ln703_671_fu_37630830_p2.
DSP Report: operator add_ln703_671_fu_37630830_p2 is absorbed into DSP add_ln703_671_fu_37630830_p2.
DSP Report: operator mul_ln1118_450_fu_3028_p2 is absorbed into DSP add_ln703_671_fu_37630830_p2.
DSP Report: Generating DSP add_ln703_670_fu_37630820_p2, operation Mode is: C+A''*(B:0x66).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_670_fu_37630820_p2.
DSP Report: register zext_ln1118_302_reg_37660084_reg is absorbed into DSP add_ln703_670_fu_37630820_p2.
DSP Report: operator add_ln703_670_fu_37630820_p2 is absorbed into DSP add_ln703_670_fu_37630820_p2.
DSP Report: operator mul_ln1118_420_fu_3790_p2 is absorbed into DSP add_ln703_670_fu_37630820_p2.
DSP Report: Generating DSP add_ln703_24_fu_37601762_p2, operation Mode is: (C:0xffffffffa800)+A2*(B:0x3ffd7).
DSP Report: register add_ln703_24_fu_37601762_p2 is absorbed into DSP add_ln703_24_fu_37601762_p2.
DSP Report: operator add_ln703_24_fu_37601762_p2 is absorbed into DSP add_ln703_24_fu_37601762_p2.
DSP Report: operator mul_ln1118_14_fu_5288_p2 is absorbed into DSP add_ln703_24_fu_37601762_p2.
DSP Report: Generating DSP add_ln703_85_fu_37602296_p2, operation Mode is: -C'+A2*(B:0x3b)+1-1.
DSP Report: register add_ln703_85_fu_37602296_p2 is absorbed into DSP add_ln703_85_fu_37602296_p2.
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_85_fu_37602296_p2.
DSP Report: operator add_ln703_85_fu_37602296_p2 is absorbed into DSP add_ln703_85_fu_37602296_p2.
DSP Report: operator mul_ln1118_92_fu_6150_p2 is absorbed into DSP add_ln703_85_fu_37602296_p2.
DSP Report: Generating DSP mul_ln1118_64_fu_4146_p2, operation Mode is: A2*(B:0x3ffd1).
DSP Report: register mul_ln1118_64_fu_4146_p2 is absorbed into DSP mul_ln1118_64_fu_4146_p2.
DSP Report: operator mul_ln1118_64_fu_4146_p2 is absorbed into DSP mul_ln1118_64_fu_4146_p2.
DSP Report: Generating DSP mul_ln1118_144_fu_6595_p2, operation Mode is: A2*(B:0x3ffbd).
DSP Report: register mul_ln1118_144_fu_6595_p2 is absorbed into DSP mul_ln1118_144_fu_6595_p2.
DSP Report: operator mul_ln1118_144_fu_6595_p2 is absorbed into DSP mul_ln1118_144_fu_6595_p2.
DSP Report: Generating DSP mul_ln1118_120_reg_11451093_reg, operation Mode is: (A2*(B:0x3ff58))'.
DSP Report: register mul_ln1118_120_reg_11451093_reg is absorbed into DSP mul_ln1118_120_reg_11451093_reg.
DSP Report: register mul_ln1118_120_reg_11451093_reg is absorbed into DSP mul_ln1118_120_reg_11451093_reg.
DSP Report: operator mul_ln1118_120_fu_6437_p2 is absorbed into DSP mul_ln1118_120_reg_11451093_reg.
DSP Report: Generating DSP mul_ln1118_278_fu_5491_p2, operation Mode is: A2*(B:0x75).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_278_fu_5491_p2.
DSP Report: operator mul_ln1118_278_fu_5491_p2 is absorbed into DSP mul_ln1118_278_fu_5491_p2.
DSP Report: Generating DSP add_ln703_313_reg_37661339_reg, operation Mode is: C+A2*(B:0x3ff68).
DSP Report: register add_ln703_313_reg_37661339_reg is absorbed into DSP add_ln703_313_reg_37661339_reg.
DSP Report: register add_ln703_313_reg_37661339_reg is absorbed into DSP add_ln703_313_reg_37661339_reg.
DSP Report: operator add_ln703_313_fu_37603566_p2 is absorbed into DSP add_ln703_313_reg_37661339_reg.
DSP Report: operator mul_ln1118_367_fu_4411_p2 is absorbed into DSP add_ln703_313_reg_37661339_reg.
DSP Report: Generating DSP mul_ln1118_940_fu_4396_p2, operation Mode is: A''*(B:0x3ff7a).
DSP Report: register mul_ln1118_940_fu_4396_p2 is absorbed into DSP mul_ln1118_940_fu_4396_p2.
DSP Report: register mul_ln1118_940_fu_4396_p2 is absorbed into DSP mul_ln1118_940_fu_4396_p2.
DSP Report: operator mul_ln1118_940_fu_4396_p2 is absorbed into DSP mul_ln1118_940_fu_4396_p2.
DSP Report: Generating DSP mul_ln1118_838_fu_3684_p2, operation Mode is: A''*(B:0xca).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_838_fu_3684_p2.
DSP Report: register mul_ln1118_840_fu_3686_p2 is absorbed into DSP mul_ln1118_838_fu_3684_p2.
DSP Report: operator mul_ln1118_838_fu_3684_p2 is absorbed into DSP mul_ln1118_838_fu_3684_p2.
DSP Report: Generating DSP add_ln703_1022_fu_37632672_p2, operation Mode is: C+A''*(B:0x3ff17).
DSP Report: register add_ln703_1022_fu_37632672_p2 is absorbed into DSP add_ln703_1022_fu_37632672_p2.
DSP Report: register add_ln703_1022_fu_37632672_p2 is absorbed into DSP add_ln703_1022_fu_37632672_p2.
DSP Report: operator add_ln703_1022_fu_37632672_p2 is absorbed into DSP add_ln703_1022_fu_37632672_p2.
DSP Report: operator mul_ln1118_1106_fu_5657_p2 is absorbed into DSP add_ln703_1022_fu_37632672_p2.
DSP Report: Generating DSP mul_ln1118_393_fu_3291_p2, operation Mode is: A2*(B:0x6b).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_393_fu_3291_p2.
DSP Report: operator mul_ln1118_393_fu_3291_p2 is absorbed into DSP mul_ln1118_393_fu_3291_p2.
DSP Report: Generating DSP add_ln703_385_fu_37603960_p2, operation Mode is: PCIN+A2*(B:0xc1).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_385_fu_37603960_p2.
DSP Report: operator add_ln703_385_fu_37603960_p2 is absorbed into DSP add_ln703_385_fu_37603960_p2.
DSP Report: operator mul_ln1118_481_fu_2841_p2 is absorbed into DSP add_ln703_385_fu_37603960_p2.
DSP Report: Generating DSP add_ln703_50_fu_37602006_p2, operation Mode is: (C:0x36800)+A2*(B:0x5d).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_50_fu_37602006_p2.
DSP Report: operator add_ln703_50_fu_37602006_p2 is absorbed into DSP add_ln703_50_fu_37602006_p2.
DSP Report: operator mul_ln1118_50_fu_3242_p2 is absorbed into DSP add_ln703_50_fu_37602006_p2.
DSP Report: Generating DSP add_ln703_51_fu_37602016_p2, operation Mode is: C+A2*(B:0x3fedc).
DSP Report: register add_ln703_51_fu_37602016_p2 is absorbed into DSP add_ln703_51_fu_37602016_p2.
DSP Report: operator add_ln703_51_fu_37602016_p2 is absorbed into DSP add_ln703_51_fu_37602016_p2.
DSP Report: operator mul_ln1118_25_fu_6019_p2 is absorbed into DSP add_ln703_51_fu_37602016_p2.
DSP Report: Generating DSP mul_ln1118_179_fu_4849_p2, operation Mode is: A2*(B:0x1c8).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_179_fu_4849_p2.
DSP Report: operator mul_ln1118_179_fu_4849_p2 is absorbed into DSP mul_ln1118_179_fu_4849_p2.
DSP Report: Generating DSP mul_ln1118_739_fu_6337_p2, operation Mode is: A2*(B:0x3fed1).
DSP Report: register mul_ln1118_739_fu_6337_p2 is absorbed into DSP mul_ln1118_739_fu_6337_p2.
DSP Report: operator mul_ln1118_739_fu_6337_p2 is absorbed into DSP mul_ln1118_739_fu_6337_p2.
DSP Report: Generating DSP mul_ln1118_107_fu_2973_p2, operation Mode is: A2*(B:0x69).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_107_fu_2973_p2.
DSP Report: operator mul_ln1118_107_fu_2973_p2 is absorbed into DSP mul_ln1118_107_fu_2973_p2.
DSP Report: Generating DSP add_ln703_646_fu_37605282_p2, operation Mode is: C+A2*(B:0x3ffac).
DSP Report: register add_ln703_646_fu_37605282_p2 is absorbed into DSP add_ln703_646_fu_37605282_p2.
DSP Report: operator add_ln703_646_fu_37605282_p2 is absorbed into DSP add_ln703_646_fu_37605282_p2.
DSP Report: operator mul_ln1118_546_fu_3463_p2 is absorbed into DSP add_ln703_646_fu_37605282_p2.
DSP Report: Generating DSP mul_ln1118_402_fu_6417_p2, operation Mode is: A2*(B:0x3ffab).
DSP Report: register mul_ln1118_402_fu_6417_p2 is absorbed into DSP mul_ln1118_402_fu_6417_p2.
DSP Report: operator mul_ln1118_402_fu_6417_p2 is absorbed into DSP mul_ln1118_402_fu_6417_p2.
DSP Report: Generating DSP mul_ln1118_493_fu_5279_p2, operation Mode is: A2*(B:0x3ffbd).
DSP Report: register mul_ln1118_493_fu_5279_p2 is absorbed into DSP mul_ln1118_493_fu_5279_p2.
DSP Report: operator mul_ln1118_493_fu_5279_p2 is absorbed into DSP mul_ln1118_493_fu_5279_p2.
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln703_235_reg_37661224_reg' and it is trimmed from '25' to '18' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:21093]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln703_185_reg_37661144_reg' and it is trimmed from '28' to '18' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20947]
DSP Report: Generating DSP mul_ln1118_417_fu_3022_p2, operation Mode is: A''*(B:0x33a).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_417_fu_3022_p2.
DSP Report: register zext_ln1118_302_reg_37660084_reg is absorbed into DSP mul_ln1118_417_fu_3022_p2.
DSP Report: operator mul_ln1118_417_fu_3022_p2 is absorbed into DSP mul_ln1118_417_fu_3022_p2.
DSP Report: Generating DSP mul_ln1118_643_fu_3768_p2, operation Mode is: A''*(B:0x3fc5d).
DSP Report: register mul_ln1118_643_fu_3768_p2 is absorbed into DSP mul_ln1118_643_fu_3768_p2.
DSP Report: register mul_ln1118_643_fu_3768_p2 is absorbed into DSP mul_ln1118_643_fu_3768_p2.
DSP Report: operator mul_ln1118_643_fu_3768_p2 is absorbed into DSP mul_ln1118_643_fu_3768_p2.
DSP Report: Generating DSP add_ln703_1128_fu_37633421_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1128_fu_37633421_p2 is absorbed into DSP add_ln703_1128_fu_37633421_p2.
DSP Report: Generating DSP mul_ln1118_166_fu_6440_p2, operation Mode is: A2*(B:0x3ff68).
DSP Report: register mul_ln1118_166_fu_6440_p2 is absorbed into DSP mul_ln1118_166_fu_6440_p2.
DSP Report: operator mul_ln1118_166_fu_6440_p2 is absorbed into DSP mul_ln1118_166_fu_6440_p2.
DSP Report: Generating DSP add_ln703_1132_reg_37662119_reg, operation Mode is: C+A2*(B:0x12a).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP add_ln703_1132_reg_37662119_reg.
DSP Report: register add_ln703_1132_reg_37662119_reg is absorbed into DSP add_ln703_1132_reg_37662119_reg.
DSP Report: operator add_ln703_1132_fu_37606350_p2 is absorbed into DSP add_ln703_1132_reg_37662119_reg.
DSP Report: operator mul_ln1118_1190_fu_5159_p2 is absorbed into DSP add_ln703_1132_reg_37662119_reg.
DSP Report: Generating DSP add_ln703_1133_fu_37633453_p2, operation Mode is: PCIN+A''*(B:0x10b).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_1133_fu_37633453_p2.
DSP Report: register zext_ln1118_258_reg_37660051_reg is absorbed into DSP add_ln703_1133_fu_37633453_p2.
DSP Report: operator add_ln703_1133_fu_37633453_p2 is absorbed into DSP add_ln703_1133_fu_37633453_p2.
DSP Report: operator mul_ln1118_363_fu_6117_p2 is absorbed into DSP add_ln703_1133_fu_37633453_p2.
DSP Report: Generating DSP mul_ln1118_334_fu_4122_p2, operation Mode is: A2*(B:0x144).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_334_fu_4122_p2.
DSP Report: operator mul_ln1118_334_fu_4122_p2 is absorbed into DSP mul_ln1118_334_fu_4122_p2.
DSP Report: Generating DSP add_ln703_1130_reg_37662114_reg, operation Mode is: PCIN+A2*(B:0x11a).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_1130_reg_37662114_reg.
DSP Report: register add_ln703_1130_reg_37662114_reg is absorbed into DSP add_ln703_1130_reg_37662114_reg.
DSP Report: operator add_ln703_1130_fu_37606344_p2 is absorbed into DSP add_ln703_1130_reg_37662114_reg.
DSP Report: operator mul_ln1118_274_fu_5487_p2 is absorbed into DSP add_ln703_1130_reg_37662114_reg.
DSP Report: Generating DSP add_ln703_1131_fu_37633440_p2, operation Mode is: PCIN+A''*(B:0x1c2).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_1131_fu_37633440_p2.
DSP Report: register zext_ln1118_169_reg_37659977_reg is absorbed into DSP add_ln703_1131_fu_37633440_p2.
DSP Report: operator add_ln703_1131_fu_37633440_p2 is absorbed into DSP add_ln703_1131_fu_37633440_p2.
DSP Report: operator mul_ln1118_221_fu_3767_p2 is absorbed into DSP add_ln703_1131_fu_37633440_p2.
DSP Report: Generating DSP mul_ln1118_561_fu_6293_p2, operation Mode is: A''*(B:0x3fcfd).
DSP Report: register mul_ln1118_561_fu_6293_p2 is absorbed into DSP mul_ln1118_561_fu_6293_p2.
DSP Report: register mul_ln1118_561_fu_6293_p2 is absorbed into DSP mul_ln1118_561_fu_6293_p2.
DSP Report: operator mul_ln1118_561_fu_6293_p2 is absorbed into DSP mul_ln1118_561_fu_6293_p2.
DSP Report: Generating DSP mul_ln1118_532_fu_5013_p2, operation Mode is: A2*(B:0xeb).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_532_fu_5013_p2.
DSP Report: operator mul_ln1118_532_fu_5013_p2 is absorbed into DSP mul_ln1118_532_fu_5013_p2.
DSP Report: Generating DSP add_ln703_1142_fu_37606382_p2, operation Mode is: PCIN+A2*(B:0xfa).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_1142_fu_37606382_p2.
DSP Report: operator add_ln703_1142_fu_37606382_p2 is absorbed into DSP add_ln703_1142_fu_37606382_p2.
DSP Report: operator mul_ln1118_390_fu_2757_p2 is absorbed into DSP add_ln703_1142_fu_37606382_p2.
DSP Report: Generating DSP add_ln703_1142_reg_37662129_reg, operation Mode is: PCIN+A2*(B:0x8d).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_1142_reg_37662129_reg.
DSP Report: register add_ln703_1142_reg_37662129_reg is absorbed into DSP add_ln703_1142_reg_37662129_reg.
DSP Report: operator add_ln703_1142_fu_37606382_p2 is absorbed into DSP add_ln703_1142_reg_37662129_reg.
DSP Report: operator mul_ln1118_448_fu_4281_p2 is absorbed into DSP add_ln703_1142_reg_37662129_reg.
DSP Report: Generating DSP add_ln703_862_fu_37605914_p2, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_862_fu_37605914_p2.
DSP Report: register add_ln703_862_fu_37605914_p2 is absorbed into DSP add_ln703_862_fu_37605914_p2.
DSP Report: operator add_ln703_862_fu_37605914_p2 is absorbed into DSP add_ln703_862_fu_37605914_p2.
DSP Report: operator mul_ln1118_658_fu_3680_p2 is absorbed into DSP add_ln703_862_fu_37605914_p2.
DSP Report: Generating DSP mul_ln1118_560_fu_4231_p2, operation Mode is: A''*(B:0x3fd5e).
DSP Report: register mul_ln1118_560_fu_4231_p2 is absorbed into DSP mul_ln1118_560_fu_4231_p2.
DSP Report: register mul_ln1118_560_fu_4231_p2 is absorbed into DSP mul_ln1118_560_fu_4231_p2.
DSP Report: operator mul_ln1118_560_fu_4231_p2 is absorbed into DSP mul_ln1118_560_fu_4231_p2.
DSP Report: Generating DSP mul_ln1118_2784_fu_3239_p2, operation Mode is: A''*(B:0x31).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2784_fu_3239_p2.
DSP Report: register data_105_V_read_1_reg_37658612_reg is absorbed into DSP mul_ln1118_2784_fu_3239_p2.
DSP Report: operator mul_ln1118_2784_fu_3239_p2 is absorbed into DSP mul_ln1118_2784_fu_3239_p2.
DSP Report: Generating DSP mul_ln1118_589_fu_3397_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_589_fu_3397_p2 is absorbed into DSP mul_ln1118_589_fu_3397_p2.
DSP Report: register mul_ln1118_589_fu_3397_p2 is absorbed into DSP mul_ln1118_589_fu_3397_p2.
DSP Report: operator mul_ln1118_589_fu_3397_p2 is absorbed into DSP mul_ln1118_589_fu_3397_p2.
DSP Report: Generating DSP mul_ln1118_1164_fu_3888_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_1164_fu_3888_p2 is absorbed into DSP mul_ln1118_1164_fu_3888_p2.
DSP Report: register mul_ln1118_1164_fu_3888_p2 is absorbed into DSP mul_ln1118_1164_fu_3888_p2.
DSP Report: operator mul_ln1118_1164_fu_3888_p2 is absorbed into DSP mul_ln1118_1164_fu_3888_p2.
DSP Report: Generating DSP add_ln703_2665_fu_37642922_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2665_fu_37642922_p2 is absorbed into DSP add_ln703_2665_fu_37642922_p2.
DSP Report: Generating DSP mul_ln1118_177_reg_11451272_reg, operation Mode is: (A2*(B:0x3fee1))'.
DSP Report: register mul_ln1118_177_reg_11451272_reg is absorbed into DSP mul_ln1118_177_reg_11451272_reg.
DSP Report: register mul_ln1118_177_reg_11451272_reg is absorbed into DSP mul_ln1118_177_reg_11451272_reg.
DSP Report: operator mul_ln1118_177_fu_4847_p2 is absorbed into DSP mul_ln1118_177_reg_11451272_reg.
DSP Report: Generating DSP mul_ln1118_203_fu_5838_p2, operation Mode is: A2*(B:0x23).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_203_fu_5838_p2.
DSP Report: operator mul_ln1118_203_fu_5838_p2 is absorbed into DSP mul_ln1118_203_fu_5838_p2.
DSP Report: Generating DSP add_ln703_239_reg_37661229_reg, operation Mode is: PCIN+A2*(B:0xf1).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_239_reg_37661229_reg.
DSP Report: register add_ln703_239_reg_37661229_reg is absorbed into DSP add_ln703_239_reg_37661229_reg.
DSP Report: operator add_ln703_239_fu_37603224_p2 is absorbed into DSP add_ln703_239_reg_37661229_reg.
DSP Report: operator mul_ln1118_231_fu_3634_p2 is absorbed into DSP add_ln703_239_reg_37661229_reg.
DSP Report: Generating DSP mul_ln1118_46_fu_3268_p2, operation Mode is: A2*(B:0x3ff97).
DSP Report: register mul_ln1118_46_fu_3268_p2 is absorbed into DSP mul_ln1118_46_fu_3268_p2.
DSP Report: operator mul_ln1118_46_fu_3268_p2 is absorbed into DSP mul_ln1118_46_fu_3268_p2.
DSP Report: Generating DSP add_ln703_97_fu_37602392_p2, operation Mode is: C+A2*(B:0x13).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_97_fu_37602392_p2.
DSP Report: operator add_ln703_97_fu_37602392_p2 is absorbed into DSP add_ln703_97_fu_37602392_p2.
DSP Report: operator mul_ln1118_103_fu_4475_p2 is absorbed into DSP add_ln703_97_fu_37602392_p2.
DSP Report: Generating DSP add_ln703_97_fu_37602392_p2, operation Mode is: PCIN+A2*(B:0x1d).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_97_fu_37602392_p2.
DSP Report: operator add_ln703_97_fu_37602392_p2 is absorbed into DSP add_ln703_97_fu_37602392_p2.
DSP Report: operator mul_ln1118_74_fu_4491_p2 is absorbed into DSP add_ln703_97_fu_37602392_p2.
DSP Report: Generating DSP add_ln703_32_fu_37601834_p2, operation Mode is: (C:0xc800)+A2*(B:0x4a).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_32_fu_37601834_p2.
DSP Report: operator add_ln703_32_fu_37601834_p2 is absorbed into DSP add_ln703_32_fu_37601834_p2.
DSP Report: operator mul_ln203_1_fu_6414_p2 is absorbed into DSP add_ln703_32_fu_37601834_p2.
DSP Report: Generating DSP add_ln703_97_fu_37602392_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_97_fu_37602392_p2 is absorbed into DSP add_ln703_97_fu_37602392_p2.
DSP Report: Generating DSP add_ln703_131_reg_37661089_reg, operation Mode is: C+A2*(B:0x2b).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_131_reg_37661089_reg.
DSP Report: register add_ln703_131_reg_37661089_reg is absorbed into DSP add_ln703_131_reg_37661089_reg.
DSP Report: operator add_ln703_131_fu_37602626_p2 is absorbed into DSP add_ln703_131_reg_37661089_reg.
DSP Report: operator mul_ln1118_151_fu_4562_p2 is absorbed into DSP add_ln703_131_reg_37661089_reg.
DSP Report: Generating DSP add_ln703_132_fu_37628912_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_132_fu_37628912_p2 is absorbed into DSP add_ln703_132_fu_37628912_p2.
DSP Report: operator add_ln703_132_fu_37628912_p2 is absorbed into DSP add_ln703_132_fu_37628912_p2.
DSP Report: Generating DSP add_ln703_695_fu_37605468_p2, operation Mode is: C+A2*(B:0x1a).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_695_fu_37605468_p2.
DSP Report: operator add_ln703_695_fu_37605468_p2 is absorbed into DSP add_ln703_695_fu_37605468_p2.
DSP Report: operator mul_ln1118_397_fu_5110_p2 is absorbed into DSP add_ln703_695_fu_37605468_p2.
DSP Report: Generating DSP mul_ln1118_456_fu_6415_p2, operation Mode is: A2*(B:0x3ffc7).
DSP Report: register mul_ln1118_456_fu_6415_p2 is absorbed into DSP mul_ln1118_456_fu_6415_p2.
DSP Report: operator mul_ln1118_456_fu_6415_p2 is absorbed into DSP mul_ln1118_456_fu_6415_p2.
DSP Report: Generating DSP mul_ln1118_623_fu_3405_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_623_fu_3405_p2 is absorbed into DSP mul_ln1118_623_fu_3405_p2.
DSP Report: register mul_ln1118_623_fu_3405_p2 is absorbed into DSP mul_ln1118_623_fu_3405_p2.
DSP Report: operator mul_ln1118_623_fu_3405_p2 is absorbed into DSP mul_ln1118_623_fu_3405_p2.
DSP Report: Generating DSP mul_ln1118_683_fu_4768_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_683_fu_4768_p2 is absorbed into DSP mul_ln1118_683_fu_4768_p2.
DSP Report: register mul_ln1118_683_fu_4768_p2 is absorbed into DSP mul_ln1118_683_fu_4768_p2.
DSP Report: operator mul_ln1118_683_fu_4768_p2 is absorbed into DSP mul_ln1118_683_fu_4768_p2.
DSP Report: Generating DSP mul_ln1118_859_fu_3162_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_859_fu_3162_p2 is absorbed into DSP mul_ln1118_859_fu_3162_p2.
DSP Report: register mul_ln1118_859_fu_3162_p2 is absorbed into DSP mul_ln1118_859_fu_3162_p2.
DSP Report: operator mul_ln1118_859_fu_3162_p2 is absorbed into DSP mul_ln1118_859_fu_3162_p2.
DSP Report: Generating DSP mul_ln1118_707_fu_3741_p2, operation Mode is: A''*(B:0x33).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_707_fu_3741_p2.
DSP Report: register data_25_V_read_1_reg_37659848_reg is absorbed into DSP mul_ln1118_707_fu_3741_p2.
DSP Report: operator mul_ln1118_707_fu_3741_p2 is absorbed into DSP mul_ln1118_707_fu_3741_p2.
DSP Report: Generating DSP add_ln703_764_fu_37631324_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_764_fu_37631324_p2 is absorbed into DSP add_ln703_764_fu_37631324_p2.
DSP Report: operator add_ln703_764_fu_37631324_p2 is absorbed into DSP add_ln703_764_fu_37631324_p2.
DSP Report: Generating DSP mul_ln1118_833_fu_5774_p2, operation Mode is: A''*(B:0xc3).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_833_fu_5774_p2.
DSP Report: register mul_ln1118_833_fu_5774_p2 is absorbed into DSP mul_ln1118_833_fu_5774_p2.
DSP Report: operator mul_ln1118_833_fu_5774_p2 is absorbed into DSP mul_ln1118_833_fu_5774_p2.
DSP Report: Generating DSP add_ln703_758_fu_37631289_p2, operation Mode is: PCIN+A''*(B:0xb2).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_758_fu_37631289_p2.
DSP Report: register data_27_V_read_1_reg_37659840_reg is absorbed into DSP add_ln703_758_fu_37631289_p2.
DSP Report: operator add_ln703_758_fu_37631289_p2 is absorbed into DSP add_ln703_758_fu_37631289_p2.
DSP Report: operator mul_ln1118_760_fu_6252_p2 is absorbed into DSP add_ln703_758_fu_37631289_p2.
DSP Report: Generating DSP mul_ln1118_928_fu_5092_p2, operation Mode is: A''*(B:0x4d).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_928_fu_5092_p2.
DSP Report: register zext_ln1118_684_reg_37660621_reg is absorbed into DSP mul_ln1118_928_fu_5092_p2.
DSP Report: operator mul_ln1118_928_fu_5092_p2 is absorbed into DSP mul_ln1118_928_fu_5092_p2.
DSP Report: Generating DSP add_ln703_2213_fu_37640212_p2, operation Mode is: C+A''*(B:0x3ffaf).
DSP Report: register add_ln703_2213_fu_37640212_p2 is absorbed into DSP add_ln703_2213_fu_37640212_p2.
DSP Report: register add_ln703_2213_fu_37640212_p2 is absorbed into DSP add_ln703_2213_fu_37640212_p2.
DSP Report: operator add_ln703_2213_fu_37640212_p2 is absorbed into DSP add_ln703_2213_fu_37640212_p2.
DSP Report: operator mul_ln1118_2450_fu_3584_p2 is absorbed into DSP add_ln703_2213_fu_37640212_p2.
DSP Report: Generating DSP mul_ln1118_740_fu_6265_p2, operation Mode is: A''*(B:0x3fd18).
DSP Report: register mul_ln1118_740_fu_6265_p2 is absorbed into DSP mul_ln1118_740_fu_6265_p2.
DSP Report: register mul_ln1118_740_fu_6265_p2 is absorbed into DSP mul_ln1118_740_fu_6265_p2.
DSP Report: operator mul_ln1118_740_fu_6265_p2 is absorbed into DSP mul_ln1118_740_fu_6265_p2.
DSP Report: Generating DSP mul_ln1118_628_fu_4655_p2, operation Mode is: A''*(B:0x179).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_628_fu_4655_p2.
DSP Report: register zext_ln1118_434_reg_37660253_reg is absorbed into DSP mul_ln1118_628_fu_4655_p2.
DSP Report: operator mul_ln1118_628_fu_4655_p2 is absorbed into DSP mul_ln1118_628_fu_4655_p2.
DSP Report: Generating DSP mul_ln1118_661_fu_6446_p2, operation Mode is: A''*(B:0x3ff54).
DSP Report: register mul_ln1118_661_fu_6446_p2 is absorbed into DSP mul_ln1118_661_fu_6446_p2.
DSP Report: register mul_ln1118_661_fu_6446_p2 is absorbed into DSP mul_ln1118_661_fu_6446_p2.
DSP Report: operator mul_ln1118_661_fu_6446_p2 is absorbed into DSP mul_ln1118_661_fu_6446_p2.
DSP Report: Generating DSP add_ln703_741_fu_37631189_p2, operation Mode is: C+A''*(B:0x133).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_741_fu_37631189_p2.
DSP Report: register zext_ln1118_617_reg_37660541_reg is absorbed into DSP add_ln703_741_fu_37631189_p2.
DSP Report: operator add_ln703_741_fu_37631189_p2 is absorbed into DSP add_ln703_741_fu_37631189_p2.
DSP Report: operator mul_ln1118_865_fu_3711_p2 is absorbed into DSP add_ln703_741_fu_37631189_p2.
DSP Report: Generating DSP add_ln703_742_reg_37662630_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_742_reg_37662630_reg is absorbed into DSP add_ln703_742_reg_37662630_reg.
DSP Report: operator add_ln703_742_fu_37631199_p2 is absorbed into DSP add_ln703_742_reg_37662630_reg.
DSP Report: Generating DSP add_ln703_747_fu_37605604_p2, operation Mode is: C+A2*(B:0x1d).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_747_fu_37605604_p2.
DSP Report: operator add_ln703_747_fu_37605604_p2 is absorbed into DSP add_ln703_747_fu_37605604_p2.
DSP Report: operator mul_ln1118_603_fu_5936_p2 is absorbed into DSP add_ln703_747_fu_37605604_p2.
DSP Report: Generating DSP add_ln703_746_fu_37605594_p2, operation Mode is: C'+A2*(B:0x25).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_746_fu_37605594_p2.
DSP Report: register add_ln703_746_fu_37605594_p2 is absorbed into DSP add_ln703_746_fu_37605594_p2.
DSP Report: operator add_ln703_746_fu_37605594_p2 is absorbed into DSP add_ln703_746_fu_37605594_p2.
DSP Report: operator mul_ln1118_765_fu_3047_p2 is absorbed into DSP add_ln703_746_fu_37605594_p2.
DSP Report: Generating DSP mul_ln1118_713_fu_2913_p2, operation Mode is: A2*(B:0x7d).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_713_fu_2913_p2.
DSP Report: operator mul_ln1118_713_fu_2913_p2 is absorbed into DSP mul_ln1118_713_fu_2913_p2.
DSP Report: Generating DSP add_ln703_744_reg_37661899_reg, operation Mode is: PCIN+A2*(B:0xf7).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_744_reg_37661899_reg.
DSP Report: register add_ln703_744_reg_37661899_reg is absorbed into DSP add_ln703_744_reg_37661899_reg.
DSP Report: operator add_ln703_744_fu_37605588_p2 is absorbed into DSP add_ln703_744_reg_37661899_reg.
DSP Report: operator mul_ln1118_578_fu_4793_p2 is absorbed into DSP add_ln703_744_reg_37661899_reg.
DSP Report: Generating DSP mul_ln1118_839_fu_3685_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_839_fu_3685_p2 is absorbed into DSP mul_ln1118_839_fu_3685_p2.
DSP Report: register mul_ln1118_839_fu_3685_p2 is absorbed into DSP mul_ln1118_839_fu_3685_p2.
DSP Report: operator mul_ln1118_839_fu_3685_p2 is absorbed into DSP mul_ln1118_839_fu_3685_p2.
DSP Report: Generating DSP mul_ln1118_348_fu_4724_p2, operation Mode is: A2*(B:0xfb).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_348_fu_4724_p2.
DSP Report: operator mul_ln1118_348_fu_4724_p2 is absorbed into DSP mul_ln1118_348_fu_4724_p2.
DSP Report: Generating DSP add_ln703_410_fu_37604106_p2, operation Mode is: PCIN+A2*(B:0x85).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_410_fu_37604106_p2.
DSP Report: operator add_ln703_410_fu_37604106_p2 is absorbed into DSP add_ln703_410_fu_37604106_p2.
DSP Report: operator mul_ln1118_236_fu_5084_p2 is absorbed into DSP add_ln703_410_fu_37604106_p2.
DSP Report: Generating DSP mul_ln1118_434_fu_6480_p2, operation Mode is: A2*(B:0x3ff33).
DSP Report: register mul_ln1118_434_fu_6480_p2 is absorbed into DSP mul_ln1118_434_fu_6480_p2.
DSP Report: operator mul_ln1118_434_fu_6480_p2 is absorbed into DSP mul_ln1118_434_fu_6480_p2.
DSP Report: Generating DSP mul_ln1118_78_fu_6310_p2, operation Mode is: A2*(B:0x7b).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_78_fu_6310_p2.
DSP Report: operator mul_ln1118_78_fu_6310_p2 is absorbed into DSP mul_ln1118_78_fu_6310_p2.
DSP Report: Generating DSP add_ln703_151_reg_37661109_reg, operation Mode is: PCIN+A2*(B:0xfa).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_151_reg_37661109_reg.
DSP Report: register add_ln703_151_reg_37661109_reg is absorbed into DSP add_ln703_151_reg_37661109_reg.
DSP Report: operator add_ln703_151_fu_37602742_p2 is absorbed into DSP add_ln703_151_reg_37661109_reg.
DSP Report: operator mul_ln1118_108_fu_4258_p2 is absorbed into DSP add_ln703_151_reg_37661109_reg.
DSP Report: Generating DSP add_ln703_36_fu_37601874_p2, operation Mode is: (C:0x2c00)+A2*(B:0x52).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_36_fu_37601874_p2.
DSP Report: operator add_ln703_36_fu_37601874_p2 is absorbed into DSP add_ln703_36_fu_37601874_p2.
DSP Report: operator mul_ln203_4_fu_2876_p2 is absorbed into DSP add_ln703_36_fu_37601874_p2.
DSP Report: Generating DSP add_ln703_153_reg_37661114_reg, operation Mode is: C+A2*(B:0x6d).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_153_reg_37661114_reg.
DSP Report: register add_ln703_153_reg_37661114_reg is absorbed into DSP add_ln703_153_reg_37661114_reg.
DSP Report: operator add_ln703_153_fu_37602748_p2 is absorbed into DSP add_ln703_153_reg_37661114_reg.
DSP Report: operator mul_ln1118_132_fu_5197_p2 is absorbed into DSP add_ln703_153_reg_37661114_reg.
DSP Report: Generating DSP mul_ln1118_465_fu_6541_p2, operation Mode is: A2*(B:0x3fe97).
DSP Report: register mul_ln1118_465_fu_6541_p2 is absorbed into DSP mul_ln1118_465_fu_6541_p2.
DSP Report: operator mul_ln1118_465_fu_6541_p2 is absorbed into DSP mul_ln1118_465_fu_6541_p2.
DSP Report: Generating DSP add_ln703_405_reg_37661449_reg, operation Mode is: C+A2*(B:0x20f).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_405_reg_37661449_reg.
DSP Report: register add_ln703_405_reg_37661449_reg is absorbed into DSP add_ln703_405_reg_37661449_reg.
DSP Report: operator add_ln703_405_fu_37604088_p2 is absorbed into DSP add_ln703_405_reg_37661449_reg.
DSP Report: operator mul_ln1118_521_fu_4428_p2 is absorbed into DSP add_ln703_405_reg_37661449_reg.
DSP Report: Generating DSP mul_ln1118_378_fu_3279_p2, operation Mode is: A2*(B:0x1c7).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_378_fu_3279_p2.
DSP Report: operator mul_ln1118_378_fu_3279_p2 is absorbed into DSP mul_ln1118_378_fu_3279_p2.
DSP Report: Generating DSP mul_ln1118_209_fu_4911_p2, operation Mode is: A2*(B:0x3ff51).
DSP Report: register mul_ln1118_209_fu_4911_p2 is absorbed into DSP mul_ln1118_209_fu_4911_p2.
DSP Report: operator mul_ln1118_209_fu_4911_p2 is absorbed into DSP mul_ln1118_209_fu_4911_p2.
DSP Report: Generating DSP mul_ln1118_260_fu_5667_p2, operation Mode is: A2*(B:0x3ff2f).
DSP Report: register mul_ln1118_260_fu_5667_p2 is absorbed into DSP mul_ln1118_260_fu_5667_p2.
DSP Report: operator mul_ln1118_260_fu_5667_p2 is absorbed into DSP mul_ln1118_260_fu_5667_p2.
DSP Report: Generating DSP add_ln703_408_reg_37661454_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_408_reg_37661454_reg is absorbed into DSP add_ln703_408_reg_37661454_reg.
DSP Report: operator add_ln703_408_fu_37604100_p2 is absorbed into DSP add_ln703_408_reg_37661454_reg.
DSP Report: Generating DSP mul_ln1118_706_fu_6451_p2, operation Mode is: A2*(B:0x1cf).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_706_fu_6451_p2.
DSP Report: operator mul_ln1118_706_fu_6451_p2 is absorbed into DSP mul_ln1118_706_fu_6451_p2.
DSP Report: Generating DSP add_ln703_983_fu_37606240_p2, operation Mode is: PCIN+A2*(B:0x1a0).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_983_fu_37606240_p2.
DSP Report: operator add_ln703_983_fu_37606240_p2 is absorbed into DSP add_ln703_983_fu_37606240_p2.
DSP Report: operator mul_ln1118_426_fu_6227_p2 is absorbed into DSP add_ln703_983_fu_37606240_p2.
DSP Report: Generating DSP add_ln703_982_fu_37606230_p2, operation Mode is: C+A2*(B:0x10c).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_982_fu_37606230_p2.
DSP Report: operator add_ln703_982_fu_37606230_p2 is absorbed into DSP add_ln703_982_fu_37606230_p2.
DSP Report: operator mul_ln1118_398_fu_3812_p2 is absorbed into DSP add_ln703_982_fu_37606230_p2.
DSP Report: Generating DSP mul_ln1118_844_reg_11452713_reg, operation Mode is: (A2*(B:0x3a))'.
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_844_reg_11452713_reg.
DSP Report: register mul_ln1118_844_reg_11452713_reg is absorbed into DSP mul_ln1118_844_reg_11452713_reg.
DSP Report: operator mul_ln1118_844_fu_6403_p2 is absorbed into DSP mul_ln1118_844_reg_11452713_reg.
DSP Report: Generating DSP mul_ln1118_894_fu_6416_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_894_fu_6416_p2 is absorbed into DSP mul_ln1118_894_fu_6416_p2.
DSP Report: register mul_ln1118_894_fu_6416_p2 is absorbed into DSP mul_ln1118_894_fu_6416_p2.
DSP Report: operator mul_ln1118_894_fu_6416_p2 is absorbed into DSP mul_ln1118_894_fu_6416_p2.
DSP Report: Generating DSP add_ln703_784_fu_37631458_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_784_fu_37631458_p2 is absorbed into DSP add_ln703_784_fu_37631458_p2.
DSP Report: operator add_ln703_784_fu_37631458_p2 is absorbed into DSP add_ln703_784_fu_37631458_p2.
DSP Report: Generating DSP mul_ln1118_86_fu_5151_p2, operation Mode is: A2*(B:0x3ff97).
DSP Report: register mul_ln1118_86_fu_5151_p2 is absorbed into DSP mul_ln1118_86_fu_5151_p2.
DSP Report: operator mul_ln1118_86_fu_5151_p2 is absorbed into DSP mul_ln1118_86_fu_5151_p2.
DSP Report: Generating DSP mul_ln1118_115_fu_5135_p2, operation Mode is: A2*(B:0x3ff93).
DSP Report: register mul_ln1118_115_fu_5135_p2 is absorbed into DSP mul_ln1118_115_fu_5135_p2.
DSP Report: operator mul_ln1118_115_fu_5135_p2 is absorbed into DSP mul_ln1118_115_fu_5135_p2.
DSP Report: Generating DSP add_ln703_54_fu_37602046_p2, operation Mode is: (C:0xec00)+A2*(B:0xdb).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_54_fu_37602046_p2.
DSP Report: operator add_ln703_54_fu_37602046_p2 is absorbed into DSP add_ln703_54_fu_37602046_p2.
DSP Report: operator mul_ln1118_57_fu_4857_p2 is absorbed into DSP add_ln703_54_fu_37602046_p2.
DSP Report: Generating DSP add_ln703_55_reg_37661009_reg, operation Mode is: C+A2*(B:0x3ff31).
DSP Report: register add_ln703_55_reg_37661009_reg is absorbed into DSP add_ln703_55_reg_37661009_reg.
DSP Report: register add_ln703_55_reg_37661009_reg is absorbed into DSP add_ln703_55_reg_37661009_reg.
DSP Report: operator add_ln703_55_fu_37602056_p2 is absorbed into DSP add_ln703_55_reg_37661009_reg.
DSP Report: operator mul_ln1118_32_fu_3631_p2 is absorbed into DSP add_ln703_55_reg_37661009_reg.
DSP Report: Generating DSP mul_ln1118_138_reg_11451151_reg, operation Mode is: (A2*(B:0x3fef4))'.
DSP Report: register mul_ln1118_138_reg_11451151_reg is absorbed into DSP mul_ln1118_138_reg_11451151_reg.
DSP Report: register mul_ln1118_138_reg_11451151_reg is absorbed into DSP mul_ln1118_138_reg_11451151_reg.
DSP Report: operator mul_ln1118_138_fu_4789_p2 is absorbed into DSP mul_ln1118_138_reg_11451151_reg.
DSP Report: Generating DSP mul_ln1118_163_fu_4061_p2, operation Mode is: A2*(B:0x10b).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_163_fu_4061_p2.
DSP Report: operator mul_ln1118_163_fu_4061_p2 is absorbed into DSP mul_ln1118_163_fu_4061_p2.
DSP Report: Generating DSP add_ln703_174_reg_37661134_reg, operation Mode is: C+A2*(B:0x3fee2).
DSP Report: register add_ln703_174_reg_37661134_reg is absorbed into DSP add_ln703_174_reg_37661134_reg.
DSP Report: register add_ln703_174_reg_37661134_reg is absorbed into DSP add_ln703_174_reg_37661134_reg.
DSP Report: operator add_ln703_174_fu_37602862_p2 is absorbed into DSP add_ln703_174_reg_37661134_reg.
DSP Report: operator mul_ln1118_188_fu_4161_p2 is absorbed into DSP add_ln703_174_reg_37661134_reg.
DSP Report: Generating DSP mul_ln1118_1460_reg_11451339_reg, operation Mode is: (A''*(B:0x3fea9))'.
DSP Report: register mul_ln1118_1460_reg_11451339_reg is absorbed into DSP mul_ln1118_1460_reg_11451339_reg.
DSP Report: register mul_ln1118_1460_reg_11451339_reg is absorbed into DSP mul_ln1118_1460_reg_11451339_reg.
DSP Report: register mul_ln1118_1460_reg_11451339_reg is absorbed into DSP mul_ln1118_1460_reg_11451339_reg.
DSP Report: operator mul_ln1118_1460_fu_5303_p2 is absorbed into DSP mul_ln1118_1460_reg_11451339_reg.
DSP Report: Generating DSP mul_ln1118_890_fu_6037_p2, operation Mode is: A2*(B:0x35).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP mul_ln1118_890_fu_6037_p2.
DSP Report: operator mul_ln1118_890_fu_6037_p2 is absorbed into DSP mul_ln1118_890_fu_6037_p2.
DSP Report: Generating DSP add_ln703_968_fu_37606204_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_968_fu_37606204_p2 is absorbed into DSP add_ln703_968_fu_37606204_p2.
DSP Report: register add_ln703_968_fu_37606204_p2 is absorbed into DSP add_ln703_968_fu_37606204_p2.
DSP Report: register add_ln703_968_fu_37606204_p2 is absorbed into DSP add_ln703_968_fu_37606204_p2.
DSP Report: operator add_ln703_968_fu_37606204_p2 is absorbed into DSP add_ln703_968_fu_37606204_p2.
DSP Report: Generating DSP mul_ln1118_170_fu_4938_p2, operation Mode is: A2*(B:0x3fe84).
DSP Report: register mul_ln1118_170_fu_4938_p2 is absorbed into DSP mul_ln1118_170_fu_4938_p2.
DSP Report: operator mul_ln1118_170_fu_4938_p2 is absorbed into DSP mul_ln1118_170_fu_4938_p2.
DSP Report: Generating DSP mul_ln1118_16_fu_4806_p2, operation Mode is: A2*(B:0x2e7).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_16_fu_4806_p2.
DSP Report: operator mul_ln1118_16_fu_4806_p2 is absorbed into DSP mul_ln1118_16_fu_4806_p2.
DSP Report: Generating DSP add_ln703_183_fu_37602910_p2, operation Mode is: C+A2*(B:0xdd).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_183_fu_37602910_p2.
DSP Report: operator add_ln703_183_fu_37602910_p2 is absorbed into DSP add_ln703_183_fu_37602910_p2.
DSP Report: operator mul_ln1118_196_fu_5877_p2 is absorbed into DSP add_ln703_183_fu_37602910_p2.
DSP Report: Generating DSP mul_ln1118_66_fu_3924_p2, operation Mode is: A2*(B:0xe1).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_66_fu_3924_p2.
DSP Report: operator mul_ln1118_66_fu_3924_p2 is absorbed into DSP mul_ln1118_66_fu_3924_p2.
DSP Report: Generating DSP add_ln703_182_fu_37602900_p2, operation Mode is: PCIN-A2:B2-C'.
DSP Report: register add_ln703_182_fu_37602900_p2 is absorbed into DSP add_ln703_182_fu_37602900_p2.
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_182_fu_37602900_p2.
DSP Report: register add_ln703_182_fu_37602900_p2 is absorbed into DSP add_ln703_182_fu_37602900_p2.
DSP Report: operator add_ln703_182_fu_37602900_p2 is absorbed into DSP add_ln703_182_fu_37602900_p2.
DSP Report: Generating DSP mul_ln1118_39_fu_3366_p2, operation Mode is: A2*(B:0x205).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_39_fu_3366_p2.
DSP Report: operator mul_ln1118_39_fu_3366_p2 is absorbed into DSP mul_ln1118_39_fu_3366_p2.
DSP Report: Generating DSP add_ln703_179_fu_37602874_p2, operation Mode is: C+A2*(B:0x3fdec).
DSP Report: register add_ln703_179_fu_37602874_p2 is absorbed into DSP add_ln703_179_fu_37602874_p2.
DSP Report: operator add_ln703_179_fu_37602874_p2 is absorbed into DSP add_ln703_179_fu_37602874_p2.
DSP Report: operator mul_ln1118_94_fu_4211_p2 is absorbed into DSP add_ln703_179_fu_37602874_p2.
DSP Report: Generating DSP mul_ln1118_280_fu_5493_p2, operation Mode is: A2*(B:0x166).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_280_fu_5493_p2.
DSP Report: operator mul_ln1118_280_fu_5493_p2 is absorbed into DSP mul_ln1118_280_fu_5493_p2.
DSP Report: Generating DSP add_ln703_557_fu_37604862_p2, operation Mode is: PCIN+A2*(B:0x176).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_557_fu_37604862_p2.
DSP Report: operator add_ln703_557_fu_37604862_p2 is absorbed into DSP add_ln703_557_fu_37604862_p2.
DSP Report: operator mul_ln1118_224_fu_2723_p2 is absorbed into DSP add_ln703_557_fu_37604862_p2.
DSP Report: Generating DSP mul_ln1118_595_fu_3758_p2, operation Mode is: A2*(B:0x3fead).
DSP Report: register mul_ln1118_595_fu_3758_p2 is absorbed into DSP mul_ln1118_595_fu_3758_p2.
DSP Report: operator mul_ln1118_595_fu_3758_p2 is absorbed into DSP mul_ln1118_595_fu_3758_p2.
DSP Report: Generating DSP mul_ln1118_369_fu_6129_p2, operation Mode is: A2*(B:0x3fe5d).
DSP Report: register mul_ln1118_369_fu_6129_p2 is absorbed into DSP mul_ln1118_369_fu_6129_p2.
DSP Report: operator mul_ln1118_369_fu_6129_p2 is absorbed into DSP mul_ln1118_369_fu_6129_p2.
DSP Report: Generating DSP mul_ln1118_507_fu_5116_p2, operation Mode is: A2*(B:0x3feac).
DSP Report: register mul_ln1118_507_fu_5116_p2 is absorbed into DSP mul_ln1118_507_fu_5116_p2.
DSP Report: operator mul_ln1118_507_fu_5116_p2 is absorbed into DSP mul_ln1118_507_fu_5116_p2.
DSP Report: Generating DSP mul_ln1118_422_reg_11451950_reg, operation Mode is: (A2*(B:0x2a6))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_422_reg_11451950_reg.
DSP Report: register mul_ln1118_422_reg_11451950_reg is absorbed into DSP mul_ln1118_422_reg_11451950_reg.
DSP Report: operator mul_ln1118_422_fu_4408_p2 is absorbed into DSP mul_ln1118_422_reg_11451950_reg.
DSP Report: Generating DSP mul_ln1118_250_fu_5429_p2, operation Mode is: A2*(B:0x8e).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_250_fu_5429_p2.
DSP Report: operator mul_ln1118_250_fu_5429_p2 is absorbed into DSP mul_ln1118_250_fu_5429_p2.
DSP Report: Generating DSP add_ln703_562_fu_37604884_p2, operation Mode is: C+A2*(B:0x3ff54).
DSP Report: register add_ln703_562_fu_37604884_p2 is absorbed into DSP add_ln703_562_fu_37604884_p2.
DSP Report: operator add_ln703_562_fu_37604884_p2 is absorbed into DSP add_ln703_562_fu_37604884_p2.
DSP Report: operator mul_ln1118_676_fu_6044_p2 is absorbed into DSP add_ln703_562_fu_37604884_p2.
DSP Report: Generating DSP mul_ln1118_565_fu_2822_p2, operation Mode is: A2*(B:0x165).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_565_fu_2822_p2.
DSP Report: operator mul_ln1118_565_fu_2822_p2 is absorbed into DSP mul_ln1118_565_fu_2822_p2.
DSP Report: Generating DSP mul_ln1118_536_fu_4440_p2, operation Mode is: A2*(B:0x3ff26).
DSP Report: register mul_ln1118_536_fu_4440_p2 is absorbed into DSP mul_ln1118_536_fu_4440_p2.
DSP Report: operator mul_ln1118_536_fu_4440_p2 is absorbed into DSP mul_ln1118_536_fu_4440_p2.
DSP Report: Generating DSP mul_ln1118_337_fu_4125_p2, operation Mode is: A2*(B:0x3fe65).
DSP Report: register mul_ln1118_337_fu_4125_p2 is absorbed into DSP mul_ln1118_337_fu_4125_p2.
DSP Report: operator mul_ln1118_337_fu_4125_p2 is absorbed into DSP mul_ln1118_337_fu_4125_p2.
DSP Report: Generating DSP mul_ln1118_31_fu_3629_p2, operation Mode is: A2*(B:0x3fd19).
DSP Report: register mul_ln1118_31_fu_3629_p2 is absorbed into DSP mul_ln1118_31_fu_3629_p2.
DSP Report: operator mul_ln1118_31_fu_3629_p2 is absorbed into DSP mul_ln1118_31_fu_3629_p2.
DSP Report: Generating DSP add_ln703_116_fu_37602528_p2, operation Mode is: (C:0x20800)+A2*(B:0x3ffea).
DSP Report: register add_ln703_116_fu_37602528_p2 is absorbed into DSP add_ln703_116_fu_37602528_p2.
DSP Report: operator add_ln703_116_fu_37602528_p2 is absorbed into DSP add_ln703_116_fu_37602528_p2.
DSP Report: operator mul_ln1118_55_fu_5239_p2 is absorbed into DSP add_ln703_116_fu_37602528_p2.
DSP Report: Generating DSP mul_ln1118_114_fu_6433_p2, operation Mode is: A2*(B:0xed).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_114_fu_6433_p2.
DSP Report: operator mul_ln1118_114_fu_6433_p2 is absorbed into DSP mul_ln1118_114_fu_6433_p2.
DSP Report: Generating DSP add_ln703_114_fu_37602512_p2, operation Mode is: PCIN+A2*(B:0x2d0).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_114_fu_37602512_p2.
DSP Report: operator add_ln703_114_fu_37602512_p2 is absorbed into DSP add_ln703_114_fu_37602512_p2.
DSP Report: operator mul_ln1118_136_fu_3695_p2 is absorbed into DSP add_ln703_114_fu_37602512_p2.
DSP Report: Generating DSP add_ln703_118_reg_37661064_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_118_reg_37661064_reg is absorbed into DSP add_ln703_118_reg_37661064_reg.
DSP Report: operator add_ln703_118_fu_37602548_p2 is absorbed into DSP add_ln703_118_reg_37661064_reg.
DSP Report: Generating DSP mul_ln1118_161_fu_4812_p2, operation Mode is: A2*(B:0x3ff27).
DSP Report: register mul_ln1118_161_fu_4812_p2 is absorbed into DSP mul_ln1118_161_fu_4812_p2.
DSP Report: operator mul_ln1118_161_fu_4812_p2 is absorbed into DSP mul_ln1118_161_fu_4812_p2.
DSP Report: Generating DSP add_ln703_245_fu_37603252_p2, operation Mode is: C+A2*(B:0x1d7).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_245_fu_37603252_p2.
DSP Report: operator add_ln703_245_fu_37603252_p2 is absorbed into DSP add_ln703_245_fu_37603252_p2.
DSP Report: operator mul_ln1118_216_fu_5512_p2 is absorbed into DSP add_ln703_245_fu_37603252_p2.
DSP Report: Generating DSP add_ln703_246_reg_37661239_reg, operation Mode is: PCIN+A2*(B:0x17b).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_246_reg_37661239_reg.
DSP Report: register add_ln703_246_reg_37661239_reg is absorbed into DSP add_ln703_246_reg_37661239_reg.
DSP Report: operator add_ln703_246_fu_37603262_p2 is absorbed into DSP add_ln703_246_reg_37661239_reg.
DSP Report: operator mul_ln1118_186_fu_3072_p2 is absorbed into DSP add_ln703_246_reg_37661239_reg.
DSP Report: Generating DSP mul_ln1118_243_reg_11451455_reg, operation Mode is: (A2*(B:0x3fdb6))'.
DSP Report: register mul_ln1118_243_reg_11451455_reg is absorbed into DSP mul_ln1118_243_reg_11451455_reg.
DSP Report: register mul_ln1118_243_reg_11451455_reg is absorbed into DSP mul_ln1118_243_reg_11451455_reg.
DSP Report: operator mul_ln1118_243_fu_5200_p2 is absorbed into DSP mul_ln1118_243_reg_11451455_reg.
DSP Report: Generating DSP mul_ln1118_766_fu_3048_p2, operation Mode is: A2*(B:0x3ffce).
DSP Report: register mul_ln1118_766_fu_3048_p2 is absorbed into DSP mul_ln1118_766_fu_3048_p2.
DSP Report: operator mul_ln1118_766_fu_3048_p2 is absorbed into DSP mul_ln1118_766_fu_3048_p2.
DSP Report: Generating DSP mul_ln1118_917_fu_5686_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_917_fu_5686_p2 is absorbed into DSP mul_ln1118_917_fu_5686_p2.
DSP Report: register mul_ln1118_917_fu_5686_p2 is absorbed into DSP mul_ln1118_917_fu_5686_p2.
DSP Report: operator mul_ln1118_917_fu_5686_p2 is absorbed into DSP mul_ln1118_917_fu_5686_p2.
DSP Report: Generating DSP add_ln703_577_reg_37661699_reg, operation Mode is: C+A2*(B:0x45).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_577_reg_37661699_reg.
DSP Report: register add_ln703_577_reg_37661699_reg is absorbed into DSP add_ln703_577_reg_37661699_reg.
DSP Report: operator add_ln703_577_fu_37604964_p2 is absorbed into DSP add_ln703_577_reg_37661699_reg.
DSP Report: operator mul_ln1118_630_fu_5760_p2 is absorbed into DSP add_ln703_577_reg_37661699_reg.
DSP Report: Generating DSP mul_ln1118_548_fu_5405_p2, operation Mode is: A2*(B:0x5c).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_548_fu_5405_p2.
DSP Report: operator mul_ln1118_548_fu_5405_p2 is absorbed into DSP mul_ln1118_548_fu_5405_p2.
DSP Report: Generating DSP add_ln703_574_fu_37604938_p2, operation Mode is: PCIN+A2*(B:0x68).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_574_fu_37604938_p2.
DSP Report: operator add_ln703_574_fu_37604938_p2 is absorbed into DSP add_ln703_574_fu_37604938_p2.
DSP Report: operator mul_ln1118_467_fu_4827_p2 is absorbed into DSP add_ln703_574_fu_37604938_p2.
DSP Report: Generating DSP mul_ln1118_523_fu_6350_p2, operation Mode is: A2*(B:0x3ff92).
DSP Report: register mul_ln1118_523_fu_6350_p2 is absorbed into DSP mul_ln1118_523_fu_6350_p2.
DSP Report: operator mul_ln1118_523_fu_6350_p2 is absorbed into DSP mul_ln1118_523_fu_6350_p2.
DSP Report: Generating DSP mul_ln1118_262_fu_6023_p2, operation Mode is: A2*(B:0x11a).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_262_fu_6023_p2.
DSP Report: operator mul_ln1118_262_fu_6023_p2 is absorbed into DSP mul_ln1118_262_fu_6023_p2.
DSP Report: Generating DSP add_ln703_346_reg_37661374_reg, operation Mode is: C+A2*(B:0x3feb4).
DSP Report: register add_ln703_346_reg_37661374_reg is absorbed into DSP add_ln703_346_reg_37661374_reg.
DSP Report: register add_ln703_346_reg_37661374_reg is absorbed into DSP add_ln703_346_reg_37661374_reg.
DSP Report: operator add_ln703_346_fu_37603778_p2 is absorbed into DSP add_ln703_346_reg_37661374_reg.
DSP Report: operator mul_ln1118_295_fu_4268_p2 is absorbed into DSP add_ln703_346_reg_37661374_reg.
DSP Report: Generating DSP mul_ln1118_324_fu_6288_p2, operation Mode is: A2*(B:0x34).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_324_fu_6288_p2.
DSP Report: operator mul_ln1118_324_fu_6288_p2 is absorbed into DSP mul_ln1118_324_fu_6288_p2.
DSP Report: Generating DSP add_ln703_349_fu_37603794_p2, operation Mode is: C+A2*(B:0x3ff83).
DSP Report: register add_ln703_349_fu_37603794_p2 is absorbed into DSP add_ln703_349_fu_37603794_p2.
DSP Report: operator add_ln703_349_fu_37603794_p2 is absorbed into DSP add_ln703_349_fu_37603794_p2.
DSP Report: operator mul_ln1118_380_fu_3281_p2 is absorbed into DSP add_ln703_349_fu_37603794_p2.
DSP Report: Generating DSP mul_ln1118_405_fu_6420_p2, operation Mode is: A2*(B:0xe2).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_405_fu_6420_p2.
DSP Report: operator mul_ln1118_405_fu_6420_p2 is absorbed into DSP mul_ln1118_405_fu_6420_p2.
DSP Report: Generating DSP add_ln703_348_fu_37603784_p2, operation Mode is: PCIN+A2*(B:0x1f6).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_348_fu_37603784_p2.
DSP Report: operator add_ln703_348_fu_37603784_p2 is absorbed into DSP add_ln703_348_fu_37603784_p2.
DSP Report: operator mul_ln1118_350_fu_6298_p2 is absorbed into DSP add_ln703_348_fu_37603784_p2.
DSP Report: Generating DSP mul_ln1118_181_fu_5075_p2, operation Mode is: (A:0x159)*B2.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_181_fu_5075_p2.
DSP Report: operator mul_ln1118_181_fu_5075_p2 is absorbed into DSP mul_ln1118_181_fu_5075_p2.
DSP Report: Generating DSP add_ln703_241_fu_37603230_p2, operation Mode is: C+A2*(B:0x3fe7a).
DSP Report: register add_ln703_241_fu_37603230_p2 is absorbed into DSP add_ln703_241_fu_37603230_p2.
DSP Report: operator add_ln703_241_fu_37603230_p2 is absorbed into DSP add_ln703_241_fu_37603230_p2.
DSP Report: operator mul_ln1118_238_fu_6178_p2 is absorbed into DSP add_ln703_241_fu_37603230_p2.
DSP Report: Generating DSP mul_ln1118_211_fu_2972_p2, operation Mode is: A2*(B:0x10f).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_211_fu_2972_p2.
DSP Report: operator mul_ln1118_211_fu_2972_p2 is absorbed into DSP mul_ln1118_211_fu_2972_p2.
DSP Report: Generating DSP mul_ln1118_80_fu_3345_p2, operation Mode is: A2*(B:0x3ff9f).
DSP Report: register mul_ln1118_80_fu_3345_p2 is absorbed into DSP mul_ln1118_80_fu_3345_p2.
DSP Report: operator mul_ln1118_80_fu_3345_p2 is absorbed into DSP mul_ln1118_80_fu_3345_p2.
DSP Report: Generating DSP add_ln703_134_fu_37602632_p2, operation Mode is: C+A2*(B:0x93).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_134_fu_37602632_p2.
DSP Report: operator add_ln703_134_fu_37602632_p2 is absorbed into DSP add_ln703_134_fu_37602632_p2.
DSP Report: operator mul_ln1118_109_fu_5912_p2 is absorbed into DSP add_ln703_134_fu_37602632_p2.
DSP Report: Generating DSP mul_ln1118_662_reg_11452495_reg, operation Mode is: (A2*(B:0x3fef4))'.
DSP Report: register mul_ln1118_662_reg_11452495_reg is absorbed into DSP mul_ln1118_662_reg_11452495_reg.
DSP Report: register mul_ln1118_662_reg_11452495_reg is absorbed into DSP mul_ln1118_662_reg_11452495_reg.
DSP Report: operator mul_ln1118_662_fu_4952_p2 is absorbed into DSP mul_ln1118_662_reg_11452495_reg.
DSP Report: Generating DSP mul_ln1118_605_fu_5007_p2, operation Mode is: A2*(B:0xdc).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_605_fu_5007_p2.
DSP Report: operator mul_ln1118_605_fu_5007_p2 is absorbed into DSP mul_ln1118_605_fu_5007_p2.
DSP Report: Generating DSP add_ln703_571_fu_37604922_p2, operation Mode is: PCIN+A2*(B:0xbc).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_571_fu_37604922_p2.
DSP Report: operator add_ln703_571_fu_37604922_p2 is absorbed into DSP add_ln703_571_fu_37604922_p2.
DSP Report: operator mul_ln1118_436_fu_4541_p2 is absorbed into DSP add_ln703_571_fu_37604922_p2.
DSP Report: Generating DSP mul_ln1118_579_fu_3126_p2, operation Mode is: A2*(B:0x3ff79).
DSP Report: register mul_ln1118_579_fu_3126_p2 is absorbed into DSP mul_ln1118_579_fu_3126_p2.
DSP Report: operator mul_ln1118_579_fu_3126_p2 is absorbed into DSP mul_ln1118_579_fu_3126_p2.
DSP Report: Generating DSP mul_ln1118_199_fu_6602_p2, operation Mode is: A2*(B:0xcf).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_199_fu_6602_p2.
DSP Report: operator mul_ln1118_199_fu_6602_p2 is absorbed into DSP mul_ln1118_199_fu_6602_p2.
DSP Report: Generating DSP add_ln703_252_reg_37661244_reg, operation Mode is: C+A2*(B:0x3fea3).
DSP Report: register add_ln703_252_reg_37661244_reg is absorbed into DSP add_ln703_252_reg_37661244_reg.
DSP Report: register add_ln703_252_reg_37661244_reg is absorbed into DSP add_ln703_252_reg_37661244_reg.
DSP Report: operator add_ln703_252_fu_37603268_p2 is absorbed into DSP add_ln703_252_reg_37661244_reg.
DSP Report: operator mul_ln1118_254_fu_6015_p2 is absorbed into DSP add_ln703_252_reg_37661244_reg.
DSP Report: Generating DSP mul_ln1118_228_reg_11451409_reg, operation Mode is: (A2*(B:0x28b))'.
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_228_reg_11451409_reg.
DSP Report: register mul_ln1118_228_reg_11451409_reg is absorbed into DSP mul_ln1118_228_reg_11451409_reg.
DSP Report: operator mul_ln1118_228_fu_6421_p2 is absorbed into DSP mul_ln1118_228_reg_11451409_reg.
DSP Report: Generating DSP mul_ln1118_99_fu_3514_p2, operation Mode is: A2*(B:0x3ff4c).
DSP Report: register mul_ln1118_99_fu_3514_p2 is absorbed into DSP mul_ln1118_99_fu_3514_p2.
DSP Report: operator mul_ln1118_99_fu_3514_p2 is absorbed into DSP mul_ln1118_99_fu_3514_p2.
DSP Report: Generating DSP add_ln703_146_fu_37602700_p2, operation Mode is: C+A2*(B:0x132).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_146_fu_37602700_p2.
DSP Report: operator add_ln703_146_fu_37602700_p2 is absorbed into DSP add_ln703_146_fu_37602700_p2.
DSP Report: operator mul_ln1118_148_fu_4783_p2 is absorbed into DSP add_ln703_146_fu_37602700_p2.
DSP Report: Generating DSP mul_ln1118_70_fu_4955_p2, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register mul_ln1118_70_fu_4955_p2 is absorbed into DSP mul_ln1118_70_fu_4955_p2.
DSP Report: operator mul_ln1118_70_fu_4955_p2 is absorbed into DSP mul_ln1118_70_fu_4955_p2.
DSP Report: Generating DSP add_ln703_148_fu_37602716_p2, operation Mode is: PCIN+(A:0x0):B2+C'.
DSP Report: register add_ln703_148_fu_37602716_p2 is absorbed into DSP add_ln703_148_fu_37602716_p2.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_148_fu_37602716_p2.
DSP Report: operator add_ln703_148_fu_37602716_p2 is absorbed into DSP add_ln703_148_fu_37602716_p2.
DSP Report: Generating DSP add_ln703_149_fu_37602726_p2, operation Mode is: C+A2*(B:0x3ff69).
DSP Report: register add_ln703_149_fu_37602726_p2 is absorbed into DSP add_ln703_149_fu_37602726_p2.
DSP Report: operator add_ln703_149_fu_37602726_p2 is absorbed into DSP add_ln703_149_fu_37602726_p2.
DSP Report: operator mul_ln1118_124_fu_6441_p2 is absorbed into DSP add_ln703_149_fu_37602726_p2.
DSP Report: Generating DSP add_ln703_29_fu_37601808_p2, operation Mode is: (C:0x23000)+A2*(B:0x18d).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_29_fu_37601808_p2.
DSP Report: operator add_ln703_29_fu_37601808_p2 is absorbed into DSP add_ln703_29_fu_37601808_p2.
DSP Report: operator mul_ln203_fu_4811_p2 is absorbed into DSP add_ln703_29_fu_37601808_p2.
DSP Report: Generating DSP add_ln703_48_fu_37601986_p2, operation Mode is: C+A2*(B:0x103).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_48_fu_37601986_p2.
DSP Report: operator add_ln703_48_fu_37601986_p2 is absorbed into DSP add_ln703_48_fu_37601986_p2.
DSP Report: operator mul_ln1118_43_fu_5311_p2 is absorbed into DSP add_ln703_48_fu_37601986_p2.
DSP Report: Generating DSP mul_ln1118_611_fu_3505_p2, operation Mode is: A2*(B:0x3ff8b).
DSP Report: register mul_ln1118_611_fu_3505_p2 is absorbed into DSP mul_ln1118_611_fu_3505_p2.
DSP Report: operator mul_ln1118_611_fu_3505_p2 is absorbed into DSP mul_ln1118_611_fu_3505_p2.
DSP Report: Generating DSP add_ln703_665_fu_37605358_p2, operation Mode is: C+A2*(B:0x4e).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_665_fu_37605358_p2.
DSP Report: operator add_ln703_665_fu_37605358_p2 is absorbed into DSP add_ln703_665_fu_37605358_p2.
DSP Report: operator mul_ln1118_639_fu_3985_p2 is absorbed into DSP add_ln703_665_fu_37605358_p2.
DSP Report: Generating DSP mul_ln1118_2825_fu_3007_p2, operation Mode is: A''*(B:0x85).
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2825_fu_3007_p2.
DSP Report: register data_106_V_read_1_reg_37658594_reg is absorbed into DSP mul_ln1118_2825_fu_3007_p2.
DSP Report: operator mul_ln1118_2825_fu_3007_p2 is absorbed into DSP mul_ln1118_2825_fu_3007_p2.
DSP Report: Generating DSP mul_ln1118_984_fu_3562_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_984_fu_3562_p2 is absorbed into DSP mul_ln1118_984_fu_3562_p2.
DSP Report: register mul_ln1118_984_fu_3562_p2 is absorbed into DSP mul_ln1118_984_fu_3562_p2.
DSP Report: operator mul_ln1118_984_fu_3562_p2 is absorbed into DSP mul_ln1118_984_fu_3562_p2.
DSP Report: Generating DSP add_ln703_3048_fu_37645321_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3048_fu_37645321_p2 is absorbed into DSP add_ln703_3048_fu_37645321_p2.
DSP Report: Generating DSP add_ln703_2938_fu_37644599_p2, operation Mode is: C+A''*(B:0x8e).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP add_ln703_2938_fu_37644599_p2.
DSP Report: register data_105_V_read_1_reg_37658612_reg is absorbed into DSP add_ln703_2938_fu_37644599_p2.
DSP Report: operator add_ln703_2938_fu_37644599_p2 is absorbed into DSP add_ln703_2938_fu_37644599_p2.
DSP Report: operator mul_ln1118_2792_fu_5587_p2 is absorbed into DSP add_ln703_2938_fu_37644599_p2.
DSP Report: Generating DSP mul_ln1118_58_fu_3559_p2, operation Mode is: A2*(B:0x3ff21).
DSP Report: register mul_ln1118_58_fu_3559_p2 is absorbed into DSP mul_ln1118_58_fu_3559_p2.
DSP Report: operator mul_ln1118_58_fu_3559_p2 is absorbed into DSP mul_ln1118_58_fu_3559_p2.
DSP Report: Generating DSP add_ln703_441_fu_37604264_p2, operation Mode is: C+A2*(B:0x9b).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_441_fu_37604264_p2.
DSP Report: operator add_ln703_441_fu_37604264_p2 is absorbed into DSP add_ln703_441_fu_37604264_p2.
DSP Report: operator mul_ln1118_139_fu_3122_p2 is absorbed into DSP add_ln703_441_fu_37604264_p2.
DSP Report: Generating DSP add_ln703_41_fu_37601924_p2, operation Mode is: (C:0xfffffffe5c00)+A2*(B:0x15).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_41_fu_37601924_p2.
DSP Report: operator add_ln703_41_fu_37601924_p2 is absorbed into DSP add_ln703_41_fu_37601924_p2.
DSP Report: operator mul_ln1118_33_fu_3856_p2 is absorbed into DSP add_ln703_41_fu_37601924_p2.
DSP Report: Generating DSP mul_ln1118_474_reg_11452095_reg, operation Mode is: (A2*(B:0x3ff5d))'.
DSP Report: register mul_ln1118_474_reg_11452095_reg is absorbed into DSP mul_ln1118_474_reg_11452095_reg.
DSP Report: register mul_ln1118_474_reg_11452095_reg is absorbed into DSP mul_ln1118_474_reg_11452095_reg.
DSP Report: operator mul_ln1118_474_fu_4834_p2 is absorbed into DSP mul_ln1118_474_reg_11452095_reg.
DSP Report: Generating DSP mul_ln1118_359_fu_5139_p2, operation Mode is: A2*(B:0x3ff0b).
DSP Report: register mul_ln1118_359_fu_5139_p2 is absorbed into DSP mul_ln1118_359_fu_5139_p2.
DSP Report: operator mul_ln1118_359_fu_5139_p2 is absorbed into DSP mul_ln1118_359_fu_5139_p2.
DSP Report: Generating DSP mul_ln1118_413_fu_3782_p2, operation Mode is: A2*(B:0x3ff38).
DSP Report: register mul_ln1118_413_fu_3782_p2 is absorbed into DSP mul_ln1118_413_fu_3782_p2.
DSP Report: operator mul_ln1118_413_fu_3782_p2 is absorbed into DSP mul_ln1118_413_fu_3782_p2.
DSP Report: Generating DSP add_ln703_213_fu_37603074_p2, operation Mode is: (C:0xfffffffda000)+A2*(B:0x3ffd4).
DSP Report: register add_ln703_213_fu_37603074_p2 is absorbed into DSP add_ln703_213_fu_37603074_p2.
DSP Report: operator add_ln703_213_fu_37603074_p2 is absorbed into DSP add_ln703_213_fu_37603074_p2.
DSP Report: operator mul_ln1118_182_fu_2911_p2 is absorbed into DSP add_ln703_213_fu_37603074_p2.
DSP Report: Generating DSP mul_ln1118_110_fu_4983_p2, operation Mode is: A2*(B:0x7d).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_110_fu_4983_p2.
DSP Report: operator mul_ln1118_110_fu_4983_p2 is absorbed into DSP mul_ln1118_110_fu_4983_p2.
DSP Report: Generating DSP add_ln703_212_reg_37661189_reg, operation Mode is: C+A2*(B:0x3ff22).
DSP Report: register add_ln703_212_reg_37661189_reg is absorbed into DSP add_ln703_212_reg_37661189_reg.
DSP Report: register add_ln703_212_reg_37661189_reg is absorbed into DSP add_ln703_212_reg_37661189_reg.
DSP Report: operator add_ln703_212_fu_37603068_p2 is absorbed into DSP add_ln703_212_reg_37661189_reg.
DSP Report: operator mul_ln1118_212_fu_4914_p2 is absorbed into DSP add_ln703_212_reg_37661189_reg.
DSP Report: Generating DSP mul_ln1118_303_reg_11451629_reg, operation Mode is: (A2*(B:0x115))'.
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_303_reg_11451629_reg.
DSP Report: register mul_ln1118_303_reg_11451629_reg is absorbed into DSP mul_ln1118_303_reg_11451629_reg.
DSP Report: operator mul_ln1118_303_fu_3834_p2 is absorbed into DSP mul_ln1118_303_reg_11451629_reg.
DSP Report: Generating DSP mul_ln1118_189_fu_5016_p2, operation Mode is: A2*(B:0x3fe9d).
DSP Report: register mul_ln1118_189_fu_5016_p2 is absorbed into DSP mul_ln1118_189_fu_5016_p2.
DSP Report: operator mul_ln1118_189_fu_5016_p2 is absorbed into DSP mul_ln1118_189_fu_5016_p2.
DSP Report: Generating DSP mul_ln1118_fu_3342_p2, operation Mode is: A2*(B:0x127).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_fu_3342_p2.
DSP Report: operator mul_ln1118_fu_3342_p2 is absorbed into DSP mul_ln1118_fu_3342_p2.
DSP Report: Generating DSP add_ln703_56_fu_37602062_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_56_fu_37602062_p2 is absorbed into DSP add_ln703_56_fu_37602062_p2.
DSP Report: register add_ln703_56_fu_37602062_p2 is absorbed into DSP add_ln703_56_fu_37602062_p2.
DSP Report: register add_ln703_56_fu_37602062_p2 is absorbed into DSP add_ln703_56_fu_37602062_p2.
DSP Report: operator add_ln703_56_fu_37602062_p2 is absorbed into DSP add_ln703_56_fu_37602062_p2.
DSP Report: Generating DSP add_ln703_231_fu_37603182_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_231_fu_37603182_p2 is absorbed into DSP add_ln703_231_fu_37603182_p2.
DSP Report: Generating DSP mul_ln1118_165_fu_2941_p2, operation Mode is: A2*(B:0x3fe8b).
DSP Report: register mul_ln1118_165_fu_2941_p2 is absorbed into DSP mul_ln1118_165_fu_2941_p2.
DSP Report: operator mul_ln1118_165_fu_2941_p2 is absorbed into DSP mul_ln1118_165_fu_2941_p2.
DSP Report: Generating DSP mul_ln1118_218_fu_3573_p2, operation Mode is: A2*(B:0x3ffc6).
DSP Report: register mul_ln1118_218_fu_3573_p2 is absorbed into DSP mul_ln1118_218_fu_3573_p2.
DSP Report: operator mul_ln1118_218_fu_3573_p2 is absorbed into DSP mul_ln1118_218_fu_3573_p2.
DSP Report: Generating DSP mul_ln1118_87_fu_5698_p2, operation Mode is: A2*(B:0x56).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_87_fu_5698_p2.
DSP Report: operator mul_ln1118_87_fu_5698_p2 is absorbed into DSP mul_ln1118_87_fu_5698_p2.
DSP Report: Generating DSP add_ln703_233_fu_37603198_p2, operation Mode is: C+A2*(B:0x3ffb7).
DSP Report: register add_ln703_233_fu_37603198_p2 is absorbed into DSP add_ln703_233_fu_37603198_p2.
DSP Report: operator add_ln703_233_fu_37603198_p2 is absorbed into DSP add_ln703_233_fu_37603198_p2.
DSP Report: operator mul_ln1118_116_fu_3468_p2 is absorbed into DSP add_ln703_233_fu_37603198_p2.
DSP Report: Generating DSP add_ln703_287_fu_37629443_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_287_fu_37629443_p2 is absorbed into DSP add_ln703_287_fu_37629443_p2.
DSP Report: register add_ln703_287_fu_37629443_p2 is absorbed into DSP add_ln703_287_fu_37629443_p2.
DSP Report: register add_ln703_232_reg_37661219_reg is absorbed into DSP add_ln703_287_fu_37629443_p2.
DSP Report: operator add_ln703_287_fu_37629443_p2 is absorbed into DSP add_ln703_287_fu_37629443_p2.
DSP Report: Generating DSP mul_ln1118_264_fu_3796_p2, operation Mode is: A2*(B:0x3fe89).
DSP Report: register mul_ln1118_264_fu_3796_p2 is absorbed into DSP mul_ln1118_264_fu_3796_p2.
DSP Report: operator mul_ln1118_264_fu_3796_p2 is absorbed into DSP mul_ln1118_264_fu_3796_p2.
DSP Report: Generating DSP mul_ln1118_325_fu_2776_p2, operation Mode is: A2*(B:0x3fedb).
DSP Report: register mul_ln1118_325_fu_2776_p2 is absorbed into DSP mul_ln1118_325_fu_2776_p2.
DSP Report: operator mul_ln1118_325_fu_2776_p2 is absorbed into DSP mul_ln1118_325_fu_2776_p2.
DSP Report: Generating DSP mul_ln1118_297_fu_2779_p2, operation Mode is: A2*(B:0x6f).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_297_fu_2779_p2.
DSP Report: operator mul_ln1118_297_fu_2779_p2 is absorbed into DSP mul_ln1118_297_fu_2779_p2.
DSP Report: Generating DSP add_ln703_356_fu_37603826_p2, operation Mode is: C+A2*(B:0x3ff15).
DSP Report: register add_ln703_356_fu_37603826_p2 is absorbed into DSP add_ln703_356_fu_37603826_p2.
DSP Report: operator add_ln703_356_fu_37603826_p2 is absorbed into DSP add_ln703_356_fu_37603826_p2.
DSP Report: operator mul_ln1118_406_fu_4480_p2 is absorbed into DSP add_ln703_356_fu_37603826_p2.
DSP Report: Generating DSP mul_ln1118_239_fu_3035_p2, operation Mode is: A2*(B:0x3ff5b).
DSP Report: register mul_ln1118_239_fu_3035_p2 is absorbed into DSP mul_ln1118_239_fu_3035_p2.
DSP Report: operator mul_ln1118_239_fu_3035_p2 is absorbed into DSP mul_ln1118_239_fu_3035_p2.
DSP Report: Generating DSP add_ln703_355_fu_37603816_p2, operation Mode is: C+A2*(B:0x19c).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_355_fu_37603816_p2.
DSP Report: operator add_ln703_355_fu_37603816_p2 is absorbed into DSP add_ln703_355_fu_37603816_p2.
DSP Report: operator mul_ln1118_381_fu_3282_p2 is absorbed into DSP add_ln703_355_fu_37603816_p2.
DSP Report: Generating DSP mul_ln1118_352_reg_11451773_reg, operation Mode is: (A2*(B:0x203))'.
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_352_reg_11451773_reg.
DSP Report: register mul_ln1118_352_reg_11451773_reg is absorbed into DSP mul_ln1118_352_reg_11451773_reg.
DSP Report: operator mul_ln1118_352_fu_3702_p2 is absorbed into DSP mul_ln1118_352_reg_11451773_reg.
DSP Report: Generating DSP mul_ln1118_51_fu_3420_p2, operation Mode is: A2*(B:0x3fdd0).
DSP Report: register mul_ln1118_51_fu_3420_p2 is absorbed into DSP mul_ln1118_51_fu_3420_p2.
DSP Report: operator mul_ln1118_51_fu_3420_p2 is absorbed into DSP mul_ln1118_51_fu_3420_p2.
DSP Report: Generating DSP mul_ln1118_213_fu_3198_p2, operation Mode is: A2*(B:0x3ff3c).
DSP Report: register mul_ln1118_213_fu_3198_p2 is absorbed into DSP mul_ln1118_213_fu_3198_p2.
DSP Report: operator mul_ln1118_213_fu_3198_p2 is absorbed into DSP mul_ln1118_213_fu_3198_p2.
DSP Report: Generating DSP mul_ln1118_158_fu_5602_p2, operation Mode is: A2*(B:0xaf).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_158_fu_5602_p2.
DSP Report: operator mul_ln1118_158_fu_5602_p2 is absorbed into DSP mul_ln1118_158_fu_5602_p2.
DSP Report: Generating DSP add_ln703_218_fu_37603096_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_218_fu_37603096_p2 is absorbed into DSP add_ln703_218_fu_37603096_p2.
DSP Report: register add_ln703_218_fu_37603096_p2 is absorbed into DSP add_ln703_218_fu_37603096_p2.
DSP Report: register add_ln703_218_fu_37603096_p2 is absorbed into DSP add_ln703_218_fu_37603096_p2.
DSP Report: operator add_ln703_218_fu_37603096_p2 is absorbed into DSP add_ln703_218_fu_37603096_p2.
DSP Report: Generating DSP add_ln703_219_reg_37661199_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_219_reg_37661199_reg is absorbed into DSP add_ln703_219_reg_37661199_reg.
DSP Report: operator add_ln703_219_fu_37603106_p2 is absorbed into DSP add_ln703_219_reg_37661199_reg.
DSP Report: Generating DSP add_ln703_37_fu_37601884_p2, operation Mode is: (C:0x3400)+A2*(B:0x3ffd9).
DSP Report: register add_ln703_37_fu_37601884_p2 is absorbed into DSP add_ln703_37_fu_37601884_p2.
DSP Report: operator add_ln703_37_fu_37601884_p2 is absorbed into DSP add_ln703_37_fu_37601884_p2.
DSP Report: operator mul_ln1118_28_fu_4886_p2 is absorbed into DSP add_ln703_37_fu_37601884_p2.
DSP Report: Generating DSP add_ln703_220_reg_37661204_reg, operation Mode is: C+A2*(B:0x3ffbb).
DSP Report: register add_ln703_220_reg_37661204_reg is absorbed into DSP add_ln703_220_reg_37661204_reg.
DSP Report: register add_ln703_220_reg_37661204_reg is absorbed into DSP add_ln703_220_reg_37661204_reg.
DSP Report: operator add_ln703_220_fu_37603112_p2 is absorbed into DSP add_ln703_220_reg_37661204_reg.
DSP Report: operator mul_ln1118_82_fu_5546_p2 is absorbed into DSP add_ln703_220_reg_37661204_reg.
DSP Report: Generating DSP add_ln703_352_fu_37629616_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_352_fu_37629616_p2 is absorbed into DSP add_ln703_352_fu_37629616_p2.
DSP Report: Generating DSP mul_ln1118_816_fu_4021_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_816_fu_4021_p2 is absorbed into DSP mul_ln1118_816_fu_4021_p2.
DSP Report: register mul_ln1118_816_fu_4021_p2 is absorbed into DSP mul_ln1118_816_fu_4021_p2.
DSP Report: operator mul_ln1118_816_fu_4021_p2 is absorbed into DSP mul_ln1118_816_fu_4021_p2.
DSP Report: Generating DSP mul_ln1118_758_fu_3045_p2, operation Mode is: A2*(B:0x3ffda).
DSP Report: register mul_ln1118_758_fu_3045_p2 is absorbed into DSP mul_ln1118_758_fu_3045_p2.
DSP Report: operator mul_ln1118_758_fu_3045_p2 is absorbed into DSP mul_ln1118_758_fu_3045_p2.
DSP Report: Generating DSP add_ln703_815_fu_37605800_p2, operation Mode is: C+A2*(B:0x51).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_815_fu_37605800_p2.
DSP Report: operator add_ln703_815_fu_37605800_p2 is absorbed into DSP add_ln703_815_fu_37605800_p2.
DSP Report: operator mul_ln1118_881_fu_4752_p2 is absorbed into DSP add_ln703_815_fu_37605800_p2.
DSP Report: Generating DSP mul_ln1118_858_fu_3545_p2, operation Mode is: A2*(B:0x5b).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP mul_ln1118_858_fu_3545_p2.
DSP Report: operator mul_ln1118_858_fu_3545_p2 is absorbed into DSP mul_ln1118_858_fu_3545_p2.
DSP Report: Generating DSP mul_ln1118_650_fu_5182_p2, operation Mode is: A2*(B:0x3ffea).
DSP Report: register mul_ln1118_650_fu_5182_p2 is absorbed into DSP mul_ln1118_650_fu_5182_p2.
DSP Report: operator mul_ln1118_650_fu_5182_p2 is absorbed into DSP mul_ln1118_650_fu_5182_p2.
DSP Report: Generating DSP mul_ln1118_808_fu_6396_p2, operation Mode is: A2*(B:0x43).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_808_fu_6396_p2.
DSP Report: operator mul_ln1118_808_fu_6396_p2 is absorbed into DSP mul_ln1118_808_fu_6396_p2.
DSP Report: Generating DSP add_ln703_813_fu_37605780_p2, operation Mode is: PCIN+A2*(B:0x4c).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_813_fu_37605780_p2.
DSP Report: operator add_ln703_813_fu_37605780_p2 is absorbed into DSP add_ln703_813_fu_37605780_p2.
DSP Report: operator mul_ln1118_679_fu_4106_p2 is absorbed into DSP add_ln703_813_fu_37605780_p2.
DSP Report: Generating DSP add_ln703_813_fu_37605780_p2, operation Mode is: PCIN+A2*(B:0x52).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_813_fu_37605780_p2.
DSP Report: operator add_ln703_813_fu_37605780_p2 is absorbed into DSP add_ln703_813_fu_37605780_p2.
DSP Report: operator mul_ln1118_782_fu_4386_p2 is absorbed into DSP add_ln703_813_fu_37605780_p2.
DSP Report: Generating DSP mul_ln1118_933_fu_2808_p2, operation Mode is: A2*(B:0x3ff8d).
DSP Report: register mul_ln1118_933_fu_2808_p2 is absorbed into DSP mul_ln1118_933_fu_2808_p2.
DSP Report: operator mul_ln1118_933_fu_2808_p2 is absorbed into DSP mul_ln1118_933_fu_2808_p2.
DSP Report: Generating DSP mul_ln1118_1005_fu_5164_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_1005_fu_5164_p2 is absorbed into DSP mul_ln1118_1005_fu_5164_p2.
DSP Report: register mul_ln1118_1005_fu_5164_p2 is absorbed into DSP mul_ln1118_1005_fu_5164_p2.
DSP Report: operator mul_ln1118_1005_fu_5164_p2 is absorbed into DSP mul_ln1118_1005_fu_5164_p2.
DSP Report: Generating DSP mul_ln1118_802_fu_6327_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_802_fu_6327_p2 is absorbed into DSP mul_ln1118_802_fu_6327_p2.
DSP Report: register mul_ln1118_802_fu_6327_p2 is absorbed into DSP mul_ln1118_802_fu_6327_p2.
DSP Report: operator mul_ln1118_802_fu_6327_p2 is absorbed into DSP mul_ln1118_802_fu_6327_p2.
DSP Report: Generating DSP add_ln703_2216_fu_37640238_p2, operation Mode is: C+A''*(B:0x43).
DSP Report: register data_79_V_read_int_reg_reg is absorbed into DSP add_ln703_2216_fu_37640238_p2.
DSP Report: register data_79_V_read_1_reg_37659036_reg is absorbed into DSP add_ln703_2216_fu_37640238_p2.
DSP Report: operator add_ln703_2216_fu_37640238_p2 is absorbed into DSP add_ln703_2216_fu_37640238_p2.
DSP Report: operator mul_ln1118_2074_fu_4538_p2 is absorbed into DSP add_ln703_2216_fu_37640238_p2.
DSP Report: Generating DSP mul_ln1118_814_fu_4019_p2, operation Mode is: A''*(B:0x3fe8e).
DSP Report: register mul_ln1118_814_fu_4019_p2 is absorbed into DSP mul_ln1118_814_fu_4019_p2.
DSP Report: register mul_ln1118_814_fu_4019_p2 is absorbed into DSP mul_ln1118_814_fu_4019_p2.
DSP Report: operator mul_ln1118_814_fu_4019_p2 is absorbed into DSP mul_ln1118_814_fu_4019_p2.
DSP Report: Generating DSP mul_ln1118_1133_reg_11450976_reg, operation Mode is: (A''*(B:0x3ff14))'.
DSP Report: register mul_ln1118_1133_reg_11450976_reg is absorbed into DSP mul_ln1118_1133_reg_11450976_reg.
DSP Report: register mul_ln1118_1133_reg_11450976_reg is absorbed into DSP mul_ln1118_1133_reg_11450976_reg.
DSP Report: register mul_ln1118_1133_reg_11450976_reg is absorbed into DSP mul_ln1118_1133_reg_11450976_reg.
DSP Report: operator mul_ln1118_1133_fu_3910_p2 is absorbed into DSP mul_ln1118_1133_reg_11450976_reg.
DSP Report: Generating DSP mul_ln1118_505_fu_2956_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_505_fu_2956_p2 is absorbed into DSP mul_ln1118_505_fu_2956_p2.
DSP Report: register mul_ln1118_505_fu_2956_p2 is absorbed into DSP mul_ln1118_505_fu_2956_p2.
DSP Report: operator mul_ln1118_505_fu_2956_p2 is absorbed into DSP mul_ln1118_505_fu_2956_p2.
DSP Report: Generating DSP mul_ln1118_752_fu_6228_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_752_fu_6228_p2 is absorbed into DSP mul_ln1118_752_fu_6228_p2.
DSP Report: register mul_ln1118_752_fu_6228_p2 is absorbed into DSP mul_ln1118_752_fu_6228_p2.
DSP Report: operator mul_ln1118_752_fu_6228_p2 is absorbed into DSP mul_ln1118_752_fu_6228_p2.
DSP Report: Generating DSP mul_ln1118_478_fu_3797_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_478_fu_3797_p2 is absorbed into DSP mul_ln1118_478_fu_3797_p2.
DSP Report: register mul_ln1118_478_fu_3797_p2 is absorbed into DSP mul_ln1118_478_fu_3797_p2.
DSP Report: operator mul_ln1118_478_fu_3797_p2 is absorbed into DSP mul_ln1118_478_fu_3797_p2.
DSP Report: Generating DSP add_ln703_1165_fu_37633646_p2, operation Mode is: -C'+(A2*(B:0x1b))'+1-1.
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_1165_fu_37633646_p2.
DSP Report: register add_ln703_1165_fu_37633646_p2 is absorbed into DSP add_ln703_1165_fu_37633646_p2.
DSP Report: register mul_ln1118_801_reg_11452682_reg is absorbed into DSP add_ln703_1165_fu_37633646_p2.
DSP Report: operator add_ln703_1165_fu_37633646_p2 is absorbed into DSP add_ln703_1165_fu_37633646_p2.
DSP Report: operator mul_ln1118_801_fu_3049_p2 is absorbed into DSP add_ln703_1165_fu_37633646_p2.
DSP Report: Generating DSP add_ln703_1166_fu_37633656_p2, operation Mode is: C+A''*(B:0x2e).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_1166_fu_37633656_p2.
DSP Report: register data_43_V_read_1_reg_37659617_reg is absorbed into DSP add_ln703_1166_fu_37633656_p2.
DSP Report: operator add_ln703_1166_fu_37633656_p2 is absorbed into DSP add_ln703_1166_fu_37633656_p2.
DSP Report: operator mul_ln1118_1165_fu_4311_p2 is absorbed into DSP add_ln703_1166_fu_37633656_p2.
DSP Report: Generating DSP mul_ln1118_877_fu_5378_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_877_fu_5378_p2 is absorbed into DSP mul_ln1118_877_fu_5378_p2.
DSP Report: register mul_ln1118_877_fu_5378_p2 is absorbed into DSP mul_ln1118_877_fu_5378_p2.
DSP Report: operator mul_ln1118_877_fu_5378_p2 is absorbed into DSP mul_ln1118_877_fu_5378_p2.
DSP Report: Generating DSP mul_ln1118_1267_fu_4142_p2, operation Mode is: A''*(B:0x4e).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1267_fu_4142_p2.
DSP Report: register data_47_V_read_1_reg_37659553_reg is absorbed into DSP mul_ln1118_1267_fu_4142_p2.
DSP Report: operator mul_ln1118_1267_fu_4142_p2 is absorbed into DSP mul_ln1118_1267_fu_4142_p2.
DSP Report: Generating DSP add_ln703_1159_fu_37633594_p2, operation Mode is: PCIN+A''*(B:0x53).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_1159_fu_37633594_p2.
DSP Report: register data_30_V_read_1_reg_37659801_reg is absorbed into DSP add_ln703_1159_fu_37633594_p2.
DSP Report: operator add_ln703_1159_fu_37633594_p2 is absorbed into DSP add_ln703_1159_fu_37633594_p2.
DSP Report: operator mul_ln1118_827_fu_3271_p2 is absorbed into DSP add_ln703_1159_fu_37633594_p2.
DSP Report: Generating DSP add_ln703_1159_fu_37633594_p2, operation Mode is: PCIN+A''*(B:0x74).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_1159_fu_37633594_p2.
DSP Report: register data_46_V_read_1_reg_37659567_reg is absorbed into DSP add_ln703_1159_fu_37633594_p2.
DSP Report: operator add_ln703_1159_fu_37633594_p2 is absorbed into DSP add_ln703_1159_fu_37633594_p2.
DSP Report: operator mul_ln1118_1241_fu_3733_p2 is absorbed into DSP add_ln703_1159_fu_37633594_p2.
DSP Report: Generating DSP mul_ln1118_697_fu_6426_p2, operation Mode is: A2*(B:0x3ff59).
DSP Report: register mul_ln1118_697_fu_6426_p2 is absorbed into DSP mul_ln1118_697_fu_6426_p2.
DSP Report: operator mul_ln1118_697_fu_6426_p2 is absorbed into DSP mul_ln1118_697_fu_6426_p2.
DSP Report: Generating DSP mul_ln1118_614_fu_6253_p2, operation Mode is: A2*(B:0x3ff52).
DSP Report: register mul_ln1118_614_fu_6253_p2 is absorbed into DSP mul_ln1118_614_fu_6253_p2.
DSP Report: operator mul_ln1118_614_fu_6253_p2 is absorbed into DSP mul_ln1118_614_fu_6253_p2.
DSP Report: Generating DSP mul_ln1118_642_fu_5928_p2, operation Mode is: A2*(B:0x3fc73).
DSP Report: register mul_ln1118_642_fu_5928_p2 is absorbed into DSP mul_ln1118_642_fu_5928_p2.
DSP Report: operator mul_ln1118_642_fu_5928_p2 is absorbed into DSP mul_ln1118_642_fu_5928_p2.
DSP Report: Generating DSP add_ln703_2575_fu_37642389_p2, operation Mode is: C+A''*(B:0x5b5).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP add_ln703_2575_fu_37642389_p2.
DSP Report: register data_102_V_read_1_reg_37658661_reg is absorbed into DSP add_ln703_2575_fu_37642389_p2.
DSP Report: operator add_ln703_2575_fu_37642389_p2 is absorbed into DSP add_ln703_2575_fu_37642389_p2.
DSP Report: operator mul_ln1118_2699_fu_5394_p2 is absorbed into DSP add_ln703_2575_fu_37642389_p2.
DSP Report: Generating DSP mul_ln1118_830_fu_4682_p2, operation Mode is: A2*(B:0x3ffc3).
DSP Report: register mul_ln1118_830_fu_4682_p2 is absorbed into DSP mul_ln1118_830_fu_4682_p2.
DSP Report: operator mul_ln1118_830_fu_4682_p2 is absorbed into DSP mul_ln1118_830_fu_4682_p2.
DSP Report: Generating DSP mul_ln1118_703_fu_3635_p2, operation Mode is: A2*(B:0x19).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_703_fu_3635_p2.
DSP Report: operator mul_ln1118_703_fu_3635_p2 is absorbed into DSP mul_ln1118_703_fu_3635_p2.
DSP Report: Generating DSP add_ln703_909_fu_37606086_p2, operation Mode is: C+A2*(B:0x3ffe3).
DSP Report: register mul_ln1118_758_fu_3045_p2 is absorbed into DSP add_ln703_909_fu_37606086_p2.
DSP Report: operator add_ln703_909_fu_37606086_p2 is absorbed into DSP add_ln703_909_fu_37606086_p2.
DSP Report: operator mul_ln1118_757_fu_3044_p2 is absorbed into DSP add_ln703_909_fu_37606086_p2.
DSP Report: Generating DSP mul_ln1118_957_fu_5134_p2, operation Mode is: A2*(B:0x29).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_957_fu_5134_p2.
DSP Report: operator mul_ln1118_957_fu_5134_p2 is absorbed into DSP mul_ln1118_957_fu_5134_p2.
DSP Report: Generating DSP add_ln703_907_fu_37606080_p2, operation Mode is: PCIN+A2*(B:0x31).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_907_fu_37606080_p2.
DSP Report: operator add_ln703_907_fu_37606080_p2 is absorbed into DSP add_ln703_907_fu_37606080_p2.
DSP Report: operator mul_ln1118_677_fu_6045_p2 is absorbed into DSP add_ln703_907_fu_37606080_p2.
DSP Report: Generating DSP add_ln703_907_fu_37606080_p2, operation Mode is: PCIN+A2*(B:0x2b).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_907_fu_37606080_p2.
DSP Report: operator add_ln703_907_fu_37606080_p2 is absorbed into DSP add_ln703_907_fu_37606080_p2.
DSP Report: operator mul_ln1118_508_fu_3176_p2 is absorbed into DSP add_ln703_907_fu_37606080_p2.
DSP Report: Generating DSP add_ln703_907_reg_37662029_reg, operation Mode is: PCIN+A2*(B:0x32).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_907_reg_37662029_reg.
DSP Report: register add_ln703_907_reg_37662029_reg is absorbed into DSP add_ln703_907_reg_37662029_reg.
DSP Report: operator add_ln703_907_fu_37606080_p2 is absorbed into DSP add_ln703_907_reg_37662029_reg.
DSP Report: operator mul_ln1118_729_fu_6108_p2 is absorbed into DSP add_ln703_907_reg_37662029_reg.
DSP Report: Generating DSP mul_ln1118_932_fu_2807_p2, operation Mode is: A2*(B:0x3ffcb).
DSP Report: register mul_ln1118_932_fu_2807_p2 is absorbed into DSP mul_ln1118_932_fu_2807_p2.
DSP Report: operator mul_ln1118_932_fu_2807_p2 is absorbed into DSP mul_ln1118_932_fu_2807_p2.
DSP Report: Generating DSP mul_ln1118_780_fu_3661_p2, operation Mode is: A2*(B:0x3ffc7).
DSP Report: register mul_ln1118_780_fu_3661_p2 is absorbed into DSP mul_ln1118_780_fu_3661_p2.
DSP Report: operator mul_ln1118_780_fu_3661_p2 is absorbed into DSP mul_ln1118_780_fu_3661_p2.
DSP Report: Generating DSP mul_ln1118_624_fu_5981_p2, operation Mode is: A2*(B:0x3ff9e).
DSP Report: register mul_ln1118_624_fu_5981_p2 is absorbed into DSP mul_ln1118_624_fu_5981_p2.
DSP Report: operator mul_ln1118_624_fu_5981_p2 is absorbed into DSP mul_ln1118_624_fu_5981_p2.
DSP Report: Generating DSP mul_ln1118_735_fu_4170_p2, operation Mode is: A2*(B:0x3ff87).
DSP Report: register mul_ln1118_735_fu_4170_p2 is absorbed into DSP mul_ln1118_735_fu_4170_p2.
DSP Report: operator mul_ln1118_735_fu_4170_p2 is absorbed into DSP mul_ln1118_735_fu_4170_p2.
DSP Report: Generating DSP mul_ln1118_701_fu_4488_p2, operation Mode is: A2*(B:0x16).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_701_fu_4488_p2.
DSP Report: operator mul_ln1118_701_fu_4488_p2 is absorbed into DSP mul_ln1118_701_fu_4488_p2.
DSP Report: Generating DSP add_ln703_677_reg_37661829_reg, operation Mode is: PCIN+A2*(B:0x17).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_677_reg_37661829_reg.
DSP Report: register add_ln703_677_reg_37661829_reg is absorbed into DSP add_ln703_677_reg_37661829_reg.
DSP Report: operator add_ln703_677_fu_37605406_p2 is absorbed into DSP add_ln703_677_reg_37661829_reg.
DSP Report: operator mul_ln1118_480_fu_2840_p2 is absorbed into DSP add_ln703_677_reg_37661829_reg.
DSP Report: Generating DSP mul_ln1118_617_fu_3097_p2, operation Mode is: A2*(B:0x3ffe6).
DSP Report: register mul_ln1118_617_fu_3097_p2 is absorbed into DSP mul_ln1118_617_fu_3097_p2.
DSP Report: operator mul_ln1118_617_fu_3097_p2 is absorbed into DSP mul_ln1118_617_fu_3097_p2.
DSP Report: Generating DSP mul_ln1118_674_fu_3806_p2, operation Mode is: A2*(B:0x2a).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_674_fu_3806_p2.
DSP Report: operator mul_ln1118_674_fu_3806_p2 is absorbed into DSP mul_ln1118_674_fu_3806_p2.
DSP Report: Generating DSP add_ln703_674_fu_37605380_p2, operation Mode is: PCIN+A2*(B:0x53).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_674_fu_37605380_p2.
DSP Report: operator add_ln703_674_fu_37605380_p2 is absorbed into DSP add_ln703_674_fu_37605380_p2.
DSP Report: operator mul_ln1118_593_fu_5922_p2 is absorbed into DSP add_ln703_674_fu_37605380_p2.
DSP Report: Generating DSP mul_ln1118_463_fu_2864_p2, operation Mode is: A2*(B:0x3ffd1).
DSP Report: register mul_ln1118_463_fu_2864_p2 is absorbed into DSP mul_ln1118_463_fu_2864_p2.
DSP Report: operator mul_ln1118_463_fu_2864_p2 is absorbed into DSP mul_ln1118_463_fu_2864_p2.
DSP Report: Generating DSP mul_ln1118_966_fu_3879_p2, operation Mode is: A''*(B:0x4e).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_966_fu_3879_p2.
DSP Report: register data_35_V_read_1_reg_37659737_reg is absorbed into DSP mul_ln1118_966_fu_3879_p2.
DSP Report: operator mul_ln1118_966_fu_3879_p2 is absorbed into DSP mul_ln1118_966_fu_3879_p2.
DSP Report: Generating DSP add_ln703_961_fu_37632348_p2, operation Mode is: PCIN+A''*(B:0x57).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_961_fu_37632348_p2.
DSP Report: register zext_ln1118_617_reg_37660541_reg is absorbed into DSP add_ln703_961_fu_37632348_p2.
DSP Report: operator add_ln703_961_fu_37632348_p2 is absorbed into DSP add_ln703_961_fu_37632348_p2.
DSP Report: operator mul_ln1118_864_fu_3303_p2 is absorbed into DSP add_ln703_961_fu_37632348_p2.
DSP Report: Generating DSP mul_ln1118_939_reg_11452801_reg, operation Mode is: (A2*(B:0x3ffd4))'.
DSP Report: register mul_ln1118_939_reg_11452801_reg is absorbed into DSP mul_ln1118_939_reg_11452801_reg.
DSP Report: register mul_ln1118_939_reg_11452801_reg is absorbed into DSP mul_ln1118_939_reg_11452801_reg.
DSP Report: operator mul_ln1118_939_fu_4750_p2 is absorbed into DSP mul_ln1118_939_reg_11452801_reg.
DSP Report: Generating DSP add_ln703_966_fu_37632387_p2, operation Mode is: C'+A''*(B:0x3ffc5).
DSP Report: register add_ln703_966_fu_37632387_p2 is absorbed into DSP add_ln703_966_fu_37632387_p2.
DSP Report: register add_ln703_966_fu_37632387_p2 is absorbed into DSP add_ln703_966_fu_37632387_p2.
DSP Report: register mul_ln1118_364_reg_11451801_reg is absorbed into DSP add_ln703_966_fu_37632387_p2.
DSP Report: operator add_ln703_966_fu_37632387_p2 is absorbed into DSP add_ln703_966_fu_37632387_p2.
DSP Report: operator mul_ln1118_1021_fu_6510_p2 is absorbed into DSP add_ln703_966_fu_37632387_p2.
DSP Report: Generating DSP add_ln703_969_fu_37606214_p2, operation Mode is: C'+A2*(B:0x31).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_969_fu_37606214_p2.
DSP Report: register add_ln703_969_fu_37606214_p2 is absorbed into DSP add_ln703_969_fu_37606214_p2.
DSP Report: operator add_ln703_969_fu_37606214_p2 is absorbed into DSP add_ln703_969_fu_37606214_p2.
DSP Report: operator mul_ln1118_992_fu_4677_p2 is absorbed into DSP add_ln703_969_fu_37606214_p2.
DSP Report: Generating DSP mul_ln1118_601_fu_5430_p2, operation Mode is: A2*(B:0x6a).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_601_fu_5430_p2.
DSP Report: operator mul_ln1118_601_fu_5430_p2 is absorbed into DSP mul_ln1118_601_fu_5430_p2.
DSP Report: Generating DSP add_ln703_959_fu_37606182_p2, operation Mode is: C+A2*(B:0x3ffa2).
DSP Report: register add_ln703_959_fu_37606182_p2 is absorbed into DSP add_ln703_959_fu_37606182_p2.
DSP Report: operator add_ln703_959_fu_37606182_p2 is absorbed into DSP add_ln703_959_fu_37606182_p2.
DSP Report: operator mul_ln1118_711_fu_4771_p2 is absorbed into DSP add_ln703_959_fu_37606182_p2.
DSP Report: Generating DSP mul_ln1118_660_fu_3298_p2, operation Mode is: A2*(B:0x3ffa2).
DSP Report: register mul_ln1118_660_fu_3298_p2 is absorbed into DSP mul_ln1118_660_fu_3298_p2.
DSP Report: operator mul_ln1118_660_fu_3298_p2 is absorbed into DSP mul_ln1118_660_fu_3298_p2.
DSP Report: Generating DSP mul_ln1118_854_fu_4971_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_854_fu_4971_p2 is absorbed into DSP mul_ln1118_854_fu_4971_p2.
DSP Report: register mul_ln1118_854_fu_4971_p2 is absorbed into DSP mul_ln1118_854_fu_4971_p2.
DSP Report: operator mul_ln1118_854_fu_4971_p2 is absorbed into DSP mul_ln1118_854_fu_4971_p2.
DSP Report: Generating DSP mul_ln1118_1269_fu_5249_p2, operation Mode is: A''*(B:0x3ff55).
DSP Report: register mul_ln1118_1269_fu_5249_p2 is absorbed into DSP mul_ln1118_1269_fu_5249_p2.
DSP Report: register mul_ln1118_1269_fu_5249_p2 is absorbed into DSP mul_ln1118_1269_fu_5249_p2.
DSP Report: operator mul_ln1118_1269_fu_5249_p2 is absorbed into DSP mul_ln1118_1269_fu_5249_p2.
DSP Report: Generating DSP mul_ln1118_1192_fu_4745_p2, operation Mode is: A''*(B:0x3d).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1192_fu_4745_p2.
DSP Report: register data_44_V_read_1_reg_37659600_reg is absorbed into DSP mul_ln1118_1192_fu_4745_p2.
DSP Report: operator mul_ln1118_1192_fu_4745_p2 is absorbed into DSP mul_ln1118_1192_fu_4745_p2.
DSP Report: Generating DSP add_ln703_1605_fu_37636419_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1605_fu_37636419_p2 is absorbed into DSP add_ln703_1605_fu_37636419_p2.
DSP Report: register add_ln703_1605_fu_37636419_p2 is absorbed into DSP add_ln703_1605_fu_37636419_p2.
DSP Report: register add_ln703_1605_fu_37636419_p2 is absorbed into DSP add_ln703_1605_fu_37636419_p2.
DSP Report: register add_ln703_1605_fu_37636419_p2 is absorbed into DSP add_ln703_1605_fu_37636419_p2.
DSP Report: register add_ln703_1605_fu_37636419_p2 is absorbed into DSP add_ln703_1605_fu_37636419_p2.
DSP Report: operator add_ln703_1605_fu_37636419_p2 is absorbed into DSP add_ln703_1605_fu_37636419_p2.
DSP Report: Generating DSP mul_ln1118_781_fu_5315_p2, operation Mode is: A2*(B:0x3ffd5).
DSP Report: register mul_ln1118_781_fu_5315_p2 is absorbed into DSP mul_ln1118_781_fu_5315_p2.
DSP Report: operator mul_ln1118_781_fu_5315_p2 is absorbed into DSP mul_ln1118_781_fu_5315_p2.
DSP Report: Generating DSP mul_ln1118_678_fu_4105_p2, operation Mode is: A2*(B:0x3ffcb).
DSP Report: register mul_ln1118_678_fu_4105_p2 is absorbed into DSP mul_ln1118_678_fu_4105_p2.
DSP Report: operator mul_ln1118_678_fu_4105_p2 is absorbed into DSP mul_ln1118_678_fu_4105_p2.
DSP Report: Generating DSP mul_ln1118_1046_fu_4028_p2, operation Mode is: A''*(B:0x69).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1046_fu_4028_p2.
DSP Report: register data_38_V_read_1_reg_37659695_reg is absorbed into DSP mul_ln1118_1046_fu_4028_p2.
DSP Report: operator mul_ln1118_1046_fu_4028_p2 is absorbed into DSP mul_ln1118_1046_fu_4028_p2.
DSP Report: Generating DSP add_ln703_998_fu_37632563_p2, operation Mode is: PCIN+A''*(B:0x6b).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_998_fu_37632563_p2.
DSP Report: register data_35_V_read_1_reg_37659737_reg is absorbed into DSP add_ln703_998_fu_37632563_p2.
DSP Report: operator add_ln703_998_fu_37632563_p2 is absorbed into DSP add_ln703_998_fu_37632563_p2.
DSP Report: operator mul_ln1118_962_fu_6291_p2 is absorbed into DSP add_ln703_998_fu_37632563_p2.
DSP Report: Generating DSP add_ln703_998_fu_37632563_p2, operation Mode is: PCIN+A''*(B:0x5c).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_998_fu_37632563_p2.
DSP Report: register zext_ln1118_578_reg_37660488_reg is absorbed into DSP add_ln703_998_fu_37632563_p2.
DSP Report: operator add_ln703_998_fu_37632563_p2 is absorbed into DSP add_ln703_998_fu_37632563_p2.
DSP Report: operator mul_ln1118_809_fu_4932_p2 is absorbed into DSP add_ln703_998_fu_37632563_p2.
DSP Report: Generating DSP add_ln703_998_fu_37632563_p2, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_998_fu_37632563_p2.
DSP Report: register zext_ln1118_726_reg_37660683_reg is absorbed into DSP add_ln703_998_fu_37632563_p2.
DSP Report: operator add_ln703_998_fu_37632563_p2 is absorbed into DSP add_ln703_998_fu_37632563_p2.
DSP Report: operator mul_ln1118_986_fu_5903_p2 is absorbed into DSP add_ln703_998_fu_37632563_p2.
DSP Report: Generating DSP add_ln703_1001_fu_37606266_p2, operation Mode is: -C'+A2*(B:0x34)+1-1.
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_1001_fu_37606266_p2.
DSP Report: register add_ln703_1001_fu_37606266_p2 is absorbed into DSP add_ln703_1001_fu_37606266_p2.
DSP Report: operator add_ln703_1001_fu_37606266_p2 is absorbed into DSP add_ln703_1001_fu_37606266_p2.
DSP Report: operator mul_ln1118_457_fu_4748_p2 is absorbed into DSP add_ln703_1001_fu_37606266_p2.
DSP Report: Generating DSP mul_ln1118_792_fu_3224_p2, operation Mode is: A''*(B:0x3ff15).
DSP Report: register mul_ln1118_792_fu_3224_p2 is absorbed into DSP mul_ln1118_792_fu_3224_p2.
DSP Report: register mul_ln1118_792_fu_3224_p2 is absorbed into DSP mul_ln1118_792_fu_3224_p2.
DSP Report: operator mul_ln1118_792_fu_3224_p2 is absorbed into DSP mul_ln1118_792_fu_3224_p2.
DSP Report: Generating DSP mul_ln1118_742_fu_5652_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_742_fu_5652_p2 is absorbed into DSP mul_ln1118_742_fu_5652_p2.
DSP Report: register mul_ln1118_742_fu_5652_p2 is absorbed into DSP mul_ln1118_742_fu_5652_p2.
DSP Report: operator mul_ln1118_742_fu_5652_p2 is absorbed into DSP mul_ln1118_742_fu_5652_p2.
DSP Report: Generating DSP mul_ln1118_687_fu_3163_p2, operation Mode is: A''*(B:0x91).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_687_fu_3163_p2.
DSP Report: register zext_ln1118_473_reg_37660321_reg is absorbed into DSP mul_ln1118_687_fu_3163_p2.
DSP Report: operator mul_ln1118_687_fu_3163_p2 is absorbed into DSP mul_ln1118_687_fu_3163_p2.
DSP Report: Generating DSP add_ln703_724_fu_37631060_p2, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_724_fu_37631060_p2.
DSP Report: register zext_ln1118_434_reg_37660253_reg is absorbed into DSP add_ln703_724_fu_37631060_p2.
DSP Report: operator add_ln703_724_fu_37631060_p2 is absorbed into DSP add_ln703_724_fu_37631060_p2.
DSP Report: operator mul_ln1118_631_fu_4209_p2 is absorbed into DSP add_ln703_724_fu_37631060_p2.
DSP Report: Generating DSP add_ln703_842_fu_37605864_p2, operation Mode is: C+A2*(B:0x32).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_842_fu_37605864_p2.
DSP Report: operator add_ln703_842_fu_37605864_p2 is absorbed into DSP add_ln703_842_fu_37605864_p2.
DSP Report: operator mul_ln1118_847_fu_4630_p2 is absorbed into DSP add_ln703_842_fu_37605864_p2.
DSP Report: Generating DSP mul_ln1118_731_fu_4168_p2, operation Mode is: A2*(B:0x3ff65).
DSP Report: register mul_ln1118_731_fu_4168_p2 is absorbed into DSP mul_ln1118_731_fu_4168_p2.
DSP Report: operator mul_ln1118_731_fu_4168_p2 is absorbed into DSP mul_ln1118_731_fu_4168_p2.
DSP Report: Generating DSP mul_ln1118_512_fu_3179_p2, operation Mode is: A2*(B:0x3ff24).
DSP Report: register mul_ln1118_512_fu_3179_p2 is absorbed into DSP mul_ln1118_512_fu_3179_p2.
DSP Report: operator mul_ln1118_512_fu_3179_p2 is absorbed into DSP mul_ln1118_512_fu_3179_p2.
DSP Report: Generating DSP mul_ln1118_652_fu_5360_p2, operation Mode is: A2*(B:0x3fe77).
DSP Report: register mul_ln1118_652_fu_5360_p2 is absorbed into DSP mul_ln1118_652_fu_5360_p2.
DSP Report: operator mul_ln1118_652_fu_5360_p2 is absorbed into DSP mul_ln1118_652_fu_5360_p2.
DSP Report: Generating DSP mul_ln1118_314_fu_4220_p2, operation Mode is: A2*(B:0x3ff67).
DSP Report: register mul_ln1118_314_fu_4220_p2 is absorbed into DSP mul_ln1118_314_fu_4220_p2.
DSP Report: operator mul_ln1118_314_fu_4220_p2 is absorbed into DSP mul_ln1118_314_fu_4220_p2.
INFO: [Synth 8-4471] merging register 'data_7_V_read_int_reg_reg[15:0]' into 'data_7_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20638]
INFO: [Synth 8-4471] merging register 'data_6_V_read_int_reg_reg[15:0]' into 'data_6_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20594]
INFO: [Synth 8-4471] merging register 'data_4_V_read_int_reg_reg[15:0]' into 'data_4_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20506]
INFO: [Synth 8-4471] merging register 'data_7_V_read_int_reg_reg[15:0]' into 'data_7_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20638]
INFO: [Synth 8-4471] merging register 'data_6_V_read_int_reg_reg[15:0]' into 'data_6_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20594]
INFO: [Synth 8-4471] merging register 'data_3_V_read_int_reg_reg[15:0]' into 'data_3_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20462]
INFO: [Synth 8-4471] merging register 'data_9_V_read_int_reg_reg[15:0]' into 'data_9_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20726]
INFO: [Synth 8-4471] merging register 'data_23_V_read_int_reg_reg[15:0]' into 'data_23_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20390]
INFO: [Synth 8-4471] merging register 'data_18_V_read_int_reg_reg[15:0]' into 'data_18_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20366]
INFO: [Synth 8-4471] merging register 'data_33_V_read_int_reg_reg[15:0]' into 'data_33_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20434]
INFO: [Synth 8-4471] merging register 'data_25_V_read_int_reg_reg[15:0]' into 'data_25_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20398]
INFO: [Synth 8-4471] merging register 'data_33_V_read_int_reg_reg[15:0]' into 'data_33_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20434]
INFO: [Synth 8-4471] merging register 'data_3_V_read_int_reg_reg[15:0]' into 'data_3_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20462]
INFO: [Synth 8-4471] merging register 'data_4_V_read_int_reg_reg[15:0]' into 'data_4_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20506]
INFO: [Synth 8-4471] merging register 'data_5_V_read_int_reg_reg[15:0]' into 'data_5_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20550]
INFO: [Synth 8-4471] merging register 'data_6_V_read_int_reg_reg[15:0]' into 'data_6_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20594]
INFO: [Synth 8-4471] merging register 'data_7_V_read_int_reg_reg[15:0]' into 'data_7_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20638]
INFO: [Synth 8-4471] merging register 'data_0_V_read_int_reg_reg[15:0]' into 'data_0_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20298]
INFO: [Synth 8-4471] merging register 'data_2_V_read_int_reg_reg[15:0]' into 'data_2_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20418]
INFO: [Synth 8-4471] merging register 'data_3_V_read_int_reg_reg[15:0]' into 'data_3_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20462]
INFO: [Synth 8-4471] merging register 'data_23_V_read_int_reg_reg[15:0]' into 'data_23_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20390]
INFO: [Synth 8-4471] merging register 'data_11_V_read_int_reg_reg[15:0]' into 'data_11_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20338]
INFO: [Synth 8-4471] merging register 'data_18_V_read_int_reg_reg[15:0]' into 'data_18_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20366]
INFO: [Synth 8-4471] merging register 'data_20_V_read_int_reg_reg[15:0]' into 'data_20_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20378]
INFO: [Synth 8-4471] merging register 'data_39_V_read_int_reg_reg[15:0]' into 'data_39_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20458]
INFO: [Synth 8-4471] merging register 'data_1_V_read_int_reg_reg[15:0]' into 'data_1_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20374]
INFO: [Synth 8-4471] merging register 'data_36_V_read_int_reg_reg[15:0]' into 'data_36_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20446]
INFO: [Synth 8-4471] merging register 'data_38_V_read_int_reg_reg[15:0]' into 'data_38_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20454]
INFO: [Synth 8-4471] merging register 'data_2_V_read_int_reg_reg[15:0]' into 'data_2_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20418]
INFO: [Synth 8-4471] merging register 'data_0_V_read_int_reg_reg[15:0]' into 'data_0_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20298]
INFO: [Synth 8-4471] merging register 'data_9_V_read_int_reg_reg[15:0]' into 'data_9_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20726]
INFO: [Synth 8-4471] merging register 'data_10_V_read_int_reg_reg[15:0]' into 'data_10_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20334]
INFO: [Synth 8-4471] merging register 'data_7_V_read_int_reg_reg[15:0]' into 'data_7_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20638]
INFO: [Synth 8-4471] merging register 'data_6_V_read_int_reg_reg[15:0]' into 'data_6_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20594]
INFO: [Synth 8-4471] merging register 'data_2_V_read_int_reg_reg[15:0]' into 'data_2_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20418]
INFO: [Synth 8-4471] merging register 'data_3_V_read_int_reg_reg[15:0]' into 'data_3_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20462]
INFO: [Synth 8-4471] merging register 'data_4_V_read_int_reg_reg[15:0]' into 'data_4_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20506]
INFO: [Synth 8-4471] merging register 'data_5_V_read_int_reg_reg[15:0]' into 'data_5_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20550]
INFO: [Synth 8-4471] merging register 'data_1_V_read_int_reg_reg[15:0]' into 'data_1_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20374]
INFO: [Synth 8-4471] merging register 'data_13_V_read_int_reg_reg[15:0]' into 'data_13_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20346]
INFO: [Synth 8-4471] merging register 'data_11_V_read_int_reg_reg[15:0]' into 'data_11_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20338]
INFO: [Synth 8-4471] merging register 'data_19_V_read_int_reg_reg[15:0]' into 'data_19_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20370]
INFO: [Synth 8-4471] merging register 'data_18_V_read_int_reg_reg[15:0]' into 'data_18_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20366]
INFO: [Synth 8-4471] merging register 'data_31_V_read_int_reg_reg[15:0]' into 'data_31_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20426]
INFO: [Synth 8-4471] merging register 'data_19_V_read_int_reg_reg[15:0]' into 'data_19_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20370]
INFO: [Synth 8-4471] merging register 'data_20_V_read_int_reg_reg[15:0]' into 'data_20_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20378]
INFO: [Synth 8-4471] merging register 'data_34_V_read_int_reg_reg[15:0]' into 'data_34_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20438]
INFO: [Synth 8-4471] merging register 'data_23_V_read_int_reg_reg[15:0]' into 'data_23_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20390]
INFO: [Synth 8-4471] merging register 'data_28_V_read_int_reg_reg[15:0]' into 'data_28_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20410]
INFO: [Synth 8-4471] merging register 'data_25_V_read_int_reg_reg[15:0]' into 'data_25_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20398]
INFO: [Synth 8-4471] merging register 'data_33_V_read_int_reg_reg[15:0]' into 'data_33_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20434]
INFO: [Synth 8-4471] merging register 'data_19_V_read_int_reg_reg[15:0]' into 'data_19_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20370]
INFO: [Synth 8-4471] merging register 'data_27_V_read_int_reg_reg[15:0]' into 'data_27_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20406]
INFO: [Synth 8-4471] merging register 'data_9_V_read_int_reg_reg[15:0]' into 'data_9_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20726]
INFO: [Synth 8-4471] merging register 'data_12_V_read_int_reg_reg[15:0]' into 'data_12_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20342]
INFO: [Synth 8-4471] merging register 'data_22_V_read_int_reg_reg[15:0]' into 'data_22_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20386]
INFO: [Synth 8-4471] merging register 'data_0_V_read_int_reg_reg[15:0]' into 'data_0_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20298]
INFO: [Synth 8-4471] merging register 'data_20_V_read_int_reg_reg[15:0]' into 'data_20_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20378]
INFO: [Synth 8-4471] merging register 'data_19_V_read_int_reg_reg[15:0]' into 'data_19_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20370]
INFO: [Synth 8-4471] merging register 'data_34_V_read_int_reg_reg[15:0]' into 'data_34_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20438]
INFO: [Synth 8-4471] merging register 'data_28_V_read_int_reg_reg[15:0]' into 'data_28_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20410]
INFO: [Synth 8-4471] merging register 'data_24_V_read_int_reg_reg[15:0]' into 'data_24_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20394]
INFO: [Synth 8-4471] merging register 'data_24_V_read_int_reg_reg[15:0]' into 'data_24_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20394]
INFO: [Synth 8-4471] merging register 'data_17_V_read_int_reg_reg[15:0]' into 'data_17_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20362]
INFO: [Synth 8-4471] merging register 'data_16_V_read_int_reg_reg[15:0]' into 'data_16_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20358]
INFO: [Synth 8-4471] merging register 'data_12_V_read_int_reg_reg[15:0]' into 'data_12_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20342]
INFO: [Synth 8-4471] merging register 'data_5_V_read_int_reg_reg[15:0]' into 'data_5_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20550]
INFO: [Synth 8-4471] merging register 'data_38_V_read_int_reg_reg[15:0]' into 'data_38_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20454]
INFO: [Synth 8-4471] merging register 'data_39_V_read_int_reg_reg[15:0]' into 'data_39_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20458]
INFO: [Synth 8-4471] merging register 'data_8_V_read_int_reg_reg[15:0]' into 'data_8_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20682]
INFO: [Synth 8-4471] merging register 'data_10_V_read_int_reg_reg[15:0]' into 'data_10_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20334]
INFO: [Synth 8-4471] merging register 'data_9_V_read_int_reg_reg[15:0]' into 'data_9_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20726]
INFO: [Synth 8-4471] merging register 'zext_ln1118_452_reg_37660290_reg[15:0]' into 'zext_ln1118_452_reg_37660290_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:22048]
INFO: [Synth 8-4471] merging register 'zext_ln1118_452_reg_37660290_reg[15:0]' into 'zext_ln1118_452_reg_37660290_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:22048]
INFO: [Synth 8-4471] merging register 'zext_ln1118_353_reg_37660137_reg[15:0]' into 'zext_ln1118_353_reg_37660137_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:21895]
INFO: [Synth 8-4471] merging register 'zext_ln1118_394_reg_37660195_reg[15:0]' into 'zext_ln1118_394_reg_37660195_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:22038]
INFO: [Synth 8-4471] merging register 'data_33_V_read_1_reg_37659763_reg[15:0]' into 'data_33_V_read_1_reg_37659763_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:21766]
INFO: [Synth 8-4471] merging register 'zext_ln1118_375_reg_37660161_reg[15:0]' into 'zext_ln1118_375_reg_37660161_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:22034]
INFO: [Synth 8-4471] merging register 'zext_ln1118_394_reg_37660195_reg[15:0]' into 'zext_ln1118_394_reg_37660195_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:22038]
INFO: [Synth 8-4471] merging register 'zext_ln1118_375_reg_37660161_reg[15:0]' into 'zext_ln1118_375_reg_37660161_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:22034]
INFO: [Synth 8-4471] merging register 'data_28_V_read_1_reg_37659826_reg[15:0]' into 'data_28_V_read_1_reg_37659826_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:21761]
INFO: [Synth 8-4471] merging register 'data_39_V_read_1_reg_37659681_reg[15:0]' into 'data_39_V_read_1_reg_37659681_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:21773]
INFO: [Synth 8-4471] merging register 'data_28_V_read_1_reg_37659826_reg[15:0]' into 'data_28_V_read_1_reg_37659826_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:21761]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln703_210_reg_37661184_reg' and it is trimmed from '26' to '18' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:21018]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln703_889_reg_37662700_reg' and it is trimmed from '27' to '18' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:21712]
DSP Report: Generating DSP mul_ln1118_255_fu_5162_p2, operation Mode is: A2*(B:0x1b0).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_255_fu_5162_p2.
DSP Report: operator mul_ln1118_255_fu_5162_p2 is absorbed into DSP mul_ln1118_255_fu_5162_p2.
DSP Report: Generating DSP add_ln703_292_fu_37603448_p2, operation Mode is: C+A2*(B:0x3fe44).
DSP Report: register add_ln703_292_fu_37603448_p2 is absorbed into DSP add_ln703_292_fu_37603448_p2.
DSP Report: operator add_ln703_292_fu_37603448_p2 is absorbed into DSP add_ln703_292_fu_37603448_p2.
DSP Report: operator mul_ln1118_100_fu_6543_p2 is absorbed into DSP add_ln703_292_fu_37603448_p2.
DSP Report: Generating DSP mul_ln1118_71_fu_4956_p2, operation Mode is: A2*(B:0x3fece).
DSP Report: register mul_ln1118_71_fu_4956_p2 is absorbed into DSP mul_ln1118_71_fu_4956_p2.
DSP Report: operator mul_ln1118_71_fu_4956_p2 is absorbed into DSP mul_ln1118_71_fu_4956_p2.
DSP Report: Generating DSP add_ln703_295_fu_37603464_p2, operation Mode is: C+A2*(B:0xcf).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_295_fu_37603464_p2.
DSP Report: operator add_ln703_295_fu_37603464_p2 is absorbed into DSP add_ln703_295_fu_37603464_p2.
DSP Report: operator mul_ln1118_175_fu_5090_p2 is absorbed into DSP add_ln703_295_fu_37603464_p2.
DSP Report: Generating DSP mul_ln1118_284_fu_4807_p2, operation Mode is: A2*(B:0x103).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_284_fu_4807_p2.
DSP Report: operator mul_ln1118_284_fu_4807_p2 is absorbed into DSP mul_ln1118_284_fu_4807_p2.
DSP Report: Generating DSP add_ln703_297_fu_37603480_p2, operation Mode is: C+A2*(B:0x2d).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_297_fu_37603480_p2.
DSP Report: operator add_ln703_297_fu_37603480_p2 is absorbed into DSP add_ln703_297_fu_37603480_p2.
DSP Report: operator mul_ln1118_149_fu_4784_p2 is absorbed into DSP add_ln703_297_fu_37603480_p2.
DSP Report: Generating DSP add_ln703_298_fu_37603490_p2, operation Mode is: PCIN+A2*(B:0x34).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_298_fu_37603490_p2.
DSP Report: operator add_ln703_298_fu_37603490_p2 is absorbed into DSP add_ln703_298_fu_37603490_p2.
DSP Report: operator mul_ln1118_125_fu_2784_p2 is absorbed into DSP add_ln703_298_fu_37603490_p2.
DSP Report: Generating DSP mul_ln1118_200_fu_4566_p2, operation Mode is: A2*(B:0x260).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_200_fu_4566_p2.
DSP Report: operator mul_ln1118_200_fu_4566_p2 is absorbed into DSP mul_ln1118_200_fu_4566_p2.
DSP Report: Generating DSP add_ln703_290_fu_37603432_p2, operation Mode is: C+A2*(B:0x3fd09).
DSP Report: register add_ln703_290_fu_37603432_p2 is absorbed into DSP add_ln703_290_fu_37603432_p2.
DSP Report: operator add_ln703_290_fu_37603432_p2 is absorbed into DSP add_ln703_290_fu_37603432_p2.
DSP Report: operator mul_ln1118_21_fu_5511_p2 is absorbed into DSP add_ln703_290_fu_37603432_p2.
DSP Report: Generating DSP add_ln703_290_fu_37603432_p2, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator add_ln703_290_fu_37603432_p2 is absorbed into DSP add_ln703_290_fu_37603432_p2.
DSP Report: Generating DSP mul_ln1118_245_fu_3261_p2, operation Mode is: A2*(B:0x135).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_245_fu_3261_p2.
DSP Report: operator mul_ln1118_245_fu_3261_p2 is absorbed into DSP mul_ln1118_245_fu_3261_p2.
DSP Report: Generating DSP add_ln703_469_reg_37661544_reg, operation Mode is: C+A2*(B:0x3fe43).
DSP Report: register add_ln703_469_reg_37661544_reg is absorbed into DSP add_ln703_469_reg_37661544_reg.
DSP Report: register add_ln703_469_reg_37661544_reg is absorbed into DSP add_ln703_469_reg_37661544_reg.
DSP Report: operator add_ln703_469_fu_37604408_p2 is absorbed into DSP add_ln703_469_reg_37661544_reg.
DSP Report: operator mul_ln1118_270_fu_6162_p2 is absorbed into DSP add_ln703_469_reg_37661544_reg.
DSP Report: Generating DSP mul_ln1118_386_fu_4984_p2, operation Mode is: A2*(B:0x3ff0a).
DSP Report: register mul_ln1118_386_fu_4984_p2 is absorbed into DSP mul_ln1118_386_fu_4984_p2.
DSP Report: operator mul_ln1118_386_fu_4984_p2 is absorbed into DSP mul_ln1118_386_fu_4984_p2.
DSP Report: Generating DSP mul_ln1118_503_fu_4489_p2, operation Mode is: A2*(B:0x169).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_503_fu_4489_p2.
DSP Report: operator mul_ln1118_503_fu_4489_p2 is absorbed into DSP mul_ln1118_503_fu_4489_p2.
DSP Report: Generating DSP add_ln703_471_fu_37604414_p2, operation Mode is: PCIN+A2*(B:0x15c).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_471_fu_37604414_p2.
DSP Report: operator add_ln703_471_fu_37604414_p2 is absorbed into DSP add_ln703_471_fu_37604414_p2.
DSP Report: operator mul_ln1118_556_fu_2984_p2 is absorbed into DSP add_ln703_471_fu_37604414_p2.
DSP Report: Generating DSP add_ln703_832_fu_37631645_p2, operation Mode is: C+A''*(B:0x270).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_832_fu_37631645_p2.
DSP Report: register data_28_V_read_1_reg_37659826_reg is absorbed into DSP add_ln703_832_fu_37631645_p2.
DSP Report: operator add_ln703_832_fu_37631645_p2 is absorbed into DSP add_ln703_832_fu_37631645_p2.
DSP Report: operator mul_ln1118_796_fu_3228_p2 is absorbed into DSP add_ln703_832_fu_37631645_p2.
DSP Report: Generating DSP mul_ln1118_948_fu_3892_p2, operation Mode is: A''*(B:0x124).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_948_fu_3892_p2.
DSP Report: register zext_ln1118_684_reg_37660621_reg is absorbed into DSP mul_ln1118_948_fu_3892_p2.
DSP Report: operator mul_ln1118_948_fu_3892_p2 is absorbed into DSP mul_ln1118_948_fu_3892_p2.
DSP Report: Generating DSP add_ln703_835_fu_37631671_p2, operation Mode is: PCIN+A''*(B:0x10d).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_835_fu_37631671_p2.
DSP Report: register data_33_V_read_1_reg_37659763_reg is absorbed into DSP add_ln703_835_fu_37631671_p2.
DSP Report: operator add_ln703_835_fu_37631671_p2 is absorbed into DSP add_ln703_835_fu_37631671_p2.
DSP Report: operator mul_ln1118_922_fu_4159_p2 is absorbed into DSP add_ln703_835_fu_37631671_p2.
DSP Report: Generating DSP mul_ln1118_722_fu_5689_p2, operation Mode is: A''*(B:0x168).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_722_fu_5689_p2.
DSP Report: register zext_ln1118_493_reg_37660344_reg is absorbed into DSP mul_ln1118_722_fu_5689_p2.
DSP Report: operator mul_ln1118_722_fu_5689_p2 is absorbed into DSP mul_ln1118_722_fu_5689_p2.
DSP Report: Generating DSP add_ln703_834_fu_37631661_p2, operation Mode is: C+A''*(B:0x3feb6).
DSP Report: register add_ln703_834_fu_37631661_p2 is absorbed into DSP add_ln703_834_fu_37631661_p2.
DSP Report: register add_ln703_834_fu_37631661_p2 is absorbed into DSP add_ln703_834_fu_37631661_p2.
DSP Report: operator add_ln703_834_fu_37631661_p2 is absorbed into DSP add_ln703_834_fu_37631661_p2.
DSP Report: operator mul_ln1118_749_fu_5679_p2 is absorbed into DSP add_ln703_834_fu_37631661_p2.
DSP Report: Generating DSP mul_ln1118_372_fu_5355_p2, operation Mode is: A''*(B:0x3ff4d).
DSP Report: register mul_ln1118_372_fu_5355_p2 is absorbed into DSP mul_ln1118_372_fu_5355_p2.
DSP Report: register mul_ln1118_372_fu_5355_p2 is absorbed into DSP mul_ln1118_372_fu_5355_p2.
DSP Report: operator mul_ln1118_372_fu_5355_p2 is absorbed into DSP mul_ln1118_372_fu_5355_p2.
DSP Report: Generating DSP mul_ln1118_513_fu_2958_p2, operation Mode is: A''*(B:0x3ff2c).
DSP Report: register mul_ln1118_513_fu_2958_p2 is absorbed into DSP mul_ln1118_513_fu_2958_p2.
DSP Report: register mul_ln1118_513_fu_2958_p2 is absorbed into DSP mul_ln1118_513_fu_2958_p2.
DSP Report: operator mul_ln1118_513_fu_2958_p2 is absorbed into DSP mul_ln1118_513_fu_2958_p2.
DSP Report: Generating DSP mul_ln1118_540_fu_2964_p2, operation Mode is: A''*(B:0x3ff48).
DSP Report: register mul_ln1118_540_fu_2964_p2 is absorbed into DSP mul_ln1118_540_fu_2964_p2.
DSP Report: register mul_ln1118_540_fu_2964_p2 is absorbed into DSP mul_ln1118_540_fu_2964_p2.
DSP Report: operator mul_ln1118_540_fu_2964_p2 is absorbed into DSP mul_ln1118_540_fu_2964_p2.
DSP Report: Generating DSP mul_ln1118_682_fu_4866_p2, operation Mode is: A''*(B:0x3ff3e).
DSP Report: register mul_ln1118_682_fu_4866_p2 is absorbed into DSP mul_ln1118_682_fu_4866_p2.
DSP Report: register mul_ln1118_682_fu_4866_p2 is absorbed into DSP mul_ln1118_682_fu_4866_p2.
DSP Report: operator mul_ln1118_682_fu_4866_p2 is absorbed into DSP mul_ln1118_682_fu_4866_p2.
DSP Report: Generating DSP mul_ln1118_653_fu_4615_p2, operation Mode is: A''*(B:0xb6).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_653_fu_4615_p2.
DSP Report: register zext_ln1118_452_reg_37660290_reg is absorbed into DSP mul_ln1118_653_fu_4615_p2.
DSP Report: operator mul_ln1118_653_fu_4615_p2 is absorbed into DSP mul_ln1118_653_fu_4615_p2.
DSP Report: Generating DSP add_ln703_990_fu_37632505_p2, operation Mode is: C+A''*(B:0x3ff6d).
DSP Report: register add_ln703_990_fu_37632505_p2 is absorbed into DSP add_ln703_990_fu_37632505_p2.
DSP Report: register add_ln703_990_fu_37632505_p2 is absorbed into DSP add_ln703_990_fu_37632505_p2.
DSP Report: operator add_ln703_990_fu_37632505_p2 is absorbed into DSP add_ln703_990_fu_37632505_p2.
DSP Report: operator mul_ln1118_1100_fu_3184_p2 is absorbed into DSP add_ln703_990_fu_37632505_p2.
DSP Report: Generating DSP mul_ln1118_1076_fu_2978_p2, operation Mode is: A''*(B:0x188).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1076_fu_2978_p2.
DSP Report: register zext_ln1118_781_reg_37660727_reg is absorbed into DSP mul_ln1118_1076_fu_2978_p2.
DSP Report: operator mul_ln1118_1076_fu_2978_p2 is absorbed into DSP mul_ln1118_1076_fu_2978_p2.
DSP Report: Generating DSP add_ln703_986_fu_37632469_p2, operation Mode is: PCIN+A''*(B:0x161).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_986_fu_37632469_p2.
DSP Report: register data_33_V_read_1_reg_37659763_reg is absorbed into DSP add_ln703_986_fu_37632469_p2.
DSP Report: operator add_ln703_986_fu_37632469_p2 is absorbed into DSP add_ln703_986_fu_37632469_p2.
DSP Report: operator mul_ln1118_909_fu_5745_p2 is absorbed into DSP add_ln703_986_fu_37632469_p2.
DSP Report: Generating DSP mul_ln1118_733_fu_6534_p2, operation Mode is: A''*(B:0x3fee6).
DSP Report: register mul_ln1118_733_fu_6534_p2 is absorbed into DSP mul_ln1118_733_fu_6534_p2.
DSP Report: register mul_ln1118_733_fu_6534_p2 is absorbed into DSP mul_ln1118_733_fu_6534_p2.
DSP Report: operator mul_ln1118_733_fu_6534_p2 is absorbed into DSP mul_ln1118_733_fu_6534_p2.
DSP Report: Generating DSP add_ln703_752_fu_37631237_p2, operation Mode is: C+A''*(B:0x242).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_752_fu_37631237_p2.
DSP Report: register zext_ln1118_452_reg_37660290_reg is absorbed into DSP add_ln703_752_fu_37631237_p2.
DSP Report: operator add_ln703_752_fu_37631237_p2 is absorbed into DSP add_ln703_752_fu_37631237_p2.
DSP Report: operator mul_ln1118_654_fu_4529_p2 is absorbed into DSP add_ln703_752_fu_37631237_p2.
DSP Report: Generating DSP mul_ln1118_488_fu_3774_p2, operation Mode is: A''*(B:0x3ff33).
DSP Report: register mul_ln1118_488_fu_3774_p2 is absorbed into DSP mul_ln1118_488_fu_3774_p2.
DSP Report: register mul_ln1118_488_fu_3774_p2 is absorbed into DSP mul_ln1118_488_fu_3774_p2.
DSP Report: operator mul_ln1118_488_fu_3774_p2 is absorbed into DSP mul_ln1118_488_fu_3774_p2.
DSP Report: Generating DSP mul_ln1118_885_fu_3664_p2, operation Mode is: A''*(B:0x3ff71).
DSP Report: register mul_ln1118_885_fu_3664_p2 is absorbed into DSP mul_ln1118_885_fu_3664_p2.
DSP Report: register mul_ln1118_885_fu_3664_p2 is absorbed into DSP mul_ln1118_885_fu_3664_p2.
DSP Report: operator mul_ln1118_885_fu_3664_p2 is absorbed into DSP mul_ln1118_885_fu_3664_p2.
DSP Report: Generating DSP mul_ln1118_541_fu_5471_p2, operation Mode is: A''*(B:0x1be).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_541_fu_5471_p2.
DSP Report: register zext_ln1118_375_reg_37660161_reg is absorbed into DSP mul_ln1118_541_fu_5471_p2.
DSP Report: operator mul_ln1118_541_fu_5471_p2 is absorbed into DSP mul_ln1118_541_fu_5471_p2.
DSP Report: Generating DSP add_ln703_754_fu_37631253_p2, operation Mode is: PCIN+A''*(B:0x199).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_754_fu_37631253_p2.
DSP Report: register zext_ln1118_353_reg_37660137_reg is absorbed into DSP add_ln703_754_fu_37631253_p2.
DSP Report: operator add_ln703_754_fu_37631253_p2 is absorbed into DSP add_ln703_754_fu_37631253_p2.
DSP Report: operator mul_ln1118_514_fu_6281_p2 is absorbed into DSP add_ln703_754_fu_37631253_p2.
DSP Report: Generating DSP mul_ln1118_571_fu_5892_p2, operation Mode is: A''*(B:0x2c6).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_571_fu_5892_p2.
DSP Report: register zext_ln1118_394_reg_37660195_reg is absorbed into DSP mul_ln1118_571_fu_5892_p2.
DSP Report: operator mul_ln1118_571_fu_5892_p2 is absorbed into DSP mul_ln1118_571_fu_5892_p2.
DSP Report: Generating DSP mul_ln1118_126_reg_11451112_reg, operation Mode is: (A2*(B:0x159))'.
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_126_reg_11451112_reg.
DSP Report: register mul_ln1118_126_reg_11451112_reg is absorbed into DSP mul_ln1118_126_reg_11451112_reg.
DSP Report: operator mul_ln1118_126_fu_4012_p2 is absorbed into DSP mul_ln1118_126_reg_11451112_reg.
DSP Report: Generating DSP mul_ln1118_22_fu_6427_p2, operation Mode is: A2*(B:0x3fedd).
DSP Report: register mul_ln1118_22_fu_6427_p2 is absorbed into DSP mul_ln1118_22_fu_6427_p2.
DSP Report: operator mul_ln1118_22_fu_6427_p2 is absorbed into DSP mul_ln1118_22_fu_6427_p2.
DSP Report: Generating DSP add_ln703_94_fu_37602370_p2, operation Mode is: C+A2*(B:0xda).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_94_fu_37602370_p2.
DSP Report: operator add_ln703_94_fu_37602370_p2 is absorbed into DSP add_ln703_94_fu_37602370_p2.
DSP Report: operator mul_ln1118_101_fu_5457_p2 is absorbed into DSP add_ln703_94_fu_37602370_p2.
DSP Report: Generating DSP mul_ln1118_44_fu_6233_p2, operation Mode is: A2*(B:0x3ff54).
DSP Report: register mul_ln1118_44_fu_6233_p2 is absorbed into DSP mul_ln1118_44_fu_6233_p2.
DSP Report: operator mul_ln1118_44_fu_6233_p2 is absorbed into DSP mul_ln1118_44_fu_6233_p2.
DSP Report: Generating DSP add_ln703_92_fu_37602350_p2, operation Mode is: (C:0x1a800)+A2*(B:0x58).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_92_fu_37602350_p2.
DSP Report: operator add_ln703_92_fu_37602350_p2 is absorbed into DSP add_ln703_92_fu_37602350_p2.
DSP Report: operator mul_ln1118_72_fu_3016_p2 is absorbed into DSP add_ln703_92_fu_37602350_p2.
DSP Report: Generating DSP add_ln703_94_reg_37661024_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_94_reg_37661024_reg is absorbed into DSP add_ln703_94_reg_37661024_reg.
DSP Report: operator add_ln703_94_fu_37602370_p2 is absorbed into DSP add_ln703_94_reg_37661024_reg.
DSP Report: Generating DSP mul_ln1118_150_fu_4561_p2, operation Mode is: A2*(B:0x3ffd6).
DSP Report: register mul_ln1118_150_fu_4561_p2 is absorbed into DSP mul_ln1118_150_fu_4561_p2.
DSP Report: operator mul_ln1118_150_fu_4561_p2 is absorbed into DSP mul_ln1118_150_fu_4561_p2.
DSP Report: Generating DSP add_ln703_191_fu_37602952_p2, operation Mode is: C+A2*(B:0xa3).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_191_fu_37602952_p2.
DSP Report: operator add_ln703_191_fu_37602952_p2 is absorbed into DSP add_ln703_191_fu_37602952_p2.
DSP Report: operator mul_ln1118_201_fu_6220_p2 is absorbed into DSP add_ln703_191_fu_37602952_p2.
DSP Report: Generating DSP add_ln703_192_reg_37661154_reg, operation Mode is: PCIN+A2*(B:0xcf).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_192_reg_37661154_reg.
DSP Report: register add_ln703_192_reg_37661154_reg is absorbed into DSP add_ln703_192_reg_37661154_reg.
DSP Report: operator add_ln703_192_fu_37602962_p2 is absorbed into DSP add_ln703_192_reg_37661154_reg.
DSP Report: operator mul_ln1118_175_fu_5090_p2 is absorbed into DSP add_ln703_192_reg_37661154_reg.
DSP Report: Generating DSP add_ln703_193_fu_37629105_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_193_fu_37629105_p2 is absorbed into DSP add_ln703_193_fu_37629105_p2.
DSP Report: Generating DSP add_ln703_365_fu_37603874_p2, operation Mode is: C+A2*(B:0x3ffd7).
DSP Report: register add_ln703_365_fu_37603874_p2 is absorbed into DSP add_ln703_365_fu_37603874_p2.
DSP Report: operator add_ln703_365_fu_37603874_p2 is absorbed into DSP add_ln703_365_fu_37603874_p2.
DSP Report: operator mul_ln1118_427_fu_6036_p2 is absorbed into DSP add_ln703_365_fu_37603874_p2.
DSP Report: Generating DSP mul_ln1118_256_fu_6017_p2, operation Mode is: A2*(B:0x66).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_256_fu_6017_p2.
DSP Report: operator mul_ln1118_256_fu_6017_p2 is absorbed into DSP mul_ln1118_256_fu_6017_p2.
DSP Report: Generating DSP mul_ln1118_342_fu_5805_p2, operation Mode is: A2*(B:0x3ffc5).
DSP Report: register mul_ln1118_342_fu_5805_p2 is absorbed into DSP mul_ln1118_342_fu_5805_p2.
DSP Report: operator mul_ln1118_342_fu_5805_p2 is absorbed into DSP mul_ln1118_342_fu_5805_p2.
DSP Report: Generating DSP add_ln703_751_fu_37631227_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_751_fu_37631227_p2 is absorbed into DSP add_ln703_751_fu_37631227_p2.
DSP Report: operator add_ln703_751_fu_37631227_p2 is absorbed into DSP add_ln703_751_fu_37631227_p2.
DSP Report: Generating DSP mul_ln1118_229_reg_11451413_reg, operation Mode is: (A2*(B:0x3fd3e))'.
DSP Report: register mul_ln1118_229_reg_11451413_reg is absorbed into DSP mul_ln1118_229_reg_11451413_reg.
DSP Report: register mul_ln1118_229_reg_11451413_reg is absorbed into DSP mul_ln1118_229_reg_11451413_reg.
DSP Report: operator mul_ln1118_229_fu_6230_p2 is absorbed into DSP mul_ln1118_229_reg_11451413_reg.
DSP Report: Generating DSP mul_ln1118_285_fu_3721_p2, operation Mode is: A2*(B:0x3ff48).
DSP Report: register mul_ln1118_285_fu_3721_p2 is absorbed into DSP mul_ln1118_285_fu_3721_p2.
DSP Report: operator mul_ln1118_285_fu_3721_p2 is absorbed into DSP mul_ln1118_285_fu_3721_p2.
DSP Report: Generating DSP mul_ln1118_315_fu_4221_p2, operation Mode is: A2*(B:0x3ff59).
DSP Report: register mul_ln1118_315_fu_4221_p2 is absorbed into DSP mul_ln1118_315_fu_4221_p2.
DSP Report: operator mul_ln1118_315_fu_4221_p2 is absorbed into DSP mul_ln1118_315_fu_4221_p2.
DSP Report: Generating DSP mul_ln1118_399_fu_4728_p2, operation Mode is: A2*(B:0x3fece).
DSP Report: register mul_ln1118_399_fu_4728_p2 is absorbed into DSP mul_ln1118_399_fu_4728_p2.
DSP Report: operator mul_ln1118_399_fu_4728_p2 is absorbed into DSP mul_ln1118_399_fu_4728_p2.
DSP Report: Generating DSP add_ln703_751_fu_37631227_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_751_fu_37631227_p2 is absorbed into DSP add_ln703_751_fu_37631227_p2.
DSP Report: operator add_ln703_751_fu_37631227_p2 is absorbed into DSP add_ln703_751_fu_37631227_p2.
DSP Report: Generating DSP add_ln703_1509_fu_37635835_p2, operation Mode is: C+(D'+A'')*(B:0x29).
DSP Report: register data_28_V_read_1_reg_37659826_reg is absorbed into DSP add_ln703_1509_fu_37635835_p2.
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_1509_fu_37635835_p2.
DSP Report: register data_30_V_read_1_reg_37659801_reg is absorbed into DSP add_ln703_1509_fu_37635835_p2.
DSP Report: operator add_ln703_1509_fu_37635835_p2 is absorbed into DSP add_ln703_1509_fu_37635835_p2.
DSP Report: operator mul_ln703_fu_3231_p2 is absorbed into DSP add_ln703_1509_fu_37635835_p2.
DSP Report: operator add_ln703_1508_fu_37635820_p2 is absorbed into DSP add_ln703_1509_fu_37635835_p2.
DSP Report: Generating DSP mul_ln1118_146_fu_6498_p2, operation Mode is: A2*(B:0x3fee5).
DSP Report: register mul_ln1118_146_fu_6498_p2 is absorbed into DSP mul_ln1118_146_fu_6498_p2.
DSP Report: operator mul_ln1118_146_fu_6498_p2 is absorbed into DSP mul_ln1118_146_fu_6498_p2.
DSP Report: Generating DSP add_ln703_335_reg_37661359_reg, operation Mode is: C+A2*(B:0x3fde9).
DSP Report: register add_ln703_335_reg_37661359_reg is absorbed into DSP add_ln703_335_reg_37661359_reg.
DSP Report: register add_ln703_335_reg_37661359_reg is absorbed into DSP add_ln703_335_reg_37661359_reg.
DSP Report: operator add_ln703_335_fu_37603714_p2 is absorbed into DSP add_ln703_335_reg_37661359_reg.
DSP Report: operator mul_ln1118_226_fu_2922_p2 is absorbed into DSP add_ln703_335_reg_37661359_reg.
DSP Report: Generating DSP mul_ln1118_339_fu_4127_p2, operation Mode is: A2*(B:0x13f).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_339_fu_4127_p2.
DSP Report: operator mul_ln1118_339_fu_4127_p2 is absorbed into DSP mul_ln1118_339_fu_4127_p2.
DSP Report: Generating DSP add_ln703_338_fu_37603730_p2, operation Mode is: PCIN+A2*(B:0x171).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_338_fu_37603730_p2.
DSP Report: operator add_ln703_338_fu_37603730_p2 is absorbed into DSP add_ln703_338_fu_37603730_p2.
DSP Report: operator mul_ln1118_173_fu_4734_p2 is absorbed into DSP add_ln703_338_fu_37603730_p2.
DSP Report: Generating DSP add_ln703_338_reg_37661364_reg, operation Mode is: PCIN+A2*(B:0x160).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_338_reg_37661364_reg.
DSP Report: register add_ln703_338_reg_37661364_reg is absorbed into DSP add_ln703_338_reg_37661364_reg.
DSP Report: operator add_ln703_338_fu_37603730_p2 is absorbed into DSP add_ln703_338_reg_37661364_reg.
DSP Report: operator mul_ln1118_253_fu_4073_p2 is absorbed into DSP add_ln703_338_reg_37661364_reg.
DSP Report: Generating DSP add_ln703_340_fu_37603736_p2, operation Mode is: C+A2*(B:0xb4).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_340_fu_37603736_p2.
DSP Report: operator add_ln703_340_fu_37603736_p2 is absorbed into DSP add_ln703_340_fu_37603736_p2.
DSP Report: operator mul_ln1118_371_fu_4190_p2 is absorbed into DSP add_ln703_340_fu_37603736_p2.
DSP Report: Generating DSP mul_ln1118_312_fu_6159_p2, operation Mode is: A2*(B:0x15).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_312_fu_6159_p2.
DSP Report: operator mul_ln1118_312_fu_6159_p2 is absorbed into DSP mul_ln1118_312_fu_6159_p2.
DSP Report: Generating DSP add_ln703_344_fu_37603772_p2, operation Mode is: PCIN+A2*(B:0x76).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_344_fu_37603772_p2.
DSP Report: operator add_ln703_344_fu_37603772_p2 is absorbed into DSP add_ln703_344_fu_37603772_p2.
DSP Report: operator mul_ln1118_197_fu_6055_p2 is absorbed into DSP add_ln703_344_fu_37603772_p2.
DSP Report: Generating DSP mul_ln1118_122_fu_6439_p2, operation Mode is: A2*(B:0x3ff6a).
DSP Report: register mul_ln1118_122_fu_6439_p2 is absorbed into DSP mul_ln1118_122_fu_6439_p2.
DSP Report: operator mul_ln1118_122_fu_6439_p2 is absorbed into DSP mul_ln1118_122_fu_6439_p2.
DSP Report: Generating DSP mul_ln1118_41_fu_4455_p2, operation Mode is: A2*(B:0x3fe86).
DSP Report: register mul_ln1118_41_fu_4455_p2 is absorbed into DSP mul_ln1118_41_fu_4455_p2.
DSP Report: operator mul_ln1118_41_fu_4455_p2 is absorbed into DSP mul_ln1118_41_fu_4455_p2.
DSP Report: Generating DSP add_ln703_89_fu_37602328_p2, operation Mode is: C+A2*(B:0x124).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_89_fu_37602328_p2.
DSP Report: operator add_ln703_89_fu_37602328_p2 is absorbed into DSP add_ln703_89_fu_37602328_p2.
DSP Report: operator mul_ln1118_97_fu_3512_p2 is absorbed into DSP add_ln703_89_fu_37602328_p2.
DSP Report: Generating DSP add_ln703_28_fu_37601798_p2, operation Mode is: (C:0xfffffffd4400)+A2*(B:0xc4).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_28_fu_37601798_p2.
DSP Report: operator add_ln703_28_fu_37601798_p2 is absorbed into DSP add_ln703_28_fu_37601798_p2.
DSP Report: operator mul_ln1118_19_fu_3955_p2 is absorbed into DSP add_ln703_28_fu_37601798_p2.
DSP Report: Generating DSP add_ln703_89_fu_37602328_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_89_fu_37602328_p2 is absorbed into DSP add_ln703_89_fu_37602328_p2.
DSP Report: Generating DSP add_ln703_90_reg_37661019_reg, operation Mode is: C+A2*(B:0x3fdd6).
DSP Report: register add_ln703_90_reg_37661019_reg is absorbed into DSP add_ln703_90_reg_37661019_reg.
DSP Report: register add_ln703_90_reg_37661019_reg is absorbed into DSP add_ln703_90_reg_37661019_reg.
DSP Report: operator add_ln703_90_fu_37602338_p2 is absorbed into DSP add_ln703_90_reg_37661019_reg.
DSP Report: operator mul_ln1118_68_fu_3012_p2 is absorbed into DSP add_ln703_90_reg_37661019_reg.
DSP Report: Generating DSP mul_ln1118_454_fu_6059_p2, operation Mode is: A2*(B:0x3ff0f).
DSP Report: register mul_ln1118_454_fu_6059_p2 is absorbed into DSP mul_ln1118_454_fu_6059_p2.
DSP Report: operator mul_ln1118_454_fu_6059_p2 is absorbed into DSP mul_ln1118_454_fu_6059_p2.
DSP Report: Generating DSP mul_ln1118_485_fu_5127_p2, operation Mode is: A2*(B:0x3ff14).
DSP Report: register mul_ln1118_485_fu_5127_p2 is absorbed into DSP mul_ln1118_485_fu_5127_p2.
DSP Report: operator mul_ln1118_485_fu_5127_p2 is absorbed into DSP mul_ln1118_485_fu_5127_p2.
DSP Report: Generating DSP mul_ln1118_537_fu_5356_p2, operation Mode is: A2*(B:0x3fe98).
DSP Report: register mul_ln1118_537_fu_5356_p2 is absorbed into DSP mul_ln1118_537_fu_5356_p2.
DSP Report: operator mul_ln1118_537_fu_5356_p2 is absorbed into DSP mul_ln1118_537_fu_5356_p2.
DSP Report: Generating DSP mul_ln1118_907_fu_4878_p2, operation Mode is: A2*(B:0x87).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_907_fu_4878_p2.
DSP Report: operator mul_ln1118_907_fu_4878_p2 is absorbed into DSP mul_ln1118_907_fu_4878_p2.
DSP Report: Generating DSP add_ln703_808_fu_37605762_p2, operation Mode is: PCIN+A2*(B:0xd9).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_808_fu_37605762_p2.
DSP Report: operator add_ln703_808_fu_37605762_p2 is absorbed into DSP add_ln703_808_fu_37605762_p2.
DSP Report: operator mul_ln1118_510_fu_3178_p2 is absorbed into DSP add_ln703_808_fu_37605762_p2.
DSP Report: Generating DSP add_ln703_808_reg_37661944_reg, operation Mode is: PCIN+A2*(B:0xaa).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_808_reg_37661944_reg.
DSP Report: register add_ln703_808_reg_37661944_reg is absorbed into DSP add_ln703_808_reg_37661944_reg.
DSP Report: operator add_ln703_808_fu_37605762_p2 is absorbed into DSP add_ln703_808_reg_37661944_reg.
DSP Report: operator mul_ln1118_704_fu_3636_p2 is absorbed into DSP add_ln703_808_reg_37661944_reg.
DSP Report: Generating DSP mul_ln1118_832_fu_6401_p2, operation Mode is: A2*(B:0x3ff3a).
DSP Report: register mul_ln1118_831_fu_4459_p2 is absorbed into DSP mul_ln1118_832_fu_6401_p2.
DSP Report: operator mul_ln1118_832_fu_6401_p2 is absorbed into DSP mul_ln1118_832_fu_6401_p2.
DSP Report: Generating DSP mul_ln1118_568_fu_2839_p2, operation Mode is: A''*(B:0x3fdc3).
DSP Report: register mul_ln1118_568_fu_2839_p2 is absorbed into DSP mul_ln1118_568_fu_2839_p2.
DSP Report: register mul_ln1118_568_fu_2839_p2 is absorbed into DSP mul_ln1118_568_fu_2839_p2.
DSP Report: operator mul_ln1118_568_fu_2839_p2 is absorbed into DSP mul_ln1118_568_fu_2839_p2.
DSP Report: Generating DSP mul_ln1118_1057_fu_4508_p2, operation Mode is: A''*(B:0x5b).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1057_fu_4508_p2.
DSP Report: register data_38_V_read_1_reg_37659695_reg is absorbed into DSP mul_ln1118_1057_fu_4508_p2.
DSP Report: operator mul_ln1118_1057_fu_4508_p2 is absorbed into DSP mul_ln1118_1057_fu_4508_p2.
DSP Report: Generating DSP add_ln703_975_fu_37632422_p2, operation Mode is: C+A''*(B:0x3ff94).
DSP Report: register add_ln703_975_fu_37632422_p2 is absorbed into DSP add_ln703_975_fu_37632422_p2.
DSP Report: register add_ln703_975_fu_37632422_p2 is absorbed into DSP add_ln703_975_fu_37632422_p2.
DSP Report: operator add_ln703_975_fu_37632422_p2 is absorbed into DSP add_ln703_975_fu_37632422_p2.
DSP Report: operator mul_ln1118_1026_fu_4004_p2 is absorbed into DSP add_ln703_975_fu_37632422_p2.
DSP Report: Generating DSP mul_ln1118_997_fu_3578_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_997_fu_3578_p2 is absorbed into DSP mul_ln1118_997_fu_3578_p2.
DSP Report: register mul_ln1118_997_fu_3578_p2 is absorbed into DSP mul_ln1118_997_fu_3578_p2.
DSP Report: operator mul_ln1118_997_fu_3578_p2 is absorbed into DSP mul_ln1118_997_fu_3578_p2.
DSP Report: Generating DSP mul_ln1118_1084_reg_11452925_reg, operation Mode is: (A''*(B:0x8e))'.
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1084_reg_11452925_reg.
DSP Report: register data_39_V_read_1_reg_37659681_reg is absorbed into DSP mul_ln1118_1084_reg_11452925_reg.
DSP Report: register mul_ln1118_1084_reg_11452925_reg is absorbed into DSP mul_ln1118_1084_reg_11452925_reg.
DSP Report: operator mul_ln1118_1084_fu_5731_p2 is absorbed into DSP mul_ln1118_1084_reg_11452925_reg.
DSP Report: Generating DSP mul_ln1118_663_fu_5499_p2, operation Mode is: A2*(B:0x9f).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_663_fu_5499_p2.
DSP Report: operator mul_ln1118_663_fu_5499_p2 is absorbed into DSP mul_ln1118_663_fu_5499_p2.
DSP Report: Generating DSP add_ln703_876_reg_37661989_reg, operation Mode is: PCIN+A2*(B:0xcc).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_876_reg_37661989_reg.
DSP Report: register add_ln703_876_reg_37661989_reg is absorbed into DSP add_ln703_876_reg_37661989_reg.
DSP Report: operator add_ln703_876_fu_37605972_p2 is absorbed into DSP add_ln703_876_reg_37661989_reg.
DSP Report: operator mul_ln1118_550_fu_3465_p2 is absorbed into DSP add_ln703_876_reg_37661989_reg.
DSP Report: Generating DSP mul_ln1118_842_fu_3688_p2, operation Mode is: A''*(B:0x3ff5c).
DSP Report: register mul_ln1118_842_fu_3688_p2 is absorbed into DSP mul_ln1118_842_fu_3688_p2.
DSP Report: register mul_ln1118_842_fu_3688_p2 is absorbed into DSP mul_ln1118_842_fu_3688_p2.
DSP Report: operator mul_ln1118_842_fu_3688_p2 is absorbed into DSP mul_ln1118_842_fu_3688_p2.
DSP Report: Generating DSP mul_ln1118_606_fu_5923_p2, operation Mode is: A2*(B:0x3ff53).
DSP Report: register mul_ln1118_606_fu_5923_p2 is absorbed into DSP mul_ln1118_606_fu_5923_p2.
DSP Report: operator mul_ln1118_606_fu_5923_p2 is absorbed into DSP mul_ln1118_606_fu_5923_p2.
DSP Report: Generating DSP add_ln703_874_reg_37661984_reg, operation Mode is: C+A2*(B:0x184).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_874_reg_37661984_reg.
DSP Report: register add_ln703_874_reg_37661984_reg is absorbed into DSP add_ln703_874_reg_37661984_reg.
DSP Report: operator add_ln703_874_fu_37605966_p2 is absorbed into DSP add_ln703_874_reg_37661984_reg.
DSP Report: operator mul_ln1118_868_fu_3547_p2 is absorbed into DSP add_ln703_874_reg_37661984_reg.
DSP Report: Generating DSP add_ln703_875_fu_37631877_p2, operation Mode is: PCIN+A''*(B:0x117).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_875_fu_37631877_p2.
DSP Report: register zext_ln1118_353_reg_37660137_reg is absorbed into DSP add_ln703_875_fu_37631877_p2.
DSP Report: operator add_ln703_875_fu_37631877_p2 is absorbed into DSP add_ln703_875_fu_37631877_p2.
DSP Report: operator mul_ln1118_524_fu_3376_p2 is absorbed into DSP add_ln703_875_fu_37631877_p2.
DSP Report: Generating DSP mul_ln1118_716_fu_4669_p2, operation Mode is: A''*(B:0x3fe4c).
DSP Report: register mul_ln1118_716_fu_4669_p2 is absorbed into DSP mul_ln1118_716_fu_4669_p2.
DSP Report: register mul_ln1118_716_fu_4669_p2 is absorbed into DSP mul_ln1118_716_fu_4669_p2.
DSP Report: operator mul_ln1118_716_fu_4669_p2 is absorbed into DSP mul_ln1118_716_fu_4669_p2.
DSP Report: Generating DSP mul_ln1118_817_fu_4023_p2, operation Mode is: A''*(B:0x3fefb).
DSP Report: register mul_ln1118_817_fu_4023_p2 is absorbed into DSP mul_ln1118_817_fu_4023_p2.
DSP Report: register mul_ln1118_817_fu_4023_p2 is absorbed into DSP mul_ln1118_817_fu_4023_p2.
DSP Report: operator mul_ln1118_817_fu_4023_p2 is absorbed into DSP mul_ln1118_817_fu_4023_p2.
DSP Report: Generating DSP mul_ln1118_581_fu_5485_p2, operation Mode is: A''*(B:0x3fef4).
DSP Report: register mul_ln1118_581_fu_5485_p2 is absorbed into DSP mul_ln1118_581_fu_5485_p2.
DSP Report: register mul_ln1118_581_fu_5485_p2 is absorbed into DSP mul_ln1118_581_fu_5485_p2.
DSP Report: operator mul_ln1118_581_fu_5485_p2 is absorbed into DSP mul_ln1118_581_fu_5485_p2.
DSP Report: Generating DSP mul_ln1118_438_fu_3026_p2, operation Mode is: A''*(B:0x3fd8d).
DSP Report: register mul_ln1118_438_fu_3026_p2 is absorbed into DSP mul_ln1118_438_fu_3026_p2.
DSP Report: register mul_ln1118_438_fu_3026_p2 is absorbed into DSP mul_ln1118_438_fu_3026_p2.
DSP Report: operator mul_ln1118_438_fu_3026_p2 is absorbed into DSP mul_ln1118_438_fu_3026_p2.
DSP Report: Generating DSP mul_ln1118_793_fu_6383_p2, operation Mode is: A2*(B:0x1d).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_793_fu_6383_p2.
DSP Report: operator mul_ln1118_793_fu_6383_p2 is absorbed into DSP mul_ln1118_793_fu_6383_p2.
DSP Report: Generating DSP add_ln703_886_fu_37606000_p2, operation Mode is: PCIN+A2*(B:0x2c).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_886_fu_37606000_p2.
DSP Report: operator add_ln703_886_fu_37606000_p2 is absorbed into DSP add_ln703_886_fu_37606000_p2.
DSP Report: operator mul_ln1118_768_fu_6448_p2 is absorbed into DSP add_ln703_886_fu_37606000_p2.
DSP Report: Generating DSP mul_ln1118_632_fu_3820_p2, operation Mode is: A2*(B:0x3ffd5).
DSP Report: register mul_ln1118_632_fu_3820_p2 is absorbed into DSP mul_ln1118_632_fu_3820_p2.
DSP Report: operator mul_ln1118_632_fu_3820_p2 is absorbed into DSP mul_ln1118_632_fu_3820_p2.
DSP Report: Generating DSP mul_ln1118_943_fu_2810_p2, operation Mode is: A2*(B:0x6b).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_943_fu_2810_p2.
DSP Report: operator mul_ln1118_943_fu_2810_p2 is absorbed into DSP mul_ln1118_943_fu_2810_p2.
DSP Report: Generating DSP add_ln703_882_fu_37605994_p2, operation Mode is: PCIN+A2*(B:0x4a).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_882_fu_37605994_p2.
DSP Report: operator add_ln703_882_fu_37605994_p2 is absorbed into DSP add_ln703_882_fu_37605994_p2.
DSP Report: operator mul_ln1118_688_fu_4109_p2 is absorbed into DSP add_ln703_882_fu_37605994_p2.
DSP Report: Generating DSP add_ln703_882_reg_37661999_reg, operation Mode is: PCIN+A2*(B:0x57).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_882_reg_37661999_reg.
DSP Report: register add_ln703_882_reg_37661999_reg is absorbed into DSP add_ln703_882_reg_37661999_reg.
DSP Report: operator add_ln703_882_fu_37605994_p2 is absorbed into DSP add_ln703_882_reg_37661999_reg.
DSP Report: operator mul_ln1118_743_fu_6338_p2 is absorbed into DSP add_ln703_882_reg_37661999_reg.
DSP Report: Generating DSP mul_ln1118_918_fu_5043_p2, operation Mode is: A2*(B:0xfa).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_918_fu_5043_p2.
DSP Report: operator mul_ln1118_918_fu_5043_p2 is absorbed into DSP mul_ln1118_918_fu_5043_p2.
DSP Report: Generating DSP add_ln703_880_reg_37661994_reg, operation Mode is: PCIN+A2*(B:0xaf).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_880_reg_37661994_reg.
DSP Report: register add_ln703_880_reg_37661994_reg is absorbed into DSP add_ln703_880_reg_37661994_reg.
DSP Report: operator add_ln703_880_fu_37605978_p2 is absorbed into DSP add_ln703_880_reg_37661994_reg.
DSP Report: operator mul_ln1118_893_fu_4370_p2 is absorbed into DSP add_ln703_880_reg_37661994_reg.
DSP Report: Generating DSP add_ln703_974_fu_37651234_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_974_fu_37651234_p2 is absorbed into DSP add_ln703_974_fu_37651234_p2.
DSP Report: register add_ln703_974_fu_37651234_p2 is absorbed into DSP add_ln703_974_fu_37651234_p2.
DSP Report: register add_ln703_879_reg_37662695_reg is absorbed into DSP add_ln703_974_fu_37651234_p2.
DSP Report: operator add_ln703_974_fu_37651234_p2 is absorbed into DSP add_ln703_974_fu_37651234_p2.
DSP Report: Generating DSP mul_ln1118_1067_fu_6189_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_1067_fu_6189_p2 is absorbed into DSP mul_ln1118_1067_fu_6189_p2.
DSP Report: register mul_ln1118_1067_fu_6189_p2 is absorbed into DSP mul_ln1118_1067_fu_6189_p2.
DSP Report: operator mul_ln1118_1067_fu_6189_p2 is absorbed into DSP mul_ln1118_1067_fu_6189_p2.
DSP Report: Generating DSP mul_ln1118_852_fu_5793_p2, operation Mode is: A''*(B:0x3ff62).
DSP Report: register mul_ln1118_852_fu_5793_p2 is absorbed into DSP mul_ln1118_852_fu_5793_p2.
DSP Report: register mul_ln1118_852_fu_5793_p2 is absorbed into DSP mul_ln1118_852_fu_5793_p2.
DSP Report: operator mul_ln1118_852_fu_5793_p2 is absorbed into DSP mul_ln1118_852_fu_5793_p2.
DSP Report: Generating DSP mul_ln1118_745_fu_4398_p2, operation Mode is: A2*(B:0x3ff4f).
DSP Report: register mul_ln1118_745_fu_4398_p2 is absorbed into DSP mul_ln1118_745_fu_4398_p2.
DSP Report: operator mul_ln1118_745_fu_4398_p2 is absorbed into DSP mul_ln1118_745_fu_4398_p2.
DSP Report: Generating DSP add_ln703_658_fu_37605336_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_658_fu_37605336_p2 is absorbed into DSP add_ln703_658_fu_37605336_p2.
DSP Report: register add_ln703_658_fu_37605336_p2 is absorbed into DSP add_ln703_658_fu_37605336_p2.
DSP Report: register add_ln703_658_fu_37605336_p2 is absorbed into DSP add_ln703_658_fu_37605336_p2.
DSP Report: operator add_ln703_658_fu_37605336_p2 is absorbed into DSP add_ln703_658_fu_37605336_p2.
DSP Report: Generating DSP add_ln703_659_reg_37661809_reg, operation Mode is: C+A2*(B:0x1b7).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_659_reg_37661809_reg.
DSP Report: register add_ln703_659_reg_37661809_reg is absorbed into DSP add_ln703_659_reg_37661809_reg.
DSP Report: operator add_ln703_659_fu_37605346_p2 is absorbed into DSP add_ln703_659_reg_37661809_reg.
DSP Report: operator mul_ln1118_718_fu_5674_p2 is absorbed into DSP add_ln703_659_reg_37661809_reg.
DSP Report: Generating DSP mul_ln1118_665_fu_4197_p2, operation Mode is: A''*(B:0x3fe7d).
DSP Report: register mul_ln1118_665_fu_4197_p2 is absorbed into DSP mul_ln1118_665_fu_4197_p2.
DSP Report: register mul_ln1118_665_fu_4197_p2 is absorbed into DSP mul_ln1118_665_fu_4197_p2.
DSP Report: operator mul_ln1118_665_fu_4197_p2 is absorbed into DSP mul_ln1118_665_fu_4197_p2.
DSP Report: Generating DSP mul_ln1118_2281_fu_6072_p2, operation Mode is: A2*(B:0x3fcfb).
DSP Report: register mul_ln1118_2281_fu_6072_p2 is absorbed into DSP mul_ln1118_2281_fu_6072_p2.
DSP Report: operator mul_ln1118_2281_fu_6072_p2 is absorbed into DSP mul_ln1118_2281_fu_6072_p2.
DSP Report: Generating DSP mul_ln1118_1501_fu_5810_p2, operation Mode is: A''*(B:0x3ff68).
DSP Report: register mul_ln1118_1501_fu_5810_p2 is absorbed into DSP mul_ln1118_1501_fu_5810_p2.
DSP Report: register mul_ln1118_1501_fu_5810_p2 is absorbed into DSP mul_ln1118_1501_fu_5810_p2.
DSP Report: operator mul_ln1118_1501_fu_5810_p2 is absorbed into DSP mul_ln1118_1501_fu_5810_p2.
DSP Report: Generating DSP mul_ln1118_135_fu_3148_p2, operation Mode is: A2*(B:0x2a).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_135_fu_3148_p2.
DSP Report: operator mul_ln1118_135_fu_3148_p2 is absorbed into DSP mul_ln1118_135_fu_3148_p2.
DSP Report: Generating DSP add_ln703_228_fu_37603156_p2, operation Mode is: PCIN+A2*(B:0xb8).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_228_fu_37603156_p2.
DSP Report: operator add_ln703_228_fu_37603156_p2 is absorbed into DSP add_ln703_228_fu_37603156_p2.
DSP Report: operator mul_ln1118_113_fu_6255_p2 is absorbed into DSP add_ln703_228_fu_37603156_p2.
DSP Report: Generating DSP add_ln703_39_fu_37601904_p2, operation Mode is: (C:0xe800)+A2*(B:0x3fce9).
DSP Report: register add_ln703_39_fu_37601904_p2 is absorbed into DSP add_ln703_39_fu_37601904_p2.
DSP Report: operator add_ln703_39_fu_37601904_p2 is absorbed into DSP add_ln703_39_fu_37601904_p2.
DSP Report: operator mul_ln1118_30_fu_3206_p2 is absorbed into DSP add_ln703_39_fu_37601904_p2.
DSP Report: Generating DSP mul_ln1118_185_fu_5012_p2, operation Mode is: A2*(B:0x1ea).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_185_fu_5012_p2.
DSP Report: operator mul_ln1118_185_fu_5012_p2 is absorbed into DSP mul_ln1118_185_fu_5012_p2.
DSP Report: Generating DSP add_ln703_230_fu_37603176_p2, operation Mode is: PCIN+A2*(B:0x179).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_230_fu_37603176_p2.
DSP Report: operator add_ln703_230_fu_37603176_p2 is absorbed into DSP add_ln703_230_fu_37603176_p2.
DSP Report: operator mul_ln1118_215_fu_5141_p2 is absorbed into DSP add_ln703_230_fu_37603176_p2.
DSP Report: Generating DSP mul_ln1118_54_fu_3585_p2, operation Mode is: A2*(B:0x3fd1f).
DSP Report: register mul_ln1118_54_fu_3585_p2 is absorbed into DSP mul_ln1118_54_fu_3585_p2.
DSP Report: operator mul_ln1118_54_fu_3585_p2 is absorbed into DSP mul_ln1118_54_fu_3585_p2.
DSP Report: Generating DSP mul_ln1118_84_fu_4795_p2, operation Mode is: A2*(B:0x3fef2).
DSP Report: register mul_ln1118_84_fu_4795_p2 is absorbed into DSP mul_ln1118_84_fu_4795_p2.
DSP Report: operator mul_ln1118_84_fu_4795_p2 is absorbed into DSP mul_ln1118_84_fu_4795_p2.
DSP Report: Generating DSP add_ln703_225_fu_37603130_p2, operation Mode is: C+A2*(B:0x230).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_225_fu_37603130_p2.
DSP Report: operator add_ln703_225_fu_37603130_p2 is absorbed into DSP add_ln703_225_fu_37603130_p2.
DSP Report: operator mul_ln1118_160_fu_4517_p2 is absorbed into DSP add_ln703_225_fu_37603130_p2.
DSP Report: Generating DSP mul_ln1118_2472_fu_5783_p2, operation Mode is: A''*(B:0x3ff50).
DSP Report: register mul_ln1118_2472_fu_5783_p2 is absorbed into DSP mul_ln1118_2472_fu_5783_p2.
DSP Report: register mul_ln1118_2472_fu_5783_p2 is absorbed into DSP mul_ln1118_2472_fu_5783_p2.
DSP Report: operator mul_ln1118_2472_fu_5783_p2 is absorbed into DSP mul_ln1118_2472_fu_5783_p2.
DSP Report: Generating DSP mul_ln1118_1362_fu_4181_p2, operation Mode is: A''*(B:0x3ff6d).
DSP Report: register mul_ln1118_1362_fu_4181_p2 is absorbed into DSP mul_ln1118_1362_fu_4181_p2.
DSP Report: register mul_ln1118_1362_fu_4181_p2 is absorbed into DSP mul_ln1118_1362_fu_4181_p2.
DSP Report: operator mul_ln1118_1362_fu_4181_p2 is absorbed into DSP mul_ln1118_1362_fu_4181_p2.
DSP Report: Generating DSP mul_ln1118_559_fu_2987_p2, operation Mode is: A2*(B:0x2b4).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_559_fu_2987_p2.
DSP Report: operator mul_ln1118_559_fu_2987_p2 is absorbed into DSP mul_ln1118_559_fu_2987_p2.
DSP Report: Generating DSP add_ln703_1284_reg_37662149_reg, operation Mode is: C+A2*(B:0x3fcf2).
DSP Report: register add_ln703_1284_reg_37662149_reg is absorbed into DSP add_ln703_1284_reg_37662149_reg.
DSP Report: register add_ln703_1284_reg_37662149_reg is absorbed into DSP add_ln703_1284_reg_37662149_reg.
DSP Report: operator add_ln703_1284_fu_37606436_p2 is absorbed into DSP add_ln703_1284_reg_37662149_reg.
DSP Report: operator mul_ln1118_724_fu_5101_p2 is absorbed into DSP add_ln703_1284_reg_37662149_reg.
DSP Report: Generating DSP mul_ln1118_415_fu_3787_p2, operation Mode is: A''*(B:0x3fcf3).
DSP Report: register mul_ln1118_415_fu_3787_p2 is absorbed into DSP mul_ln1118_415_fu_3787_p2.
DSP Report: register mul_ln1118_415_fu_3787_p2 is absorbed into DSP mul_ln1118_415_fu_3787_p2.
DSP Report: operator mul_ln1118_415_fu_3787_p2 is absorbed into DSP mul_ln1118_415_fu_3787_p2.
DSP Report: Generating DSP add_ln703_1289_fu_37606442_p2, operation Mode is: C+A2*(B:0x183).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_1289_fu_37606442_p2.
DSP Report: operator add_ln703_1289_fu_37606442_p2 is absorbed into DSP add_ln703_1289_fu_37606442_p2.
DSP Report: operator mul_ln1118_304_fu_5776_p2 is absorbed into DSP add_ln703_1289_fu_37606442_p2.
DSP Report: Generating DSP mul_ln1118_925_fu_2804_p2, operation Mode is: A2*(B:0x3fec4).
DSP Report: register mul_ln1118_925_fu_2804_p2 is absorbed into DSP mul_ln1118_925_fu_2804_p2.
DSP Report: operator mul_ln1118_925_fu_2804_p2 is absorbed into DSP mul_ln1118_925_fu_2804_p2.
DSP Report: Generating DSP mul_ln1118_641_fu_4668_p2, operation Mode is: A''*(B:0x2a8).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_641_fu_4668_p2.
DSP Report: register zext_ln1118_452_reg_37660290_reg is absorbed into DSP mul_ln1118_641_fu_4668_p2.
DSP Report: operator mul_ln1118_641_fu_4668_p2 is absorbed into DSP mul_ln1118_641_fu_4668_p2.
DSP Report: Generating DSP mul_ln1118_190_fu_4546_p2, operation Mode is: A''*(B:0x3fe72).
DSP Report: register mul_ln1118_190_fu_4546_p2 is absorbed into DSP mul_ln1118_190_fu_4546_p2.
DSP Report: register mul_ln1118_190_fu_4546_p2 is absorbed into DSP mul_ln1118_190_fu_4546_p2.
DSP Report: operator mul_ln1118_190_fu_4546_p2 is absorbed into DSP mul_ln1118_190_fu_4546_p2.
DSP Report: Generating DSP mul_ln1118_219_fu_3766_p2, operation Mode is: A''*(B:0x3fe93).
DSP Report: register mul_ln1118_219_fu_3766_p2 is absorbed into DSP mul_ln1118_219_fu_3766_p2.
DSP Report: register mul_ln1118_219_fu_3766_p2 is absorbed into DSP mul_ln1118_219_fu_3766_p2.
DSP Report: operator mul_ln1118_219_fu_3766_p2 is absorbed into DSP mul_ln1118_219_fu_3766_p2.
DSP Report: Generating DSP add_ln703_1288_fu_37634352_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1288_fu_37634352_p2 is absorbed into DSP add_ln703_1288_fu_37634352_p2.
DSP Report: Generating DSP mul_ln1118_34_fu_3633_p2, operation Mode is: A2*(B:0x225).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_34_fu_3633_p2.
DSP Report: operator mul_ln1118_34_fu_3633_p2 is absorbed into DSP mul_ln1118_34_fu_3633_p2.
DSP Report: Generating DSP add_ln703_20_fu_37601726_p2, operation Mode is: (C:0xffffffffac00)+A2*(B:0x3e9).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_20_fu_37601726_p2.
DSP Report: operator add_ln703_20_fu_37601726_p2 is absorbed into DSP add_ln703_20_fu_37601726_p2.
DSP Report: operator mul_ln1118_10_fu_5284_p2 is absorbed into DSP add_ln703_20_fu_37601726_p2.
DSP Report: Generating DSP mul_ln1118_59_fu_5858_p2, operation Mode is: A2*(B:0x3b).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_59_fu_5858_p2.
DSP Report: operator mul_ln1118_59_fu_5858_p2 is absorbed into DSP mul_ln1118_59_fu_5858_p2.
DSP Report: Generating DSP add_ln703_60_fu_37602094_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_60_fu_37602094_p2 is absorbed into DSP add_ln703_60_fu_37602094_p2.
DSP Report: Generating DSP mul_ln1118_88_fu_6370_p2, operation Mode is: A2*(B:0x25d).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_88_fu_6370_p2.
DSP Report: operator mul_ln1118_88_fu_6370_p2 is absorbed into DSP mul_ln1118_88_fu_6370_p2.
DSP Report: Generating DSP mul_ln1118_140_fu_4407_p2, operation Mode is: A2*(B:0x3ffcf).
DSP Report: register mul_ln1118_140_fu_4407_p2 is absorbed into DSP mul_ln1118_140_fu_4407_p2.
DSP Report: operator mul_ln1118_140_fu_4407_p2 is absorbed into DSP mul_ln1118_140_fu_4407_p2.
DSP Report: Generating DSP mul_ln1118_900_fu_6542_p2, operation Mode is: A''*(B:0x3ff0e).
DSP Report: register mul_ln1118_900_fu_6542_p2 is absorbed into DSP mul_ln1118_900_fu_6542_p2.
DSP Report: register mul_ln1118_900_fu_6542_p2 is absorbed into DSP mul_ln1118_900_fu_6542_p2.
DSP Report: operator mul_ln1118_900_fu_6542_p2 is absorbed into DSP mul_ln1118_900_fu_6542_p2.
DSP Report: Generating DSP mul_ln1118_950_fu_3712_p2, operation Mode is: A''*(B:0x3ff4e).
DSP Report: register mul_ln1118_950_fu_3712_p2 is absorbed into DSP mul_ln1118_950_fu_3712_p2.
DSP Report: register mul_ln1118_950_fu_3712_p2 is absorbed into DSP mul_ln1118_950_fu_3712_p2.
DSP Report: operator mul_ln1118_950_fu_3712_p2 is absorbed into DSP mul_ln1118_950_fu_3712_p2.
DSP Report: Generating DSP mul_ln1118_695_fu_6172_p2, operation Mode is: A''*(B:0x3ff64).
DSP Report: register mul_ln1118_695_fu_6172_p2 is absorbed into DSP mul_ln1118_695_fu_6172_p2.
DSP Report: register mul_ln1118_695_fu_6172_p2 is absorbed into DSP mul_ln1118_695_fu_6172_p2.
DSP Report: operator mul_ln1118_695_fu_6172_p2 is absorbed into DSP mul_ln1118_695_fu_6172_p2.
DSP Report: Generating DSP mul_ln1118_476_fu_4779_p2, operation Mode is: A2*(B:0x3ff2b).
DSP Report: register mul_ln1118_476_fu_4779_p2 is absorbed into DSP mul_ln1118_476_fu_4779_p2.
DSP Report: operator mul_ln1118_476_fu_4779_p2 is absorbed into DSP mul_ln1118_476_fu_4779_p2.
DSP Report: Generating DSP mul_ln1118_588_fu_3977_p2, operation Mode is: A2*(B:0x3ff5f).
DSP Report: register mul_ln1118_588_fu_3977_p2 is absorbed into DSP mul_ln1118_588_fu_3977_p2.
DSP Report: operator mul_ln1118_588_fu_3977_p2 is absorbed into DSP mul_ln1118_588_fu_3977_p2.
DSP Report: Generating DSP mul_ln1118_272_fu_6518_p2, operation Mode is: A2*(B:0x3ff61).
DSP Report: register mul_ln1118_272_fu_6518_p2 is absorbed into DSP mul_ln1118_272_fu_6518_p2.
DSP Report: operator mul_ln1118_272_fu_6518_p2 is absorbed into DSP mul_ln1118_272_fu_6518_p2.
DSP Report: Generating DSP mul_ln1118_1034_fu_2997_p2, operation Mode is: A2*(B:0x1c2).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1034_fu_2997_p2.
DSP Report: operator mul_ln1118_1034_fu_2997_p2 is absorbed into DSP mul_ln1118_1034_fu_2997_p2.
DSP Report: Generating DSP add_ln703_1293_reg_37662159_reg, operation Mode is: PCIN+A2*(B:0x1cd).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_1293_reg_37662159_reg.
DSP Report: register add_ln703_1293_reg_37662159_reg is absorbed into DSP add_ln703_1293_reg_37662159_reg.
DSP Report: operator add_ln703_1293_fu_37606458_p2 is absorbed into DSP add_ln703_1293_reg_37662159_reg.
DSP Report: operator mul_ln1118_976_fu_5136_p2 is absorbed into DSP add_ln703_1293_reg_37662159_reg.
DSP Report: Generating DSP add_ln703_1294_fu_37634384_p2, operation Mode is: PCIN+A''*(B:0x1c6).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_1294_fu_37634384_p2.
DSP Report: register zext_ln1118_617_reg_37660541_reg is absorbed into DSP add_ln703_1294_fu_37634384_p2.
DSP Report: operator add_ln703_1294_fu_37634384_p2 is absorbed into DSP add_ln703_1294_fu_37634384_p2.
DSP Report: operator mul_ln1118_850_fu_3698_p2 is absorbed into DSP add_ln703_1294_fu_37634384_p2.
DSP Report: Generating DSP mul_ln1118_789_fu_4551_p2, operation Mode is: A2*(B:0x3fe51).
DSP Report: register mul_ln1118_789_fu_4551_p2 is absorbed into DSP mul_ln1118_789_fu_4551_p2.
DSP Report: operator mul_ln1118_789_fu_4551_p2 is absorbed into DSP mul_ln1118_789_fu_4551_p2.
DSP Report: Generating DSP mul_ln1118_1080_fu_4078_p2, operation Mode is: A2*(B:0x3fea2).
DSP Report: register mul_ln1118_1080_fu_4078_p2 is absorbed into DSP mul_ln1118_1080_fu_4078_p2.
DSP Report: operator mul_ln1118_1080_fu_4078_p2 is absorbed into DSP mul_ln1118_1080_fu_4078_p2.
DSP Report: Generating DSP mul_ln1118_346_fu_2781_p2, operation Mode is: A2*(B:0x3fda5).
DSP Report: register mul_ln1118_346_fu_2781_p2 is absorbed into DSP mul_ln1118_346_fu_2781_p2.
DSP Report: operator mul_ln1118_346_fu_2781_p2 is absorbed into DSP mul_ln1118_346_fu_2781_p2.
DSP Report: Generating DSP mul_ln1118_432_fu_3236_p2, operation Mode is: A2*(B:0x3fc7f).
DSP Report: register mul_ln1118_432_fu_3236_p2 is absorbed into DSP mul_ln1118_432_fu_3236_p2.
DSP Report: operator mul_ln1118_432_fu_3236_p2 is absorbed into DSP mul_ln1118_432_fu_3236_p2.
DSP Report: Generating DSP add_ln703_201_reg_37661159_reg, operation Mode is: C+A2*(B:0x183).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_201_reg_37661159_reg.
DSP Report: register add_ln703_201_reg_37661159_reg is absorbed into DSP add_ln703_201_reg_37661159_reg.
DSP Report: operator add_ln703_201_fu_37603022_p2 is absorbed into DSP add_ln703_201_reg_37661159_reg.
DSP Report: operator mul_ln1118_49_fu_3802_p2 is absorbed into DSP add_ln703_201_reg_37661159_reg.
DSP Report: Generating DSP mul_ln1118_155_fu_6453_p2, operation Mode is: A2*(B:0x9c).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_155_fu_6453_p2.
DSP Report: operator mul_ln1118_155_fu_6453_p2 is absorbed into DSP mul_ln1118_155_fu_6453_p2.
DSP Report: Generating DSP add_ln703_204_reg_37661169_reg, operation Mode is: PCIN+A2*(B:0xed).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_204_reg_37661169_reg.
DSP Report: register add_ln703_204_reg_37661169_reg is absorbed into DSP add_ln703_204_reg_37661169_reg.
DSP Report: operator add_ln703_204_fu_37603034_p2 is absorbed into DSP add_ln703_204_reg_37661169_reg.
DSP Report: operator mul_ln1118_131_fu_4017_p2 is absorbed into DSP add_ln703_204_reg_37661169_reg.
DSP Report: Generating DSP mul_ln1118_106_fu_2795_p2, operation Mode is: A2*(B:0xb7).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_106_fu_2795_p2.
DSP Report: operator mul_ln1118_106_fu_2795_p2 is absorbed into DSP mul_ln1118_106_fu_2795_p2.
DSP Report: Generating DSP add_ln703_202_reg_37661164_reg, operation Mode is: PCIN+A2*(B:0x160).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_202_reg_37661164_reg.
DSP Report: register add_ln703_202_reg_37661164_reg is absorbed into DSP add_ln703_202_reg_37661164_reg.
DSP Report: operator add_ln703_202_fu_37603028_p2 is absorbed into DSP add_ln703_202_reg_37661164_reg.
DSP Report: operator mul_ln1118_77_fu_4287_p2 is absorbed into DSP add_ln703_202_reg_37661164_reg.
DSP Report: Generating DSP add_ln703_208_fu_37629139_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_208_fu_37629139_p2 is absorbed into DSP add_ln703_208_fu_37629139_p2.
DSP Report: Generating DSP add_ln703_205_fu_37603040_p2, operation Mode is: (C:0x16400)+A2*(B:0x1b).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_205_fu_37603040_p2.
DSP Report: operator add_ln703_205_fu_37603040_p2 is absorbed into DSP add_ln703_205_fu_37603040_p2.
DSP Report: operator mul_ln1118_178_fu_4848_p2 is absorbed into DSP add_ln703_205_fu_37603040_p2.
DSP Report: Generating DSP add_ln703_206_reg_37661174_reg, operation Mode is: C+A2*(B:0xd9).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_206_reg_37661174_reg.
DSP Report: register add_ln703_206_reg_37661174_reg is absorbed into DSP add_ln703_206_reg_37661174_reg.
DSP Report: operator add_ln703_206_fu_37603050_p2 is absorbed into DSP add_ln703_206_reg_37661174_reg.
DSP Report: operator mul_ln1118_207_fu_6181_p2 is absorbed into DSP add_ln703_206_reg_37661174_reg.
DSP Report: Generating DSP add_ln703_208_fu_37629139_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_208_fu_37629139_p2 is absorbed into DSP add_ln703_208_fu_37629139_p2.
DSP Report: Generating DSP mul_ln1118_291_fu_6139_p2, operation Mode is: A2*(B:0x7d).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_291_fu_6139_p2.
DSP Report: operator mul_ln1118_291_fu_6139_p2 is absorbed into DSP mul_ln1118_291_fu_6139_p2.
DSP Report: Generating DSP add_ln703_277_reg_37661279_reg, operation Mode is: PCIN+A2*(B:0xa9).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_277_reg_37661279_reg.
DSP Report: register add_ln703_277_reg_37661279_reg is absorbed into DSP add_ln703_277_reg_37661279_reg.
DSP Report: operator add_ln703_277_fu_37603392_p2 is absorbed into DSP add_ln703_277_reg_37661279_reg.
DSP Report: operator mul_ln1118_258_fu_4204_p2 is absorbed into DSP add_ln703_277_reg_37661279_reg.
DSP Report: Generating DSP mul_ln1118_234_fu_5343_p2, operation Mode is: A''*(B:0x3fe6e).
DSP Report: register mul_ln1118_234_fu_5343_p2 is absorbed into DSP mul_ln1118_234_fu_5343_p2.
DSP Report: register mul_ln1118_234_fu_5343_p2 is absorbed into DSP mul_ln1118_234_fu_5343_p2.
DSP Report: operator mul_ln1118_234_fu_5343_p2 is absorbed into DSP mul_ln1118_234_fu_5343_p2.
DSP Report: Generating DSP mul_ln1118_813_fu_3241_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_813_fu_3241_p2 is absorbed into DSP mul_ln1118_813_fu_3241_p2.
DSP Report: register mul_ln1118_813_fu_3241_p2 is absorbed into DSP mul_ln1118_813_fu_3241_p2.
DSP Report: operator mul_ln1118_813_fu_3241_p2 is absorbed into DSP mul_ln1118_813_fu_3241_p2.
DSP Report: Generating DSP mul_ln1118_914_fu_3403_p2, operation Mode is: A''*(B:0x3ff0b).
DSP Report: register mul_ln1118_914_fu_3403_p2 is absorbed into DSP mul_ln1118_914_fu_3403_p2.
DSP Report: register mul_ln1118_914_fu_3403_p2 is absorbed into DSP mul_ln1118_914_fu_3403_p2.
DSP Report: operator mul_ln1118_914_fu_3403_p2 is absorbed into DSP mul_ln1118_914_fu_3403_p2.
DSP Report: Generating DSP mul_ln1118_764_fu_5558_p2, operation Mode is: A''*(B:0x92).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_764_fu_5558_p2.
DSP Report: register data_27_V_read_1_reg_37659840_reg is absorbed into DSP mul_ln1118_764_fu_5558_p2.
DSP Report: operator mul_ln1118_764_fu_5558_p2 is absorbed into DSP mul_ln1118_764_fu_5558_p2.
DSP Report: Generating DSP add_ln703_955_fu_37632323_p2, operation Mode is: PCIN+A''*(B:0x9f).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_955_fu_37632323_p2.
DSP Report: register zext_ln1118_375_reg_37660161_reg is absorbed into DSP add_ln703_955_fu_37632323_p2.
DSP Report: operator add_ln703_955_fu_37632323_p2 is absorbed into DSP add_ln703_955_fu_37632323_p2.
DSP Report: operator mul_ln1118_545_fu_2966_p2 is absorbed into DSP add_ln703_955_fu_37632323_p2.
DSP Report: Generating DSP add_ln703_951_fu_37632287_p2, operation Mode is: C+A''*(B:0x152).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_951_fu_37632287_p2.
DSP Report: register zext_ln1118_394_reg_37660195_reg is absorbed into DSP add_ln703_951_fu_37632287_p2.
DSP Report: operator add_ln703_951_fu_37632287_p2 is absorbed into DSP add_ln703_951_fu_37632287_p2.
DSP Report: operator mul_ln1118_576_fu_2844_p2 is absorbed into DSP add_ln703_951_fu_37632287_p2.
DSP Report: Generating DSP mul_ln1118_2055_fu_4516_p2, operation Mode is: A''*(B:0x3ff9b).
DSP Report: register mul_ln1118_2055_fu_4516_p2 is absorbed into DSP mul_ln1118_2055_fu_4516_p2.
DSP Report: register mul_ln1118_2055_fu_4516_p2 is absorbed into DSP mul_ln1118_2055_fu_4516_p2.
DSP Report: operator mul_ln1118_2055_fu_4516_p2 is absorbed into DSP mul_ln1118_2055_fu_4516_p2.
DSP Report: Generating DSP add_ln703_853_fu_37631783_p2, operation Mode is: C+(A2*(B:0x51))'.
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_853_fu_37631783_p2.
DSP Report: register mul_ln1118_625_reg_11452434_reg is absorbed into DSP add_ln703_853_fu_37631783_p2.
DSP Report: operator add_ln703_853_fu_37631783_p2 is absorbed into DSP add_ln703_853_fu_37631783_p2.
DSP Report: operator mul_ln1118_625_fu_4041_p2 is absorbed into DSP add_ln703_853_fu_37631783_p2.
DSP Report: Generating DSP mul_ln1118_888_fu_3413_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_888_fu_3413_p2 is absorbed into DSP mul_ln1118_888_fu_3413_p2.
DSP Report: register mul_ln1118_888_fu_3413_p2 is absorbed into DSP mul_ln1118_888_fu_3413_p2.
DSP Report: operator mul_ln1118_888_fu_3413_p2 is absorbed into DSP mul_ln1118_888_fu_3413_p2.
DSP Report: Generating DSP add_ln703_369_fu_37603890_p2, operation Mode is: C+A2*(B:0x86).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_369_fu_37603890_p2.
DSP Report: operator add_ln703_369_fu_37603890_p2 is absorbed into DSP add_ln703_369_fu_37603890_p2.
DSP Report: operator mul_ln1118_263_fu_3987_p2 is absorbed into DSP add_ln703_369_fu_37603890_p2.
DSP Report: Generating DSP add_ln703_370_reg_37661404_reg, operation Mode is: C+A2*(B:0x12e).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_370_reg_37661404_reg.
DSP Report: register add_ln703_370_reg_37661404_reg is absorbed into DSP add_ln703_370_reg_37661404_reg.
DSP Report: operator add_ln703_370_fu_37603900_p2 is absorbed into DSP add_ln703_370_reg_37661404_reg.
DSP Report: operator mul_ln1118_351_fu_4262_p2 is absorbed into DSP add_ln703_370_reg_37661404_reg.
DSP Report: Generating DSP mul_ln1118_437_fu_3025_p2, operation Mode is: A''*(B:0x242).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_437_fu_3025_p2.
DSP Report: register zext_ln1118_302_reg_37660084_reg is absorbed into DSP mul_ln1118_437_fu_3025_p2.
DSP Report: operator mul_ln1118_437_fu_3025_p2 is absorbed into DSP mul_ln1118_437_fu_3025_p2.
DSP Report: Generating DSP mul_ln1118_296_fu_2970_p2, operation Mode is: A2*(B:0x3ffb3).
DSP Report: register mul_ln1118_296_fu_2970_p2 is absorbed into DSP mul_ln1118_296_fu_2970_p2.
DSP Report: operator mul_ln1118_296_fu_2970_p2 is absorbed into DSP mul_ln1118_296_fu_2970_p2.
DSP Report: Generating DSP add_ln703_209_reg_37661179_reg, operation Mode is: C+A2*(B:0x21f).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_209_reg_37661179_reg.
DSP Report: register add_ln703_209_reg_37661179_reg is absorbed into DSP add_ln703_209_reg_37661179_reg.
DSP Report: operator add_ln703_209_fu_37603056_p2 is absorbed into DSP add_ln703_209_reg_37661179_reg.
DSP Report: operator mul_ln1118_27_fu_3601_p2 is absorbed into DSP add_ln703_209_reg_37661179_reg.
DSP Report: Generating DSP mul_ln1118_81_fu_5368_p2, operation Mode is: A2*(B:0x3ff6b).
DSP Report: register mul_ln1118_81_fu_5368_p2 is absorbed into DSP mul_ln1118_81_fu_5368_p2.
DSP Report: operator mul_ln1118_81_fu_5368_p2 is absorbed into DSP mul_ln1118_81_fu_5368_p2.
DSP Report: Generating DSP mul_ln1118_157_fu_4514_p2, operation Mode is: A2*(B:0x3ff23).
DSP Report: register mul_ln1118_157_fu_4514_p2 is absorbed into DSP mul_ln1118_157_fu_4514_p2.
DSP Report: operator mul_ln1118_157_fu_4514_p2 is absorbed into DSP mul_ln1118_157_fu_4514_p2.
DSP Report: Generating DSP add_ln703_216_fu_37629173_p2, operation Mode is: PCIN+A2:B2+C.
DSP Report: register add_ln703_216_fu_37629173_p2 is absorbed into DSP add_ln703_216_fu_37629173_p2.
DSP Report: register add_ln703_216_fu_37629173_p2 is absorbed into DSP add_ln703_216_fu_37629173_p2.
DSP Report: operator add_ln703_216_fu_37629173_p2 is absorbed into DSP add_ln703_216_fu_37629173_p2.
DSP Report: Generating DSP mul_ln1118_496_fu_3368_p2, operation Mode is: A''*(B:0x1dc).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_496_fu_3368_p2.
DSP Report: register zext_ln1118_330_reg_37660113_reg is absorbed into DSP mul_ln1118_496_fu_3368_p2.
DSP Report: operator mul_ln1118_496_fu_3368_p2 is absorbed into DSP mul_ln1118_496_fu_3368_p2.
DSP Report: Generating DSP mul_ln1118_715_fu_4758_p2, operation Mode is: A''*(B:0x3fe72).
DSP Report: register mul_ln1118_715_fu_4758_p2 is absorbed into DSP mul_ln1118_715_fu_4758_p2.
DSP Report: register mul_ln1118_715_fu_4758_p2 is absorbed into DSP mul_ln1118_715_fu_4758_p2.
DSP Report: operator mul_ln1118_715_fu_4758_p2 is absorbed into DSP mul_ln1118_715_fu_4758_p2.
DSP Report: Generating DSP mul_ln1118_767_fu_5915_p2, operation Mode is: A''*(B:0x3ff79).
DSP Report: register mul_ln1118_767_fu_5915_p2 is absorbed into DSP mul_ln1118_767_fu_5915_p2.
DSP Report: register mul_ln1118_767_fu_5915_p2 is absorbed into DSP mul_ln1118_767_fu_5915_p2.
DSP Report: operator mul_ln1118_767_fu_5915_p2 is absorbed into DSP mul_ln1118_767_fu_5915_p2.
DSP Report: Generating DSP add_ln703_721_fu_37631044_p2, operation Mode is: C+A''*(B:0x12a).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_721_fu_37631044_p2.
DSP Report: register zext_ln1118_394_reg_37660195_reg is absorbed into DSP add_ln703_721_fu_37631044_p2.
DSP Report: operator add_ln703_721_fu_37631044_p2 is absorbed into DSP add_ln703_721_fu_37631044_p2.
DSP Report: operator mul_ln1118_580_fu_3395_p2 is absorbed into DSP add_ln703_721_fu_37631044_p2.
DSP Report: Generating DSP add_ln703_722_reg_37662615_reg, operation Mode is: PCIN+A''*(B:0x132).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_722_reg_37662615_reg.
DSP Report: register zext_ln1118_375_reg_37660161_reg is absorbed into DSP add_ln703_722_reg_37662615_reg.
DSP Report: register add_ln703_722_reg_37662615_reg is absorbed into DSP add_ln703_722_reg_37662615_reg.
DSP Report: operator add_ln703_722_fu_37631054_p2 is absorbed into DSP add_ln703_722_reg_37662615_reg.
DSP Report: operator mul_ln1118_549_fu_3385_p2 is absorbed into DSP add_ln703_722_reg_37662615_reg.
DSP Report: Generating DSP mul_ln1118_693_fu_5571_p2, operation Mode is: A2*(B:0x7a).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_693_fu_5571_p2.
DSP Report: operator mul_ln1118_693_fu_5571_p2 is absorbed into DSP mul_ln1118_693_fu_5571_p2.
DSP Report: Generating DSP add_ln703_841_fu_37605854_p2, operation Mode is: C+A2*(B:0x3ffaf).
DSP Report: register mul_ln1118_885_fu_3664_p2 is absorbed into DSP add_ln703_841_fu_37605854_p2.
DSP Report: operator add_ln703_841_fu_37605854_p2 is absorbed into DSP add_ln703_841_fu_37605854_p2.
DSP Report: operator mul_ln1118_897_fu_3988_p2 is absorbed into DSP add_ln703_841_fu_37605854_p2.
DSP Report: Generating DSP mul_ln1118_822_fu_4939_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_822_fu_4939_p2 is absorbed into DSP mul_ln1118_822_fu_4939_p2.
DSP Report: register mul_ln1118_822_fu_4939_p2 is absorbed into DSP mul_ln1118_822_fu_4939_p2.
DSP Report: operator mul_ln1118_822_fu_4939_p2 is absorbed into DSP mul_ln1118_822_fu_4939_p2.
DSP Report: Generating DSP mul_ln1118_874_fu_3726_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_874_fu_3726_p2 is absorbed into DSP mul_ln1118_874_fu_3726_p2.
DSP Report: register mul_ln1118_874_fu_3726_p2 is absorbed into DSP mul_ln1118_874_fu_3726_p2.
DSP Report: operator mul_ln1118_874_fu_3726_p2 is absorbed into DSP mul_ln1118_874_fu_3726_p2.
DSP Report: Generating DSP mul_ln1118_610_fu_2992_p2, operation Mode is: A''*(B:0x3ff72).
DSP Report: register mul_ln1118_610_fu_2992_p2 is absorbed into DSP mul_ln1118_610_fu_2992_p2.
DSP Report: register mul_ln1118_610_fu_2992_p2 is absorbed into DSP mul_ln1118_610_fu_2992_p2.
DSP Report: operator mul_ln1118_610_fu_2992_p2 is absorbed into DSP mul_ln1118_610_fu_2992_p2.
DSP Report: Generating DSP mul_ln1118_638_fu_6018_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_638_fu_6018_p2 is absorbed into DSP mul_ln1118_638_fu_6018_p2.
DSP Report: register mul_ln1118_638_fu_6018_p2 is absorbed into DSP mul_ln1118_638_fu_6018_p2.
DSP Report: operator mul_ln1118_638_fu_6018_p2 is absorbed into DSP mul_ln1118_638_fu_6018_p2.
DSP Report: Generating DSP mul_ln1118_857_fu_3544_p2, operation Mode is: A2*(B:0x3ffc6).
DSP Report: register mul_ln1118_857_fu_3544_p2 is absorbed into DSP mul_ln1118_857_fu_3544_p2.
DSP Report: operator mul_ln1118_857_fu_3544_p2 is absorbed into DSP mul_ln1118_857_fu_3544_p2.
DSP Report: Generating DSP mul_ln1118_880_fu_3098_p2, operation Mode is: A2*(B:0x3ffcf).
DSP Report: register mul_ln1118_885_fu_3664_p2 is absorbed into DSP mul_ln1118_880_fu_3098_p2.
DSP Report: operator mul_ln1118_880_fu_3098_p2 is absorbed into DSP mul_ln1118_880_fu_3098_p2.
DSP Report: Generating DSP mul_ln1118_831_fu_4459_p2, operation Mode is: A2*(B:0x3ff6f).
DSP Report: register mul_ln1118_831_fu_4459_p2 is absorbed into DSP mul_ln1118_831_fu_4459_p2.
DSP Report: operator mul_ln1118_831_fu_4459_p2 is absorbed into DSP mul_ln1118_831_fu_4459_p2.
DSP Report: Generating DSP mul_ln1118_596_fu_5425_p2, operation Mode is: A2*(B:0x3ffcb).
DSP Report: register mul_ln1118_596_fu_5425_p2 is absorbed into DSP mul_ln1118_596_fu_5425_p2.
DSP Report: operator mul_ln1118_596_fu_5425_p2 is absorbed into DSP mul_ln1118_596_fu_5425_p2.
DSP Report: Generating DSP mul_ln1118_649_fu_6111_p2, operation Mode is: A2*(B:0x3ffc9).
DSP Report: register mul_ln1118_649_fu_6111_p2 is absorbed into DSP mul_ln1118_649_fu_6111_p2.
DSP Report: operator mul_ln1118_649_fu_6111_p2 is absorbed into DSP mul_ln1118_649_fu_6111_p2.
DSP Report: Generating DSP add_ln703_789_fu_37605642_p2, operation Mode is: C'+A2*(B:0x55).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_789_fu_37605642_p2.
DSP Report: register add_ln703_789_fu_37605642_p2 is absorbed into DSP add_ln703_789_fu_37605642_p2.
DSP Report: operator add_ln703_789_fu_37605642_p2 is absorbed into DSP add_ln703_789_fu_37605642_p2.
DSP Report: operator mul_ln1118_807_fu_5619_p2 is absorbed into DSP add_ln703_789_fu_37605642_p2.
DSP Report: Generating DSP mul_ln1118_620_reg_11452424_reg, operation Mode is: (A2*(B:0x3ff3c))'.
DSP Report: register mul_ln1118_620_reg_11452424_reg is absorbed into DSP mul_ln1118_620_reg_11452424_reg.
DSP Report: register mul_ln1118_620_reg_11452424_reg is absorbed into DSP mul_ln1118_620_reg_11452424_reg.
DSP Report: operator mul_ln1118_620_fu_4191_p2 is absorbed into DSP mul_ln1118_620_reg_11452424_reg.
DSP Report: Generating DSP mul_ln1118_1073_fu_6579_p2, operation Mode is: A''*(B:0x56).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1073_fu_6579_p2.
DSP Report: register data_39_V_read_1_reg_37659681_reg is absorbed into DSP mul_ln1118_1073_fu_6579_p2.
DSP Report: operator mul_ln1118_1073_fu_6579_p2 is absorbed into DSP mul_ln1118_1073_fu_6579_p2.
DSP Report: Generating DSP add_ln703_940_fu_37632223_p2, operation Mode is: C+A''*(B:0x3ffa6).
DSP Report: register add_ln703_940_fu_37632223_p2 is absorbed into DSP add_ln703_940_fu_37632223_p2.
DSP Report: register add_ln703_940_fu_37632223_p2 is absorbed into DSP add_ln703_940_fu_37632223_p2.
DSP Report: operator add_ln703_940_fu_37632223_p2 is absorbed into DSP add_ln703_940_fu_37632223_p2.
DSP Report: operator mul_ln1118_958_fu_5386_p2 is absorbed into DSP add_ln703_940_fu_37632223_p2.
DSP Report: Generating DSP mul_ln1118_1043_reg_11452851_reg, operation Mode is: (A2*(B:0x17))'.
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1043_reg_11452851_reg.
DSP Report: register mul_ln1118_1043_reg_11452851_reg is absorbed into DSP mul_ln1118_1043_reg_11452851_reg.
DSP Report: operator mul_ln1118_1043_fu_4460_p2 is absorbed into DSP mul_ln1118_1043_reg_11452851_reg.
DSP Report: Generating DSP add_ln703_942_fu_37632239_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_942_fu_37632239_p2 is absorbed into DSP add_ln703_942_fu_37632239_p2.
DSP Report: register add_ln703_942_fu_37632239_p2 is absorbed into DSP add_ln703_942_fu_37632239_p2.
DSP Report: register add_ln703_942_fu_37632239_p2 is absorbed into DSP add_ln703_942_fu_37632239_p2.
DSP Report: register add_ln703_942_fu_37632239_p2 is absorbed into DSP add_ln703_942_fu_37632239_p2.
DSP Report: register add_ln703_942_fu_37632239_p2 is absorbed into DSP add_ln703_942_fu_37632239_p2.
DSP Report: operator add_ln703_942_fu_37632239_p2 is absorbed into DSP add_ln703_942_fu_37632239_p2.
DSP Report: Generating DSP mul_ln1118_1010_fu_3565_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_1010_fu_3565_p2 is absorbed into DSP mul_ln1118_1010_fu_3565_p2.
DSP Report: register mul_ln1118_1010_fu_3565_p2 is absorbed into DSP mul_ln1118_1010_fu_3565_p2.
DSP Report: operator mul_ln1118_1010_fu_3565_p2 is absorbed into DSP mul_ln1118_1010_fu_3565_p2.
DSP Report: Generating DSP mul_ln1118_637_fu_5925_p2, operation Mode is: A2*(B:0x4c).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_637_fu_5925_p2.
DSP Report: operator mul_ln1118_637_fu_5925_p2 is absorbed into DSP mul_ln1118_637_fu_5925_p2.
DSP Report: Generating DSP add_ln703_608_fu_37605112_p2, operation Mode is: C+A2*(B:0x3ffbb).
DSP Report: register add_ln703_608_fu_37605112_p2 is absorbed into DSP add_ln703_608_fu_37605112_p2.
DSP Report: operator add_ln703_608_fu_37605112_p2 is absorbed into DSP add_ln703_608_fu_37605112_p2.
DSP Report: operator mul_ln1118_411_fu_3780_p2 is absorbed into DSP add_ln703_608_fu_37605112_p2.
DSP Report: Generating DSP mul_ln1118_692_fu_6051_p2, operation Mode is: A2*(B:0x9a).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_692_fu_6051_p2.
DSP Report: operator mul_ln1118_692_fu_6051_p2 is absorbed into DSP mul_ln1118_692_fu_6051_p2.
DSP Report: Generating DSP add_ln703_607_fu_37605102_p2, operation Mode is: PCIN+A2*(B:0xcf).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_607_fu_37605102_p2.
DSP Report: operator add_ln703_607_fu_37605102_p2 is absorbed into DSP add_ln703_607_fu_37605102_p2.
DSP Report: operator mul_ln1118_500_fu_5431_p2 is absorbed into DSP add_ln703_607_fu_37605102_p2.
DSP Report: Generating DSP mul_ln1118_472_fu_4832_p2, operation Mode is: A2*(B:0xb9).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_472_fu_4832_p2.
DSP Report: operator mul_ln1118_472_fu_4832_p2 is absorbed into DSP mul_ln1118_472_fu_4832_p2.
DSP Report: Generating DSP add_ln703_605_fu_37605086_p2, operation Mode is: C+A2*(B:0x3ff6f).
DSP Report: register add_ln703_605_fu_37605086_p2 is absorbed into DSP add_ln703_605_fu_37605086_p2.
DSP Report: operator add_ln703_605_fu_37605086_p2 is absorbed into DSP add_ln703_605_fu_37605086_p2.
DSP Report: operator mul_ln1118_555_fu_4924_p2 is absorbed into DSP add_ln703_605_fu_37605086_p2.
DSP Report: Generating DSP mul_ln1118_442_fu_4769_p2, operation Mode is: A2*(B:0x3ff1a).
DSP Report: register mul_ln1118_442_fu_4769_p2 is absorbed into DSP mul_ln1118_442_fu_4769_p2.
DSP Report: operator mul_ln1118_442_fu_4769_p2 is absorbed into DSP mul_ln1118_442_fu_4769_p2.
DSP Report: Generating DSP add_ln703_604_fu_37605076_p2, operation Mode is: C+A2*(B:0x1d4).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_604_fu_37605076_p2.
DSP Report: operator add_ln703_604_fu_37605076_p2 is absorbed into DSP add_ln703_604_fu_37605076_p2.
DSP Report: operator mul_ln1118_357_fu_3676_p2 is absorbed into DSP add_ln703_604_fu_37605076_p2.
DSP Report: Generating DSP mul_ln1118_302_fu_5514_p2, operation Mode is: A2*(B:0x160).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_302_fu_5514_p2.
DSP Report: operator mul_ln1118_302_fu_5514_p2 is absorbed into DSP mul_ln1118_302_fu_5514_p2.
DSP Report: Generating DSP add_ln703_284_reg_37661294_reg, operation Mode is: PCIN+A2*(B:0x2cb).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_284_reg_37661294_reg.
DSP Report: register add_ln703_284_reg_37661294_reg is absorbed into DSP add_ln703_284_reg_37661294_reg.
DSP Report: operator add_ln703_284_fu_37603420_p2 is absorbed into DSP add_ln703_284_reg_37661294_reg.
DSP Report: operator mul_ln1118_244_fu_5201_p2 is absorbed into DSP add_ln703_284_reg_37661294_reg.
DSP Report: Generating DSP mul_ln1118_217_reg_11451384_reg, operation Mode is: (A2*(B:0x3fdab))'.
DSP Report: register mul_ln1118_217_reg_11451384_reg is absorbed into DSP mul_ln1118_217_reg_11451384_reg.
DSP Report: register mul_ln1118_217_reg_11451384_reg is absorbed into DSP mul_ln1118_217_reg_11451384_reg.
DSP Report: operator mul_ln1118_217_fu_3572_p2 is absorbed into DSP mul_ln1118_217_reg_11451384_reg.
DSP Report: Generating DSP mul_ln1118_269_fu_6109_p2, operation Mode is: A''*(B:0x3fddb).
DSP Report: register mul_ln1118_269_fu_6109_p2 is absorbed into DSP mul_ln1118_269_fu_6109_p2.
DSP Report: register mul_ln1118_269_fu_6109_p2 is absorbed into DSP mul_ln1118_269_fu_6109_p2.
DSP Report: operator mul_ln1118_269_fu_6109_p2 is absorbed into DSP mul_ln1118_269_fu_6109_p2.
DSP Report: Generating DSP mul_ln1118_137_reg_11451147_reg, operation Mode is: (A2*(B:0x3fe75))'.
DSP Report: register mul_ln1118_137_reg_11451147_reg is absorbed into DSP mul_ln1118_137_reg_11451147_reg.
DSP Report: register mul_ln1118_137_reg_11451147_reg is absorbed into DSP mul_ln1118_137_reg_11451147_reg.
DSP Report: operator mul_ln1118_137_fu_3504_p2 is absorbed into DSP mul_ln1118_137_reg_11451147_reg.
DSP Report: Generating DSP mul_ln1118_187_fu_4160_p2, operation Mode is: A2*(B:0x3ff96).
DSP Report: register mul_ln1118_187_fu_4160_p2 is absorbed into DSP mul_ln1118_187_fu_4160_p2.
DSP Report: operator mul_ln1118_187_fu_4160_p2 is absorbed into DSP mul_ln1118_187_fu_4160_p2.
DSP Report: Generating DSP add_ln703_171_reg_37661129_reg, operation Mode is: C+A2*(B:0xb9).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_171_reg_37661129_reg.
DSP Report: register add_ln703_171_reg_37661129_reg is absorbed into DSP add_ln703_171_reg_37661129_reg.
DSP Report: operator add_ln703_171_fu_37602856_p2 is absorbed into DSP add_ln703_171_reg_37661129_reg.
DSP Report: operator mul_ln1118_162_fu_3883_p2 is absorbed into DSP add_ln703_171_reg_37661129_reg.
DSP Report: Generating DSP mul_ln1118_85_fu_6080_p2, operation Mode is: A2*(B:0x7d).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_85_fu_6080_p2.
DSP Report: operator mul_ln1118_85_fu_6080_p2 is absorbed into DSP mul_ln1118_85_fu_6080_p2.
DSP Report: Generating DSP add_ln703_76_fu_37602222_p2, operation Mode is: PCIN+A2*(B:0xbe).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_76_fu_37602222_p2.
DSP Report: operator add_ln703_76_fu_37602222_p2 is absorbed into DSP add_ln703_76_fu_37602222_p2.
DSP Report: operator mul_ln1118_56_fu_2834_p2 is absorbed into DSP add_ln703_76_fu_37602222_p2.
DSP Report: Generating DSP add_ln703_40_fu_37601914_p2, operation Mode is: (C:0x16000)+A2*(B:0x94).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_40_fu_37601914_p2.
DSP Report: operator add_ln703_40_fu_37601914_p2 is absorbed into DSP add_ln703_40_fu_37601914_p2.
DSP Report: operator mul_ln203_6_fu_5795_p2 is absorbed into DSP add_ln703_40_fu_37601914_p2.
DSP Report: Generating DSP add_ln703_76_fu_37602222_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_76_fu_37602222_p2 is absorbed into DSP add_ln703_76_fu_37602222_p2.
DSP Report: Generating DSP add_ln703_598_fu_37630530_p2, operation Mode is: C+A''*(B:0x25a).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_598_fu_37630530_p2.
DSP Report: register data_13_V_read_1_reg_37659890_reg is absorbed into DSP add_ln703_598_fu_37630530_p2.
DSP Report: operator add_ln703_598_fu_37630530_p2 is absorbed into DSP add_ln703_598_fu_37630530_p2.
DSP Report: operator mul_ln1118_385_fu_4570_p2 is absorbed into DSP add_ln703_598_fu_37630530_p2.
DSP Report: Generating DSP mul_ln1118_585_fu_5691_p2, operation Mode is: A2*(B:0x3fe3a).
DSP Report: register mul_ln1118_585_fu_5691_p2 is absorbed into DSP mul_ln1118_585_fu_5691_p2.
DSP Report: operator mul_ln1118_585_fu_5691_p2 is absorbed into DSP mul_ln1118_585_fu_5691_p2.
DSP Report: Generating DSP mul_ln1118_609_fu_3327_p2, operation Mode is: A2*(B:0x3feaf).
DSP Report: register mul_ln1118_609_fu_3327_p2 is absorbed into DSP mul_ln1118_609_fu_3327_p2.
DSP Report: operator mul_ln1118_609_fu_3327_p2 is absorbed into DSP mul_ln1118_609_fu_3327_p2.
DSP Report: Generating DSP mul_ln1118_329_fu_3857_p2, operation Mode is: A2*(B:0x176).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_329_fu_3857_p2.
DSP Report: operator mul_ln1118_329_fu_3857_p2 is absorbed into DSP mul_ln1118_329_fu_3857_p2.
DSP Report: Generating DSP add_ln703_601_fu_37605060_p2, operation Mode is: C+A2*(B:0x3fef2).
DSP Report: register add_ln703_601_fu_37605060_p2 is absorbed into DSP add_ln703_601_fu_37605060_p2.
DSP Report: operator add_ln703_601_fu_37605060_p2 is absorbed into DSP add_ln703_601_fu_37605060_p2.
DSP Report: operator mul_ln1118_721_fu_3816_p2 is absorbed into DSP add_ln703_601_fu_37605060_p2.
DSP Report: Generating DSP mul_ln1118_668_fu_6097_p2, operation Mode is: A''*(B:0x3fd90).
DSP Report: register mul_ln1118_668_fu_6097_p2 is absorbed into DSP mul_ln1118_668_fu_6097_p2.
DSP Report: register mul_ln1118_668_fu_6097_p2 is absorbed into DSP mul_ln1118_668_fu_6097_p2.
DSP Report: operator mul_ln1118_668_fu_6097_p2 is absorbed into DSP mul_ln1118_668_fu_6097_p2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_853_fu_37631783_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_784_reg_37662670_reg[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_784_reg_37662670_reg[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_784_reg_37662670_reg[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_784_reg_37662670_reg[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_784_reg_37662670_reg[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_784_reg_37662670_reg[-1111111106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_789_fu_37605642_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_789_fu_37605642_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_789_fu_37605642_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_789_fu_37605642_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_789_fu_37605642_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_789_fu_37605642_p2[-1111111106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_789_fu_37605642_p2[-1111111105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_853_fu_37631783_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_853_fu_37631783_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_853_fu_37631783_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_853_fu_37631783_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_853_fu_37631783_p2[-1111111106] )
INFO: [Synth 8-3886] merging instance 'add_ln703_853_fu_37631783_p2[-1111111105]' (FD) to 'data_35_V_read_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln703_853_fu_37631783_p2[-1111111104]' (FD) to 'data_35_V_read_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln703_853_fu_37631783_p2[-1111111103]' (FD) to 'data_35_V_read_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln703_853_fu_37631783_p2[-1111111102]' (FD) to 'data_35_V_read_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln703_853_fu_37631783_p2[-1111111101]' (FD) to 'data_35_V_read_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln703_853_fu_37631783_p2[-1111111100]' (FD) to 'data_35_V_read_int_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln703_853_fu_37631783_p2[-1111111099]' (FD) to 'data_35_V_read_int_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln703_853_fu_37631783_p2[-1111111098]' (FD) to 'data_35_V_read_int_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln703_853_fu_37631783_p2[-1111111097]' (FD) to 'data_35_V_read_int_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_853_fu_37631783_p2[-1111111096]' (FD) to 'data_35_V_read_int_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_853_fu_37631783_p2[-1111111095]' (FD) to 'data_35_V_read_int_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'add_ln703_853_fu_37631783_p2[-1111111094]' (FD) to 'data_35_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'add_ln703_853_fu_37631783_p2[-1111111111]__1' (FD) to 'data_35_V_read_int_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'add_ln703_853_fu_37631783_p2[-1111111110]__1' (FD) to 'data_35_V_read_int_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'add_ln703_853_fu_37631783_p2[-1111111109]__1' (FD) to 'data_35_V_read_int_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'add_ln703_853_fu_37631783_p2[-1111111108]__1' (FD) to 'data_35_V_read_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_353_reg_37660137_reg[0]' (FD) to 'data_18_V_read_1_reg_37659882_reg[0]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_353_reg_37660137_reg[1]' (FD) to 'data_18_V_read_1_reg_37659882_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_353_reg_37660137_reg[2]' (FD) to 'data_18_V_read_1_reg_37659882_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_353_reg_37660137_reg[3]' (FD) to 'data_18_V_read_1_reg_37659882_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_353_reg_37660137_reg[4]' (FD) to 'data_18_V_read_1_reg_37659882_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_353_reg_37660137_reg[5]' (FD) to 'data_18_V_read_1_reg_37659882_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_353_reg_37660137_reg[6]' (FD) to 'data_18_V_read_1_reg_37659882_reg[6]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_353_reg_37660137_reg[7]' (FD) to 'data_18_V_read_1_reg_37659882_reg[7]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_353_reg_37660137_reg[8]' (FD) to 'data_18_V_read_1_reg_37659882_reg[8]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_353_reg_37660137_reg[9]' (FD) to 'data_18_V_read_1_reg_37659882_reg[9]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_353_reg_37660137_reg[10]' (FD) to 'data_18_V_read_1_reg_37659882_reg[10]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_353_reg_37660137_reg[11]' (FD) to 'data_18_V_read_1_reg_37659882_reg[11]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_353_reg_37660137_reg[12]' (FD) to 'data_18_V_read_1_reg_37659882_reg[12]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_353_reg_37660137_reg[13]' (FD) to 'data_18_V_read_1_reg_37659882_reg[13]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_353_reg_37660137_reg[14]' (FD) to 'data_18_V_read_1_reg_37659882_reg[14]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_353_reg_37660137_reg[15]' (FD) to 'data_18_V_read_1_reg_37659882_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_344_reg_37661369_reg[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_344_reg_37661369_reg[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_344_reg_37661369_reg[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_344_reg_37661369_reg[-1111111108] )
INFO: [Synth 8-3886] merging instance 'add_ln703_344_reg_37661369_reg[-1111111107]' (FD) to 'add_ln703_344_fu_37603772_p2[-1111111110]'
INFO: [Synth 8-3886] merging instance 'add_ln703_344_reg_37661369_reg[-1111111106]' (FD) to 'add_ln703_344_fu_37603772_p2[-1111111109]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_344_fu_37603772_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_404_reg_37660216_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_404_reg_37660216_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_404_reg_37660216_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_404_reg_37660216_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_404_reg_37660216_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_404_reg_37660216_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_504_reg_37660367_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_504_reg_37660367_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_504_reg_37660367_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_504_reg_37660367_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_504_reg_37660367_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_504_reg_37660367_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_504_reg_37660367_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_198_reg_37660016_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_198_reg_37660016_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_198_reg_37660016_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_198_reg_37660016_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_198_reg_37660016_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_198_reg_37660016_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_546_reg_37660445_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_546_reg_37660445_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_546_reg_37660445_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_546_reg_37660445_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_546_reg_37660445_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_546_reg_37660445_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_853_fu_37631783_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_784_reg_37662670_reg[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_784_reg_37662670_reg[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_784_reg_37662670_reg[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_784_reg_37662670_reg[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_784_reg_37662670_reg[-1111111107]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_784_reg_37662670_reg[-1111111106]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_853_fu_37631783_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_853_fu_37631783_p2[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_853_fu_37631783_p2[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_853_fu_37631783_p2[-1111111107]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_853_fu_37631783_p2[-1111111106]__0 )
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln703_530_reg_37661629_reg' and it is trimmed from '27' to '18' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:21614]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln203_51_reg_37660536_reg' and it is trimmed from '24' to '18' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:21894]
DSP Report: Generating DSP mul_ln1118_1120_fu_5732_p2, operation Mode is: A''*(B:0x3ff3b).
DSP Report: register mul_ln1118_1120_fu_5732_p2 is absorbed into DSP mul_ln1118_1120_fu_5732_p2.
DSP Report: register mul_ln1118_1120_fu_5732_p2 is absorbed into DSP mul_ln1118_1120_fu_5732_p2.
DSP Report: operator mul_ln1118_1120_fu_5732_p2 is absorbed into DSP mul_ln1118_1120_fu_5732_p2.
DSP Report: Generating DSP mul_ln1118_732_fu_5358_p2, operation Mode is: A''*(B:0xb6).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_732_fu_5358_p2.
DSP Report: register zext_ln1118_510_reg_37660377_reg is absorbed into DSP mul_ln1118_732_fu_5358_p2.
DSP Report: operator mul_ln1118_732_fu_5358_p2 is absorbed into DSP mul_ln1118_732_fu_5358_p2.
DSP Report: Generating DSP mul_ln1118_884_fu_3749_p2, operation Mode is: A''*(B:0x3ff8e).
DSP Report: register mul_ln1118_884_fu_3749_p2 is absorbed into DSP mul_ln1118_884_fu_3749_p2.
DSP Report: register mul_ln1118_884_fu_3749_p2 is absorbed into DSP mul_ln1118_884_fu_3749_p2.
DSP Report: operator mul_ln1118_884_fu_3749_p2 is absorbed into DSP mul_ln1118_884_fu_3749_p2.
DSP Report: Generating DSP mul_ln1118_1014_fu_5254_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_1014_fu_5254_p2 is absorbed into DSP mul_ln1118_1014_fu_5254_p2.
DSP Report: register mul_ln1118_1014_fu_5254_p2 is absorbed into DSP mul_ln1118_1014_fu_5254_p2.
DSP Report: operator mul_ln1118_1014_fu_5254_p2 is absorbed into DSP mul_ln1118_1014_fu_5254_p2.
DSP Report: Generating DSP add_ln703_995_fu_37632533_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_995_fu_37632533_p2 is absorbed into DSP add_ln703_995_fu_37632533_p2.
DSP Report: Generating DSP add_ln703_479_fu_37604472_p2, operation Mode is: C'+A2*(B:0x29).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_479_fu_37604472_p2.
DSP Report: register add_ln703_479_fu_37604472_p2 is absorbed into DSP add_ln703_479_fu_37604472_p2.
DSP Report: operator add_ln703_479_fu_37604472_p2 is absorbed into DSP add_ln703_479_fu_37604472_p2.
DSP Report: operator mul_ln1118_473_fu_2892_p2 is absorbed into DSP add_ln703_479_fu_37604472_p2.
DSP Report: Generating DSP mul_ln1118_586_fu_3751_p2, operation Mode is: A2*(B:0x3ffd5).
DSP Report: register mul_ln1118_586_fu_3751_p2 is absorbed into DSP mul_ln1118_586_fu_3751_p2.
DSP Report: operator mul_ln1118_586_fu_3751_p2 is absorbed into DSP mul_ln1118_586_fu_3751_p2.
DSP Report: Generating DSP mul_ln1118_358_fu_3485_p2, operation Mode is: A2*(B:0x72).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_358_fu_3485_p2.
DSP Report: operator mul_ln1118_358_fu_3485_p2 is absorbed into DSP mul_ln1118_358_fu_3485_p2.
DSP Report: Generating DSP add_ln703_477_fu_37604460_p2, operation Mode is: PCIN+A2*(B:0x45).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_477_fu_37604460_p2.
DSP Report: operator add_ln703_477_fu_37604460_p2 is absorbed into DSP add_ln703_477_fu_37604460_p2.
DSP Report: operator mul_ln1118_412_fu_2927_p2 is absorbed into DSP add_ln703_477_fu_37604460_p2.
DSP Report: Generating DSP mul_ln1118_330_fu_5880_p2, operation Mode is: A2*(B:0x6c).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_330_fu_5880_p2.
DSP Report: operator mul_ln1118_330_fu_5880_p2 is absorbed into DSP mul_ln1118_330_fu_5880_p2.
DSP Report: Generating DSP add_ln703_475_fu_37604440_p2, operation Mode is: PCIN+A2*(B:0x86).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_475_fu_37604440_p2.
DSP Report: operator add_ln703_475_fu_37604440_p2 is absorbed into DSP add_ln703_475_fu_37604440_p2.
DSP Report: operator mul_ln1118_443_fu_6218_p2 is absorbed into DSP add_ln703_475_fu_37604440_p2.
DSP Report: Generating DSP mul_ln1118_1119_fu_5816_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_1119_fu_5816_p2 is absorbed into DSP mul_ln1118_1119_fu_5816_p2.
DSP Report: register mul_ln1118_1119_fu_5816_p2 is absorbed into DSP mul_ln1118_1119_fu_5816_p2.
DSP Report: operator mul_ln1118_1119_fu_5816_p2 is absorbed into DSP mul_ln1118_1119_fu_5816_p2.
DSP Report: Generating DSP mul_ln1118_1094_fu_6590_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_1094_fu_6590_p2 is absorbed into DSP mul_ln1118_1094_fu_6590_p2.
DSP Report: register mul_ln1118_1094_fu_6590_p2 is absorbed into DSP mul_ln1118_1094_fu_6590_p2.
DSP Report: operator mul_ln1118_1094_fu_6590_p2 is absorbed into DSP mul_ln1118_1094_fu_6590_p2.
DSP Report: Generating DSP mul_ln1118_670_fu_4379_p2, operation Mode is: A2*(B:0x47).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_670_fu_4379_p2.
DSP Report: operator mul_ln1118_670_fu_4379_p2 is absorbed into DSP mul_ln1118_670_fu_4379_p2.
DSP Report: Generating DSP add_ln703_550_fu_37604844_p2, operation Mode is: PCIN+A2*(B:0x74).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_550_fu_37604844_p2.
DSP Report: operator add_ln703_550_fu_37604844_p2 is absorbed into DSP add_ln703_550_fu_37604844_p2.
DSP Report: operator mul_ln1118_475_fu_4778_p2 is absorbed into DSP add_ln703_550_fu_37604844_p2.
DSP Report: Generating DSP add_ln703_550_fu_37604844_p2, operation Mode is: PCIN+A2*(B:0xc3).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_550_fu_37604844_p2.
DSP Report: operator add_ln703_550_fu_37604844_p2 is absorbed into DSP add_ln703_550_fu_37604844_p2.
DSP Report: operator mul_ln1118_502_fu_2835_p2 is absorbed into DSP add_ln703_550_fu_37604844_p2.
DSP Report: Generating DSP add_ln703_550_reg_37661654_reg, operation Mode is: PCIN+A2*(B:0x75).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_550_reg_37661654_reg.
DSP Report: register add_ln703_550_reg_37661654_reg is absorbed into DSP add_ln703_550_reg_37661654_reg.
DSP Report: operator add_ln703_550_fu_37604844_p2 is absorbed into DSP add_ln703_550_reg_37661654_reg.
DSP Report: operator mul_ln1118_612_fu_3314_p2 is absorbed into DSP add_ln703_550_reg_37661654_reg.
DSP Report: Generating DSP mul_ln1118_360_fu_3841_p2, operation Mode is: A2*(B:0xd3).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_360_fu_3841_p2.
DSP Report: operator mul_ln1118_360_fu_3841_p2 is absorbed into DSP mul_ln1118_360_fu_3841_p2.
DSP Report: Generating DSP add_ln703_546_fu_37604812_p2, operation Mode is: C+A2*(B:0x3ff36).
DSP Report: register add_ln703_546_fu_37604812_p2 is absorbed into DSP add_ln703_546_fu_37604812_p2.
DSP Report: operator add_ln703_546_fu_37604812_p2 is absorbed into DSP add_ln703_546_fu_37604812_p2.
DSP Report: operator mul_ln1118_587_fu_3752_p2 is absorbed into DSP add_ln703_546_fu_37604812_p2.
DSP Report: Generating DSP add_ln703_547_reg_37661649_reg, operation Mode is: C+A2*(B:0x10a).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_547_reg_37661649_reg.
DSP Report: register add_ln703_547_reg_37661649_reg is absorbed into DSP add_ln703_547_reg_37661649_reg.
DSP Report: operator add_ln703_547_fu_37604822_p2 is absorbed into DSP add_ln703_547_reg_37661649_reg.
DSP Report: operator mul_ln1118_640_fu_3132_p2 is absorbed into DSP add_ln703_547_reg_37661649_reg.
DSP Report: Generating DSP add_ln703_3693_fu_37649301_p2, operation Mode is: C+A''*(B:0x3ffcb).
DSP Report: register add_ln703_3693_fu_37649301_p2 is absorbed into DSP add_ln703_3693_fu_37649301_p2.
DSP Report: register add_ln703_3693_fu_37649301_p2 is absorbed into DSP add_ln703_3693_fu_37649301_p2.
DSP Report: operator add_ln703_3693_fu_37649301_p2 is absorbed into DSP add_ln703_3693_fu_37649301_p2.
DSP Report: operator mul_ln1118_2860_fu_5963_p2 is absorbed into DSP add_ln703_3693_fu_37649301_p2.
DSP Report: Generating DSP mul_ln1118_1223_fu_2742_p2, operation Mode is: A''*(B:0x65).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1223_fu_2742_p2.
DSP Report: register data_45_V_read_1_reg_37659582_reg is absorbed into DSP mul_ln1118_1223_fu_2742_p2.
DSP Report: operator mul_ln1118_1223_fu_2742_p2 is absorbed into DSP mul_ln1118_1223_fu_2742_p2.
DSP Report: Generating DSP add_ln703_3055_fu_37645379_p2, operation Mode is: PCIN+A''*(B:0x5f).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_3055_fu_37645379_p2.
DSP Report: register zext_ln1118_510_reg_37660377_reg is absorbed into DSP add_ln703_3055_fu_37645379_p2.
DSP Report: operator add_ln703_3055_fu_37645379_p2 is absorbed into DSP add_ln703_3055_fu_37645379_p2.
DSP Report: operator mul_ln1118_730_fu_4166_p2 is absorbed into DSP add_ln703_3055_fu_37645379_p2.
DSP Report: Generating DSP add_ln703_3055_reg_37664855_reg, operation Mode is: PCIN+A''*(B:0x5a).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_3055_reg_37664855_reg.
DSP Report: register add_ln703_3055_reg_37664855_reg is absorbed into DSP add_ln703_3055_reg_37664855_reg.
DSP Report: register add_ln703_3055_reg_37664855_reg is absorbed into DSP add_ln703_3055_reg_37664855_reg.
DSP Report: operator add_ln703_3055_fu_37645379_p2 is absorbed into DSP add_ln703_3055_reg_37664855_reg.
DSP Report: operator mul_ln1118_882_fu_6471_p2 is absorbed into DSP add_ln703_3055_reg_37664855_reg.
DSP Report: Generating DSP mul_ln1118_582_fu_5518_p2, operation Mode is: A2*(B:0x12e).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_582_fu_5518_p2.
DSP Report: operator mul_ln1118_582_fu_5518_p2 is absorbed into DSP mul_ln1118_582_fu_5518_p2.
DSP Report: Generating DSP add_ln703_1822_fu_37606590_p2, operation Mode is: PCIN+A2*(B:0x10f).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_1822_fu_37606590_p2.
DSP Report: operator add_ln703_1822_fu_37606590_p2 is absorbed into DSP add_ln703_1822_fu_37606590_p2.
DSP Report: operator mul_ln1118_525_fu_3945_p2 is absorbed into DSP add_ln703_1822_fu_37606590_p2.
DSP Report: Generating DSP add_ln703_1822_fu_37606590_p2, operation Mode is: PCIN+A2*(B:0x12b).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_1822_fu_37606590_p2.
DSP Report: operator add_ln703_1822_fu_37606590_p2 is absorbed into DSP add_ln703_1822_fu_37606590_p2.
DSP Report: operator mul_ln1118_326_fu_4430_p2 is absorbed into DSP add_ln703_1822_fu_37606590_p2.
DSP Report: Generating DSP add_ln703_1822_fu_37606590_p2, operation Mode is: PCIN+A2*(B:0x1e2).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_1822_fu_37606590_p2.
DSP Report: operator add_ln703_1822_fu_37606590_p2 is absorbed into DSP add_ln703_1822_fu_37606590_p2.
DSP Report: operator mul_ln1118_1486_fu_5633_p2 is absorbed into DSP add_ln703_1822_fu_37606590_p2.
DSP Report: Generating DSP mul_ln1118_1353_fu_3819_p2, operation Mode is: A''*(B:0x32).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1353_fu_3819_p2.
DSP Report: register zext_ln1118_1006_reg_37660852_reg is absorbed into DSP mul_ln1118_1353_fu_3819_p2.
DSP Report: operator mul_ln1118_1353_fu_3819_p2 is absorbed into DSP mul_ln1118_1353_fu_3819_p2.
DSP Report: Generating DSP add_ln703_1218_fu_37633947_p2, operation Mode is: PCIN+A''*(B:0x3b).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP add_ln703_1218_fu_37633947_p2.
DSP Report: register data_44_V_read_1_reg_37659600_reg is absorbed into DSP add_ln703_1218_fu_37633947_p2.
DSP Report: operator add_ln703_1218_fu_37633947_p2 is absorbed into DSP add_ln703_1218_fu_37633947_p2.
DSP Report: operator mul_ln1118_1209_fu_4741_p2 is absorbed into DSP add_ln703_1218_fu_37633947_p2.
DSP Report: Generating DSP mul_ln1118_1287_fu_6478_p2, operation Mode is: A''*(B:0x68).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1287_fu_6478_p2.
DSP Report: register data_47_V_read_1_reg_37659553_reg is absorbed into DSP mul_ln1118_1287_fu_6478_p2.
DSP Report: operator mul_ln1118_1287_fu_6478_p2 is absorbed into DSP mul_ln1118_1287_fu_6478_p2.
DSP Report: Generating DSP mul_ln1118_973_fu_3552_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_973_fu_3552_p2 is absorbed into DSP mul_ln1118_973_fu_3552_p2.
DSP Report: register mul_ln1118_973_fu_3552_p2 is absorbed into DSP mul_ln1118_973_fu_3552_p2.
DSP Report: operator mul_ln1118_973_fu_3552_p2 is absorbed into DSP mul_ln1118_973_fu_3552_p2.
DSP Report: Generating DSP add_ln703_1217_reg_37662955_reg, operation Mode is: (PCIN+A:B+C')'.
DSP Report: register add_ln703_1217_reg_37662955_reg is absorbed into DSP add_ln703_1217_reg_37662955_reg.
DSP Report: register add_ln703_1217_reg_37662955_reg is absorbed into DSP add_ln703_1217_reg_37662955_reg.
DSP Report: operator add_ln703_1217_fu_37633941_p2 is absorbed into DSP add_ln703_1217_reg_37662955_reg.
DSP Report: Generating DSP mul_ln1118_755_fu_5260_p2, operation Mode is: A''*(B:0x3feeb).
DSP Report: register mul_ln1118_755_fu_5260_p2 is absorbed into DSP mul_ln1118_755_fu_5260_p2.
DSP Report: register mul_ln1118_755_fu_5260_p2 is absorbed into DSP mul_ln1118_755_fu_5260_p2.
DSP Report: operator mul_ln1118_755_fu_5260_p2 is absorbed into DSP mul_ln1118_755_fu_5260_p2.
DSP Report: Generating DSP add_ln703_1379_fu_37634959_p2, operation Mode is: C+A''*(B:0x268).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_1379_fu_37634959_p2.
DSP Report: register zext_ln1118_452_reg_37660290_reg is absorbed into DSP add_ln703_1379_fu_37634959_p2.
DSP Report: operator add_ln703_1379_fu_37634959_p2 is absorbed into DSP add_ln703_1379_fu_37634959_p2.
DSP Report: operator mul_ln1118_646_fu_6050_p2 is absorbed into DSP add_ln703_1379_fu_37634959_p2.
DSP Report: Generating DSP mul_ln1118_855_fu_3296_p2, operation Mode is: A''*(B:0x152).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP mul_ln1118_855_fu_3296_p2.
DSP Report: register zext_ln1118_617_reg_37660541_reg is absorbed into DSP mul_ln1118_855_fu_3296_p2.
DSP Report: operator mul_ln1118_855_fu_3296_p2 is absorbed into DSP mul_ln1118_855_fu_3296_p2.
DSP Report: Generating DSP add_ln703_1385_fu_37635001_p2, operation Mode is: PCIN+A''*(B:0x197).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_1385_fu_37635001_p2.
DSP Report: register zext_ln1118_434_reg_37660253_reg is absorbed into DSP add_ln703_1385_fu_37635001_p2.
DSP Report: operator add_ln703_1385_fu_37635001_p2 is absorbed into DSP add_ln703_1385_fu_37635001_p2.
DSP Report: operator mul_ln1118_618_fu_4650_p2 is absorbed into DSP add_ln703_1385_fu_37635001_p2.
DSP Report: Generating DSP add_ln703_1385_reg_37663130_reg, operation Mode is: PCIN+A''*(B:0x126).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_1385_reg_37663130_reg.
DSP Report: register data_30_V_read_1_reg_37659801_reg is absorbed into DSP add_ln703_1385_reg_37663130_reg.
DSP Report: register add_ln703_1385_reg_37663130_reg is absorbed into DSP add_ln703_1385_reg_37663130_reg.
DSP Report: operator add_ln703_1385_fu_37635001_p2 is absorbed into DSP add_ln703_1385_reg_37663130_reg.
DSP Report: operator mul_ln1118_829_fu_4519_p2 is absorbed into DSP add_ln703_1385_reg_37663130_reg.
DSP Report: Generating DSP mul_ln1118_564_fu_3390_p2, operation Mode is: A''*(B:0x153).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_564_fu_3390_p2.
DSP Report: register zext_ln1118_394_reg_37660195_reg is absorbed into DSP mul_ln1118_564_fu_3390_p2.
DSP Report: operator mul_ln1118_564_fu_3390_p2 is absorbed into DSP mul_ln1118_564_fu_3390_p2.
DSP Report: Generating DSP add_ln703_1382_fu_37634975_p2, operation Mode is: C+A''*(B:0x3feb1).
DSP Report: register add_ln703_1382_fu_37634975_p2 is absorbed into DSP add_ln703_1382_fu_37634975_p2.
DSP Report: register add_ln703_1382_fu_37634975_p2 is absorbed into DSP add_ln703_1382_fu_37634975_p2.
DSP Report: operator add_ln703_1382_fu_37634975_p2 is absorbed into DSP add_ln703_1382_fu_37634975_p2.
DSP Report: operator mul_ln1118_1497_fu_4549_p2 is absorbed into DSP add_ln703_1382_fu_37634975_p2.
DSP Report: Generating DSP mul_ln1118_1468_fu_5363_p2, operation Mode is: A''*(B:0x3fe05).
DSP Report: register mul_ln1118_1468_fu_5363_p2 is absorbed into DSP mul_ln1118_1468_fu_5363_p2.
DSP Report: register mul_ln1118_1468_fu_5363_p2 is absorbed into DSP mul_ln1118_1468_fu_5363_p2.
DSP Report: operator mul_ln1118_1468_fu_5363_p2 is absorbed into DSP mul_ln1118_1468_fu_5363_p2.
DSP Report: Generating DSP mul_ln1118_1339_fu_3392_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_1339_fu_3392_p2 is absorbed into DSP mul_ln1118_1339_fu_3392_p2.
DSP Report: register mul_ln1118_1339_fu_3392_p2 is absorbed into DSP mul_ln1118_1339_fu_3392_p2.
DSP Report: operator mul_ln1118_1339_fu_3392_p2 is absorbed into DSP mul_ln1118_1339_fu_3392_p2.
DSP Report: Generating DSP mul_ln1118_1438_fu_3703_p2, operation Mode is: A''*(B:0x3ff22).
DSP Report: register mul_ln1118_1438_fu_3703_p2 is absorbed into DSP mul_ln1118_1438_fu_3703_p2.
DSP Report: register mul_ln1118_1438_fu_3703_p2 is absorbed into DSP mul_ln1118_1438_fu_3703_p2.
DSP Report: operator mul_ln1118_1438_fu_3703_p2 is absorbed into DSP mul_ln1118_1438_fu_3703_p2.
DSP Report: Generating DSP mul_ln1118_879_fu_3658_p2, operation Mode is: A2*(B:0x86).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP mul_ln1118_879_fu_3658_p2.
DSP Report: operator mul_ln1118_879_fu_3658_p2 is absorbed into DSP mul_ln1118_879_fu_3658_p2.
DSP Report: Generating DSP add_ln703_1394_reg_37662174_reg, operation Mode is: (PCIN+A2:B2+C')'.
DSP Report: register add_ln703_1394_reg_37662174_reg is absorbed into DSP add_ln703_1394_reg_37662174_reg.
DSP Report: register add_ln703_1394_reg_37662174_reg is absorbed into DSP add_ln703_1394_reg_37662174_reg.
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_1394_reg_37662174_reg.
DSP Report: register add_ln703_1394_reg_37662174_reg is absorbed into DSP add_ln703_1394_reg_37662174_reg.
DSP Report: operator add_ln703_1394_fu_37606486_p2 is absorbed into DSP add_ln703_1394_reg_37662174_reg.
DSP Report: Generating DSP mul_ln1118_1040_fu_4436_p2, operation Mode is: A''*(B:0x3ff57).
DSP Report: register mul_ln1118_1040_fu_4436_p2 is absorbed into DSP mul_ln1118_1040_fu_4436_p2.
DSP Report: register mul_ln1118_1040_fu_4436_p2 is absorbed into DSP mul_ln1118_1040_fu_4436_p2.
DSP Report: operator mul_ln1118_1040_fu_4436_p2 is absorbed into DSP mul_ln1118_1040_fu_4436_p2.
DSP Report: Generating DSP mul_ln1118_675_fu_6285_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_675_fu_6285_p2 is absorbed into DSP mul_ln1118_675_fu_6285_p2.
DSP Report: register mul_ln1118_675_fu_6285_p2 is absorbed into DSP mul_ln1118_675_fu_6285_p2.
DSP Report: operator mul_ln1118_675_fu_6285_p2 is absorbed into DSP mul_ln1118_675_fu_6285_p2.
DSP Report: Generating DSP mul_ln1118_594_fu_2989_p2, operation Mode is: A''*(B:0x3ff38).
DSP Report: register mul_ln1118_594_fu_2989_p2 is absorbed into DSP mul_ln1118_594_fu_2989_p2.
DSP Report: register mul_ln1118_594_fu_2989_p2 is absorbed into DSP mul_ln1118_594_fu_2989_p2.
DSP Report: operator mul_ln1118_594_fu_2989_p2 is absorbed into DSP mul_ln1118_594_fu_2989_p2.
DSP Report: Generating DSP add_ln703_1388_fu_37635007_p2, operation Mode is: C+A''*(B:0x171).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_1388_fu_37635007_p2.
DSP Report: register zext_ln1118_781_reg_37660727_reg is absorbed into DSP add_ln703_1388_fu_37635007_p2.
DSP Report: operator add_ln703_1388_fu_37635007_p2 is absorbed into DSP add_ln703_1388_fu_37635007_p2.
DSP Report: operator mul_ln1118_1071_fu_5848_p2 is absorbed into DSP add_ln703_1388_fu_37635007_p2.
DSP Report: Generating DSP mul_ln1118_714_fu_5665_p2, operation Mode is: A''*(B:0xd7).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_714_fu_5665_p2.
DSP Report: register zext_ln1118_493_reg_37660344_reg is absorbed into DSP mul_ln1118_714_fu_5665_p2.
DSP Report: operator mul_ln1118_714_fu_5665_p2 is absorbed into DSP mul_ln1118_714_fu_5665_p2.
DSP Report: Generating DSP add_ln703_1081_fu_37633075_p2, operation Mode is: C+A''*(B:0x3fec1).
DSP Report: register add_ln703_1081_fu_37633075_p2 is absorbed into DSP add_ln703_1081_fu_37633075_p2.
DSP Report: register add_ln703_1081_fu_37633075_p2 is absorbed into DSP add_ln703_1081_fu_37633075_p2.
DSP Report: operator add_ln703_1081_fu_37633075_p2 is absorbed into DSP add_ln703_1081_fu_37633075_p2.
DSP Report: operator mul_ln1118_1131_fu_6239_p2 is absorbed into DSP add_ln703_1081_fu_37633075_p2.
DSP Report: Generating DSP mul_ln1118_741_fu_6185_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_741_fu_6185_p2 is absorbed into DSP mul_ln1118_741_fu_6185_p2.
DSP Report: register mul_ln1118_741_fu_6185_p2 is absorbed into DSP mul_ln1118_741_fu_6185_p2.
DSP Report: operator mul_ln1118_741_fu_6185_p2 is absorbed into DSP mul_ln1118_741_fu_6185_p2.
DSP Report: Generating DSP add_ln703_1084_fu_37633101_p2, operation Mode is: C+A''*(B:0x9a).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_1084_fu_37633101_p2.
DSP Report: register data_38_V_read_1_reg_37659695_reg is absorbed into DSP add_ln703_1084_fu_37633101_p2.
DSP Report: operator add_ln703_1084_fu_37633101_p2 is absorbed into DSP add_ln703_1084_fu_37633101_p2.
DSP Report: operator mul_ln1118_1054_fu_4762_p2 is absorbed into DSP add_ln703_1084_fu_37633101_p2.
DSP Report: Generating DSP mul_ln1118_942_fu_2965_p2, operation Mode is: A''*(B:0xc4).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_942_fu_2965_p2.
DSP Report: register zext_ln1118_684_reg_37660621_reg is absorbed into DSP mul_ln1118_942_fu_2965_p2.
DSP Report: operator mul_ln1118_942_fu_2965_p2 is absorbed into DSP mul_ln1118_942_fu_2965_p2.
DSP Report: Generating DSP add_ln703_1083_fu_37633091_p2, operation Mode is: PCIN+A''*(B:0x86).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_1083_fu_37633091_p2.
DSP Report: register data_29_V_read_1_reg_37659817_reg is absorbed into DSP add_ln703_1083_fu_37633091_p2.
DSP Report: operator add_ln703_1083_fu_37633091_p2 is absorbed into DSP add_ln703_1083_fu_37633091_p2.
DSP Report: operator mul_ln1118_815_fu_5583_p2 is absorbed into DSP add_ln703_1083_fu_37633091_p2.
DSP Report: Generating DSP mul_ln1118_1107_fu_4308_p2, operation Mode is: A''*(B:0x3feb8).
DSP Report: register mul_ln1118_1107_fu_4308_p2 is absorbed into DSP mul_ln1118_1107_fu_4308_p2.
DSP Report: register mul_ln1118_1107_fu_4308_p2 is absorbed into DSP mul_ln1118_1107_fu_4308_p2.
DSP Report: operator mul_ln1118_1107_fu_4308_p2 is absorbed into DSP mul_ln1118_1107_fu_4308_p2.
DSP Report: Generating DSP mul_ln1118_790_fu_3253_p2, operation Mode is: A2*(B:0x1b).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_790_fu_3253_p2.
DSP Report: operator mul_ln1118_790_fu_3253_p2 is absorbed into DSP mul_ln1118_790_fu_3253_p2.
DSP Report: Generating DSP add_ln703_1093_reg_37662104_reg, operation Mode is: C+A2*(B:0x3ffe9).
DSP Report: register add_ln703_1093_reg_37662104_reg is absorbed into DSP add_ln703_1093_reg_37662104_reg.
DSP Report: register add_ln703_1093_reg_37662104_reg is absorbed into DSP add_ln703_1093_reg_37662104_reg.
DSP Report: operator add_ln703_1093_fu_37606332_p2 is absorbed into DSP add_ln703_1093_reg_37662104_reg.
DSP Report: operator mul_ln1118_1204_fu_4599_p2 is absorbed into DSP add_ln703_1093_reg_37662104_reg.
DSP Report: Generating DSP mul_ln1118_1281_fu_4918_p2, operation Mode is: A''*(B:0x3b).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1281_fu_4918_p2.
DSP Report: register zext_ln1118_939_reg_37660788_reg is absorbed into DSP mul_ln1118_1281_fu_4918_p2.
DSP Report: operator mul_ln1118_1281_fu_4918_p2 is absorbed into DSP mul_ln1118_1281_fu_4918_p2.
DSP Report: Generating DSP add_ln703_1091_fu_37633157_p2, operation Mode is: PCIN+A''*(B:0x2c).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_1091_fu_37633157_p2.
DSP Report: register zext_ln1118_781_reg_37660727_reg is absorbed into DSP add_ln703_1091_fu_37633157_p2.
DSP Report: operator add_ln703_1091_fu_37633157_p2 is absorbed into DSP add_ln703_1091_fu_37633157_p2.
DSP Report: operator mul_ln1118_1074_fu_5683_p2 is absorbed into DSP add_ln703_1091_fu_37633157_p2.
DSP Report: Generating DSP add_ln703_1091_fu_37633157_p2, operation Mode is: PCIN+A''*(B:0x2e).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_1091_fu_37633157_p2.
DSP Report: register data_42_V_read_1_reg_37659633_reg is absorbed into DSP add_ln703_1091_fu_37633157_p2.
DSP Report: operator add_ln703_1091_fu_37633157_p2 is absorbed into DSP add_ln703_1091_fu_37633157_p2.
DSP Report: operator mul_ln1118_1155_fu_5506_p2 is absorbed into DSP add_ln703_1091_fu_37633157_p2.
DSP Report: Generating DSP mul_ln1118_1255_fu_6332_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_1255_fu_6332_p2 is absorbed into DSP mul_ln1118_1255_fu_6332_p2.
DSP Report: register mul_ln1118_1255_fu_6332_p2 is absorbed into DSP mul_ln1118_1255_fu_6332_p2.
DSP Report: operator mul_ln1118_1255_fu_6332_p2 is absorbed into DSP mul_ln1118_1255_fu_6332_p2.
DSP Report: Generating DSP add_ln703_1088_fu_37633127_p2, operation Mode is: C+A''*(B:0x72).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_1088_fu_37633127_p2.
DSP Report: register data_43_V_read_1_reg_37659617_reg is absorbed into DSP add_ln703_1088_fu_37633127_p2.
DSP Report: operator add_ln703_1088_fu_37633127_p2 is absorbed into DSP add_ln703_1088_fu_37633127_p2.
DSP Report: operator mul_ln1118_1180_fu_3905_p2 is absorbed into DSP add_ln703_1088_fu_37633127_p2.
DSP Report: Generating DSP add_ln703_1089_fu_37633137_p2, operation Mode is: PCIN+A''*(B:0x52).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_1089_fu_37633137_p2.
DSP Report: register add_ln703_3055_reg_37664855_reg is absorbed into DSP add_ln703_1089_fu_37633137_p2.
DSP Report: operator add_ln703_1089_fu_37633137_p2 is absorbed into DSP add_ln703_1089_fu_37633137_p2.
DSP Report: operator mul_ln1118_891_fu_6140_p2 is absorbed into DSP add_ln703_1089_fu_37633137_p2.
DSP Report: Generating DSP mul_ln1118_994_reg_11452836_reg, operation Mode is: (A2*(B:0x3fe44))'.
DSP Report: register mul_ln1118_994_reg_11452836_reg is absorbed into DSP mul_ln1118_994_reg_11452836_reg.
DSP Report: register mul_ln1118_994_reg_11452836_reg is absorbed into DSP mul_ln1118_994_reg_11452836_reg.
DSP Report: operator mul_ln1118_994_fu_5593_p2 is absorbed into DSP mul_ln1118_994_reg_11452836_reg.
DSP Report: Generating DSP mul_ln1118_866_fu_6082_p2, operation Mode is: A''*(B:0x3feee).
DSP Report: register mul_ln1118_866_fu_6082_p2 is absorbed into DSP mul_ln1118_866_fu_6082_p2.
DSP Report: register mul_ln1118_866_fu_6082_p2 is absorbed into DSP mul_ln1118_866_fu_6082_p2.
DSP Report: operator mul_ln1118_866_fu_6082_p2 is absorbed into DSP mul_ln1118_866_fu_6082_p2.
DSP Report: Generating DSP mul_ln1118_522_fu_3575_p2, operation Mode is: A2*(B:0x13d).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_522_fu_3575_p2.
DSP Report: operator mul_ln1118_522_fu_3575_p2 is absorbed into DSP mul_ln1118_522_fu_3575_p2.
DSP Report: Generating DSP add_ln703_418_reg_37661469_reg, operation Mode is: PCIN+A2*(B:0x130).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_418_reg_37661469_reg.
DSP Report: register add_ln703_418_reg_37661469_reg is absorbed into DSP add_ln703_418_reg_37661469_reg.
DSP Report: operator add_ln703_418_fu_37604148_p2 is absorbed into DSP add_ln703_418_reg_37661469_reg.
DSP Report: operator mul_ln1118_435_fu_6481_p2 is absorbed into DSP add_ln703_418_reg_37661469_reg.
DSP Report: Generating DSP mul_ln1118_466_fu_4874_p2, operation Mode is: A2*(B:0x3ffa7).
DSP Report: register mul_ln1118_466_fu_4874_p2 is absorbed into DSP mul_ln1118_466_fu_4874_p2.
DSP Report: operator mul_ln1118_466_fu_4874_p2 is absorbed into DSP mul_ln1118_466_fu_4874_p2.
DSP Report: Generating DSP add_ln703_421_fu_37604160_p2, operation Mode is: C+A2*(B:0xaa).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_421_fu_37604160_p2.
DSP Report: operator add_ln703_421_fu_37604160_p2 is absorbed into DSP add_ln703_421_fu_37604160_p2.
DSP Report: operator mul_ln1118_404_fu_6419_p2 is absorbed into DSP add_ln703_421_fu_37604160_p2.
DSP Report: Generating DSP mul_ln1118_379_fu_4367_p2, operation Mode is: A2*(B:0x3ff6f).
DSP Report: register mul_ln1118_379_fu_4367_p2 is absorbed into DSP mul_ln1118_379_fu_4367_p2.
DSP Report: operator mul_ln1118_379_fu_4367_p2 is absorbed into DSP mul_ln1118_379_fu_4367_p2.
DSP Report: Generating DSP mul_ln1118_323_fu_5372_p2, operation Mode is: A2*(B:0xbd).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_323_fu_5372_p2.
DSP Report: operator mul_ln1118_323_fu_5372_p2 is absorbed into DSP mul_ln1118_323_fu_5372_p2.
DSP Report: Generating DSP mul_ln1118_495_fu_6373_p2, operation Mode is: A2*(B:0x3ff30).
DSP Report: register mul_ln1118_495_fu_6373_p2 is absorbed into DSP mul_ln1118_495_fu_6373_p2.
DSP Report: operator mul_ln1118_495_fu_6373_p2 is absorbed into DSP mul_ln1118_495_fu_6373_p2.
DSP Report: Generating DSP add_ln703_279_reg_37661284_reg, operation Mode is: C+A2*(B:0x146).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_279_reg_37661284_reg.
DSP Report: register add_ln703_279_reg_37661284_reg is absorbed into DSP add_ln703_279_reg_37661284_reg.
DSP Report: operator add_ln703_279_fu_37603398_p2 is absorbed into DSP add_ln703_279_reg_37661284_reg.
DSP Report: operator mul_ln1118_210_fu_4912_p2 is absorbed into DSP add_ln703_279_reg_37661284_reg.
DSP Report: Generating DSP mul_ln1118_349_reg_11451763_reg, operation Mode is: (A2*(B:0x3fed5))'.
DSP Report: register mul_ln1118_349_reg_11451763_reg is absorbed into DSP mul_ln1118_349_reg_11451763_reg.
DSP Report: register mul_ln1118_349_reg_11451763_reg is absorbed into DSP mul_ln1118_349_reg_11451763_reg.
DSP Report: operator mul_ln1118_349_fu_6489_p2 is absorbed into DSP mul_ln1118_349_reg_11451763_reg.
DSP Report: Generating DSP mul_ln1118_294_fu_5566_p2, operation Mode is: A2*(B:0x3ffe3).
DSP Report: register mul_ln1118_294_fu_5566_p2 is absorbed into DSP mul_ln1118_294_fu_5566_p2.
DSP Report: operator mul_ln1118_294_fu_5566_p2 is absorbed into DSP mul_ln1118_294_fu_5566_p2.
DSP Report: Generating DSP add_ln703_280_fu_37603404_p2, operation Mode is: C+A2*(B:0x3ffb4).
DSP Report: register add_ln703_280_fu_37603404_p2 is absorbed into DSP add_ln703_280_fu_37603404_p2.
DSP Report: operator add_ln703_280_fu_37603404_p2 is absorbed into DSP add_ln703_280_fu_37603404_p2.
DSP Report: operator mul_ln1118_237_fu_4524_p2 is absorbed into DSP add_ln703_280_fu_37603404_p2.
DSP Report: Generating DSP add_ln703_281_reg_37661289_reg, operation Mode is: C+A2*(B:0xb3).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_281_reg_37661289_reg.
DSP Report: register add_ln703_281_reg_37661289_reg is absorbed into DSP add_ln703_281_reg_37661289_reg.
DSP Report: operator add_ln703_281_fu_37603414_p2 is absorbed into DSP add_ln703_281_reg_37661289_reg.
DSP Report: operator mul_ln1118_261_fu_3262_p2 is absorbed into DSP add_ln703_281_reg_37661289_reg.
DSP Report: Generating DSP add_ln703_417_fu_37629835_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_417_fu_37629835_p2 is absorbed into DSP add_ln703_417_fu_37629835_p2.
DSP Report: Generating DSP add_ln703_425_fu_37629867_p2, operation Mode is: C+A''*(B:0xd8).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_425_fu_37629867_p2.
DSP Report: register zext_ln1118_375_reg_37660161_reg is absorbed into DSP add_ln703_425_fu_37629867_p2.
DSP Report: operator add_ln703_425_fu_37629867_p2 is absorbed into DSP add_ln703_425_fu_37629867_p2.
DSP Report: operator mul_ln1118_547_fu_6290_p2 is absorbed into DSP add_ln703_425_fu_37629867_p2.
DSP Report: Generating DSP mul_ln1118_604_fu_3400_p2, operation Mode is: A''*(B:0x2a).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_604_fu_3400_p2.
DSP Report: register zext_ln1118_413_reg_37660221_reg is absorbed into DSP mul_ln1118_604_fu_3400_p2.
DSP Report: operator mul_ln1118_604_fu_3400_p2 is absorbed into DSP mul_ln1118_604_fu_3400_p2.
DSP Report: Generating DSP add_ln703_511_fu_37630168_p2, operation Mode is: C+A''*(B:0x3ff58).
DSP Report: register add_ln703_511_fu_37630168_p2 is absorbed into DSP add_ln703_511_fu_37630168_p2.
DSP Report: register add_ln703_511_fu_37630168_p2 is absorbed into DSP add_ln703_511_fu_37630168_p2.
DSP Report: operator add_ln703_511_fu_37630168_p2 is absorbed into DSP add_ln703_511_fu_37630168_p2.
DSP Report: operator mul_ln1118_629_fu_5107_p2 is absorbed into DSP add_ln703_511_fu_37630168_p2.
DSP Report: Generating DSP add_ln703_512_fu_37630178_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_512_fu_37630178_p2 is absorbed into DSP add_ln703_512_fu_37630178_p2.
DSP Report: Generating DSP mul_ln1118_1022_fu_4000_p2, operation Mode is: A''*(B:0xa6).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1022_fu_4000_p2.
DSP Report: register data_37_V_read_1_reg_37659707_reg is absorbed into DSP mul_ln1118_1022_fu_4000_p2.
DSP Report: operator mul_ln1118_1022_fu_4000_p2 is absorbed into DSP mul_ln1118_1022_fu_4000_p2.
DSP Report: Generating DSP add_ln703_1027_fu_37632708_p2, operation Mode is: PCIN+A''*(B:0x92).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_1027_fu_37632708_p2.
DSP Report: register data_38_V_read_1_reg_37659695_reg is absorbed into DSP add_ln703_1027_fu_37632708_p2.
DSP Report: operator add_ln703_1027_fu_37632708_p2 is absorbed into DSP add_ln703_1027_fu_37632708_p2.
DSP Report: operator mul_ln1118_1052_fu_6199_p2 is absorbed into DSP add_ln703_1027_fu_37632708_p2.
DSP Report: Generating DSP mul_ln1118_967_fu_3340_p2, operation Mode is: A''*(B:0xbc).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_967_fu_3340_p2.
DSP Report: register zext_ln1118_705_reg_37660662_reg is absorbed into DSP mul_ln1118_967_fu_3340_p2.
DSP Report: operator mul_ln1118_967_fu_3340_p2 is absorbed into DSP mul_ln1118_967_fu_3340_p2.
DSP Report: Generating DSP add_ln703_1025_fu_37632688_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1025_fu_37632688_p2 is absorbed into DSP add_ln703_1025_fu_37632688_p2.
DSP Report: register add_ln703_1025_fu_37632688_p2 is absorbed into DSP add_ln703_1025_fu_37632688_p2.
DSP Report: register add_ln703_1025_fu_37632688_p2 is absorbed into DSP add_ln703_1025_fu_37632688_p2.
DSP Report: register add_ln703_1025_fu_37632688_p2 is absorbed into DSP add_ln703_1025_fu_37632688_p2.
DSP Report: register add_ln703_1025_fu_37632688_p2 is absorbed into DSP add_ln703_1025_fu_37632688_p2.
DSP Report: operator add_ln703_1025_fu_37632688_p2 is absorbed into DSP add_ln703_1025_fu_37632688_p2.
DSP Report: Generating DSP mul_ln1118_1618_fu_5263_p2, operation Mode is: A''*(B:0xb2).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1618_fu_5263_p2.
DSP Report: register data_61_V_read_1_reg_37659328_reg is absorbed into DSP mul_ln1118_1618_fu_5263_p2.
DSP Report: operator mul_ln1118_1618_fu_5263_p2 is absorbed into DSP mul_ln1118_1618_fu_5263_p2.
DSP Report: Generating DSP mul_ln1118_812_fu_4798_p2, operation Mode is: A''*(B:0x3ff8b).
DSP Report: register mul_ln1118_812_fu_4798_p2 is absorbed into DSP mul_ln1118_812_fu_4798_p2.
DSP Report: register mul_ln1118_812_fu_4798_p2 is absorbed into DSP mul_ln1118_812_fu_4798_p2.
DSP Report: operator mul_ln1118_812_fu_4798_p2 is absorbed into DSP mul_ln1118_812_fu_4798_p2.
DSP Report: Generating DSP mul_ln1118_863_fu_3302_p2, operation Mode is: A''*(B:0x3ff9b).
DSP Report: register mul_ln1118_863_fu_3302_p2 is absorbed into DSP mul_ln1118_863_fu_3302_p2.
DSP Report: register mul_ln1118_863_fu_3302_p2 is absorbed into DSP mul_ln1118_863_fu_3302_p2.
DSP Report: operator mul_ln1118_863_fu_3302_p2 is absorbed into DSP mul_ln1118_863_fu_3302_p2.
DSP Report: Generating DSP add_ln703_1494_fu_37635710_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1494_fu_37635710_p2 is absorbed into DSP add_ln703_1494_fu_37635710_p2.
DSP Report: Generating DSP mul_ln1118_1368_fu_4476_p2, operation Mode is: A''*(B:0xa5).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1368_fu_4476_p2.
DSP Report: register data_51_V_read_1_reg_37659493_reg is absorbed into DSP mul_ln1118_1368_fu_4476_p2.
DSP Report: operator mul_ln1118_1368_fu_4476_p2 is absorbed into DSP mul_ln1118_1368_fu_4476_p2.
DSP Report: Generating DSP add_ln703_1492_fu_37635694_p2, operation Mode is: PCIN+A''*(B:0xba).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_1492_fu_37635694_p2.
DSP Report: register data_27_V_read_1_reg_37659840_reg is absorbed into DSP add_ln703_1492_fu_37635694_p2.
DSP Report: operator add_ln703_1492_fu_37635694_p2 is absorbed into DSP add_ln703_1492_fu_37635694_p2.
DSP Report: operator mul_ln1118_763_fu_3542_p2 is absorbed into DSP add_ln703_1492_fu_37635694_p2.
DSP Report: Generating DSP add_ln703_1492_fu_37635694_p2, operation Mode is: PCIN+A''*(B:0x86).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_1492_fu_37635694_p2.
DSP Report: register zext_ln1118_684_reg_37660621_reg is absorbed into DSP add_ln703_1492_fu_37635694_p2.
DSP Report: operator add_ln703_1492_fu_37635694_p2 is absorbed into DSP add_ln703_1492_fu_37635694_p2.
DSP Report: operator mul_ln1118_938_fu_5762_p2 is absorbed into DSP add_ln703_1492_fu_37635694_p2.
DSP Report: Generating DSP mul_ln1118_1448_fu_5290_p2, operation Mode is: A''*(B:0x3ff4c).
DSP Report: register mul_ln1118_1448_fu_5290_p2 is absorbed into DSP mul_ln1118_1448_fu_5290_p2.
DSP Report: register mul_ln1118_1448_fu_5290_p2 is absorbed into DSP mul_ln1118_1448_fu_5290_p2.
DSP Report: operator mul_ln1118_1448_fu_5290_p2 is absorbed into DSP mul_ln1118_1448_fu_5290_p2.
DSP Report: Generating DSP mul_ln1118_1646_fu_4447_p2, operation Mode is: A''*(B:0x3ff42).
DSP Report: register mul_ln1118_1646_fu_4447_p2 is absorbed into DSP mul_ln1118_1646_fu_4447_p2.
DSP Report: register mul_ln1118_1646_fu_4447_p2 is absorbed into DSP mul_ln1118_1646_fu_4447_p2.
DSP Report: operator mul_ln1118_1646_fu_4447_p2 is absorbed into DSP mul_ln1118_1646_fu_4447_p2.
DSP Report: Generating DSP mul_ln1118_1202_fu_3506_p2, operation Mode is: A''*(B:0x3ff69).
DSP Report: register mul_ln1118_1202_fu_3506_p2 is absorbed into DSP mul_ln1118_1202_fu_3506_p2.
DSP Report: register mul_ln1118_1202_fu_3506_p2 is absorbed into DSP mul_ln1118_1202_fu_3506_p2.
DSP Report: operator mul_ln1118_1202_fu_3506_p2 is absorbed into DSP mul_ln1118_1202_fu_3506_p2.
DSP Report: Generating DSP mul_ln1118_1229_fu_4760_p2, operation Mode is: A''*(B:0x3ff0b).
DSP Report: register mul_ln1118_1229_fu_4760_p2 is absorbed into DSP mul_ln1118_1229_fu_4760_p2.
DSP Report: register mul_ln1118_1229_fu_4760_p2 is absorbed into DSP mul_ln1118_1229_fu_4760_p2.
DSP Report: operator mul_ln1118_1229_fu_4760_p2 is absorbed into DSP mul_ln1118_1229_fu_4760_p2.
DSP Report: Generating DSP mul_ln1118_1506_fu_4851_p2, operation Mode is: A''*(B:0x2f).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1506_fu_4851_p2.
DSP Report: register data_56_V_read_1_reg_37659414_reg is absorbed into DSP mul_ln1118_1506_fu_4851_p2.
DSP Report: operator mul_ln1118_1506_fu_4851_p2 is absorbed into DSP mul_ln1118_1506_fu_4851_p2.
DSP Report: Generating DSP add_ln703_1511_fu_37635855_p2, operation Mode is: PCIN+A''*(B:0x2a).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_1511_fu_37635855_p2.
DSP Report: register add_ln703_3055_reg_37664855_reg is absorbed into DSP add_ln703_1511_fu_37635855_p2.
DSP Report: operator add_ln703_1511_fu_37635855_p2 is absorbed into DSP add_ln703_1511_fu_37635855_p2.
DSP Report: operator mul_ln1118_889_fu_3332_p2 is absorbed into DSP add_ln703_1511_fu_37635855_p2.
DSP Report: Generating DSP add_ln703_1511_fu_37635855_p2, operation Mode is: PCIN+A''*(B:0x2b).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_1511_fu_37635855_p2.
DSP Report: register zext_ln1118_980_reg_37660830_reg is absorbed into DSP add_ln703_1511_fu_37635855_p2.
DSP Report: operator add_ln703_1511_fu_37635855_p2 is absorbed into DSP add_ln703_1511_fu_37635855_p2.
DSP Report: operator mul_ln1118_1326_fu_5053_p2 is absorbed into DSP add_ln703_1511_fu_37635855_p2.
DSP Report: Generating DSP mul_ln1118_904_fu_5820_p2, operation Mode is: A2*(B:0x3b).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_904_fu_5820_p2.
DSP Report: operator mul_ln1118_904_fu_5820_p2 is absorbed into DSP mul_ln1118_904_fu_5820_p2.
DSP Report: Generating DSP add_ln703_931_fu_37606134_p2, operation Mode is: PCIN+A2*(B:0x29).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_931_fu_37606134_p2.
DSP Report: operator add_ln703_931_fu_37606134_p2 is absorbed into DSP add_ln703_931_fu_37606134_p2.
DSP Report: operator mul_ln1118_726_fu_3981_p2 is absorbed into DSP add_ln703_931_fu_37606134_p2.
DSP Report: Generating DSP mul_ln1118_828_fu_6398_p2, operation Mode is: A2*(B:0x3ffd6).
DSP Report: register mul_ln1118_828_fu_6398_p2 is absorbed into DSP mul_ln1118_828_fu_6398_p2.
DSP Report: operator mul_ln1118_828_fu_6398_p2 is absorbed into DSP mul_ln1118_828_fu_6398_p2.
DSP Report: Generating DSP mul_ln1118_978_fu_3214_p2, operation Mode is: A2*(B:0x67).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_978_fu_3214_p2.
DSP Report: operator mul_ln1118_978_fu_3214_p2 is absorbed into DSP mul_ln1118_978_fu_3214_p2.
DSP Report: Generating DSP add_ln703_930_reg_37662044_reg, operation Mode is: PCIN+A2*(B:0x73).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_930_reg_37662044_reg.
DSP Report: register add_ln703_930_reg_37662044_reg is absorbed into DSP add_ln703_930_reg_37662044_reg.
DSP Report: operator add_ln703_930_fu_37606128_p2 is absorbed into DSP add_ln703_930_reg_37662044_reg.
DSP Report: operator mul_ln1118_753_fu_4130_p2 is absorbed into DSP add_ln703_930_reg_37662044_reg.
DSP Report: Generating DSP mul_ln1118_673_fu_5122_p2, operation Mode is: A''*(B:0x3ff9b).
DSP Report: register mul_ln1118_673_fu_5122_p2 is absorbed into DSP mul_ln1118_673_fu_5122_p2.
DSP Report: register mul_ln1118_673_fu_5122_p2 is absorbed into DSP mul_ln1118_673_fu_5122_p2.
DSP Report: operator mul_ln1118_673_fu_5122_p2 is absorbed into DSP mul_ln1118_673_fu_5122_p2.
DSP Report: Generating DSP add_ln703_928_fu_37632157_p2, operation Mode is: C+A''*(B:0xf4).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_928_fu_37632157_p2.
DSP Report: register data_37_V_read_1_reg_37659707_reg is absorbed into DSP add_ln703_928_fu_37632157_p2.
DSP Report: operator add_ln703_928_fu_37632157_p2 is absorbed into DSP add_ln703_928_fu_37632157_p2.
DSP Report: operator mul_ln1118_1006_fu_5165_p2 is absorbed into DSP add_ln703_928_fu_37632157_p2.
DSP Report: Generating DSP mul_ln1118_878_fu_5293_p2, operation Mode is: A''*(B:0xa5).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP mul_ln1118_878_fu_5293_p2.
DSP Report: register add_ln703_3055_reg_37664855_reg is absorbed into DSP mul_ln1118_878_fu_5293_p2.
DSP Report: operator mul_ln1118_878_fu_5293_p2 is absorbed into DSP mul_ln1118_878_fu_5293_p2.
DSP Report: Generating DSP add_ln703_927_fu_37632147_p2, operation Mode is: PCIN+A''*(B:0xdd).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_927_fu_37632147_p2.
DSP Report: register data_31_V_read_1_reg_37659789_reg is absorbed into DSP add_ln703_927_fu_37632147_p2.
DSP Report: operator add_ln703_927_fu_37632147_p2 is absorbed into DSP add_ln703_927_fu_37632147_p2.
DSP Report: operator mul_ln1118_853_fu_3701_p2 is absorbed into DSP add_ln703_927_fu_37632147_p2.
DSP Report: Generating DSP mul_ln1118_644_fu_3678_p2, operation Mode is: A''*(B:0x14f).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_644_fu_3678_p2.
DSP Report: register zext_ln1118_452_reg_37660290_reg is absorbed into DSP mul_ln1118_644_fu_3678_p2.
DSP Report: operator mul_ln1118_644_fu_3678_p2 is absorbed into DSP mul_ln1118_644_fu_3678_p2.
DSP Report: Generating DSP mul_ln1118_479_fu_3926_p2, operation Mode is: A2*(B:0x69).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_479_fu_3926_p2.
DSP Report: operator mul_ln1118_479_fu_3926_p2 is absorbed into DSP mul_ln1118_479_fu_3926_p2.
DSP Report: Generating DSP add_ln703_506_fu_37604620_p2, operation Mode is: PCIN+A2*(B:0x5f).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_506_fu_37604620_p2.
DSP Report: operator add_ln703_506_fu_37604620_p2 is absorbed into DSP add_ln703_506_fu_37604620_p2.
DSP Report: operator mul_ln1118_392_fu_4589_p2 is absorbed into DSP add_ln703_506_fu_37604620_p2.
DSP Report: Generating DSP mul_ln1118_419_fu_4790_p2, operation Mode is: A2*(B:0x3ff85).
DSP Report: register mul_ln1118_419_fu_4790_p2 is absorbed into DSP mul_ln1118_419_fu_4790_p2.
DSP Report: operator mul_ln1118_419_fu_4790_p2 is absorbed into DSP mul_ln1118_419_fu_4790_p2.
DSP Report: Generating DSP add_ln703_505_fu_37604610_p2, operation Mode is: C+A2*(B:0xc5).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_505_fu_37604610_p2.
DSP Report: operator add_ln703_505_fu_37604610_p2 is absorbed into DSP add_ln703_505_fu_37604610_p2.
DSP Report: operator mul_ln1118_562_fu_4929_p2 is absorbed into DSP add_ln703_505_fu_37604610_p2.
DSP Report: Generating DSP mul_ln1118_335_fu_4123_p2, operation Mode is: A2*(B:0x3ff61).
DSP Report: register mul_ln1118_335_fu_4123_p2 is absorbed into DSP mul_ln1118_335_fu_4123_p2.
DSP Report: operator mul_ln1118_335_fu_4123_p2 is absorbed into DSP mul_ln1118_335_fu_4123_p2.
DSP Report: Generating DSP add_ln703_498_reg_37661584_reg, operation Mode is: C+A2*(B:0x3fef3).
DSP Report: register add_ln703_498_reg_37661584_reg is absorbed into DSP add_ln703_498_reg_37661584_reg.
DSP Report: register add_ln703_498_reg_37661584_reg is absorbed into DSP add_ln703_498_reg_37661584_reg.
DSP Report: operator add_ln703_498_fu_37604572_p2 is absorbed into DSP add_ln703_498_reg_37661584_reg.
DSP Report: operator mul_ln1118_616_fu_4026_p2 is absorbed into DSP add_ln703_498_reg_37661584_reg.
DSP Report: Generating DSP mul_ln1118_506_fu_3398_p2, operation Mode is: A2*(B:0x3ff6e).
DSP Report: register mul_ln1118_506_fu_3398_p2 is absorbed into DSP mul_ln1118_506_fu_3398_p2.
DSP Report: operator mul_ln1118_506_fu_3398_p2 is absorbed into DSP mul_ln1118_506_fu_3398_p2.
DSP Report: Generating DSP mul_ln1118_592_fu_3756_p2, operation Mode is: A2*(B:0x3ff1f).
DSP Report: register mul_ln1118_592_fu_3756_p2 is absorbed into DSP mul_ln1118_592_fu_3756_p2.
DSP Report: operator mul_ln1118_592_fu_3756_p2 is absorbed into DSP mul_ln1118_592_fu_3756_p2.
DSP Report: Generating DSP mul_ln1118_365_fu_5482_p2, operation Mode is: A2*(B:0x3ff30).
DSP Report: register mul_ln1118_365_fu_5482_p2 is absorbed into DSP mul_ln1118_365_fu_5482_p2.
DSP Report: operator mul_ln1118_365_fu_5482_p2 is absorbed into DSP mul_ln1118_365_fu_5482_p2.
DSP Report: Generating DSP mul_ln1118_534_fu_5738_p2, operation Mode is: A2*(B:0xa2).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_534_fu_5738_p2.
DSP Report: operator mul_ln1118_534_fu_5738_p2 is absorbed into DSP mul_ln1118_534_fu_5738_p2.
DSP Report: Generating DSP add_ln703_503_fu_37604594_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_503_fu_37604594_p2 is absorbed into DSP add_ln703_503_fu_37604594_p2.
DSP Report: register add_ln703_503_fu_37604594_p2 is absorbed into DSP add_ln703_503_fu_37604594_p2.
DSP Report: register add_ln703_503_fu_37604594_p2 is absorbed into DSP add_ln703_503_fu_37604594_p2.
DSP Report: operator add_ln703_503_fu_37604594_p2 is absorbed into DSP add_ln703_503_fu_37604594_p2.
DSP Report: Generating DSP add_ln703_504_reg_37661594_reg, operation Mode is: C+A2*(B:0xdc).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_504_reg_37661594_reg.
DSP Report: register add_ln703_504_reg_37661594_reg is absorbed into DSP add_ln703_504_reg_37661594_reg.
DSP Report: operator add_ln703_504_fu_37604604_p2 is absorbed into DSP add_ln703_504_reg_37661594_reg.
DSP Report: operator mul_ln1118_307_fu_5778_p2 is absorbed into DSP add_ln703_504_reg_37661594_reg.
DSP Report: Generating DSP mul_ln1118_699_fu_5204_p2, operation Mode is: A''*(B:0x126).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_699_fu_5204_p2.
DSP Report: register zext_ln1118_493_reg_37660344_reg is absorbed into DSP mul_ln1118_699_fu_5204_p2.
DSP Report: operator mul_ln1118_699_fu_5204_p2 is absorbed into DSP mul_ln1118_699_fu_5204_p2.
DSP Report: Generating DSP mul_ln1118_954_fu_5992_p2, operation Mode is: A''*(B:0x3ff4c).
DSP Report: register mul_ln1118_954_fu_5992_p2 is absorbed into DSP mul_ln1118_954_fu_5992_p2.
DSP Report: register mul_ln1118_954_fu_5992_p2 is absorbed into DSP mul_ln1118_954_fu_5992_p2.
DSP Report: operator mul_ln1118_954_fu_5992_p2 is absorbed into DSP mul_ln1118_954_fu_5992_p2.
DSP Report: Generating DSP mul_ln1118_1038_fu_4020_p2, operation Mode is: A''*(B:0x3ff5d).
DSP Report: register mul_ln1118_1040_fu_4436_p2 is absorbed into DSP mul_ln1118_1038_fu_4020_p2.
DSP Report: register mul_ln1118_1040_fu_4436_p2 is absorbed into DSP mul_ln1118_1038_fu_4020_p2.
DSP Report: operator mul_ln1118_1038_fu_4020_p2 is absorbed into DSP mul_ln1118_1038_fu_4020_p2.
DSP Report: Generating DSP mul_ln1118_803_fu_6329_p2, operation Mode is: A''*(B:0x11d).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_803_fu_6329_p2.
DSP Report: register zext_ln1118_578_reg_37660488_reg is absorbed into DSP mul_ln1118_803_fu_6329_p2.
DSP Report: operator mul_ln1118_803_fu_6329_p2 is absorbed into DSP mul_ln1118_803_fu_6329_p2.
DSP Report: Generating DSP add_ln703_923_fu_37632111_p2, operation Mode is: PCIN+A''*(B:0x143).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_923_fu_37632111_p2.
DSP Report: register zext_ln1118_553_reg_37660461_reg is absorbed into DSP add_ln703_923_fu_37632111_p2.
DSP Report: operator add_ln703_923_fu_37632111_p2 is absorbed into DSP add_ln703_923_fu_37632111_p2.
DSP Report: operator mul_ln1118_778_fu_5555_p2 is absorbed into DSP add_ln703_923_fu_37632111_p2.
DSP Report: Generating DSP mul_ln1118_929_fu_3727_p2, operation Mode is: A''*(B:0x3fece).
DSP Report: register mul_ln1118_929_fu_3727_p2 is absorbed into DSP mul_ln1118_929_fu_3727_p2.
DSP Report: register mul_ln1118_929_fu_3727_p2 is absorbed into DSP mul_ln1118_929_fu_3727_p2.
DSP Report: operator mul_ln1118_929_fu_3727_p2 is absorbed into DSP mul_ln1118_929_fu_3727_p2.
DSP Report: Generating DSP mul_ln1118_717_fu_5855_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_717_fu_5855_p2 is absorbed into DSP mul_ln1118_717_fu_5855_p2.
DSP Report: register mul_ln1118_717_fu_5855_p2 is absorbed into DSP mul_ln1118_717_fu_5855_p2.
DSP Report: operator mul_ln1118_717_fu_5855_p2 is absorbed into DSP mul_ln1118_717_fu_5855_p2.
DSP Report: Generating DSP mul_ln1118_1349_fu_5498_p2, operation Mode is: A''*(B:0x3a).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1349_fu_5498_p2.
DSP Report: register zext_ln1118_1006_reg_37660852_reg is absorbed into DSP mul_ln1118_1349_fu_5498_p2.
DSP Report: operator mul_ln1118_1349_fu_5498_p2 is absorbed into DSP mul_ln1118_1349_fu_5498_p2.
DSP Report: Generating DSP add_ln703_1865_reg_37663565_reg, operation Mode is: PCIN+A''*(B:0x2e).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_1865_reg_37663565_reg.
DSP Report: register data_41_V_read_1_reg_37659648_reg is absorbed into DSP add_ln703_1865_reg_37663565_reg.
DSP Report: register add_ln703_1865_reg_37663565_reg is absorbed into DSP add_ln703_1865_reg_37663565_reg.
DSP Report: operator add_ln703_1865_fu_37638068_p2 is absorbed into DSP add_ln703_1865_reg_37663565_reg.
DSP Report: operator mul_ln1118_1134_fu_3143_p2 is absorbed into DSP add_ln703_1865_reg_37663565_reg.
DSP Report: Generating DSP mul_ln1118_843_fu_6402_p2, operation Mode is: A2*(B:0x34).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_843_fu_6402_p2.
DSP Report: operator mul_ln1118_843_fu_6402_p2 is absorbed into DSP mul_ln1118_843_fu_6402_p2.
DSP Report: Generating DSP add_ln703_1863_reg_37662229_reg, operation Mode is: PCIN+A2*(B:0x3b).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_1863_reg_37662229_reg.
DSP Report: register add_ln703_1863_reg_37662229_reg is absorbed into DSP add_ln703_1863_reg_37662229_reg.
DSP Report: operator add_ln703_1863_fu_37606614_p2 is absorbed into DSP add_ln703_1863_reg_37662229_reg.
DSP Report: operator mul_ln1118_240_fu_5796_p2 is absorbed into DSP add_ln703_1863_reg_37662229_reg.
DSP Report: Generating DSP mul_ln1118_756_fu_6429_p2, operation Mode is: A''*(B:0x3ff53).
DSP Report: register mul_ln1118_755_fu_5260_p2 is absorbed into DSP mul_ln1118_756_fu_6429_p2.
DSP Report: register mul_ln1118_755_fu_5260_p2 is absorbed into DSP mul_ln1118_756_fu_6429_p2.
DSP Report: operator mul_ln1118_756_fu_6429_p2 is absorbed into DSP mul_ln1118_756_fu_6429_p2.
DSP Report: Generating DSP add_ln703_730_fu_37631102_p2, operation Mode is: C+A''*(B:0x1de).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_730_fu_37631102_p2.
DSP Report: register zext_ln1118_493_reg_37660344_reg is absorbed into DSP add_ln703_730_fu_37631102_p2.
DSP Report: operator add_ln703_730_fu_37631102_p2 is absorbed into DSP add_ln703_730_fu_37631102_p2.
DSP Report: operator mul_ln1118_702_fu_3831_p2 is absorbed into DSP add_ln703_730_fu_37631102_p2.
DSP Report: Generating DSP mul_ln1118_728_fu_5635_p2, operation Mode is: A2*(B:0x3ffea).
DSP Report: register mul_ln1118_728_fu_5635_p2 is absorbed into DSP mul_ln1118_728_fu_5635_p2.
DSP Report: operator mul_ln1118_728_fu_5635_p2 is absorbed into DSP mul_ln1118_728_fu_5635_p2.
DSP Report: Generating DSP add_ln703_732_reg_37661894_reg, operation Mode is: C+A2*(B:0x79).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_732_reg_37661894_reg.
DSP Report: register add_ln703_732_reg_37661894_reg is absorbed into DSP add_ln703_732_reg_37661894_reg.
DSP Report: operator add_ln703_732_fu_37605582_p2 is absorbed into DSP add_ln703_732_reg_37661894_reg.
DSP Report: operator mul_ln1118_806_fu_3227_p2 is absorbed into DSP add_ln703_732_reg_37661894_reg.
DSP Report: Generating DSP add_ln703_733_fu_37631121_p2, operation Mode is: PCIN+A''*(B:0x51).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_733_fu_37631121_p2.
DSP Report: register zext_ln1118_553_reg_37660461_reg is absorbed into DSP add_ln703_733_fu_37631121_p2.
DSP Report: operator add_ln703_733_fu_37631121_p2 is absorbed into DSP add_ln703_733_fu_37631121_p2.
DSP Report: operator mul_ln1118_779_fu_5556_p2 is absorbed into DSP add_ln703_733_fu_37631121_p2.
DSP Report: Generating DSP mul_ln1118_856_fu_3705_p2, operation Mode is: A''*(B:0x3ff12).
DSP Report: register mul_ln1118_856_fu_3705_p2 is absorbed into DSP mul_ln1118_856_fu_3705_p2.
DSP Report: register mul_ln1118_856_fu_3705_p2 is absorbed into DSP mul_ln1118_856_fu_3705_p2.
DSP Report: operator mul_ln1118_856_fu_3705_p2 is absorbed into DSP mul_ln1118_856_fu_3705_p2.
DSP Report: Generating DSP add_ln703_1060_fu_37632916_p2, operation Mode is: C+A''*(B:0x3fd9c).
DSP Report: register add_ln703_1060_fu_37632916_p2 is absorbed into DSP add_ln703_1060_fu_37632916_p2.
DSP Report: register add_ln703_1060_fu_37632916_p2 is absorbed into DSP add_ln703_1060_fu_37632916_p2.
DSP Report: operator add_ln703_1060_fu_37632916_p2 is absorbed into DSP add_ln703_1060_fu_37632916_p2.
DSP Report: operator mul_ln1118_1009_fu_3591_p2 is absorbed into DSP add_ln703_1060_fu_37632916_p2.
DSP Report: Generating DSP mul_ln1118_1117_fu_5977_p2, operation Mode is: A''*(B:0x16).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1117_fu_5977_p2.
DSP Report: register data_41_V_read_1_reg_37659648_reg is absorbed into DSP mul_ln1118_1117_fu_5977_p2.
DSP Report: operator mul_ln1118_1117_fu_5977_p2 is absorbed into DSP mul_ln1118_1117_fu_5977_p2.
DSP Report: Generating DSP add_ln703_2243_fu_37640426_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2243_fu_37640426_p2 is absorbed into DSP add_ln703_2243_fu_37640426_p2.
DSP Report: register add_ln703_2243_fu_37640426_p2 is absorbed into DSP add_ln703_2243_fu_37640426_p2.
DSP Report: register add_ln703_2243_fu_37640426_p2 is absorbed into DSP add_ln703_2243_fu_37640426_p2.
DSP Report: register add_ln703_2243_fu_37640426_p2 is absorbed into DSP add_ln703_2243_fu_37640426_p2.
DSP Report: register add_ln703_2243_fu_37640426_p2 is absorbed into DSP add_ln703_2243_fu_37640426_p2.
DSP Report: operator add_ln703_2243_fu_37640426_p2 is absorbed into DSP add_ln703_2243_fu_37640426_p2.
DSP Report: Generating DSP mul_ln1118_1294_fu_4934_p2, operation Mode is: A''*(B:0x79).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1294_fu_4934_p2.
DSP Report: register zext_ln1118_958_reg_37660812_reg is absorbed into DSP mul_ln1118_1294_fu_4934_p2.
DSP Report: operator mul_ln1118_1294_fu_4934_p2 is absorbed into DSP mul_ln1118_1294_fu_4934_p2.
DSP Report: Generating DSP add_ln703_2214_fu_37640222_p2, operation Mode is: PCIN+A''*(B:0x69).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_2214_fu_37640222_p2.
DSP Report: register data_45_V_read_1_reg_37659582_reg is absorbed into DSP add_ln703_2214_fu_37640222_p2.
DSP Report: operator add_ln703_2214_fu_37640222_p2 is absorbed into DSP add_ln703_2214_fu_37640222_p2.
DSP Report: operator mul_ln1118_1215_fu_2969_p2 is absorbed into DSP add_ln703_2214_fu_37640222_p2.
DSP Report: Generating DSP mul_ln1118_1206_fu_4199_p2, operation Mode is: A''*(B:0x3fff3).
DSP Report: register mul_ln1118_1206_fu_4199_p2 is absorbed into DSP mul_ln1118_1206_fu_4199_p2.
DSP Report: register mul_ln1118_1206_fu_4199_p2 is absorbed into DSP mul_ln1118_1206_fu_4199_p2.
DSP Report: operator mul_ln1118_1206_fu_4199_p2 is absorbed into DSP mul_ln1118_1206_fu_4199_p2.
DSP Report: Generating DSP add_ln703_1175_fu_37633694_p2, operation Mode is: C+A''*(B:0x3ffa3).
DSP Report: register add_ln703_1175_fu_37633694_p2 is absorbed into DSP add_ln703_1175_fu_37633694_p2.
DSP Report: register add_ln703_1175_fu_37633694_p2 is absorbed into DSP add_ln703_1175_fu_37633694_p2.
DSP Report: operator add_ln703_1175_fu_37633694_p2 is absorbed into DSP add_ln703_1175_fu_37633694_p2.
DSP Report: operator mul_ln1118_1242_fu_6187_p2 is absorbed into DSP add_ln703_1175_fu_37633694_p2.
DSP Report: Generating DSP mul_ln1118_1283_fu_5692_p2, operation Mode is: A''*(B:0xd5).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1283_fu_5692_p2.
DSP Report: register zext_ln1118_939_reg_37660788_reg is absorbed into DSP mul_ln1118_1283_fu_5692_p2.
DSP Report: operator mul_ln1118_1283_fu_5692_p2 is absorbed into DSP mul_ln1118_1283_fu_5692_p2.
DSP Report: Generating DSP add_ln703_1174_reg_37662895_reg, operation Mode is: PCIN+A''*(B:0x9a).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_1174_reg_37662895_reg.
DSP Report: register data_43_V_read_1_reg_37659617_reg is absorbed into DSP add_ln703_1174_reg_37662895_reg.
DSP Report: register add_ln703_1174_reg_37662895_reg is absorbed into DSP add_ln703_1174_reg_37662895_reg.
DSP Report: operator add_ln703_1174_fu_37633688_p2 is absorbed into DSP add_ln703_1174_reg_37662895_reg.
DSP Report: operator mul_ln1118_1183_fu_3486_p2 is absorbed into DSP add_ln703_1174_reg_37662895_reg.
DSP Report: Generating DSP mul_ln1118_551_fu_5631_p2, operation Mode is: A2*(B:0x87).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_551_fu_5631_p2.
DSP Report: operator mul_ln1118_551_fu_5631_p2 is absorbed into DSP mul_ln1118_551_fu_5631_p2.
DSP Report: Generating DSP add_ln703_1834_reg_37662214_reg, operation Mode is: PCIN+A2*(B:0xab).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_1834_reg_37662214_reg.
DSP Report: register add_ln703_1834_reg_37662214_reg is absorbed into DSP add_ln703_1834_reg_37662214_reg.
DSP Report: operator add_ln703_1834_fu_37606596_p2 is absorbed into DSP add_ln703_1834_reg_37662214_reg.
DSP Report: operator mul_ln1118_265_fu_3605_p2 is absorbed into DSP add_ln703_1834_reg_37662214_reg.
DSP Report: Generating DSP mul_ln1118_1029_fu_4423_p2, operation Mode is: A''*(B:0x83).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1029_fu_4423_p2.
DSP Report: register data_37_V_read_1_reg_37659707_reg is absorbed into DSP mul_ln1118_1029_fu_4423_p2.
DSP Report: operator mul_ln1118_1029_fu_4423_p2 is absorbed into DSP mul_ln1118_1029_fu_4423_p2.
DSP Report: Generating DSP add_ln703_1043_fu_37632797_p2, operation Mode is: PCIN+A''*(B:0x8a).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_1043_fu_37632797_p2.
DSP Report: register zext_ln1118_662_reg_37660596_reg is absorbed into DSP add_ln703_1043_fu_37632797_p2.
DSP Report: operator add_ln703_1043_fu_37632797_p2 is absorbed into DSP add_ln703_1043_fu_37632797_p2.
DSP Report: operator mul_ln1118_921_fu_2981_p2 is absorbed into DSP add_ln703_1043_fu_37632797_p2.
DSP Report: Generating DSP add_ln703_1043_fu_37632797_p2, operation Mode is: PCIN+A''*(B:0xd5).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_1043_fu_37632797_p2.
DSP Report: register data_36_V_read_1_reg_37659724_reg is absorbed into DSP add_ln703_1043_fu_37632797_p2.
DSP Report: operator add_ln703_1043_fu_37632797_p2 is absorbed into DSP add_ln703_1043_fu_37632797_p2.
DSP Report: operator mul_ln1118_1001_fu_4359_p2 is absorbed into DSP add_ln703_1043_fu_37632797_p2.
DSP Report: Generating DSP mul_ln1118_720_fu_2900_p2, operation Mode is: A2*(B:0xb2).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_720_fu_2900_p2.
DSP Report: operator mul_ln1118_720_fu_2900_p2 is absorbed into DSP mul_ln1118_720_fu_2900_p2.
DSP Report: Generating DSP add_ln703_1040_reg_37662089_reg, operation Mode is: PCIN+A2*(B:0xf1).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_1040_reg_37662089_reg.
DSP Report: register add_ln703_1040_reg_37662089_reg is absorbed into DSP add_ln703_1040_reg_37662089_reg.
DSP Report: operator add_ln703_1040_fu_37606314_p2 is absorbed into DSP add_ln703_1040_reg_37662089_reg.
DSP Report: operator mul_ln1118_667_fu_6046_p2 is absorbed into DSP add_ln703_1040_reg_37662089_reg.
DSP Report: Generating DSP mul_ln1118_946_fu_2797_p2, operation Mode is: A''*(B:0x3ff17).
DSP Report: register mul_ln1118_946_fu_2797_p2 is absorbed into DSP mul_ln1118_946_fu_2797_p2.
DSP Report: register mul_ln1118_946_fu_2797_p2 is absorbed into DSP mul_ln1118_946_fu_2797_p2.
DSP Report: operator mul_ln1118_946_fu_2797_p2 is absorbed into DSP mul_ln1118_946_fu_2797_p2.
DSP Report: Generating DSP mul_ln1118_771_fu_3216_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_771_fu_3216_p2 is absorbed into DSP mul_ln1118_771_fu_3216_p2.
DSP Report: register mul_ln1118_771_fu_3216_p2 is absorbed into DSP mul_ln1118_771_fu_3216_p2.
DSP Report: operator mul_ln1118_771_fu_3216_p2 is absorbed into DSP mul_ln1118_771_fu_3216_p2.
DSP Report: Generating DSP mul_ln1118_820_fu_4091_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_820_fu_4091_p2 is absorbed into DSP mul_ln1118_820_fu_4091_p2.
DSP Report: register mul_ln1118_820_fu_4091_p2 is absorbed into DSP mul_ln1118_820_fu_4091_p2.
DSP Report: operator mul_ln1118_820_fu_4091_p2 is absorbed into DSP mul_ln1118_820_fu_4091_p2.
DSP Report: Generating DSP mul_ln1118_747_fu_5844_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_747_fu_5844_p2 is absorbed into DSP mul_ln1118_747_fu_5844_p2.
DSP Report: register mul_ln1118_747_fu_5844_p2 is absorbed into DSP mul_ln1118_747_fu_5844_p2.
DSP Report: operator mul_ln1118_747_fu_5844_p2 is absorbed into DSP mul_ln1118_747_fu_5844_p2.
DSP Report: Generating DSP mul_ln1118_895_fu_4179_p2, operation Mode is: A2*(B:0xd).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP mul_ln1118_895_fu_4179_p2.
DSP Report: operator mul_ln1118_895_fu_4179_p2 is absorbed into DSP mul_ln1118_895_fu_4179_p2.
DSP Report: Generating DSP add_ln703_1054_reg_37662094_reg, operation Mode is: C+A2*(B:0x3ffea).
DSP Report: register add_ln703_1054_reg_37662094_reg is absorbed into DSP add_ln703_1054_reg_37662094_reg.
DSP Report: register add_ln703_1054_reg_37662094_reg is absorbed into DSP add_ln703_1054_reg_37662094_reg.
DSP Report: operator add_ln703_1054_fu_37606320_p2 is absorbed into DSP add_ln703_1054_reg_37662094_reg.
DSP Report: operator mul_ln1118_1185_fu_5719_p2 is absorbed into DSP add_ln703_1054_reg_37662094_reg.
DSP Report: Generating DSP mul_ln1118_1159_fu_5513_p2, operation Mode is: A''*(B:0x33).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1159_fu_5513_p2.
DSP Report: register data_42_V_read_1_reg_37659633_reg is absorbed into DSP mul_ln1118_1159_fu_5513_p2.
DSP Report: operator mul_ln1118_1159_fu_5513_p2 is absorbed into DSP mul_ln1118_1159_fu_5513_p2.
DSP Report: Generating DSP mul_ln1118_972_fu_3445_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_972_fu_3445_p2 is absorbed into DSP mul_ln1118_972_fu_3445_p2.
DSP Report: register mul_ln1118_972_fu_3445_p2 is absorbed into DSP mul_ln1118_972_fu_3445_p2.
DSP Report: operator mul_ln1118_972_fu_3445_p2 is absorbed into DSP mul_ln1118_972_fu_3445_p2.
DSP Report: Generating DSP mul_ln1118_1061_fu_5442_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_1061_fu_5442_p2 is absorbed into DSP mul_ln1118_1061_fu_5442_p2.
DSP Report: register mul_ln1118_1061_fu_5442_p2 is absorbed into DSP mul_ln1118_1061_fu_5442_p2.
DSP Report: operator mul_ln1118_1061_fu_5442_p2 is absorbed into DSP mul_ln1118_1061_fu_5442_p2.
DSP Report: Generating DSP add_ln703_1051_fu_37632859_p2, operation Mode is: C+A''*(B:0x55).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_1051_fu_37632859_p2.
DSP Report: register data_41_V_read_1_reg_37659648_reg is absorbed into DSP add_ln703_1051_fu_37632859_p2.
DSP Report: operator add_ln703_1051_fu_37632859_p2 is absorbed into DSP add_ln703_1051_fu_37632859_p2.
DSP Report: operator mul_ln1118_1136_fu_4689_p2 is absorbed into DSP add_ln703_1051_fu_37632859_p2.
DSP Report: Generating DSP mul_ln1118_636_fu_6566_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_636_fu_6566_p2 is absorbed into DSP mul_ln1118_636_fu_6566_p2.
DSP Report: register mul_ln1118_636_fu_6566_p2 is absorbed into DSP mul_ln1118_636_fu_6566_p2.
DSP Report: operator mul_ln1118_636_fu_6566_p2 is absorbed into DSP mul_ln1118_636_fu_6566_p2.
DSP Report: Generating DSP mul_ln1118_691_fu_2999_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_691_fu_2999_p2 is absorbed into DSP mul_ln1118_691_fu_2999_p2.
DSP Report: register mul_ln1118_691_fu_2999_p2 is absorbed into DSP mul_ln1118_691_fu_2999_p2.
DSP Report: operator mul_ln1118_691_fu_2999_p2 is absorbed into DSP mul_ln1118_691_fu_2999_p2.
DSP Report: Generating DSP mul_ln1118_328_fu_3679_p2, operation Mode is: A2*(B:0x3fea4).
DSP Report: register mul_ln1118_328_fu_3679_p2 is absorbed into DSP mul_ln1118_328_fu_3679_p2.
DSP Report: operator mul_ln1118_328_fu_3679_p2 is absorbed into DSP mul_ln1118_328_fu_3679_p2.
DSP Report: Generating DSP add_ln703_426_reg_37661479_reg, operation Mode is: C+A2*(B:0x20a).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_426_reg_37661479_reg.
DSP Report: register add_ln703_426_reg_37661479_reg is absorbed into DSP add_ln703_426_reg_37661479_reg.
DSP Report: operator add_ln703_426_fu_37604182_p2 is absorbed into DSP add_ln703_426_reg_37661479_reg.
DSP Report: operator mul_ln1118_268_fu_4877_p2 is absorbed into DSP add_ln703_426_reg_37661479_reg.
DSP Report: Generating DSP mul_ln1118_441_fu_6485_p2, operation Mode is: A2*(B:0x19d).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_441_fu_6485_p2.
DSP Report: operator mul_ln1118_441_fu_6485_p2 is absorbed into DSP mul_ln1118_441_fu_6485_p2.
DSP Report: Generating DSP add_ln703_428_fu_37604188_p2, operation Mode is: PCIN+A2*(B:0x191).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_428_fu_37604188_p2.
DSP Report: operator add_ln703_428_fu_37604188_p2 is absorbed into DSP add_ln703_428_fu_37604188_p2.
DSP Report: operator mul_ln1118_356_fu_4605_p2 is absorbed into DSP add_ln703_428_fu_37604188_p2.
DSP Report: Generating DSP mul_ln1118_384_fu_4437_p2, operation Mode is: A2*(B:0x3feac).
DSP Report: register mul_ln1118_384_fu_4437_p2 is absorbed into DSP mul_ln1118_384_fu_4437_p2.
DSP Report: operator mul_ln1118_384_fu_4437_p2 is absorbed into DSP mul_ln1118_384_fu_4437_p2.
DSP Report: Generating DSP mul_ln1118_554_fu_3469_p2, operation Mode is: A2*(B:0x3ffca).
DSP Report: register mul_ln1118_554_fu_3469_p2 is absorbed into DSP mul_ln1118_554_fu_3469_p2.
DSP Report: operator mul_ln1118_554_fu_3469_p2 is absorbed into DSP mul_ln1118_554_fu_3469_p2.
DSP Report: Generating DSP add_ln703_433_fu_37604220_p2, operation Mode is: PCIN+A:B2+C'.
DSP Report: register add_ln703_433_fu_37604220_p2 is absorbed into DSP add_ln703_433_fu_37604220_p2.
DSP Report: register add_ln703_433_fu_37604220_p2 is absorbed into DSP add_ln703_433_fu_37604220_p2.
DSP Report: operator add_ln703_433_fu_37604220_p2 is absorbed into DSP add_ln703_433_fu_37604220_p2.
DSP Report: Generating DSP mul_ln1118_301_fu_6443_p2, operation Mode is: A2*(B:0x3ff92).
DSP Report: register mul_ln1118_301_fu_6443_p2 is absorbed into DSP mul_ln1118_301_fu_6443_p2.
DSP Report: operator mul_ln1118_301_fu_6443_p2 is absorbed into DSP mul_ln1118_301_fu_6443_p2.
DSP Report: Generating DSP mul_ln1118_499_fu_4515_p2, operation Mode is: A2*(B:0xb3).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_499_fu_4515_p2.
DSP Report: operator mul_ln1118_499_fu_4515_p2 is absorbed into DSP mul_ln1118_499_fu_4515_p2.
DSP Report: Generating DSP add_ln703_432_fu_37604214_p2, operation Mode is: PCIN+A2*(B:0x14b).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_432_fu_37604214_p2.
DSP Report: operator add_ln703_432_fu_37604214_p2 is absorbed into DSP add_ln703_432_fu_37604214_p2.
DSP Report: operator mul_ln1118_471_fu_2890_p2 is absorbed into DSP add_ln703_432_fu_37604214_p2.
DSP Report: Generating DSP add_ln703_432_reg_37661489_reg, operation Mode is: PCIN+A2*(B:0xd7).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_432_reg_37661489_reg.
DSP Report: register add_ln703_432_reg_37661489_reg is absorbed into DSP add_ln703_432_reg_37661489_reg.
DSP Report: operator add_ln703_432_fu_37604214_p2 is absorbed into DSP add_ln703_432_reg_37661489_reg.
DSP Report: operator mul_ln1118_410_fu_5720_p2 is absorbed into DSP add_ln703_432_reg_37661489_reg.
DSP Report: Generating DSP mul_ln1118_872_fu_6442_p2, operation Mode is: A''*(B:0x3fe91).
DSP Report: register mul_ln1118_872_fu_6442_p2 is absorbed into DSP mul_ln1118_872_fu_6442_p2.
DSP Report: register mul_ln1118_872_fu_6442_p2 is absorbed into DSP mul_ln1118_872_fu_6442_p2.
DSP Report: operator mul_ln1118_872_fu_6442_p2 is absorbed into DSP mul_ln1118_872_fu_6442_p2.
DSP Report: Generating DSP mul_ln1118_794_fu_3999_p2, operation Mode is: A''*(B:0x3ff36).
DSP Report: register mul_ln1118_794_fu_3999_p2 is absorbed into DSP mul_ln1118_794_fu_3999_p2.
DSP Report: register mul_ln1118_794_fu_3999_p2 is absorbed into DSP mul_ln1118_794_fu_3999_p2.
DSP Report: operator mul_ln1118_794_fu_3999_p2 is absorbed into DSP mul_ln1118_794_fu_3999_p2.
DSP Report: Generating DSP add_ln703_1037_fu_37632752_p2, operation Mode is: C+A''*(B:0x145).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_1037_fu_37632752_p2.
DSP Report: register zext_ln1118_781_reg_37660727_reg is absorbed into DSP add_ln703_1037_fu_37632752_p2.
DSP Report: operator add_ln703_1037_fu_37632752_p2 is absorbed into DSP add_ln703_1037_fu_37632752_p2.
DSP Report: operator mul_ln1118_1086_fu_5999_p2 is absorbed into DSP add_ln703_1037_fu_37632752_p2.
DSP Report: Generating DSP add_ln703_1038_fu_37632762_p2, operation Mode is: PCIN+A''*(B:0x131).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_1038_fu_37632762_p2.
DSP Report: register data_30_V_read_1_reg_37659801_reg is absorbed into DSP add_ln703_1038_fu_37632762_p2.
DSP Report: operator add_ln703_1038_fu_37632762_p2 is absorbed into DSP add_ln703_1038_fu_37632762_p2.
DSP Report: operator mul_ln1118_846_fu_4116_p2 is absorbed into DSP add_ln703_1038_fu_37632762_p2.
DSP Report: Generating DSP mul_ln1118_776_fu_3483_p2, operation Mode is: A2*(B:0x59).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_776_fu_3483_p2.
DSP Report: operator mul_ln1118_776_fu_3483_p2 is absorbed into DSP mul_ln1118_776_fu_3483_p2.
DSP Report: Generating DSP add_ln703_1155_fu_37606430_p2, operation Mode is: PCIN+A2*(B:0x4f).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_1155_fu_37606430_p2.
DSP Report: operator add_ln703_1155_fu_37606430_p2 is absorbed into DSP add_ln703_1155_fu_37606430_p2.
DSP Report: operator mul_ln1118_590_fu_5919_p2 is absorbed into DSP add_ln703_1155_fu_37606430_p2.
DSP Report: Generating DSP add_ln703_1155_reg_37662144_reg, operation Mode is: PCIN+A2*(B:0x75).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_1155_reg_37662144_reg.
DSP Report: register add_ln703_1155_reg_37662144_reg is absorbed into DSP add_ln703_1155_reg_37662144_reg.
DSP Report: operator add_ln703_1155_fu_37606430_p2 is absorbed into DSP add_ln703_1155_reg_37662144_reg.
DSP Report: operator mul_ln1118_672_fu_4735_p2 is absorbed into DSP add_ln703_1155_reg_37662144_reg.
DSP Report: Generating DSP mul_ln1118_192_fu_4164_p2, operation Mode is: A2*(B:0x58).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_192_fu_4164_p2.
DSP Report: operator mul_ln1118_192_fu_4164_p2 is absorbed into DSP mul_ln1118_192_fu_4164_p2.
DSP Report: Generating DSP add_ln703_1152_fu_37606404_p2, operation Mode is: C+A2*(B:0x3ff89).
DSP Report: register add_ln703_1152_fu_37606404_p2 is absorbed into DSP add_ln703_1152_fu_37606404_p2.
DSP Report: operator add_ln703_1152_fu_37606404_p2 is absorbed into DSP add_ln703_1152_fu_37606404_p2.
DSP Report: operator mul_ln1118_1313_fu_5038_p2 is absorbed into DSP add_ln703_1152_fu_37606404_p2.
DSP Report: Generating DSP mul_ln1118_1293_fu_5258_p2, operation Mode is: A2*(B:0x3ffa5).
DSP Report: register mul_ln1118_1293_fu_5258_p2 is absorbed into DSP mul_ln1118_1293_fu_5258_p2.
DSP Report: operator mul_ln1118_1293_fu_5258_p2 is absorbed into DSP mul_ln1118_1293_fu_5258_p2.
DSP Report: Generating DSP mul_ln1118_1036_fu_4431_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_1040_fu_4436_p2 is absorbed into DSP mul_ln1118_1036_fu_4431_p2.
DSP Report: register mul_ln1118_1040_fu_4436_p2 is absorbed into DSP mul_ln1118_1036_fu_4431_p2.
DSP Report: operator mul_ln1118_1036_fu_4431_p2 is absorbed into DSP mul_ln1118_1036_fu_4431_p2.
DSP Report: Generating DSP mul_ln1118_1091_fu_3056_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_1094_fu_6590_p2 is absorbed into DSP mul_ln1118_1091_fu_3056_p2.
DSP Report: register mul_ln1118_1094_fu_6590_p2 is absorbed into DSP mul_ln1118_1091_fu_3056_p2.
DSP Report: operator mul_ln1118_1091_fu_3056_p2 is absorbed into DSP mul_ln1118_1091_fu_3056_p2.
DSP Report: Generating DSP mul_ln1118_952_fu_6170_p2, operation Mode is: A''*(B:0xc1).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_952_fu_6170_p2.
DSP Report: register zext_ln1118_705_reg_37660662_reg is absorbed into DSP mul_ln1118_952_fu_6170_p2.
DSP Report: operator mul_ln1118_952_fu_6170_p2 is absorbed into DSP mul_ln1118_952_fu_6170_p2.
DSP Report: Generating DSP add_ln703_1151_fu_37633552_p2, operation Mode is: PCIN+A''*(B:0xb6).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_1151_fu_37633552_p2.
DSP Report: register zext_ln1118_842_reg_37660757_reg is absorbed into DSP add_ln703_1151_fu_37633552_p2.
DSP Report: operator add_ln703_1151_fu_37633552_p2 is absorbed into DSP add_ln703_1151_fu_37633552_p2.
DSP Report: operator mul_ln1118_1141_fu_3150_p2 is absorbed into DSP add_ln703_1151_fu_37633552_p2.
DSP Report: Generating DSP mul_ln1118_1214_fu_4772_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_1214_fu_4772_p2 is absorbed into DSP mul_ln1118_1214_fu_4772_p2.
DSP Report: register mul_ln1118_1214_fu_4772_p2 is absorbed into DSP mul_ln1118_1214_fu_4772_p2.
DSP Report: operator mul_ln1118_1214_fu_4772_p2 is absorbed into DSP mul_ln1118_1214_fu_4772_p2.
DSP Report: Generating DSP mul_ln1118_1441_fu_4492_p2, operation Mode is: A''*(B:0x3fe78).
DSP Report: register mul_ln1118_1441_fu_4492_p2 is absorbed into DSP mul_ln1118_1441_fu_4492_p2.
DSP Report: register mul_ln1118_1441_fu_4492_p2 is absorbed into DSP mul_ln1118_1441_fu_4492_p2.
DSP Report: operator mul_ln1118_1441_fu_4492_p2 is absorbed into DSP mul_ln1118_1441_fu_4492_p2.
DSP Report: Generating DSP mul_ln1118_1472_fu_4521_p2, operation Mode is: A''*(B:0x3fe48).
DSP Report: register mul_ln1118_1472_fu_4521_p2 is absorbed into DSP mul_ln1118_1472_fu_4521_p2.
DSP Report: register mul_ln1118_1472_fu_4521_p2 is absorbed into DSP mul_ln1118_1472_fu_4521_p2.
DSP Report: operator mul_ln1118_1472_fu_4521_p2 is absorbed into DSP mul_ln1118_1472_fu_4521_p2.
DSP Report: Generating DSP mul_ln1118_1364_fu_6545_p2, operation Mode is: A''*(B:0x3febb).
DSP Report: register mul_ln1118_1364_fu_6545_p2 is absorbed into DSP mul_ln1118_1364_fu_6545_p2.
DSP Report: register mul_ln1118_1364_fu_6545_p2 is absorbed into DSP mul_ln1118_1364_fu_6545_p2.
DSP Report: operator mul_ln1118_1364_fu_6545_p2 is absorbed into DSP mul_ln1118_1364_fu_6545_p2.
DSP Report: Generating DSP mul_ln1118_651_fu_3428_p2, operation Mode is: A''*(B:0x3fe61).
DSP Report: register mul_ln1118_651_fu_3428_p2 is absorbed into DSP mul_ln1118_651_fu_3428_p2.
DSP Report: register mul_ln1118_651_fu_3428_p2 is absorbed into DSP mul_ln1118_651_fu_3428_p2.
DSP Report: operator mul_ln1118_651_fu_3428_p2 is absorbed into DSP mul_ln1118_651_fu_3428_p2.
DSP Report: Generating DSP mul_ln1118_1124_fu_4117_p2, operation Mode is: A''*(B:0x3fe6e).
DSP Report: register mul_ln1118_1124_fu_4117_p2 is absorbed into DSP mul_ln1118_1124_fu_4117_p2.
DSP Report: register mul_ln1118_1124_fu_4117_p2 is absorbed into DSP mul_ln1118_1124_fu_4117_p2.
DSP Report: operator mul_ln1118_1124_fu_4117_p2 is absorbed into DSP mul_ln1118_1124_fu_4117_p2.
DSP Report: Generating DSP mul_ln1118_2708_fu_4618_p2, operation Mode is: A''*(B:0x3fdf7).
DSP Report: register mul_ln1118_2708_fu_4618_p2 is absorbed into DSP mul_ln1118_2708_fu_4618_p2.
DSP Report: register mul_ln1118_2708_fu_4618_p2 is absorbed into DSP mul_ln1118_2708_fu_4618_p2.
DSP Report: operator mul_ln1118_2708_fu_4618_p2 is absorbed into DSP mul_ln1118_2708_fu_4618_p2.
DSP Report: Generating DSP mul_ln1118_845_fu_4532_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_845_fu_4532_p2 is absorbed into DSP mul_ln1118_845_fu_4532_p2.
DSP Report: register mul_ln1118_845_fu_4532_p2 is absorbed into DSP mul_ln1118_845_fu_4532_p2.
DSP Report: operator mul_ln1118_845_fu_4532_p2 is absorbed into DSP mul_ln1118_845_fu_4532_p2.
DSP Report: Generating DSP mul_ln1118_920_fu_3878_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_920_fu_3878_p2 is absorbed into DSP mul_ln1118_920_fu_3878_p2.
DSP Report: register mul_ln1118_920_fu_3878_p2 is absorbed into DSP mul_ln1118_920_fu_3878_p2.
DSP Report: operator mul_ln1118_920_fu_3878_p2 is absorbed into DSP mul_ln1118_920_fu_3878_p2.
DSP Report: Generating DSP mul_ln1118_746_fu_5931_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_746_fu_5931_p2 is absorbed into DSP mul_ln1118_746_fu_5931_p2.
DSP Report: register mul_ln1118_746_fu_5931_p2 is absorbed into DSP mul_ln1118_746_fu_5931_p2.
DSP Report: operator mul_ln1118_746_fu_5931_p2 is absorbed into DSP mul_ln1118_746_fu_5931_p2.
DSP Report: Generating DSP add_ln703_1114_fu_37633331_p2, operation Mode is: C+A''*(B:0xbb).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_1114_fu_37633331_p2.
DSP Report: register zext_ln1118_939_reg_37660788_reg is absorbed into DSP add_ln703_1114_fu_37633331_p2.
DSP Report: operator add_ln703_1114_fu_37633331_p2 is absorbed into DSP add_ln703_1114_fu_37633331_p2.
DSP Report: operator mul_ln1118_1285_fu_3358_p2 is absorbed into DSP add_ln703_1114_fu_37633331_p2.
DSP Report: Generating DSP mul_ln1118_1135_fu_5477_p2, operation Mode is: A''*(B:0xce).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1135_fu_5477_p2.
DSP Report: register data_41_V_read_1_reg_37659648_reg is absorbed into DSP mul_ln1118_1135_fu_5477_p2.
DSP Report: operator mul_ln1118_1135_fu_5477_p2 is absorbed into DSP mul_ln1118_1135_fu_5477_p2.
DSP Report: Generating DSP add_ln703_1113_fu_37633325_p2, operation Mode is: PCIN+A''*(B:0xd4).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_1113_fu_37633325_p2.
DSP Report: register data_39_V_read_1_reg_37659681_reg is absorbed into DSP add_ln703_1113_fu_37633325_p2.
DSP Report: operator add_ln703_1113_fu_37633325_p2 is absorbed into DSP add_ln703_1113_fu_37633325_p2.
DSP Report: operator mul_ln1118_1085_fu_6092_p2 is absorbed into DSP add_ln703_1113_fu_37633325_p2.
DSP Report: Generating DSP add_ln703_1113_reg_37662855_reg, operation Mode is: PCIN+A''*(B:0xe3).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_1113_reg_37662855_reg.
DSP Report: register data_40_V_read_1_reg_37659665_reg is absorbed into DSP add_ln703_1113_reg_37662855_reg.
DSP Report: register add_ln703_1113_reg_37662855_reg is absorbed into DSP add_ln703_1113_reg_37662855_reg.
DSP Report: operator add_ln703_1113_fu_37633325_p2 is absorbed into DSP add_ln703_1113_reg_37662855_reg.
DSP Report: operator mul_ln1118_1109_fu_4134_p2 is absorbed into DSP add_ln703_1113_reg_37662855_reg.
DSP Report: Generating DSP mul_ln1118_945_fu_4148_p2, operation Mode is: A''*(B:0x3ff43).
DSP Report: register mul_ln1118_945_fu_4148_p2 is absorbed into DSP mul_ln1118_945_fu_4148_p2.
DSP Report: register mul_ln1118_945_fu_4148_p2 is absorbed into DSP mul_ln1118_945_fu_4148_p2.
DSP Report: operator mul_ln1118_945_fu_4148_p2 is absorbed into DSP mul_ln1118_945_fu_4148_p2.
DSP Report: Generating DSP mul_ln1118_1234_fu_3077_p2, operation Mode is: A''*(B:0x3ff5a).
DSP Report: register mul_ln1118_1234_fu_3077_p2 is absorbed into DSP mul_ln1118_1234_fu_3077_p2.
DSP Report: register mul_ln1118_1234_fu_3077_p2 is absorbed into DSP mul_ln1118_1234_fu_3077_p2.
DSP Report: operator mul_ln1118_1234_fu_3077_p2 is absorbed into DSP mul_ln1118_1234_fu_3077_p2.
DSP Report: Generating DSP mul_ln1118_1060_fu_5532_p2, operation Mode is: A''*(B:0xf1).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1060_fu_5532_p2.
DSP Report: register data_38_V_read_1_reg_37659695_reg is absorbed into DSP mul_ln1118_1060_fu_5532_p2.
DSP Report: operator mul_ln1118_1060_fu_5532_p2 is absorbed into DSP mul_ln1118_1060_fu_5532_p2.
DSP Report: Generating DSP add_ln703_1108_fu_37633293_p2, operation Mode is: PCIN+A''*(B:0xd5).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_1108_fu_37633293_p2.
DSP Report: register data_37_V_read_1_reg_37659707_reg is absorbed into DSP add_ln703_1108_fu_37633293_p2.
DSP Report: operator add_ln703_1108_fu_37633293_p2 is absorbed into DSP add_ln703_1108_fu_37633293_p2.
DSP Report: operator mul_ln1118_1028_fu_5270_p2 is absorbed into DSP add_ln703_1108_fu_37633293_p2.
DSP Report: Generating DSP mul_ln1118_1000_fu_5156_p2, operation Mode is: A''*(B:0x8a).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1000_fu_5156_p2.
DSP Report: register data_36_V_read_1_reg_37659724_reg is absorbed into DSP mul_ln1118_1000_fu_5156_p2.
DSP Report: operator mul_ln1118_1000_fu_5156_p2 is absorbed into DSP mul_ln1118_1000_fu_5156_p2.
DSP Report: Generating DSP add_ln703_1107_fu_37633283_p2, operation Mode is: C+A''*(B:0x3ff50).
DSP Report: register add_ln703_1107_fu_37633283_p2 is absorbed into DSP add_ln703_1107_fu_37633283_p2.
DSP Report: register add_ln703_1107_fu_37633283_p2 is absorbed into DSP add_ln703_1107_fu_37633283_p2.
DSP Report: operator add_ln703_1107_fu_37633283_p2 is absorbed into DSP add_ln703_1107_fu_37633283_p2.
DSP Report: operator mul_ln1118_1260_fu_4649_p2 is absorbed into DSP add_ln703_1107_fu_37633283_p2.
DSP Report: Generating DSP mul_ln1118_690_fu_5616_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_690_fu_5616_p2 is absorbed into DSP mul_ln1118_690_fu_5616_p2.
DSP Report: register mul_ln1118_690_fu_5616_p2 is absorbed into DSP mul_ln1118_690_fu_5616_p2.
DSP Report: operator mul_ln1118_690_fu_5616_p2 is absorbed into DSP mul_ln1118_690_fu_5616_p2.
DSP Report: Generating DSP mul_ln1118_719_fu_3238_p2, operation Mode is: A''*(B:0x3ff5f).
DSP Report: register mul_ln1118_719_fu_3238_p2 is absorbed into DSP mul_ln1118_719_fu_3238_p2.
DSP Report: register mul_ln1118_719_fu_3238_p2 is absorbed into DSP mul_ln1118_719_fu_3238_p2.
DSP Report: operator mul_ln1118_719_fu_3238_p2 is absorbed into DSP mul_ln1118_719_fu_3238_p2.
DSP Report: Generating DSP mul_ln1118_1208_fu_5212_p2, operation Mode is: A''*(B:0x3fe97).
DSP Report: register mul_ln1118_1208_fu_5212_p2 is absorbed into DSP mul_ln1118_1208_fu_5212_p2.
DSP Report: register mul_ln1118_1208_fu_5212_p2 is absorbed into DSP mul_ln1118_1208_fu_5212_p2.
DSP Report: operator mul_ln1118_1208_fu_5212_p2 is absorbed into DSP mul_ln1118_1208_fu_5212_p2.
DSP Report: Generating DSP mul_ln1118_819_fu_4090_p2, operation Mode is: A''*(B:0x3fe53).
DSP Report: register mul_ln1118_819_fu_4090_p2 is absorbed into DSP mul_ln1118_819_fu_4090_p2.
DSP Report: register mul_ln1118_819_fu_4090_p2 is absorbed into DSP mul_ln1118_819_fu_4090_p2.
DSP Report: operator mul_ln1118_819_fu_4090_p2 is absorbed into DSP mul_ln1118_819_fu_4090_p2.
DSP Report: Generating DSP add_ln703_1100_fu_37633225_p2, operation Mode is: C+A''*(B:0x2e2).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_1100_fu_37633225_p2.
DSP Report: register zext_ln1118_452_reg_37660290_reg is absorbed into DSP add_ln703_1100_fu_37633225_p2.
DSP Report: operator add_ln703_1100_fu_37633225_p2 is absorbed into DSP add_ln703_1100_fu_37633225_p2.
DSP Report: operator mul_ln1118_666_fu_4099_p2 is absorbed into DSP add_ln703_1100_fu_37633225_p2.
DSP Report: Generating DSP mul_ln1118_553_fu_5409_p2, operation Mode is: A2*(B:0x124).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_553_fu_5409_p2.
DSP Report: operator mul_ln1118_553_fu_5409_p2 is absorbed into DSP mul_ln1118_553_fu_5409_p2.
DSP Report: Generating DSP add_ln703_529_fu_37604722_p2, operation Mode is: PCIN+A2*(B:0x129).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_529_fu_37604722_p2.
DSP Report: operator add_ln703_529_fu_37604722_p2 is absorbed into DSP add_ln703_529_fu_37604722_p2.
DSP Report: operator mul_ln1118_470_fu_2889_p2 is absorbed into DSP add_ln703_529_fu_37604722_p2.
DSP Report: Generating DSP sub_ln703_fu_37604712_p2, operation Mode is: -C'+A2*(B:0x105)+1-1.
DSP Report: register sub_ln703_fu_37604712_p2 is absorbed into DSP sub_ln703_fu_37604712_p2.
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP sub_ln703_fu_37604712_p2.
DSP Report: operator sub_ln703_fu_37604712_p2 is absorbed into DSP sub_ln703_fu_37604712_p2.
DSP Report: operator mul_ln1118_267_fu_2854_p2 is absorbed into DSP sub_ln703_fu_37604712_p2.
DSP Report: Generating DSP mul_ln1118_355_fu_5351_p2, operation Mode is: A''*(B:0x221).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_355_fu_5351_p2.
DSP Report: register zext_ln1118_238_reg_37660036_reg is absorbed into DSP mul_ln1118_355_fu_5351_p2.
DSP Report: operator mul_ln1118_355_fu_5351_p2 is absorbed into DSP mul_ln1118_355_fu_5351_p2.
DSP Report: Generating DSP mul_ln1118_584_fu_6243_p2, operation Mode is: A2*(B:0x94).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_584_fu_6243_p2.
DSP Report: operator mul_ln1118_584_fu_6243_p2 is absorbed into DSP mul_ln1118_584_fu_6243_p2.
DSP Report: Generating DSP add_ln703_537_fu_37604780_p2, operation Mode is: PCIN+A2*(B:0xca).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_537_fu_37604780_p2.
DSP Report: operator add_ln703_537_fu_37604780_p2 is absorbed into DSP add_ln703_537_fu_37604780_p2.
DSP Report: operator mul_ln1118_635_fu_3822_p2 is absorbed into DSP add_ln703_537_fu_37604780_p2.
DSP Report: Generating DSP mul_ln1118_383_fu_6104_p2, operation Mode is: A2*(B:0x56).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_383_fu_6104_p2.
DSP Report: operator mul_ln1118_383_fu_6104_p2 is absorbed into DSP mul_ln1118_383_fu_6104_p2.
DSP Report: Generating DSP add_ln703_536_fu_37604770_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_536_fu_37604770_p2 is absorbed into DSP add_ln703_536_fu_37604770_p2.
DSP Report: register add_ln703_536_fu_37604770_p2 is absorbed into DSP add_ln703_536_fu_37604770_p2.
DSP Report: register add_ln703_536_fu_37604770_p2 is absorbed into DSP add_ln703_536_fu_37604770_p2.
DSP Report: operator add_ln703_536_fu_37604770_p2 is absorbed into DSP add_ln703_536_fu_37604770_p2.
DSP Report: Generating DSP mul_ln1118_527_fu_3194_p2, operation Mode is: A2*(B:0x9e).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_527_fu_3194_p2.
DSP Report: operator mul_ln1118_527_fu_3194_p2 is absorbed into DSP mul_ln1118_527_fu_3194_p2.
DSP Report: Generating DSP add_ln703_533_fu_37604744_p2, operation Mode is: C+A2*(B:0x3ff7d).
DSP Report: register add_ln703_533_fu_37604744_p2 is absorbed into DSP add_ln703_533_fu_37604744_p2.
DSP Report: operator add_ln703_533_fu_37604744_p2 is absorbed into DSP add_ln703_533_fu_37604744_p2.
DSP Report: operator mul_ln1118_409_fu_4011_p2 is absorbed into DSP add_ln703_533_fu_37604744_p2.
DSP Report: Generating DSP mul_ln1118_608_fu_2780_p2, operation Mode is: A2*(B:0x11c).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_608_fu_2780_p2.
DSP Report: operator mul_ln1118_608_fu_2780_p2 is absorbed into DSP mul_ln1118_608_fu_2780_p2.
DSP Report: Generating DSP mul_ln1118_327_fu_5715_p2, operation Mode is: A2*(B:0x3ff44).
DSP Report: register mul_ln1118_327_fu_5715_p2 is absorbed into DSP mul_ln1118_327_fu_5715_p2.
DSP Report: operator mul_ln1118_327_fu_5715_p2 is absorbed into DSP mul_ln1118_327_fu_5715_p2.
DSP Report: Generating DSP mul_ln1118_242_fu_5199_p2, operation Mode is: A2*(B:0x3fe5b).
DSP Report: register mul_ln1118_242_fu_5199_p2 is absorbed into DSP mul_ln1118_242_fu_5199_p2.
DSP Report: operator mul_ln1118_242_fu_5199_p2 is absorbed into DSP mul_ln1118_242_fu_5199_p2.
DSP Report: Generating DSP mul_ln1118_300_fu_5158_p2, operation Mode is: A2*(B:0x3feeb).
DSP Report: register mul_ln1118_300_fu_5158_p2 is absorbed into DSP mul_ln1118_300_fu_5158_p2.
DSP Report: operator mul_ln1118_300_fu_5158_p2 is absorbed into DSP mul_ln1118_300_fu_5158_p2.
DSP Report: Generating DSP mul_ln1118_251_fu_6012_p2, operation Mode is: A2*(B:0x3ffb3).
DSP Report: register mul_ln1118_251_fu_6012_p2 is absorbed into DSP mul_ln1118_251_fu_6012_p2.
DSP Report: operator mul_ln1118_251_fu_6012_p2 is absorbed into DSP mul_ln1118_251_fu_6012_p2.
DSP Report: Generating DSP mul_ln1118_225_fu_3113_p2, operation Mode is: A2*(B:0x3ffc5).
DSP Report: register mul_ln1118_225_fu_3113_p2 is absorbed into DSP mul_ln1118_225_fu_3113_p2.
DSP Report: operator mul_ln1118_225_fu_3113_p2 is absorbed into DSP mul_ln1118_225_fu_3113_p2.
DSP Report: Generating DSP mul_ln1118_1110_fu_5329_p2, operation Mode is: A''*(B:0xba).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1110_fu_5329_p2.
DSP Report: register data_40_V_read_1_reg_37659665_reg is absorbed into DSP mul_ln1118_1110_fu_5329_p2.
DSP Report: operator mul_ln1118_1110_fu_5329_p2 is absorbed into DSP mul_ln1118_1110_fu_5329_p2.
DSP Report: Generating DSP add_ln703_1208_fu_37633902_p2, operation Mode is: PCIN+A''*(B:0xc3).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_1208_fu_37633902_p2.
DSP Report: register add_ln703_3055_reg_37664855_reg is absorbed into DSP add_ln703_1208_fu_37633902_p2.
DSP Report: operator add_ln703_1208_fu_37633902_p2 is absorbed into DSP add_ln703_1208_fu_37633902_p2.
DSP Report: operator mul_ln1118_896_fu_4264_p2 is absorbed into DSP add_ln703_1208_fu_37633902_p2.
DSP Report: Generating DSP add_ln703_1208_fu_37633902_p2, operation Mode is: PCIN+A''*(B:0xc9).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_1208_fu_37633902_p2.
DSP Report: register data_28_V_read_1_reg_37659826_reg is absorbed into DSP add_ln703_1208_fu_37633902_p2.
DSP Report: operator add_ln703_1208_fu_37633902_p2 is absorbed into DSP add_ln703_1208_fu_37633902_p2.
DSP Report: operator mul_ln1118_795_fu_3476_p2 is absorbed into DSP add_ln703_1208_fu_37633902_p2.
DSP Report: Generating DSP add_ln703_1208_reg_37662940_reg, operation Mode is: PCIN+A''*(B:0x8d).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_1208_reg_37662940_reg.
DSP Report: register data_37_V_read_1_reg_37659707_reg is absorbed into DSP add_ln703_1208_reg_37662940_reg.
DSP Report: register add_ln703_1208_reg_37662940_reg is absorbed into DSP add_ln703_1208_reg_37662940_reg.
DSP Report: operator add_ln703_1208_fu_37633902_p2 is absorbed into DSP add_ln703_1208_reg_37662940_reg.
DSP Report: operator mul_ln1118_1030_fu_6094_p2 is absorbed into DSP add_ln703_1208_reg_37662940_reg.
DSP Report: Generating DSP mul_ln1118_1309_fu_6503_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_1309_fu_6503_p2 is absorbed into DSP mul_ln1118_1309_fu_6503_p2.
DSP Report: register mul_ln1118_1309_fu_6503_p2 is absorbed into DSP mul_ln1118_1309_fu_6503_p2.
DSP Report: operator mul_ln1118_1309_fu_6503_p2 is absorbed into DSP mul_ln1118_1309_fu_6503_p2.
DSP Report: Generating DSP mul_ln1118_1330_fu_3792_p2, operation Mode is: A''*(B:0x3ff48).
DSP Report: register mul_ln1118_1330_fu_3792_p2 is absorbed into DSP mul_ln1118_1330_fu_3792_p2.
DSP Report: register mul_ln1118_1330_fu_3792_p2 is absorbed into DSP mul_ln1118_1330_fu_3792_p2.
DSP Report: operator mul_ln1118_1330_fu_3792_p2 is absorbed into DSP mul_ln1118_1330_fu_3792_p2.
DSP Report: Generating DSP mul_ln1118_1087_fu_3388_p2, operation Mode is: A''*(B:0x3ff64).
DSP Report: register mul_ln1118_1087_fu_3388_p2 is absorbed into DSP mul_ln1118_1087_fu_3388_p2.
DSP Report: register mul_ln1118_1087_fu_3388_p2 is absorbed into DSP mul_ln1118_1087_fu_3388_p2.
DSP Report: operator mul_ln1118_1087_fu_3388_p2 is absorbed into DSP mul_ln1118_1087_fu_3388_p2.
DSP Report: Generating DSP mul_ln1118_1608_fu_3957_p2, operation Mode is: A''*(B:0x15b).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1608_fu_3957_p2.
DSP Report: register zext_ln1118_1219_reg_37660894_reg is absorbed into DSP mul_ln1118_1608_fu_3957_p2.
DSP Report: operator mul_ln1118_1608_fu_3957_p2 is absorbed into DSP mul_ln1118_1608_fu_3957_p2.
DSP Report: Generating DSP add_ln703_2595_fu_37642530_p2, operation Mode is: PCIN+A''*(B:0x16f).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_2595_fu_37642530_p2.
DSP Report: register data_51_V_read_1_reg_37659493_reg is absorbed into DSP add_ln703_2595_fu_37642530_p2.
DSP Report: operator add_ln703_2595_fu_37642530_p2 is absorbed into DSP add_ln703_2595_fu_37642530_p2.
DSP Report: operator mul_ln1118_1358_fu_4513_p2 is absorbed into DSP add_ln703_2595_fu_37642530_p2.
DSP Report: Generating DSP add_ln703_2595_fu_37642530_p2, operation Mode is: PCIN+A''*(B:0x146).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_2595_fu_37642530_p2.
DSP Report: register zext_ln1118_684_reg_37660621_reg is absorbed into DSP add_ln703_2595_fu_37642530_p2.
DSP Report: operator add_ln703_2595_fu_37642530_p2 is absorbed into DSP add_ln703_2595_fu_37642530_p2.
DSP Report: operator mul_ln1118_926_fu_5185_p2 is absorbed into DSP add_ln703_2595_fu_37642530_p2.
DSP Report: Generating DSP add_ln703_2595_reg_37664395_reg, operation Mode is: PCIN+A''*(B:0x109).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_2595_reg_37664395_reg.
DSP Report: register data_57_V_read_1_reg_37659396_reg is absorbed into DSP add_ln703_2595_reg_37664395_reg.
DSP Report: register add_ln703_2595_reg_37664395_reg is absorbed into DSP add_ln703_2595_reg_37664395_reg.
DSP Report: operator add_ln703_2595_fu_37642530_p2 is absorbed into DSP add_ln703_2595_reg_37664395_reg.
DSP Report: operator mul_ln1118_1523_fu_5924_p2 is absorbed into DSP add_ln703_2595_reg_37664395_reg.
DSP Report: Generating DSP mul_ln1118_901_fu_6459_p2, operation Mode is: A''*(B:0x1a3).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_901_fu_6459_p2.
DSP Report: register data_33_V_read_1_reg_37659763_reg is absorbed into DSP mul_ln1118_901_fu_6459_p2.
DSP Report: operator mul_ln1118_901_fu_6459_p2 is absorbed into DSP mul_ln1118_901_fu_6459_p2.
DSP Report: Generating DSP add_ln703_2592_fu_37642504_p2, operation Mode is: PCIN+A''*(B:0x1df).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_2592_fu_37642504_p2.
DSP Report: register zext_ln1118_302_reg_37660084_reg is absorbed into DSP add_ln703_2592_fu_37642504_p2.
DSP Report: operator add_ln703_2592_fu_37642504_p2 is absorbed into DSP add_ln703_2592_fu_37642504_p2.
DSP Report: operator mul_ln1118_416_fu_6124_p2 is absorbed into DSP add_ln703_2592_fu_37642504_p2.
DSP Report: Generating DSP add_ln703_2592_reg_37664390_reg, operation Mode is: PCIN+A''*(B:0x11d).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_2592_reg_37664390_reg.
DSP Report: register zext_ln1118_553_reg_37660461_reg is absorbed into DSP add_ln703_2592_reg_37664390_reg.
DSP Report: register add_ln703_2592_reg_37664390_reg is absorbed into DSP add_ln703_2592_reg_37664390_reg.
DSP Report: operator add_ln703_2592_fu_37642504_p2 is absorbed into DSP add_ln703_2592_reg_37664390_reg.
DSP Report: operator mul_ln1118_775_fu_3984_p2 is absorbed into DSP add_ln703_2592_reg_37664390_reg.
DSP Report: Generating DSP mul_ln1118_799_fu_4003_p2, operation Mode is: A''*(B:0x61).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_799_fu_4003_p2.
DSP Report: register zext_ln1118_578_reg_37660488_reg is absorbed into DSP mul_ln1118_799_fu_4003_p2.
DSP Report: operator mul_ln1118_799_fu_4003_p2 is absorbed into DSP mul_ln1118_799_fu_4003_p2.
DSP Report: Generating DSP add_ln703_1314_fu_37634526_p2, operation Mode is: PCIN+A''*(B:0x5f).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_1314_fu_37634526_p2.
DSP Report: register zext_ln1118_553_reg_37660461_reg is absorbed into DSP add_ln703_1314_fu_37634526_p2.
DSP Report: operator add_ln703_1314_fu_37634526_p2 is absorbed into DSP add_ln703_1314_fu_37634526_p2.
DSP Report: operator mul_ln1118_774_fu_3983_p2 is absorbed into DSP add_ln703_1314_fu_37634526_p2.
DSP Report: Generating DSP mul_ln1118_247_fu_4554_p2, operation Mode is: A''*(B:0x4b).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_247_fu_4554_p2.
DSP Report: register zext_ln1118_184_reg_37659994_reg is absorbed into DSP mul_ln1118_247_fu_4554_p2.
DSP Report: operator mul_ln1118_247_fu_4554_p2 is absorbed into DSP mul_ln1118_247_fu_4554_p2.
DSP Report: Generating DSP add_ln703_1313_fu_37634516_p2, operation Mode is: C+A''*(B:0x3ffba).
DSP Report: register add_ln703_1313_fu_37634516_p2 is absorbed into DSP add_ln703_1313_fu_37634516_p2.
DSP Report: register add_ln703_1313_fu_37634516_p2 is absorbed into DSP add_ln703_1313_fu_37634516_p2.
DSP Report: operator add_ln703_1313_fu_37634516_p2 is absorbed into DSP add_ln703_1313_fu_37634516_p2.
DSP Report: operator mul_ln1118_825_fu_3269_p2 is absorbed into DSP add_ln703_1313_fu_37634516_p2.
DSP Report: Generating DSP mul_ln1118_1357_fu_3334_p2, operation Mode is: A''*(B:0xb2).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1357_fu_3334_p2.
DSP Report: register data_51_V_read_1_reg_37659493_reg is absorbed into DSP mul_ln1118_1357_fu_3334_p2.
DSP Report: operator mul_ln1118_1357_fu_3334_p2 is absorbed into DSP mul_ln1118_1357_fu_3334_p2.
DSP Report: Generating DSP mul_ln1118_388_fu_3147_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_388_fu_3147_p2 is absorbed into DSP mul_ln1118_388_fu_3147_p2.
DSP Report: register mul_ln1118_388_fu_3147_p2 is absorbed into DSP mul_ln1118_388_fu_3147_p2.
DSP Report: operator mul_ln1118_388_fu_3147_p2 is absorbed into DSP mul_ln1118_388_fu_3147_p2.
DSP Report: Generating DSP mul_ln1118_446_fu_3793_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_446_fu_3793_p2 is absorbed into DSP mul_ln1118_446_fu_3793_p2.
DSP Report: register mul_ln1118_446_fu_3793_p2 is absorbed into DSP mul_ln1118_446_fu_3793_p2.
DSP Report: operator mul_ln1118_446_fu_3793_p2 is absorbed into DSP mul_ln1118_446_fu_3793_p2.
DSP Report: Generating DSP add_ln703_1312_fu_37634506_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1312_fu_37634506_p2 is absorbed into DSP add_ln703_1312_fu_37634506_p2.
DSP Report: Generating DSP mul_ln1118_1291_fu_5830_p2, operation Mode is: A''*(B:0x34).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1291_fu_5830_p2.
DSP Report: register zext_ln1118_958_reg_37660812_reg is absorbed into DSP mul_ln1118_1291_fu_5830_p2.
DSP Report: operator mul_ln1118_1291_fu_5830_p2 is absorbed into DSP mul_ln1118_1291_fu_5830_p2.
DSP Report: Generating DSP add_ln703_1320_fu_37634568_p2, operation Mode is: C+A''*(B:0x3ffd6).
DSP Report: register add_ln703_1320_fu_37634568_p2 is absorbed into DSP add_ln703_1320_fu_37634568_p2.
DSP Report: register add_ln703_1320_fu_37634568_p2 is absorbed into DSP add_ln703_1320_fu_37634568_p2.
DSP Report: operator add_ln703_1320_fu_37634568_p2 is absorbed into DSP add_ln703_1320_fu_37634568_p2.
DSP Report: operator mul_ln1118_1239_fu_6450_p2 is absorbed into DSP add_ln703_1320_fu_37634568_p2.
DSP Report: Generating DSP mul_ln1118_750_fu_3062_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_771_fu_3216_p2 is absorbed into DSP mul_ln1118_750_fu_3062_p2.
DSP Report: register mul_ln1118_771_fu_3216_p2 is absorbed into DSP mul_ln1118_750_fu_3062_p2.
DSP Report: operator mul_ln1118_750_fu_3062_p2 is absorbed into DSP mul_ln1118_750_fu_3062_p2.
DSP Report: Generating DSP add_ln703_1324_fu_37634600_p2, operation Mode is: C'+A''*(B:0x26).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_1324_fu_37634600_p2.
DSP Report: register add_ln703_1324_fu_37634600_p2 is absorbed into DSP add_ln703_1324_fu_37634600_p2.
DSP Report: register zext_ln1118_1006_reg_37660852_reg is absorbed into DSP add_ln703_1324_fu_37634600_p2.
DSP Report: operator add_ln703_1324_fu_37634600_p2 is absorbed into DSP add_ln703_1324_fu_37634600_p2.
DSP Report: operator mul_ln1118_1334_fu_5887_p2 is absorbed into DSP add_ln703_1324_fu_37634600_p2.
DSP Report: Generating DSP mul_ln1118_1405_fu_5748_p2, operation Mode is: A''*(B:0x4f).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1405_fu_5748_p2.
DSP Report: register data_53_V_read_1_reg_37659460_reg is absorbed into DSP mul_ln1118_1405_fu_5748_p2.
DSP Report: operator mul_ln1118_1405_fu_5748_p2 is absorbed into DSP mul_ln1118_1405_fu_5748_p2.
DSP Report: Generating DSP add_ln703_1319_fu_37634558_p2, operation Mode is: PCIN+A''*(B:0x6f).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_1319_fu_37634558_p2.
DSP Report: register data_42_V_read_1_reg_37659633_reg is absorbed into DSP add_ln703_1319_fu_37634558_p2.
DSP Report: operator add_ln703_1319_fu_37634558_p2 is absorbed into DSP add_ln703_1319_fu_37634558_p2.
DSP Report: operator mul_ln1118_1139_fu_5481_p2 is absorbed into DSP add_ln703_1319_fu_37634558_p2.
DSP Report: Generating DSP add_ln703_1319_fu_37634558_p2, operation Mode is: PCIN+A''*(B:0x4c).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_1319_fu_37634558_p2.
DSP Report: register data_47_V_read_1_reg_37659553_reg is absorbed into DSP add_ln703_1319_fu_37634558_p2.
DSP Report: operator add_ln703_1319_fu_37634558_p2 is absorbed into DSP add_ln703_1319_fu_37634558_p2.
DSP Report: operator mul_ln1118_1265_fu_4237_p2 is absorbed into DSP add_ln703_1319_fu_37634558_p2.
DSP Report: Generating DSP mul_ln1118_1311_fu_6506_p2, operation Mode is: A''*(B:0x87).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1311_fu_6506_p2.
DSP Report: register data_49_V_read_1_reg_37659525_reg is absorbed into DSP mul_ln1118_1311_fu_6506_p2.
DSP Report: operator mul_ln1118_1311_fu_6506_p2 is absorbed into DSP mul_ln1118_1311_fu_6506_p2.
DSP Report: Generating DSP add_ln703_1309_fu_37634484_p2, operation Mode is: PCIN+A''*(B:0xb3).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_1309_fu_37634484_p2.
DSP Report: register data_39_V_read_1_reg_37659681_reg is absorbed into DSP add_ln703_1309_fu_37634484_p2.
DSP Report: operator add_ln703_1309_fu_37634484_p2 is absorbed into DSP add_ln703_1309_fu_37634484_p2.
DSP Report: operator mul_ln1118_1066_fu_3735_p2 is absorbed into DSP add_ln703_1309_fu_37634484_p2.
DSP Report: Generating DSP add_ln703_1309_fu_37634484_p2, operation Mode is: PCIN+A''*(B:0x9f).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_1309_fu_37634484_p2.
DSP Report: register data_45_V_read_1_reg_37659582_reg is absorbed into DSP add_ln703_1309_fu_37634484_p2.
DSP Report: operator add_ln703_1309_fu_37634484_p2 is absorbed into DSP add_ln703_1309_fu_37634484_p2.
DSP Report: operator mul_ln1118_1212_fu_3669_p2 is absorbed into DSP add_ln703_1309_fu_37634484_p2.
DSP Report: Generating DSP mul_ln1118_530_fu_3728_p2, operation Mode is: A2*(B:0x8e).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_530_fu_3728_p2.
DSP Report: operator mul_ln1118_530_fu_3728_p2 is absorbed into DSP mul_ln1118_530_fu_3728_p2.
DSP Report: Generating DSP add_ln703_1306_reg_37662169_reg, operation Mode is: PCIN+A2*(B:0xf2).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_1306_reg_37662169_reg.
DSP Report: register add_ln703_1306_reg_37662169_reg is absorbed into DSP add_ln703_1306_reg_37662169_reg.
DSP Report: operator add_ln703_1306_fu_37606480_p2 is absorbed into DSP add_ln703_1306_reg_37662169_reg.
DSP Report: operator mul_ln1118_361_fu_5495_p2 is absorbed into DSP add_ln703_1306_reg_37662169_reg.
DSP Report: Generating DSP mul_ln1118_1463_fu_4937_p2, operation Mode is: A''*(B:0x3ff79).
DSP Report: register mul_ln1118_1463_fu_4937_p2 is absorbed into DSP mul_ln1118_1463_fu_4937_p2.
DSP Report: register mul_ln1118_1463_fu_4937_p2 is absorbed into DSP mul_ln1118_1463_fu_4937_p2.
DSP Report: operator mul_ln1118_1463_fu_4937_p2 is absorbed into DSP mul_ln1118_1463_fu_4937_p2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1324_fu_37634600_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1324_fu_37634600_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1324_fu_37634600_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1324_fu_37634600_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1324_fu_37634600_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln703_1_reg_37662109_reg[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln703_1_reg_37662109_reg[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln703_1_reg_37662109_reg[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln703_1_reg_37662109_reg[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1324_fu_37634600_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1324_fu_37634600_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1324_fu_37634600_p2[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1324_fu_37634600_p2[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1324_fu_37634600_p2[-1111111107]__0 )
INFO: [Synth 8-4471] merging register 'data_59_V_read_int_reg_reg[15:0]' into 'data_59_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20546]
INFO: [Synth 8-4471] merging register 'data_54_V_read_int_reg_reg[15:0]' into 'data_54_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20526]
INFO: [Synth 8-4471] merging register 'data_60_V_read_1_reg_37659342_reg[15:0]' into 'data_60_V_read_1_reg_37659342_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:21795]
INFO: [Synth 8-4471] merging register 'data_53_V_read_int_reg_reg[15:0]' into 'data_53_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20522]
INFO: [Synth 8-4471] merging register 'data_56_V_read_int_reg_reg[15:0]' into 'data_56_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20534]
INFO: [Synth 8-4471] merging register 'data_57_V_read_int_reg_reg[15:0]' into 'data_57_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20538]
INFO: [Synth 8-4471] merging register 'data_53_V_read_int_reg_reg[15:0]' into 'data_53_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20522]
INFO: [Synth 8-4471] merging register 'data_60_V_read_int_reg_reg[15:0]' into 'data_60_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20554]
INFO: [Synth 8-4471] merging register 'data_42_V_read_int_reg_reg[15:0]' into 'data_42_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20474]
INFO: [Synth 8-4471] merging register 'data_47_V_read_int_reg_reg[15:0]' into 'data_47_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20494]
INFO: [Synth 8-4471] merging register 'data_49_V_read_int_reg_reg[15:0]' into 'data_49_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20502]
INFO: [Synth 8-4471] merging register 'data_55_V_read_int_reg_reg[15:0]' into 'data_55_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20530]
INFO: [Synth 8-4471] merging register 'data_59_V_read_int_reg_reg[15:0]' into 'data_59_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20546]
INFO: [Synth 8-4471] merging register 'data_57_V_read_int_reg_reg[15:0]' into 'data_57_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20538]
INFO: [Synth 8-4471] merging register 'data_52_V_read_int_reg_reg[15:0]' into 'data_52_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20518]
INFO: [Synth 8-4471] merging register 'data_42_V_read_int_reg_reg[15:0]' into 'data_42_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20474]
INFO: [Synth 8-4471] merging register 'data_43_V_read_int_reg_reg[15:0]' into 'data_43_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:20478]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_1186_fu_4739_p2, operation Mode is: A''*(B:0x3fe5b).
DSP Report: register mul_ln1118_1186_fu_4739_p2 is absorbed into DSP mul_ln1118_1186_fu_4739_p2.
DSP Report: register mul_ln1118_1186_fu_4739_p2 is absorbed into DSP mul_ln1118_1186_fu_4739_p2.
DSP Report: operator mul_ln1118_1186_fu_4739_p2 is absorbed into DSP mul_ln1118_1186_fu_4739_p2.
DSP Report: Generating DSP mul_ln1118_1262_fu_3218_p2, operation Mode is: A''*(B:0x3fec5).
DSP Report: register mul_ln1118_1262_fu_3218_p2 is absorbed into DSP mul_ln1118_1262_fu_3218_p2.
DSP Report: register mul_ln1118_1262_fu_3218_p2 is absorbed into DSP mul_ln1118_1262_fu_3218_p2.
DSP Report: operator mul_ln1118_1262_fu_3218_p2 is absorbed into DSP mul_ln1118_1262_fu_3218_p2.
DSP Report: Generating DSP mul_ln1118_1002_fu_5918_p2, operation Mode is: A''*(B:0x109).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1002_fu_5918_p2.
DSP Report: register zext_ln1118_726_reg_37660683_reg is absorbed into DSP mul_ln1118_1002_fu_5918_p2.
DSP Report: operator mul_ln1118_1002_fu_5918_p2 is absorbed into DSP mul_ln1118_1002_fu_5918_p2.
DSP Report: Generating DSP add_ln703_1202_fu_37633864_p2, operation Mode is: PCIN+A''*(B:0x17c).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_1202_fu_37633864_p2.
DSP Report: register zext_ln1118_510_reg_37660377_reg is absorbed into DSP add_ln703_1202_fu_37633864_p2.
DSP Report: operator add_ln703_1202_fu_37633864_p2 is absorbed into DSP add_ln703_1202_fu_37633864_p2.
DSP Report: operator mul_ln1118_748_fu_3226_p2 is absorbed into DSP add_ln703_1202_fu_37633864_p2.
DSP Report: Generating DSP add_ln703_1202_reg_37662930_reg, operation Mode is: PCIN+A''*(B:0x1ab).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_1202_reg_37662930_reg.
DSP Report: register zext_ln1118_617_reg_37660541_reg is absorbed into DSP add_ln703_1202_reg_37662930_reg.
DSP Report: register add_ln703_1202_reg_37662930_reg is absorbed into DSP add_ln703_1202_reg_37662930_reg.
DSP Report: operator add_ln703_1202_fu_37633864_p2 is absorbed into DSP add_ln703_1202_reg_37662930_reg.
DSP Report: operator mul_ln1118_873_fu_5545_p2 is absorbed into DSP add_ln703_1202_reg_37662930_reg.
DSP Report: Generating DSP mul_ln1118_1488_fu_5836_p2, operation Mode is: A''*(B:0x3fee9).
DSP Report: register mul_ln1118_1488_fu_5836_p2 is absorbed into DSP mul_ln1118_1488_fu_5836_p2.
DSP Report: register mul_ln1118_1488_fu_5836_p2 is absorbed into DSP mul_ln1118_1488_fu_5836_p2.
DSP Report: operator mul_ln1118_1488_fu_5836_p2 is absorbed into DSP mul_ln1118_1488_fu_5836_p2.
DSP Report: Generating DSP add_ln703_1428_fu_37635289_p2, operation Mode is: -C'+A''*(B:0x23)+1-1.
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_1428_fu_37635289_p2.
DSP Report: register data_61_V_read_1_reg_37659328_reg is absorbed into DSP add_ln703_1428_fu_37635289_p2.
DSP Report: register data_60_V_read_1_reg_37659342_reg is absorbed into DSP add_ln703_1428_fu_37635289_p2.
DSP Report: operator add_ln703_1428_fu_37635289_p2 is absorbed into DSP add_ln703_1428_fu_37635289_p2.
DSP Report: operator mul_ln1118_1629_fu_6095_p2 is absorbed into DSP add_ln703_1428_fu_37635289_p2.
DSP Report: Generating DSP add_ln703_1429_reg_37663160_reg, operation Mode is: C+A''*(B:0x2f).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP add_ln703_1429_reg_37663160_reg.
DSP Report: register data_59_V_read_1_reg_37659360_reg is absorbed into DSP add_ln703_1429_reg_37663160_reg.
DSP Report: register add_ln703_1429_reg_37663160_reg is absorbed into DSP add_ln703_1429_reg_37663160_reg.
DSP Report: operator add_ln703_1429_fu_37635299_p2 is absorbed into DSP add_ln703_1429_reg_37663160_reg.
DSP Report: operator mul_ln1118_1587_fu_3159_p2 is absorbed into DSP add_ln703_1429_reg_37663160_reg.
DSP Report: Generating DSP mul_ln1118_1542_fu_4310_p2, operation Mode is: A''*(B:0x72).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1542_fu_4310_p2.
DSP Report: register data_57_V_read_1_reg_37659396_reg is absorbed into DSP mul_ln1118_1542_fu_4310_p2.
DSP Report: operator mul_ln1118_1542_fu_4310_p2 is absorbed into DSP mul_ln1118_1542_fu_4310_p2.
DSP Report: Generating DSP add_ln703_1426_fu_37635273_p2, operation Mode is: PCIN+A''*(B:0x4f).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_1426_fu_37635273_p2.
DSP Report: register data_54_V_read_1_reg_37659445_reg is absorbed into DSP add_ln703_1426_fu_37635273_p2.
DSP Report: operator add_ln703_1426_fu_37635273_p2 is absorbed into DSP add_ln703_1426_fu_37635273_p2.
DSP Report: operator mul_ln1118_1459_fu_4511_p2 is absorbed into DSP add_ln703_1426_fu_37635273_p2.
DSP Report: Generating DSP mul_ln1118_1518_fu_5089_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_1518_fu_5089_p2 is absorbed into DSP mul_ln1118_1518_fu_5089_p2.
DSP Report: register mul_ln1118_1518_fu_5089_p2 is absorbed into DSP mul_ln1118_1518_fu_5089_p2.
DSP Report: operator mul_ln1118_1518_fu_5089_p2 is absorbed into DSP mul_ln1118_1518_fu_5089_p2.
DSP Report: Generating DSP mul_ln1118_1564_fu_4973_p2, operation Mode is: A''*(B:0x137).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1564_fu_4973_p2.
DSP Report: register data_58_V_read_1_reg_37659377_reg is absorbed into DSP mul_ln1118_1564_fu_4973_p2.
DSP Report: operator mul_ln1118_1564_fu_4973_p2 is absorbed into DSP mul_ln1118_1564_fu_4973_p2.
DSP Report: Generating DSP add_ln703_1704_fu_37637061_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1704_fu_37637061_p2 is absorbed into DSP add_ln703_1704_fu_37637061_p2.
DSP Report: Generating DSP mul_ln1118_1868_fu_4968_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_1868_fu_4968_p2 is absorbed into DSP mul_ln1118_1868_fu_4968_p2.
DSP Report: register mul_ln1118_1868_fu_4968_p2 is absorbed into DSP mul_ln1118_1868_fu_4968_p2.
DSP Report: operator mul_ln1118_1868_fu_4968_p2 is absorbed into DSP mul_ln1118_1868_fu_4968_p2.
DSP Report: Generating DSP mul_ln1118_1121_fu_4369_p2, operation Mode is: A''*(B:0x2f).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1121_fu_4369_p2.
DSP Report: register data_41_V_read_1_reg_37659648_reg is absorbed into DSP mul_ln1118_1121_fu_4369_p2.
DSP Report: operator mul_ln1118_1121_fu_4369_p2 is absorbed into DSP mul_ln1118_1121_fu_4369_p2.
DSP Report: Generating DSP mul_ln1118_1271_fu_5072_p2, operation Mode is: A''*(B:0x2a).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1271_fu_5072_p2.
DSP Report: register zext_ln1118_939_reg_37660788_reg is absorbed into DSP mul_ln1118_1271_fu_5072_p2.
DSP Report: operator mul_ln1118_1271_fu_5072_p2 is absorbed into DSP mul_ln1118_1271_fu_5072_p2.
DSP Report: Generating DSP mul_ln1118_1072_fu_6114_p2, operation Mode is: A2*(B:0x33).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1072_fu_6114_p2.
DSP Report: operator mul_ln1118_1072_fu_6114_p2 is absorbed into DSP mul_ln1118_1072_fu_6114_p2.
DSP Report: Generating DSP add_ln703_1683_reg_37662189_reg, operation Mode is: C+A2*(B:0x3ffcf).
DSP Report: register add_ln703_1683_reg_37662189_reg is absorbed into DSP add_ln703_1683_reg_37662189_reg.
DSP Report: register add_ln703_1683_reg_37662189_reg is absorbed into DSP add_ln703_1683_reg_37662189_reg.
DSP Report: operator add_ln703_1683_fu_37606514_p2 is absorbed into DSP add_ln703_1683_reg_37662189_reg.
DSP Report: operator mul_ln1118_1973_fu_4826_p2 is absorbed into DSP add_ln703_1683_reg_37662189_reg.
DSP Report: Generating DSP mul_ln1118_1943_fu_3813_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_1943_fu_3813_p2 is absorbed into DSP mul_ln1118_1943_fu_3813_p2.
DSP Report: register mul_ln1118_1943_fu_3813_p2 is absorbed into DSP mul_ln1118_1943_fu_3813_p2.
DSP Report: operator mul_ln1118_1943_fu_3813_p2 is absorbed into DSP mul_ln1118_1943_fu_3813_p2.
DSP Report: Generating DSP mul_ln1118_1638_fu_4024_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_1638_fu_4024_p2 is absorbed into DSP mul_ln1118_1638_fu_4024_p2.
DSP Report: register mul_ln1118_1638_fu_4024_p2 is absorbed into DSP mul_ln1118_1638_fu_4024_p2.
DSP Report: operator mul_ln1118_1638_fu_4024_p2 is absorbed into DSP mul_ln1118_1638_fu_4024_p2.
DSP Report: Generating DSP mul_ln1118_1716_fu_4868_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_1716_fu_4868_p2 is absorbed into DSP mul_ln1118_1716_fu_4868_p2.
DSP Report: register mul_ln1118_1716_fu_4868_p2 is absorbed into DSP mul_ln1118_1716_fu_4868_p2.
DSP Report: operator mul_ln1118_1716_fu_4868_p2 is absorbed into DSP mul_ln1118_1716_fu_4868_p2.
DSP Report: Generating DSP add_ln703_1679_fu_37636880_p2, operation Mode is: C+A''*(B:0x45).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_1679_fu_37636880_p2.
DSP Report: register data_73_V_read_1_reg_37659130_reg is absorbed into DSP add_ln703_1679_fu_37636880_p2.
DSP Report: operator add_ln703_1679_fu_37636880_p2 is absorbed into DSP add_ln703_1679_fu_37636880_p2.
DSP Report: operator mul_ln1118_1916_fu_5885_p2 is absorbed into DSP add_ln703_1679_fu_37636880_p2.
DSP Report: Generating DSP add_ln703_1680_fu_37636890_p2, operation Mode is: PCIN+A''*(B:0x5b).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP add_ln703_1680_fu_37636890_p2.
DSP Report: register data_66_V_read_1_reg_37659244_reg is absorbed into DSP add_ln703_1680_fu_37636890_p2.
DSP Report: operator add_ln703_1680_fu_37636890_p2 is absorbed into DSP add_ln703_1680_fu_37636890_p2.
DSP Report: operator mul_ln1118_1740_fu_5073_p2 is absorbed into DSP add_ln703_1680_fu_37636890_p2.
DSP Report: Generating DSP mul_ln1118_1412_fu_3881_p2, operation Mode is: A''*(B:0x72).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1412_fu_3881_p2.
DSP Report: register data_53_V_read_1_reg_37659460_reg is absorbed into DSP mul_ln1118_1412_fu_3881_p2.
DSP Report: operator mul_ln1118_1412_fu_3881_p2 is absorbed into DSP mul_ln1118_1412_fu_3881_p2.
DSP Report: Generating DSP add_ln703_1678_fu_37636870_p2, operation Mode is: PCIN+A''*(B:0x76).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP add_ln703_1678_fu_37636870_p2.
DSP Report: register data_59_V_read_1_reg_37659360_reg is absorbed into DSP add_ln703_1678_fu_37636870_p2.
DSP Report: operator add_ln703_1678_fu_37636870_p2 is absorbed into DSP add_ln703_1678_fu_37636870_p2.
DSP Report: operator mul_ln1118_1572_fu_3018_p2 is absorbed into DSP add_ln703_1678_fu_37636870_p2.
DSP Report: Generating DSP mul_ln1118_1253_fu_5262_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_1253_fu_5262_p2 is absorbed into DSP mul_ln1118_1253_fu_5262_p2.
DSP Report: register mul_ln1118_1253_fu_5262_p2 is absorbed into DSP mul_ln1118_1253_fu_5262_p2.
DSP Report: operator mul_ln1118_1253_fu_5262_p2 is absorbed into DSP mul_ln1118_1253_fu_5262_p2.
DSP Report: Generating DSP mul_ln1118_1325_fu_5466_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_1325_fu_5466_p2 is absorbed into DSP mul_ln1118_1325_fu_5466_p2.
DSP Report: register mul_ln1118_1325_fu_5466_p2 is absorbed into DSP mul_ln1118_1325_fu_5466_p2.
DSP Report: operator mul_ln1118_1325_fu_5466_p2 is absorbed into DSP mul_ln1118_1325_fu_5466_p2.
DSP Report: Generating DSP mul_ln1118_1178_fu_3479_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_1178_fu_3479_p2 is absorbed into DSP mul_ln1118_1178_fu_3479_p2.
DSP Report: register mul_ln1118_1178_fu_3479_p2 is absorbed into DSP mul_ln1118_1178_fu_3479_p2.
DSP Report: operator mul_ln1118_1178_fu_3479_p2 is absorbed into DSP mul_ln1118_1178_fu_3479_p2.
DSP Report: Generating DSP mul_ln1118_1104_fu_4557_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_1104_fu_4557_p2 is absorbed into DSP mul_ln1118_1104_fu_4557_p2.
DSP Report: register mul_ln1118_1104_fu_4557_p2 is absorbed into DSP mul_ln1118_1104_fu_4557_p2.
DSP Report: operator mul_ln1118_1104_fu_4557_p2 is absorbed into DSP mul_ln1118_1104_fu_4557_p2.
DSP Report: Generating DSP mul_ln1118_2009_fu_3503_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_2009_fu_3503_p2 is absorbed into DSP mul_ln1118_2009_fu_3503_p2.
DSP Report: register mul_ln1118_2009_fu_3503_p2 is absorbed into DSP mul_ln1118_2009_fu_3503_p2.
DSP Report: operator mul_ln1118_2009_fu_3503_p2 is absorbed into DSP mul_ln1118_2009_fu_3503_p2.
DSP Report: Generating DSP mul_ln1118_1342_fu_3805_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_1342_fu_3805_p2 is absorbed into DSP mul_ln1118_1342_fu_3805_p2.
DSP Report: register mul_ln1118_1342_fu_3805_p2 is absorbed into DSP mul_ln1118_1342_fu_3805_p2.
DSP Report: operator mul_ln1118_1342_fu_3805_p2 is absorbed into DSP mul_ln1118_1342_fu_3805_p2.
DSP Report: Generating DSP mul_ln1118_1482_fu_5788_p2, operation Mode is: A''*(B:0x54).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1482_fu_5788_p2.
DSP Report: register data_55_V_read_1_reg_37659430_reg is absorbed into DSP mul_ln1118_1482_fu_5788_p2.
DSP Report: operator mul_ln1118_1482_fu_5788_p2 is absorbed into DSP mul_ln1118_1482_fu_5788_p2.
DSP Report: Generating DSP add_ln703_1350_fu_37634753_p2, operation Mode is: PCIN+A''*(B:0x4d).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_1350_fu_37634753_p2.
DSP Report: register zext_ln1118_1022_reg_37660862_reg is absorbed into DSP add_ln703_1350_fu_37634753_p2.
DSP Report: operator add_ln703_1350_fu_37634753_p2 is absorbed into DSP add_ln703_1350_fu_37634753_p2.
DSP Report: operator mul_ln1118_1371_fu_3763_p2 is absorbed into DSP add_ln703_1350_fu_37634753_p2.
DSP Report: Generating DSP add_ln703_1350_fu_37634753_p2, operation Mode is: PCIN+A''*(B:0x57).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_1350_fu_37634753_p2.
DSP Report: register data_53_V_read_1_reg_37659460_reg is absorbed into DSP add_ln703_1350_fu_37634753_p2.
DSP Report: operator add_ln703_1350_fu_37634753_p2 is absorbed into DSP add_ln703_1350_fu_37634753_p2.
DSP Report: operator mul_ln1118_1422_fu_5569_p2 is absorbed into DSP add_ln703_1350_fu_37634753_p2.
DSP Report: Generating DSP mul_ln1118_1130_fu_6238_p2, operation Mode is: A''*(B:0x3ff9a).
DSP Report: register mul_ln1118_1130_fu_6238_p2 is absorbed into DSP mul_ln1118_1130_fu_6238_p2.
DSP Report: register mul_ln1118_1130_fu_6238_p2 is absorbed into DSP mul_ln1118_1130_fu_6238_p2.
DSP Report: operator mul_ln1118_1130_fu_6238_p2 is absorbed into DSP mul_ln1118_1130_fu_6238_p2.
DSP Report: Generating DSP mul_ln1118_1154_fu_5505_p2, operation Mode is: A''*(B:0x65).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1154_fu_5505_p2.
DSP Report: register data_42_V_read_1_reg_37659633_reg is absorbed into DSP mul_ln1118_1154_fu_5505_p2.
DSP Report: operator mul_ln1118_1154_fu_5505_p2 is absorbed into DSP mul_ln1118_1154_fu_5505_p2.
DSP Report: Generating DSP mul_ln1118_1297_fu_5709_p2, operation Mode is: A''*(B:0x58).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1297_fu_5709_p2.
DSP Report: register zext_ln1118_958_reg_37660812_reg is absorbed into DSP mul_ln1118_1297_fu_5709_p2.
DSP Report: operator mul_ln1118_1297_fu_5709_p2 is absorbed into DSP mul_ln1118_1297_fu_5709_p2.
DSP Report: Generating DSP add_ln703_1467_fu_37635515_p2, operation Mode is: C+A''*(B:0x3ffb7).
DSP Report: register add_ln703_1467_fu_37635515_p2 is absorbed into DSP add_ln703_1467_fu_37635515_p2.
DSP Report: register add_ln703_1467_fu_37635515_p2 is absorbed into DSP add_ln703_1467_fu_37635515_p2.
DSP Report: operator add_ln703_1467_fu_37635515_p2 is absorbed into DSP add_ln703_1467_fu_37635515_p2.
DSP Report: operator mul_ln1118_1593_fu_3166_p2 is absorbed into DSP add_ln703_1467_fu_37635515_p2.
DSP Report: Generating DSP add_ln703_3510_fu_37648149_p2, operation Mode is: C'+A''*(B:0x2ad).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP add_ln703_3510_fu_37648149_p2.
DSP Report: register data_90_V_read_1_reg_37658858_reg is absorbed into DSP add_ln703_3510_fu_37648149_p2.
DSP Report: register add_ln703_3510_fu_37648149_p2 is absorbed into DSP add_ln703_3510_fu_37648149_p2.
DSP Report: operator add_ln703_3510_fu_37648149_p2 is absorbed into DSP add_ln703_3510_fu_37648149_p2.
DSP Report: operator mul_ln1118_2382_fu_3932_p2 is absorbed into DSP add_ln703_3510_fu_37648149_p2.
DSP Report: Generating DSP mul_ln1118_2213_fu_5126_p2, operation Mode is: A''*(B:0x3fdca).
DSP Report: register mul_ln1118_2213_fu_5126_p2 is absorbed into DSP mul_ln1118_2213_fu_5126_p2.
DSP Report: register mul_ln1118_2213_fu_5126_p2 is absorbed into DSP mul_ln1118_2213_fu_5126_p2.
DSP Report: operator mul_ln1118_2213_fu_5126_p2 is absorbed into DSP mul_ln1118_2213_fu_5126_p2.
DSP Report: Generating DSP mul_ln1118_2790_fu_6342_p2, operation Mode is: A''*(B:0x187).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2790_fu_6342_p2.
DSP Report: register data_105_V_read_1_reg_37658612_reg is absorbed into DSP mul_ln1118_2790_fu_6342_p2.
DSP Report: operator mul_ln1118_2790_fu_6342_p2 is absorbed into DSP mul_ln1118_2790_fu_6342_p2.
DSP Report: Generating DSP add_ln703_2853_fu_37644153_p2, operation Mode is: PCIN+A''*(B:0x1b5).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP add_ln703_2853_fu_37644153_p2.
DSP Report: register data_84_V_read_1_reg_37658951_reg is absorbed into DSP add_ln703_2853_fu_37644153_p2.
DSP Report: operator add_ln703_2853_fu_37644153_p2 is absorbed into DSP add_ln703_2853_fu_37644153_p2.
DSP Report: operator mul_ln1118_2200_fu_5243_p2 is absorbed into DSP add_ln703_2853_fu_37644153_p2.
DSP Report: Generating DSP add_ln703_2853_reg_37664635_reg, operation Mode is: PCIN+A''*(B:0x18c).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP add_ln703_2853_reg_37664635_reg.
DSP Report: register data_97_V_read_1_reg_37658740_reg is absorbed into DSP add_ln703_2853_reg_37664635_reg.
DSP Report: register add_ln703_2853_reg_37664635_reg is absorbed into DSP add_ln703_2853_reg_37664635_reg.
DSP Report: operator add_ln703_2853_fu_37644153_p2 is absorbed into DSP add_ln703_2853_reg_37664635_reg.
DSP Report: operator mul_ln1118_2566_fu_2759_p2 is absorbed into DSP add_ln703_2853_reg_37664635_reg.
DSP Report: Generating DSP mul_ln1118_1144_fu_4696_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_1144_fu_4696_p2 is absorbed into DSP mul_ln1118_1144_fu_4696_p2.
DSP Report: register mul_ln1118_1144_fu_4696_p2 is absorbed into DSP mul_ln1118_1144_fu_4696_p2.
DSP Report: operator mul_ln1118_1144_fu_4696_p2 is absorbed into DSP mul_ln1118_1144_fu_4696_p2.
DSP Report: Generating DSP add_ln703_1410_fu_37635179_p2, operation Mode is: C+A''*(B:0x27).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_1410_fu_37635179_p2.
DSP Report: register data_53_V_read_1_reg_37659460_reg is absorbed into DSP add_ln703_1410_fu_37635179_p2.
DSP Report: operator add_ln703_1410_fu_37635179_p2 is absorbed into DSP add_ln703_1410_fu_37635179_p2.
DSP Report: operator mul_ln1118_1411_fu_5246_p2 is absorbed into DSP add_ln703_1410_fu_37635179_p2.
DSP Report: Generating DSP add_ln703_1411_fu_37635189_p2, operation Mode is: PCIN+A''*(B:0x3d).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_1411_fu_37635189_p2.
DSP Report: register data_37_V_read_1_reg_37659707_reg is absorbed into DSP add_ln703_1411_fu_37635189_p2.
DSP Report: operator add_ln703_1411_fu_37635189_p2 is absorbed into DSP add_ln703_1411_fu_37635189_p2.
DSP Report: operator mul_ln1118_1008_fu_3590_p2 is absorbed into DSP add_ln703_1411_fu_37635189_p2.
DSP Report: Generating DSP mul_ln1118_727_fu_4255_p2, operation Mode is: A''*(B:0x37).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_727_fu_4255_p2.
DSP Report: register zext_ln1118_510_reg_37660377_reg is absorbed into DSP mul_ln1118_727_fu_4255_p2.
DSP Report: operator mul_ln1118_727_fu_4255_p2 is absorbed into DSP mul_ln1118_727_fu_4255_p2.
DSP Report: Generating DSP add_ln703_1409_fu_37635169_p2, operation Mode is: C+A''*(B:0x3ffc5).
DSP Report: register add_ln703_1409_fu_37635169_p2 is absorbed into DSP add_ln703_1409_fu_37635169_p2.
DSP Report: register add_ln703_1409_fu_37635169_p2 is absorbed into DSP add_ln703_1409_fu_37635169_p2.
DSP Report: operator add_ln703_1409_fu_37635169_p2 is absorbed into DSP add_ln703_1409_fu_37635169_p2.
DSP Report: operator mul_ln1118_1296_fu_4936_p2 is absorbed into DSP add_ln703_1409_fu_37635169_p2.
DSP Report: Generating DSP mul_ln1118_1553_fu_5900_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_1553_fu_5900_p2 is absorbed into DSP mul_ln1118_1553_fu_5900_p2.
DSP Report: register mul_ln1118_1553_fu_5900_p2 is absorbed into DSP mul_ln1118_1553_fu_5900_p2.
DSP Report: operator mul_ln1118_1553_fu_5900_p2 is absorbed into DSP mul_ln1118_1553_fu_5900_p2.
DSP Report: Generating DSP mul_ln1118_1298_fu_4152_p2, operation Mode is: A''*(B:0x3ff86).
DSP Report: register mul_ln1118_1298_fu_4152_p2 is absorbed into DSP mul_ln1118_1298_fu_4152_p2.
DSP Report: register mul_ln1118_1298_fu_4152_p2 is absorbed into DSP mul_ln1118_1298_fu_4152_p2.
DSP Report: operator mul_ln1118_1298_fu_4152_p2 is absorbed into DSP mul_ln1118_1298_fu_4152_p2.
DSP Report: Generating DSP mul_ln1118_1499_fu_4138_p2, operation Mode is: A''*(B:0x1b).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1499_fu_4138_p2.
DSP Report: register data_56_V_read_1_reg_37659414_reg is absorbed into DSP mul_ln1118_1499_fu_4138_p2.
DSP Report: operator mul_ln1118_1499_fu_4138_p2 is absorbed into DSP mul_ln1118_1499_fu_4138_p2.
DSP Report: Generating DSP add_ln703_1371_fu_37634901_p2, operation Mode is: C+A''*(B:0x3ffe3).
DSP Report: register add_ln703_1371_fu_37634901_p2 is absorbed into DSP add_ln703_1371_fu_37634901_p2.
DSP Report: register add_ln703_1371_fu_37634901_p2 is absorbed into DSP add_ln703_1371_fu_37634901_p2.
DSP Report: operator add_ln703_1371_fu_37634901_p2 is absorbed into DSP add_ln703_1371_fu_37634901_p2.
DSP Report: operator mul_ln1118_1221_fu_2917_p2 is absorbed into DSP add_ln703_1371_fu_37634901_p2.
DSP Report: Generating DSP mul_ln1118_1195_fu_3099_p2, operation Mode is: A''*(B:0x2a).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1195_fu_3099_p2.
DSP Report: register data_44_V_read_1_reg_37659600_reg is absorbed into DSP mul_ln1118_1195_fu_3099_p2.
DSP Report: operator mul_ln1118_1195_fu_3099_p2 is absorbed into DSP mul_ln1118_1195_fu_3099_p2.
DSP Report: Generating DSP mul_ln1118_1529_fu_4147_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_1529_fu_4147_p2 is absorbed into DSP mul_ln1118_1529_fu_4147_p2.
DSP Report: register mul_ln1118_1529_fu_4147_p2 is absorbed into DSP mul_ln1118_1529_fu_4147_p2.
DSP Report: operator mul_ln1118_1529_fu_4147_p2 is absorbed into DSP mul_ln1118_1529_fu_4147_p2.
DSP Report: Generating DSP mul_ln1118_1146_fu_5494_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_1146_fu_5494_p2 is absorbed into DSP mul_ln1118_1146_fu_5494_p2.
DSP Report: register mul_ln1118_1146_fu_5494_p2 is absorbed into DSP mul_ln1118_1146_fu_5494_p2.
DSP Report: operator mul_ln1118_1146_fu_5494_p2 is absorbed into DSP mul_ln1118_1146_fu_5494_p2.
DSP Report: Generating DSP mul_ln1118_1122_fu_3027_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_1122_fu_3027_p2 is absorbed into DSP mul_ln1118_1122_fu_3027_p2.
DSP Report: register mul_ln1118_1122_fu_3027_p2 is absorbed into DSP mul_ln1118_1122_fu_3027_p2.
DSP Report: operator mul_ln1118_1122_fu_3027_p2 is absorbed into DSP mul_ln1118_1122_fu_3027_p2.
DSP Report: Generating DSP add_ln703_1367_fu_37634869_p2, operation Mode is: C+A''*(B:0x53).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_1367_fu_37634869_p2.
DSP Report: register data_54_V_read_1_reg_37659445_reg is absorbed into DSP add_ln703_1367_fu_37634869_p2.
DSP Report: operator add_ln703_1367_fu_37634869_p2 is absorbed into DSP add_ln703_1367_fu_37634869_p2.
DSP Report: operator mul_ln1118_1440_fu_6038_p2 is absorbed into DSP add_ln703_1367_fu_37634869_p2.
DSP Report: Generating DSP mul_ln1118_1171_fu_5163_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_1171_fu_5163_p2 is absorbed into DSP mul_ln1118_1171_fu_5163_p2.
DSP Report: register mul_ln1118_1171_fu_5163_p2 is absorbed into DSP mul_ln1118_1171_fu_5163_p2.
DSP Report: operator mul_ln1118_1171_fu_5163_p2 is absorbed into DSP mul_ln1118_1171_fu_5163_p2.
DSP Report: Generating DSP add_ln703_1358_fu_37634801_p2, operation Mode is: C+A''*(B:0x3ff77).
DSP Report: register add_ln703_1358_fu_37634801_p2 is absorbed into DSP add_ln703_1358_fu_37634801_p2.
DSP Report: register add_ln703_1358_fu_37634801_p2 is absorbed into DSP add_ln703_1358_fu_37634801_p2.
DSP Report: operator add_ln703_1358_fu_37634801_p2 is absorbed into DSP add_ln703_1358_fu_37634801_p2.
DSP Report: operator mul_ln1118_1413_fu_5069_p2 is absorbed into DSP add_ln703_1358_fu_37634801_p2.
DSP Report: Generating DSP mul_ln1118_1272_fu_6244_p2, operation Mode is: A''*(B:0x3ff69).
DSP Report: register mul_ln1118_1272_fu_6244_p2 is absorbed into DSP mul_ln1118_1272_fu_6244_p2.
DSP Report: register mul_ln1118_1272_fu_6244_p2 is absorbed into DSP mul_ln1118_1272_fu_6244_p2.
DSP Report: operator mul_ln1118_1272_fu_6244_p2 is absorbed into DSP mul_ln1118_1272_fu_6244_p2.
DSP Report: Generating DSP mul_ln1118_1317_fu_4208_p2, operation Mode is: A''*(B:0x23).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1317_fu_4208_p2.
DSP Report: register zext_ln1118_980_reg_37660830_reg is absorbed into DSP mul_ln1118_1317_fu_4208_p2.
DSP Report: operator mul_ln1118_1317_fu_4208_p2 is absorbed into DSP mul_ln1118_1317_fu_4208_p2.
DSP Report: Generating DSP mul_ln1118_1549_fu_6601_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_1549_fu_6601_p2 is absorbed into DSP mul_ln1118_1549_fu_6601_p2.
DSP Report: register mul_ln1118_1549_fu_6601_p2 is absorbed into DSP mul_ln1118_1549_fu_6601_p2.
DSP Report: operator mul_ln1118_1549_fu_6601_p2 is absorbed into DSP mul_ln1118_1549_fu_6601_p2.
DSP Report: Generating DSP add_ln703_1607_fu_37636435_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1607_fu_37636435_p2 is absorbed into DSP add_ln703_1607_fu_37636435_p2.
DSP Report: Generating DSP mul_ln1118_1400_fu_4913_p2, operation Mode is: A''*(B:0x3fe88).
DSP Report: register mul_ln1118_1400_fu_4913_p2 is absorbed into DSP mul_ln1118_1400_fu_4913_p2.
DSP Report: register mul_ln1118_1400_fu_4913_p2 is absorbed into DSP mul_ln1118_1400_fu_4913_p2.
DSP Report: operator mul_ln1118_1400_fu_4913_p2 is absorbed into DSP mul_ln1118_1400_fu_4913_p2.
DSP Report: Generating DSP mul_ln1118_2017_fu_4096_p2, operation Mode is: A''*(B:0x3fec6).
DSP Report: register mul_ln1118_2017_fu_4096_p2 is absorbed into DSP mul_ln1118_2017_fu_4096_p2.
DSP Report: register mul_ln1118_2017_fu_4096_p2 is absorbed into DSP mul_ln1118_2017_fu_4096_p2.
DSP Report: operator mul_ln1118_2017_fu_4096_p2 is absorbed into DSP mul_ln1118_2017_fu_4096_p2.
DSP Report: Generating DSP add_ln703_2359_fu_37641149_p2, operation Mode is: C+A''*(B:0x34).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP add_ln703_2359_fu_37641149_p2.
DSP Report: register data_63_V_read_1_reg_37659295_reg is absorbed into DSP add_ln703_2359_fu_37641149_p2.
DSP Report: operator add_ln703_2359_fu_37641149_p2 is absorbed into DSP add_ln703_2359_fu_37641149_p2.
DSP Report: operator mul_ln1118_1668_fu_3350_p2 is absorbed into DSP add_ln703_2359_fu_37641149_p2.
DSP Report: Generating DSP add_ln703_2360_reg_37664130_reg, operation Mode is: PCIN+A''*(B:0x3a).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP add_ln703_2360_reg_37664130_reg.
DSP Report: register data_60_V_read_1_reg_37659342_reg is absorbed into DSP add_ln703_2360_reg_37664130_reg.
DSP Report: register add_ln703_2360_reg_37664130_reg is absorbed into DSP add_ln703_2360_reg_37664130_reg.
DSP Report: operator add_ln703_2360_fu_37641159_p2 is absorbed into DSP add_ln703_2360_reg_37664130_reg.
DSP Report: operator mul_ln1118_1599_fu_5517_p2 is absorbed into DSP add_ln703_2360_reg_37664130_reg.
DSP Report: Generating DSP mul_ln1118_1576_fu_5220_p2, operation Mode is: A''*(B:0xaf).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1576_fu_5220_p2.
DSP Report: register data_59_V_read_1_reg_37659360_reg is absorbed into DSP mul_ln1118_1576_fu_5220_p2.
DSP Report: operator mul_ln1118_1576_fu_5220_p2 is absorbed into DSP mul_ln1118_1576_fu_5220_p2.
DSP Report: Generating DSP add_ln703_2334_fu_37640989_p2, operation Mode is: PCIN+A''*(B:0xb2).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_2334_fu_37640989_p2.
DSP Report: register data_57_V_read_1_reg_37659396_reg is absorbed into DSP add_ln703_2334_fu_37640989_p2.
DSP Report: operator add_ln703_2334_fu_37640989_p2 is absorbed into DSP add_ln703_2334_fu_37640989_p2.
DSP Report: operator mul_ln1118_1533_fu_5078_p2 is absorbed into DSP add_ln703_2334_fu_37640989_p2.
DSP Report: Generating DSP add_ln703_2334_fu_37640989_p2, operation Mode is: PCIN+A''*(B:0xa9).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_2334_fu_37640989_p2.
DSP Report: register data_55_V_read_1_reg_37659430_reg is absorbed into DSP add_ln703_2334_fu_37640989_p2.
DSP Report: operator add_ln703_2334_fu_37640989_p2 is absorbed into DSP add_ln703_2334_fu_37640989_p2.
DSP Report: operator mul_ln1118_1477_fu_4111_p2 is absorbed into DSP add_ln703_2334_fu_37640989_p2.
DSP Report: Generating DSP mul_ln1118_1644_fu_5702_p2, operation Mode is: A''*(B:0xdc).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1644_fu_5702_p2.
DSP Report: register data_62_V_read_1_reg_37659313_reg is absorbed into DSP mul_ln1118_1644_fu_5702_p2.
DSP Report: operator mul_ln1118_1644_fu_5702_p2 is absorbed into DSP mul_ln1118_1644_fu_5702_p2.
DSP Report: Generating DSP add_ln703_2332_fu_37640973_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2332_fu_37640973_p2 is absorbed into DSP add_ln703_2332_fu_37640973_p2.
DSP Report: register add_ln703_2332_fu_37640973_p2 is absorbed into DSP add_ln703_2332_fu_37640973_p2.
DSP Report: register add_ln703_2332_fu_37640973_p2 is absorbed into DSP add_ln703_2332_fu_37640973_p2.
DSP Report: register add_ln703_2332_fu_37640973_p2 is absorbed into DSP add_ln703_2332_fu_37640973_p2.
DSP Report: register add_ln703_2332_fu_37640973_p2 is absorbed into DSP add_ln703_2332_fu_37640973_p2.
DSP Report: operator add_ln703_2332_fu_37640973_p2 is absorbed into DSP add_ln703_2332_fu_37640973_p2.
DSP Report: Generating DSP add_ln703_2334_reg_37664100_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_2334_reg_37664100_reg is absorbed into DSP add_ln703_2334_reg_37664100_reg.
DSP Report: operator add_ln703_2334_fu_37640989_p2 is absorbed into DSP add_ln703_2334_reg_37664100_reg.
DSP Report: Generating DSP mul_ln1118_1393_fu_2967_p2, operation Mode is: A''*(B:0xba).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1393_fu_2967_p2.
DSP Report: register data_52_V_read_1_reg_37659477_reg is absorbed into DSP mul_ln1118_1393_fu_2967_p2.
DSP Report: operator mul_ln1118_1393_fu_2967_p2 is absorbed into DSP mul_ln1118_1393_fu_2967_p2.
DSP Report: Generating DSP add_ln703_2329_fu_37640947_p2, operation Mode is: PCIN+A''*(B:0x8e).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_2329_fu_37640947_p2.
DSP Report: register data_49_V_read_1_reg_37659525_reg is absorbed into DSP add_ln703_2329_fu_37640947_p2.
DSP Report: operator add_ln703_2329_fu_37640947_p2 is absorbed into DSP add_ln703_2329_fu_37640947_p2.
DSP Report: operator mul_ln1118_1323_fu_3785_p2 is absorbed into DSP add_ln703_2329_fu_37640947_p2.
DSP Report: Generating DSP mul_ln1118_1277_fu_3374_p2, operation Mode is: A''*(B:0xf1).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1277_fu_3374_p2.
DSP Report: register zext_ln1118_939_reg_37660788_reg is absorbed into DSP mul_ln1118_1277_fu_3374_p2.
DSP Report: operator mul_ln1118_1277_fu_3374_p2 is absorbed into DSP mul_ln1118_1277_fu_3374_p2.
DSP Report: Generating DSP add_ln703_2328_fu_37640937_p2, operation Mode is: C+A''*(B:0x3ff43).
DSP Report: register add_ln703_2328_fu_37640937_p2 is absorbed into DSP add_ln703_2328_fu_37640937_p2.
DSP Report: register add_ln703_2328_fu_37640937_p2 is absorbed into DSP add_ln703_2328_fu_37640937_p2.
DSP Report: operator add_ln703_2328_fu_37640937_p2 is absorbed into DSP add_ln703_2328_fu_37640937_p2.
DSP Report: operator mul_ln1118_2575_fu_4611_p2 is absorbed into DSP add_ln703_2328_fu_37640937_p2.
DSP Report: Generating DSP mul_ln1118_989_fu_2799_p2, operation Mode is: A''*(B:0x3ff30).
DSP Report: register mul_ln1118_989_fu_2799_p2 is absorbed into DSP mul_ln1118_989_fu_2799_p2.
DSP Report: register mul_ln1118_989_fu_2799_p2 is absorbed into DSP mul_ln1118_989_fu_2799_p2.
DSP Report: operator mul_ln1118_989_fu_2799_p2 is absorbed into DSP mul_ln1118_989_fu_2799_p2.
DSP Report: Generating DSP mul_ln1118_1176_fu_3477_p2, operation Mode is: A''*(B:0x3ff66).
DSP Report: register mul_ln1118_1176_fu_3477_p2 is absorbed into DSP mul_ln1118_1176_fu_3477_p2.
DSP Report: register mul_ln1118_1176_fu_3477_p2 is absorbed into DSP mul_ln1118_1176_fu_3477_p2.
DSP Report: operator mul_ln1118_1176_fu_3477_p2 is absorbed into DSP mul_ln1118_1176_fu_3477_p2.
DSP Report: Generating DSP mul_ln1118_835_fu_3681_p2, operation Mode is: A''*(B:0x3ff0a).
DSP Report: register mul_ln1118_835_fu_3681_p2 is absorbed into DSP mul_ln1118_835_fu_3681_p2.
DSP Report: register mul_ln1118_835_fu_3681_p2 is absorbed into DSP mul_ln1118_835_fu_3681_p2.
DSP Report: operator mul_ln1118_835_fu_3681_p2 is absorbed into DSP mul_ln1118_835_fu_3681_p2.
DSP Report: Generating DSP add_ln703_2320_fu_37640879_p2, operation Mode is: C+A''*(B:0x192).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP add_ln703_2320_fu_37640879_p2.
DSP Report: register data_92_V_read_1_reg_37658821_reg is absorbed into DSP add_ln703_2320_fu_37640879_p2.
DSP Report: operator add_ln703_2320_fu_37640879_p2 is absorbed into DSP add_ln703_2320_fu_37640879_p2.
DSP Report: operator mul_ln1118_2433_fu_5049_p2 is absorbed into DSP add_ln703_2320_fu_37640879_p2.
DSP Report: Generating DSP mul_ln1118_923_fu_4896_p2, operation Mode is: A''*(B:0x15d).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_923_fu_4896_p2.
DSP Report: register data_33_V_read_1_reg_37659763_reg is absorbed into DSP mul_ln1118_923_fu_4896_p2.
DSP Report: operator mul_ln1118_923_fu_4896_p2 is absorbed into DSP mul_ln1118_923_fu_4896_p2.
DSP Report: Generating DSP add_ln703_3816_fu_37650001_p2, operation Mode is: C+A''*(B:0x3fee7).
DSP Report: register add_ln703_3816_fu_37650001_p2 is absorbed into DSP add_ln703_3816_fu_37650001_p2.
DSP Report: register add_ln703_3816_fu_37650001_p2 is absorbed into DSP add_ln703_3816_fu_37650001_p2.
DSP Report: operator add_ln703_3816_fu_37650001_p2 is absorbed into DSP add_ln703_3816_fu_37650001_p2.
DSP Report: operator mul_ln1118_2334_fu_5443_p2 is absorbed into DSP add_ln703_3816_fu_37650001_p2.
DSP Report: Generating DSP mul_ln1118_1850_fu_6500_p2, operation Mode is: A''*(B:0x3feeb).
DSP Report: register mul_ln1118_1850_fu_6500_p2 is absorbed into DSP mul_ln1118_1850_fu_6500_p2.
DSP Report: register mul_ln1118_1850_fu_6500_p2 is absorbed into DSP mul_ln1118_1850_fu_6500_p2.
DSP Report: operator mul_ln1118_1850_fu_6500_p2 is absorbed into DSP mul_ln1118_1850_fu_6500_p2.
DSP Report: Generating DSP mul_ln1118_1902_fu_5867_p2, operation Mode is: A''*(B:0x3fe94).
DSP Report: register mul_ln1118_1902_fu_5867_p2 is absorbed into DSP mul_ln1118_1902_fu_5867_p2.
DSP Report: register mul_ln1118_1902_fu_5867_p2 is absorbed into DSP mul_ln1118_1902_fu_5867_p2.
DSP Report: operator mul_ln1118_1902_fu_5867_p2 is absorbed into DSP mul_ln1118_1902_fu_5867_p2.
DSP Report: Generating DSP mul_ln1118_1050_fu_4032_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_1050_fu_4032_p2 is absorbed into DSP mul_ln1118_1050_fu_4032_p2.
DSP Report: register mul_ln1118_1050_fu_4032_p2 is absorbed into DSP mul_ln1118_1050_fu_4032_p2.
DSP Report: operator mul_ln1118_1050_fu_4032_p2 is absorbed into DSP mul_ln1118_1050_fu_4032_p2.
DSP Report: Generating DSP mul_ln1118_1153_fu_5504_p2, operation Mode is: A''*(B:0x72).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1153_fu_5504_p2.
DSP Report: register data_42_V_read_1_reg_37659633_reg is absorbed into DSP mul_ln1118_1153_fu_5504_p2.
DSP Report: operator mul_ln1118_1153_fu_5504_p2 is absorbed into DSP mul_ln1118_1153_fu_5504_p2.
DSP Report: Generating DSP add_ln703_1499_fu_37635746_p2, operation Mode is: PCIN+A''*(B:0x53).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_1499_fu_37635746_p2.
DSP Report: register zext_ln1118_434_reg_37660253_reg is absorbed into DSP add_ln703_1499_fu_37635746_p2.
DSP Report: operator add_ln703_1499_fu_37635746_p2 is absorbed into DSP add_ln703_1499_fu_37635746_p2.
DSP Report: operator mul_ln1118_626_fu_2996_p2 is absorbed into DSP add_ln703_1499_fu_37635746_p2.
DSP Report: Generating DSP mul_ln1118_1304_fu_6497_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_1304_fu_6497_p2 is absorbed into DSP mul_ln1118_1304_fu_6497_p2.
DSP Report: register mul_ln1118_1304_fu_6497_p2 is absorbed into DSP mul_ln1118_1304_fu_6497_p2.
DSP Report: operator mul_ln1118_1304_fu_6497_p2 is absorbed into DSP mul_ln1118_1304_fu_6497_p2.
DSP Report: Generating DSP mul_ln1118_1480_fu_4531_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_1480_fu_4531_p2 is absorbed into DSP mul_ln1118_1480_fu_4531_p2.
DSP Report: register mul_ln1118_1480_fu_4531_p2 is absorbed into DSP mul_ln1118_1480_fu_4531_p2.
DSP Report: operator mul_ln1118_1480_fu_4531_p2 is absorbed into DSP mul_ln1118_1480_fu_4531_p2.
DSP Report: Generating DSP mul_ln1118_1697_fu_5228_p2, operation Mode is: A''*(B:0x6c).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1697_fu_5228_p2.
DSP Report: register data_64_V_read_1_reg_37659279_reg is absorbed into DSP mul_ln1118_1697_fu_5228_p2.
DSP Report: operator mul_ln1118_1697_fu_5228_p2 is absorbed into DSP mul_ln1118_1697_fu_5228_p2.
DSP Report: Generating DSP add_ln703_1503_fu_37635778_p2, operation Mode is: PCIN+A''*(B:0x46).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_1503_fu_37635778_p2.
DSP Report: register data_43_V_read_1_reg_37659617_reg is absorbed into DSP add_ln703_1503_fu_37635778_p2.
DSP Report: operator add_ln703_1503_fu_37635778_p2 is absorbed into DSP add_ln703_1503_fu_37635778_p2.
DSP Report: operator mul_ln1118_1179_fu_3480_p2 is absorbed into DSP add_ln703_1503_fu_37635778_p2.
DSP Report: Generating DSP add_ln703_1503_fu_37635778_p2, operation Mode is: PCIN+A''*(B:0x43).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP add_ln703_1503_fu_37635778_p2.
DSP Report: register zext_ln1118_1260_reg_37660912_reg is absorbed into DSP add_ln703_1503_fu_37635778_p2.
DSP Report: operator add_ln703_1503_fu_37635778_p2 is absorbed into DSP add_ln703_1503_fu_37635778_p2.
DSP Report: operator mul_ln1118_1670_fu_5717_p2 is absorbed into DSP add_ln703_1503_fu_37635778_p2.
DSP Report: Generating DSP mul_ln1118_1539_fu_4564_p2, operation Mode is: A''*(B:0x12e).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1539_fu_4564_p2.
DSP Report: register data_57_V_read_1_reg_37659396_reg is absorbed into DSP mul_ln1118_1539_fu_4564_p2.
DSP Report: operator mul_ln1118_1539_fu_4564_p2 is absorbed into DSP mul_ln1118_1539_fu_4564_p2.
DSP Report: Generating DSP add_ln703_1825_fu_37637821_p2, operation Mode is: PCIN+A''*(B:0x159).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP add_ln703_1825_fu_37637821_p2.
DSP Report: register data_56_V_read_1_reg_37659414_reg is absorbed into DSP add_ln703_1825_fu_37637821_p2.
DSP Report: operator add_ln703_1825_fu_37637821_p2 is absorbed into DSP add_ln703_1825_fu_37637821_p2.
DSP Report: operator mul_ln1118_1514_fu_2895_p2 is absorbed into DSP add_ln703_1825_fu_37637821_p2.
DSP Report: Generating DSP mul_ln1118_1238_fu_6536_p2, operation Mode is: A''*(B:0x3b).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1238_fu_6536_p2.
DSP Report: register data_46_V_read_1_reg_37659567_reg is absorbed into DSP mul_ln1118_1238_fu_6536_p2.
DSP Report: operator mul_ln1118_1238_fu_6536_p2 is absorbed into DSP mul_ln1118_1238_fu_6536_p2.
DSP Report: Generating DSP add_ln703_1269_fu_37634267_p2, operation Mode is: PCIN+A''*(B:0x16).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_1269_fu_37634267_p2.
DSP Report: register data_45_V_read_1_reg_37659582_reg is absorbed into DSP add_ln703_1269_fu_37634267_p2.
DSP Report: operator add_ln703_1269_fu_37634267_p2 is absorbed into DSP add_ln703_1269_fu_37634267_p2.
DSP Report: operator mul_ln1118_1211_fu_3311_p2 is absorbed into DSP add_ln703_1269_fu_37634267_p2.
DSP Report: Generating DSP mul_ln1118_1310_fu_2740_p2, operation Mode is: A''*(B:0x4b).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1310_fu_2740_p2.
DSP Report: register zext_ln1118_980_reg_37660830_reg is absorbed into DSP mul_ln1118_1310_fu_2740_p2.
DSP Report: operator mul_ln1118_1310_fu_2740_p2 is absorbed into DSP mul_ln1118_1310_fu_2740_p2.
DSP Report: Generating DSP add_ln703_1266_fu_37634245_p2, operation Mode is: PCIN+A''*(B:0x4b).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_1266_fu_37634245_p2.
DSP Report: register data_41_V_read_1_reg_37659648_reg is absorbed into DSP add_ln703_1266_fu_37634245_p2.
DSP Report: operator add_ln703_1266_fu_37634245_p2 is absorbed into DSP add_ln703_1266_fu_37634245_p2.
DSP Report: operator mul_ln1118_1113_fu_6312_p2 is absorbed into DSP add_ln703_1266_fu_37634245_p2.
DSP Report: Generating DSP add_ln703_1266_reg_37663015_reg, operation Mode is: PCIN+A''*(B:0x74).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_1266_reg_37663015_reg.
DSP Report: register data_43_V_read_1_reg_37659617_reg is absorbed into DSP add_ln703_1266_reg_37663015_reg.
DSP Report: register add_ln703_1266_reg_37663015_reg is absorbed into DSP add_ln703_1266_reg_37663015_reg.
DSP Report: operator add_ln703_1266_fu_37634245_p2 is absorbed into DSP add_ln703_1266_reg_37663015_reg.
DSP Report: operator mul_ln1118_1162_fu_3886_p2 is absorbed into DSP add_ln703_1266_reg_37663015_reg.
DSP Report: Generating DSP mul_ln1118_1222_fu_5373_p2, operation Mode is: A''*(B:0x33).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1222_fu_5373_p2.
DSP Report: register data_45_V_read_1_reg_37659582_reg is absorbed into DSP mul_ln1118_1222_fu_5373_p2.
DSP Report: operator mul_ln1118_1222_fu_5373_p2 is absorbed into DSP mul_ln1118_1222_fu_5373_p2.
DSP Report: Generating DSP mul_ln1118_2233_fu_4873_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_2233_fu_4873_p2 is absorbed into DSP mul_ln1118_2233_fu_4873_p2.
DSP Report: register mul_ln1118_2233_fu_4873_p2 is absorbed into DSP mul_ln1118_2233_fu_4873_p2.
DSP Report: operator mul_ln1118_2233_fu_4873_p2 is absorbed into DSP mul_ln1118_2233_fu_4873_p2.
DSP Report: Generating DSP mul_ln1118_1640_fu_3694_p2, operation Mode is: A2*(B:0x2c).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1640_fu_3694_p2.
DSP Report: operator mul_ln1118_1640_fu_3694_p2 is absorbed into DSP mul_ln1118_1640_fu_3694_p2.
DSP Report: Generating DSP add_ln703_2054_reg_37662239_reg, operation Mode is: PCIN+A2*(B:0x23).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_2054_reg_37662239_reg.
DSP Report: register add_ln703_2054_reg_37662239_reg is absorbed into DSP add_ln703_2054_reg_37662239_reg.
DSP Report: operator add_ln703_2054_fu_37606626_p2 is absorbed into DSP add_ln703_2054_reg_37662239_reg.
DSP Report: operator mul_ln1118_1299_fu_5035_p2 is absorbed into DSP add_ln703_2054_reg_37662239_reg.
DSP Report: Generating DSP add_ln703_2056_fu_37639224_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2056_fu_37639224_p2 is absorbed into DSP add_ln703_2056_fu_37639224_p2.
DSP Report: Generating DSP mul_ln1118_1273_fu_3620_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_1273_fu_3620_p2 is absorbed into DSP mul_ln1118_1273_fu_3620_p2.
DSP Report: register mul_ln1118_1273_fu_3620_p2 is absorbed into DSP mul_ln1118_1273_fu_3620_p2.
DSP Report: operator mul_ln1118_1273_fu_3620_p2 is absorbed into DSP mul_ln1118_1273_fu_3620_p2.
DSP Report: Generating DSP mul_ln1118_1319_fu_4214_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_1319_fu_4214_p2 is absorbed into DSP mul_ln1118_1319_fu_4214_p2.
DSP Report: register mul_ln1118_1319_fu_4214_p2 is absorbed into DSP mul_ln1118_1319_fu_4214_p2.
DSP Report: operator mul_ln1118_1319_fu_4214_p2 is absorbed into DSP mul_ln1118_1319_fu_4214_p2.
DSP Report: Generating DSP mul_ln1118_1897_fu_4651_p2, operation Mode is: A''*(B:0x62).
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1897_fu_4651_p2.
DSP Report: register data_72_V_read_1_reg_37659145_reg is absorbed into DSP mul_ln1118_1897_fu_4651_p2.
DSP Report: operator mul_ln1118_1897_fu_4651_p2 is absorbed into DSP mul_ln1118_1897_fu_4651_p2.
DSP Report: Generating DSP mul_ln1118_1248_fu_3954_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_1248_fu_3954_p2 is absorbed into DSP mul_ln1118_1248_fu_3954_p2.
DSP Report: register mul_ln1118_1248_fu_3954_p2 is absorbed into DSP mul_ln1118_1248_fu_3954_p2.
DSP Report: operator mul_ln1118_1248_fu_3954_p2 is absorbed into DSP mul_ln1118_1248_fu_3954_p2.
DSP Report: Generating DSP add_ln703_2046_reg_37663770_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2046_reg_37663770_reg is absorbed into DSP add_ln703_2046_reg_37663770_reg.
DSP Report: operator add_ln703_2046_fu_37639163_p2 is absorbed into DSP add_ln703_2046_reg_37663770_reg.
DSP Report: Generating DSP mul_ln1118_1363_fu_4088_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_1363_fu_4088_p2 is absorbed into DSP mul_ln1118_1363_fu_4088_p2.
DSP Report: register mul_ln1118_1363_fu_4088_p2 is absorbed into DSP mul_ln1118_1363_fu_4088_p2.
DSP Report: operator mul_ln1118_1363_fu_4088_p2 is absorbed into DSP mul_ln1118_1363_fu_4088_p2.
DSP Report: Generating DSP add_ln703_2040_fu_37639115_p2, operation Mode is: C+A''*(B:0xd3).
DSP Report: register data_89_V_read_int_reg_reg is absorbed into DSP add_ln703_2040_fu_37639115_p2.
DSP Report: register data_89_V_read_1_reg_37658876_reg is absorbed into DSP add_ln703_2040_fu_37639115_p2.
DSP Report: operator add_ln703_2040_fu_37639115_p2 is absorbed into DSP add_ln703_2040_fu_37639115_p2.
DSP Report: operator mul_ln1118_2344_fu_5455_p2 is absorbed into DSP add_ln703_2040_fu_37639115_p2.
DSP Report: Generating DSP mul_ln1118_2318_fu_5421_p2, operation Mode is: A''*(B:0xcb).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2318_fu_5421_p2.
DSP Report: register data_88_V_read_1_reg_37658891_reg is absorbed into DSP mul_ln1118_2318_fu_5421_p2.
DSP Report: operator mul_ln1118_2318_fu_5421_p2 is absorbed into DSP mul_ln1118_2318_fu_5421_p2.
DSP Report: Generating DSP mul_ln1118_1554_fu_5818_p2, operation Mode is: A''*(B:0x4f).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1554_fu_5818_p2.
DSP Report: register data_58_V_read_1_reg_37659377_reg is absorbed into DSP mul_ln1118_1554_fu_5818_p2.
DSP Report: operator mul_ln1118_1554_fu_5818_p2 is absorbed into DSP mul_ln1118_1554_fu_5818_p2.
DSP Report: Generating DSP add_ln703_2042_fu_37639131_p2, operation Mode is: C+A''*(B:0x3ffb4).
DSP Report: register add_ln703_2042_fu_37639131_p2 is absorbed into DSP add_ln703_2042_fu_37639131_p2.
DSP Report: register add_ln703_2042_fu_37639131_p2 is absorbed into DSP add_ln703_2042_fu_37639131_p2.
DSP Report: operator add_ln703_2042_fu_37639131_p2 is absorbed into DSP add_ln703_2042_fu_37639131_p2.
DSP Report: operator mul_ln1118_1718_fu_5955_p2 is absorbed into DSP add_ln703_2042_fu_37639131_p2.
DSP Report: Generating DSP mul_ln1118_1414_fu_3704_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_1414_fu_3704_p2 is absorbed into DSP mul_ln1118_1414_fu_3704_p2.
DSP Report: register mul_ln1118_1414_fu_3704_p2 is absorbed into DSP mul_ln1118_1414_fu_3704_p2.
DSP Report: operator mul_ln1118_1414_fu_3704_p2 is absorbed into DSP mul_ln1118_1414_fu_3704_p2.
DSP Report: Generating DSP mul_ln1118_2078_reg_11451122_reg, operation Mode is: (A''*(B:0x20a))'.
DSP Report: register data_79_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2078_reg_11451122_reg.
DSP Report: register data_79_V_read_1_reg_37659036_reg is absorbed into DSP mul_ln1118_2078_reg_11451122_reg.
DSP Report: register mul_ln1118_2078_reg_11451122_reg is absorbed into DSP mul_ln1118_2078_reg_11451122_reg.
DSP Report: operator mul_ln1118_2078_fu_4132_p2 is absorbed into DSP mul_ln1118_2078_reg_11451122_reg.
DSP Report: Generating DSP mul_ln1118_959_fu_2756_p2, operation Mode is: A''*(B:0x3ff73).
DSP Report: register mul_ln1118_959_fu_2756_p2 is absorbed into DSP mul_ln1118_959_fu_2756_p2.
DSP Report: register mul_ln1118_959_fu_2756_p2 is absorbed into DSP mul_ln1118_959_fu_2756_p2.
DSP Report: operator mul_ln1118_959_fu_2756_p2 is absorbed into DSP mul_ln1118_959_fu_2756_p2.
DSP Report: Generating DSP mul_ln1118_1044_fu_4025_p2, operation Mode is: A''*(B:0xc9).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1044_fu_4025_p2.
DSP Report: register data_38_V_read_1_reg_37659695_reg is absorbed into DSP mul_ln1118_1044_fu_4025_p2.
DSP Report: operator mul_ln1118_1044_fu_4025_p2 is absorbed into DSP mul_ln1118_1044_fu_4025_p2.
DSP Report: Generating DSP mul_ln1118_1011_fu_3986_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_1011_fu_3986_p2 is absorbed into DSP mul_ln1118_1011_fu_3986_p2.
DSP Report: register mul_ln1118_1011_fu_3986_p2 is absorbed into DSP mul_ln1118_1011_fu_3986_p2.
DSP Report: operator mul_ln1118_1011_fu_3986_p2 is absorbed into DSP mul_ln1118_1011_fu_3986_p2.
DSP Report: Generating DSP add_ln703_938_reg_37662725_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_938_reg_37662725_reg is absorbed into DSP add_ln703_938_reg_37662725_reg.
DSP Report: operator add_ln703_938_fu_37632217_p2 is absorbed into DSP add_ln703_938_reg_37662725_reg.
DSP Report: Generating DSP mul_ln1118_983_fu_3561_p2, operation Mode is: A''*(B:0x3fecc).
DSP Report: register mul_ln1118_983_fu_3561_p2 is absorbed into DSP mul_ln1118_983_fu_3561_p2.
DSP Report: register mul_ln1118_983_fu_3561_p2 is absorbed into DSP mul_ln1118_983_fu_3561_p2.
DSP Report: operator mul_ln1118_983_fu_3561_p2 is absorbed into DSP mul_ln1118_983_fu_3561_p2.
DSP Report: Generating DSP add_ln703_2016_fu_37653425_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_936_reg_37662720_reg is absorbed into DSP add_ln703_2016_fu_37653425_p2.
DSP Report: operator add_ln703_2016_fu_37653425_p2 is absorbed into DSP add_ln703_2016_fu_37653425_p2.
DSP Report: Generating DSP mul_ln1118_2102_fu_5828_p2, operation Mode is: A''*(B:0xca).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2102_fu_5828_p2.
DSP Report: register data_80_V_read_1_reg_37659018_reg is absorbed into DSP mul_ln1118_2102_fu_5828_p2.
DSP Report: operator mul_ln1118_2102_fu_5828_p2 is absorbed into DSP mul_ln1118_2102_fu_5828_p2.
DSP Report: Generating DSP add_ln703_2036_fu_37639109_p2, operation Mode is: PCIN+A''*(B:0xaf).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_2036_fu_37639109_p2.
DSP Report: register data_67_V_read_1_reg_37659228_reg is absorbed into DSP add_ln703_2036_fu_37639109_p2.
DSP Report: operator add_ln703_2036_fu_37639109_p2 is absorbed into DSP add_ln703_2036_fu_37639109_p2.
DSP Report: operator mul_ln1118_1767_fu_4320_p2 is absorbed into DSP add_ln703_2036_fu_37639109_p2.
DSP Report: Generating DSP add_ln703_2036_fu_37639109_p2, operation Mode is: PCIN+A''*(B:0xc2).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_2036_fu_37639109_p2.
DSP Report: register data_61_V_read_1_reg_37659328_reg is absorbed into DSP add_ln703_2036_fu_37639109_p2.
DSP Report: operator add_ln703_2036_fu_37639109_p2 is absorbed into DSP add_ln703_2036_fu_37639109_p2.
DSP Report: operator mul_ln1118_1612_fu_4403_p2 is absorbed into DSP add_ln703_2036_fu_37639109_p2.
DSP Report: Generating DSP add_ln703_2036_reg_37663760_reg, operation Mode is: PCIN+A''*(B:0xcf).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP add_ln703_2036_reg_37663760_reg.
DSP Report: register data_69_V_read_1_reg_37659196_reg is absorbed into DSP add_ln703_2036_reg_37663760_reg.
DSP Report: register add_ln703_2036_reg_37663760_reg is absorbed into DSP add_ln703_2036_reg_37663760_reg.
DSP Report: operator add_ln703_2036_fu_37639109_p2 is absorbed into DSP add_ln703_2036_reg_37663760_reg.
DSP Report: operator mul_ln1118_1817_fu_4246_p2 is absorbed into DSP add_ln703_2036_reg_37663760_reg.
DSP Report: Generating DSP mul_ln1118_1596_fu_3943_p2, operation Mode is: A''*(B:0xe8).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1596_fu_3943_p2.
DSP Report: register data_60_V_read_1_reg_37659342_reg is absorbed into DSP mul_ln1118_1596_fu_3943_p2.
DSP Report: operator mul_ln1118_1596_fu_3943_p2 is absorbed into DSP mul_ln1118_1596_fu_3943_p2.
DSP Report: Generating DSP add_ln703_2033_fu_37639083_p2, operation Mode is: PCIN+A''*(B:0xd3).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_2033_fu_37639083_p2.
DSP Report: register data_41_V_read_1_reg_37659648_reg is absorbed into DSP add_ln703_2033_fu_37639083_p2.
DSP Report: operator add_ln703_2033_fu_37639083_p2 is absorbed into DSP add_ln703_2033_fu_37639083_p2.
DSP Report: operator mul_ln1118_1123_fu_6277_p2 is absorbed into DSP add_ln703_2033_fu_37639083_p2.
DSP Report: Generating DSP add_ln703_2033_reg_37663755_reg, operation Mode is: PCIN+A''*(B:0x83).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP add_ln703_2033_reg_37663755_reg.
DSP Report: register data_56_V_read_1_reg_37659414_reg is absorbed into DSP add_ln703_2033_reg_37663755_reg.
DSP Report: register add_ln703_2033_reg_37663755_reg is absorbed into DSP add_ln703_2033_reg_37663755_reg.
DSP Report: operator add_ln703_2033_fu_37639083_p2 is absorbed into DSP add_ln703_2033_reg_37663755_reg.
DSP Report: operator mul_ln1118_1500_fu_6213_p2 is absorbed into DSP add_ln703_2033_reg_37663755_reg.
DSP Report: Generating DSP mul_ln1118_1856_fu_4703_p2, operation Mode is: A''*(B:0x72).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1856_fu_4703_p2.
DSP Report: register data_70_V_read_1_reg_37659179_reg is absorbed into DSP mul_ln1118_1856_fu_4703_p2.
DSP Report: operator mul_ln1118_1856_fu_4703_p2 is absorbed into DSP mul_ln1118_1856_fu_4703_p2.
DSP Report: Generating DSP add_ln703_1725_reg_37663440_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_1725_reg_37663440_reg is absorbed into DSP add_ln703_1725_reg_37663440_reg.
DSP Report: operator add_ln703_1725_fu_37637211_p2 is absorbed into DSP add_ln703_1725_reg_37663440_reg.
DSP Report: Generating DSP mul_ln1118_1456_fu_6063_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_1456_fu_6063_p2 is absorbed into DSP mul_ln1118_1456_fu_6063_p2.
DSP Report: register mul_ln1118_1456_fu_6063_p2 is absorbed into DSP mul_ln1118_1456_fu_6063_p2.
DSP Report: operator mul_ln1118_1456_fu_6063_p2 is absorbed into DSP mul_ln1118_1456_fu_6063_p2.
DSP Report: Generating DSP add_ln703_1733_fu_37637259_p2, operation Mode is: C+A''*(B:0x2d).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_1733_fu_37637259_p2.
DSP Report: register data_74_V_read_1_reg_37659117_reg is absorbed into DSP add_ln703_1733_fu_37637259_p2.
DSP Report: operator add_ln703_1733_fu_37637259_p2 is absorbed into DSP add_ln703_1733_fu_37637259_p2.
DSP Report: operator mul_ln1118_1959_fu_3800_p2 is absorbed into DSP add_ln703_1733_fu_37637259_p2.
DSP Report: Generating DSP mul_ln1118_1370_fu_5581_p2, operation Mode is: A''*(B:0x3fee9).
DSP Report: register mul_ln1118_1370_fu_5581_p2 is absorbed into DSP mul_ln1118_1370_fu_5581_p2.
DSP Report: register mul_ln1118_1370_fu_5581_p2 is absorbed into DSP mul_ln1118_1370_fu_5581_p2.
DSP Report: operator mul_ln1118_1370_fu_5581_p2 is absorbed into DSP mul_ln1118_1370_fu_5581_p2.
DSP Report: Generating DSP mul_ln1118_1449_fu_4501_p2, operation Mode is: A''*(B:0x3fe61).
DSP Report: register mul_ln1118_1449_fu_4501_p2 is absorbed into DSP mul_ln1118_1449_fu_4501_p2.
DSP Report: register mul_ln1118_1449_fu_4501_p2 is absorbed into DSP mul_ln1118_1449_fu_4501_p2.
DSP Report: operator mul_ln1118_1449_fu_4501_p2 is absorbed into DSP mul_ln1118_1449_fu_4501_p2.
DSP Report: Generating DSP add_ln703_3393_fu_37647329_p2, operation Mode is: C+A''*(B:0x3fd82).
DSP Report: register add_ln703_3393_fu_37647329_p2 is absorbed into DSP add_ln703_3393_fu_37647329_p2.
DSP Report: register add_ln703_3393_fu_37647329_p2 is absorbed into DSP add_ln703_3393_fu_37647329_p2.
DSP Report: operator add_ln703_3393_fu_37647329_p2 is absorbed into DSP add_ln703_3393_fu_37647329_p2.
DSP Report: operator mul_ln1118_2802_fu_4822_p2 is absorbed into DSP add_ln703_3393_fu_37647329_p2.
DSP Report: Generating DSP mul_ln1118_1399_fu_6251_p2, operation Mode is: A''*(B:0x10b).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1399_fu_6251_p2.
DSP Report: register data_52_V_read_1_reg_37659477_reg is absorbed into DSP mul_ln1118_1399_fu_6251_p2.
DSP Report: operator mul_ln1118_1399_fu_6251_p2 is absorbed into DSP mul_ln1118_1399_fu_6251_p2.
DSP Report: Generating DSP add_ln703_2262_fu_37640535_p2, operation Mode is: C+A''*(B:0x3fc9a).
DSP Report: register add_ln703_2262_fu_37640535_p2 is absorbed into DSP add_ln703_2262_fu_37640535_p2.
DSP Report: register add_ln703_2262_fu_37640535_p2 is absorbed into DSP add_ln703_2262_fu_37640535_p2.
DSP Report: operator add_ln703_2262_fu_37640535_p2 is absorbed into DSP add_ln703_2262_fu_37640535_p2.
DSP Report: operator mul_ln1118_2301_fu_6047_p2 is absorbed into DSP add_ln703_2262_fu_37640535_p2.
DSP Report: Generating DSP mul_ln1118_2385_fu_4349_p2, operation Mode is: A''*(B:0x1b3).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2385_fu_4349_p2.
DSP Report: register data_90_V_read_1_reg_37658858_reg is absorbed into DSP mul_ln1118_2385_fu_4349_p2.
DSP Report: operator mul_ln1118_2385_fu_4349_p2 is absorbed into DSP mul_ln1118_2385_fu_4349_p2.
DSP Report: Generating DSP add_ln703_2266_fu_37640571_p2, operation Mode is: PCIN+A''*(B:0x15c).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_2266_fu_37640571_p2.
DSP Report: register data_54_V_read_1_reg_37659445_reg is absorbed into DSP add_ln703_2266_fu_37640571_p2.
DSP Report: operator add_ln703_2266_fu_37640571_p2 is absorbed into DSP add_ln703_2266_fu_37640571_p2.
DSP Report: operator mul_ln1118_1454_fu_5297_p2 is absorbed into DSP add_ln703_2266_fu_37640571_p2.
DSP Report: Generating DSP add_ln703_2266_fu_37640571_p2, operation Mode is: PCIN+A''*(B:0x105).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_2266_fu_37640571_p2.
DSP Report: register zext_ln1118_1101_reg_37660879_reg is absorbed into DSP add_ln703_2266_fu_37640571_p2.
DSP Report: operator add_ln703_2266_fu_37640571_p2 is absorbed into DSP add_ln703_2266_fu_37640571_p2.
DSP Report: operator mul_ln1118_1485_fu_4536_p2 is absorbed into DSP add_ln703_2266_fu_37640571_p2.
DSP Report: Generating DSP mul_ln1118_2215_fu_5681_p2, operation Mode is: A''*(B:0x3fd73).
DSP Report: register mul_ln1118_2215_fu_5681_p2 is absorbed into DSP mul_ln1118_2215_fu_5681_p2.
DSP Report: register mul_ln1118_2215_fu_5681_p2 is absorbed into DSP mul_ln1118_2215_fu_5681_p2.
DSP Report: operator mul_ln1118_2215_fu_5681_p2 is absorbed into DSP mul_ln1118_2215_fu_5681_p2.
DSP Report: Generating DSP mul_ln1118_1232_fu_4506_p2, operation Mode is: A''*(B:0x3ff06).
DSP Report: register mul_ln1118_1232_fu_4506_p2 is absorbed into DSP mul_ln1118_1232_fu_4506_p2.
DSP Report: register mul_ln1118_1232_fu_4506_p2 is absorbed into DSP mul_ln1118_1232_fu_4506_p2.
DSP Report: operator mul_ln1118_1232_fu_4506_p2 is absorbed into DSP mul_ln1118_1232_fu_4506_p2.
DSP Report: Generating DSP mul_ln1118_1455_fu_3723_p2, operation Mode is: A''*(B:0x3ff34).
DSP Report: register mul_ln1118_1455_fu_3723_p2 is absorbed into DSP mul_ln1118_1455_fu_3723_p2.
DSP Report: register mul_ln1118_1455_fu_3723_p2 is absorbed into DSP mul_ln1118_1455_fu_3723_p2.
DSP Report: operator mul_ln1118_1455_fu_3723_p2 is absorbed into DSP mul_ln1118_1455_fu_3723_p2.
DSP Report: Generating DSP mul_ln1118_1016_fu_3571_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_1016_fu_3571_p2 is absorbed into DSP mul_ln1118_1016_fu_3571_p2.
DSP Report: register mul_ln1118_1016_fu_3571_p2 is absorbed into DSP mul_ln1118_1016_fu_3571_p2.
DSP Report: operator mul_ln1118_1016_fu_3571_p2 is absorbed into DSP mul_ln1118_1016_fu_3571_p2.
DSP Report: Generating DSP mul_ln1118_1078_fu_2805_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_1078_fu_2805_p2 is absorbed into DSP mul_ln1118_1078_fu_2805_p2.
DSP Report: register mul_ln1118_1078_fu_2805_p2 is absorbed into DSP mul_ln1118_1078_fu_2805_p2.
DSP Report: operator mul_ln1118_1078_fu_2805_p2 is absorbed into DSP mul_ln1118_1078_fu_2805_p2.
DSP Report: Generating DSP mul_ln1118_988_fu_5905_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_988_fu_5905_p2 is absorbed into DSP mul_ln1118_988_fu_5905_p2.
DSP Report: register mul_ln1118_988_fu_5905_p2 is absorbed into DSP mul_ln1118_988_fu_5905_p2.
DSP Report: operator mul_ln1118_988_fu_5905_p2 is absorbed into DSP mul_ln1118_988_fu_5905_p2.
DSP Report: Generating DSP mul_ln1118_1322_fu_4621_p2, operation Mode is: A''*(B:0xbc).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1322_fu_4621_p2.
DSP Report: register data_49_V_read_1_reg_37659525_reg is absorbed into DSP mul_ln1118_1322_fu_4621_p2.
DSP Report: operator mul_ln1118_1322_fu_4621_p2 is absorbed into DSP mul_ln1118_1322_fu_4621_p2.
DSP Report: Generating DSP mul_ln1118_910_fu_3130_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_910_fu_3130_p2 is absorbed into DSP mul_ln1118_910_fu_3130_p2.
DSP Report: register mul_ln1118_910_fu_3130_p2 is absorbed into DSP mul_ln1118_910_fu_3130_p2.
DSP Report: operator mul_ln1118_910_fu_3130_p2 is absorbed into DSP mul_ln1118_910_fu_3130_p2.
DSP Report: Generating DSP add_ln703_1236_fu_37634049_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1236_fu_37634049_p2 is absorbed into DSP add_ln703_1236_fu_37634049_p2.
DSP Report: Generating DSP mul_ln1118_664_fu_4279_p2, operation Mode is: A''*(B:0xab).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_664_fu_4279_p2.
DSP Report: register zext_ln1118_452_reg_37660290_reg is absorbed into DSP mul_ln1118_664_fu_4279_p2.
DSP Report: operator mul_ln1118_664_fu_4279_p2 is absorbed into DSP mul_ln1118_664_fu_4279_p2.
DSP Report: Generating DSP add_ln703_1840_fu_37637934_p2, operation Mode is: PCIN+A''*(B:0xcd).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_1840_fu_37637934_p2.
DSP Report: register zext_ln1118_434_reg_37660253_reg is absorbed into DSP add_ln703_1840_fu_37637934_p2.
DSP Report: operator add_ln703_1840_fu_37637934_p2 is absorbed into DSP add_ln703_1840_fu_37637934_p2.
DSP Report: operator mul_ln1118_633_fu_5391_p2 is absorbed into DSP add_ln703_1840_fu_37637934_p2.
DSP Report: Generating DSP add_ln703_1840_fu_37637934_p2, operation Mode is: PCIN+A''*(B:0xe6).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_1840_fu_37637934_p2.
DSP Report: register zext_ln1118_413_reg_37660221_reg is absorbed into DSP add_ln703_1840_fu_37637934_p2.
DSP Report: operator add_ln703_1840_fu_37637934_p2 is absorbed into DSP add_ln703_1840_fu_37637934_p2.
DSP Report: operator mul_ln1118_607_fu_4244_p2 is absorbed into DSP add_ln703_1840_fu_37637934_p2.
DSP Report: Generating DSP add_ln703_1840_fu_37637934_p2, operation Mode is: PCIN+A''*(B:0xf5).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_1840_fu_37637934_p2.
DSP Report: register data_46_V_read_1_reg_37659567_reg is absorbed into DSP add_ln703_1840_fu_37637934_p2.
DSP Report: operator add_ln703_1840_fu_37637934_p2 is absorbed into DSP add_ln703_1840_fu_37637934_p2.
DSP Report: operator mul_ln1118_1258_fu_6090_p2 is absorbed into DSP add_ln703_1840_fu_37637934_p2.
DSP Report: Generating DSP add_ln703_1840_reg_37663535_reg, operation Mode is: PCIN+A''*(B:0xa8).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_1840_reg_37663535_reg.
DSP Report: register zext_ln1118_473_reg_37660321_reg is absorbed into DSP add_ln703_1840_reg_37663535_reg.
DSP Report: register add_ln703_1840_reg_37663535_reg is absorbed into DSP add_ln703_1840_reg_37663535_reg.
DSP Report: operator add_ln703_1840_fu_37637934_p2 is absorbed into DSP add_ln703_1840_reg_37663535_reg.
DSP Report: operator mul_ln1118_689_fu_5703_p2 is absorbed into DSP add_ln703_1840_reg_37663535_reg.
DSP Report: Generating DSP mul_ln1118_1811_fu_6006_p2, operation Mode is: A''*(B:0x3ff15).
DSP Report: register mul_ln1118_1811_fu_6006_p2 is absorbed into DSP mul_ln1118_1811_fu_6006_p2.
DSP Report: register mul_ln1118_1811_fu_6006_p2 is absorbed into DSP mul_ln1118_1811_fu_6006_p2.
DSP Report: operator mul_ln1118_1811_fu_6006_p2 is absorbed into DSP mul_ln1118_1811_fu_6006_p2.
DSP Report: Generating DSP mul_ln1118_1407_fu_5582_p2, operation Mode is: A''*(B:0x3ff6d).
DSP Report: register mul_ln1118_1407_fu_5582_p2 is absorbed into DSP mul_ln1118_1407_fu_5582_p2.
DSP Report: register mul_ln1118_1407_fu_5582_p2 is absorbed into DSP mul_ln1118_1407_fu_5582_p2.
DSP Report: operator mul_ln1118_1407_fu_5582_p2 is absorbed into DSP mul_ln1118_1407_fu_5582_p2.
DSP Report: Generating DSP add_ln703_1885_fu_37638167_p2, operation Mode is: C+A''*(B:0x16e).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP add_ln703_1885_fu_37638167_p2.
DSP Report: register data_56_V_read_1_reg_37659414_reg is absorbed into DSP add_ln703_1885_fu_37638167_p2.
DSP Report: operator add_ln703_1885_fu_37638167_p2 is absorbed into DSP add_ln703_1885_fu_37638167_p2.
DSP Report: operator mul_ln1118_1493_fu_5388_p2 is absorbed into DSP add_ln703_1885_fu_37638167_p2.
DSP Report: Generating DSP mul_ln1118_1545_fu_6582_p2, operation Mode is: A''*(B:0x3fe72).
DSP Report: register mul_ln1118_1545_fu_6582_p2 is absorbed into DSP mul_ln1118_1545_fu_6582_p2.
DSP Report: register mul_ln1118_1545_fu_6582_p2 is absorbed into DSP mul_ln1118_1545_fu_6582_p2.
DSP Report: operator mul_ln1118_1545_fu_6582_p2 is absorbed into DSP mul_ln1118_1545_fu_6582_p2.
DSP Report: Generating DSP mul_ln1118_1906_fu_6279_p2, operation Mode is: A''*(B:0xad).
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1906_fu_6279_p2.
DSP Report: register data_72_V_read_1_reg_37659145_reg is absorbed into DSP mul_ln1118_1906_fu_6279_p2.
DSP Report: operator mul_ln1118_1906_fu_6279_p2 is absorbed into DSP mul_ln1118_1906_fu_6279_p2.
DSP Report: Generating DSP add_ln703_1981_fu_37638725_p2, operation Mode is: PCIN+A''*(B:0x87).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP add_ln703_1981_fu_37638725_p2.
DSP Report: register data_64_V_read_1_reg_37659279_reg is absorbed into DSP add_ln703_1981_fu_37638725_p2.
DSP Report: operator add_ln703_1981_fu_37638725_p2 is absorbed into DSP add_ln703_1981_fu_37638725_p2.
DSP Report: operator mul_ln1118_1702_fu_4787_p2 is absorbed into DSP add_ln703_1981_fu_37638725_p2.
DSP Report: Generating DSP add_ln703_1981_fu_37638725_p2, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP add_ln703_1981_fu_37638725_p2.
DSP Report: register data_71_V_read_1_reg_37659162_reg is absorbed into DSP add_ln703_1981_fu_37638725_p2.
DSP Report: operator add_ln703_1981_fu_37638725_p2 is absorbed into DSP add_ln703_1981_fu_37638725_p2.
DSP Report: operator mul_ln1118_1882_fu_5420_p2 is absorbed into DSP add_ln703_1981_fu_37638725_p2.
DSP Report: Generating DSP mul_ln1118_680_fu_3667_p2, operation Mode is: A''*(B:0x6e).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_680_fu_3667_p2.
DSP Report: register zext_ln1118_473_reg_37660321_reg is absorbed into DSP mul_ln1118_680_fu_3667_p2.
DSP Report: operator mul_ln1118_680_fu_3667_p2 is absorbed into DSP mul_ln1118_680_fu_3667_p2.
DSP Report: Generating DSP add_ln703_3052_fu_37645353_p2, operation Mode is: C+A''*(B:0x3ff8c).
DSP Report: register add_ln703_3052_fu_37645353_p2 is absorbed into DSP add_ln703_3052_fu_37645353_p2.
DSP Report: register add_ln703_3052_fu_37645353_p2 is absorbed into DSP add_ln703_3052_fu_37645353_p2.
DSP Report: operator add_ln703_3052_fu_37645353_p2 is absorbed into DSP add_ln703_3052_fu_37645353_p2.
DSP Report: operator mul_ln1118_2127_fu_4972_p2 is absorbed into DSP add_ln703_3052_fu_37645353_p2.
DSP Report: Generating DSP mul_ln1118_1974_fu_3962_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_1974_fu_3962_p2 is absorbed into DSP mul_ln1118_1974_fu_3962_p2.
DSP Report: register mul_ln1118_1974_fu_3962_p2 is absorbed into DSP mul_ln1118_1974_fu_3962_p2.
DSP Report: operator mul_ln1118_1974_fu_3962_p2 is absorbed into DSP mul_ln1118_1974_fu_3962_p2.
DSP Report: Generating DSP mul_ln1118_1512_fu_3068_p2, operation Mode is: A''*(B:0xc9).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1512_fu_3068_p2.
DSP Report: register data_56_V_read_1_reg_37659414_reg is absorbed into DSP mul_ln1118_1512_fu_3068_p2.
DSP Report: operator mul_ln1118_1512_fu_3068_p2 is absorbed into DSP mul_ln1118_1512_fu_3068_p2.
DSP Report: Generating DSP add_ln703_1977_fu_37638697_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1977_fu_37638697_p2 is absorbed into DSP add_ln703_1977_fu_37638697_p2.
DSP Report: register add_ln703_1977_fu_37638697_p2 is absorbed into DSP add_ln703_1977_fu_37638697_p2.
DSP Report: register add_ln703_1977_fu_37638697_p2 is absorbed into DSP add_ln703_1977_fu_37638697_p2.
DSP Report: register add_ln703_1977_fu_37638697_p2 is absorbed into DSP add_ln703_1977_fu_37638697_p2.
DSP Report: register add_ln703_1977_fu_37638697_p2 is absorbed into DSP add_ln703_1977_fu_37638697_p2.
DSP Report: operator add_ln703_1977_fu_37638697_p2 is absorbed into DSP add_ln703_1977_fu_37638697_p2.
DSP Report: Generating DSP mul_ln1118_1374_fu_3155_p2, operation Mode is: A''*(B:0x3ff32).
DSP Report: register mul_ln1118_1374_fu_3155_p2 is absorbed into DSP mul_ln1118_1374_fu_3155_p2.
DSP Report: register mul_ln1118_1374_fu_3155_p2 is absorbed into DSP mul_ln1118_1374_fu_3155_p2.
DSP Report: operator mul_ln1118_1374_fu_3155_p2 is absorbed into DSP mul_ln1118_1374_fu_3155_p2.
DSP Report: Generating DSP mul_ln1118_1624_fu_4695_p2, operation Mode is: A''*(B:0x3ff1f).
DSP Report: register mul_ln1118_1624_fu_4695_p2 is absorbed into DSP mul_ln1118_1624_fu_4695_p2.
DSP Report: register mul_ln1118_1624_fu_4695_p2 is absorbed into DSP mul_ln1118_1624_fu_4695_p2.
DSP Report: operator mul_ln1118_1624_fu_4695_p2 is absorbed into DSP mul_ln1118_1624_fu_4695_p2.
DSP Report: Generating DSP mul_ln1118_1312_fu_3096_p2, operation Mode is: A2*(B:0x3ffd2).
DSP Report: register mul_ln1118_1312_fu_3096_p2 is absorbed into DSP mul_ln1118_1312_fu_3096_p2.
DSP Report: operator mul_ln1118_1312_fu_3096_p2 is absorbed into DSP mul_ln1118_1312_fu_3096_p2.
DSP Report: Generating DSP mul_ln1118_1335_fu_3322_p2, operation Mode is: A2*(B:0x3ffc6).
DSP Report: register mul_ln1118_1335_fu_3322_p2 is absorbed into DSP mul_ln1118_1335_fu_3322_p2.
DSP Report: operator mul_ln1118_1335_fu_3322_p2 is absorbed into DSP mul_ln1118_1335_fu_3322_p2.
DSP Report: Generating DSP mul_ln1118_1189_fu_5590_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_1189_fu_5590_p2 is absorbed into DSP mul_ln1118_1189_fu_5590_p2.
DSP Report: register mul_ln1118_1189_fu_5590_p2 is absorbed into DSP mul_ln1118_1189_fu_5590_p2.
DSP Report: operator mul_ln1118_1189_fu_5590_p2 is absorbed into DSP mul_ln1118_1189_fu_5590_p2.
DSP Report: Generating DSP mul_ln1118_1760_fu_3464_p2, operation Mode is: A''*(B:0x35).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1760_fu_3464_p2.
DSP Report: register data_67_V_read_1_reg_37659228_reg is absorbed into DSP mul_ln1118_1760_fu_3464_p2.
DSP Report: operator mul_ln1118_1760_fu_3464_p2 is absorbed into DSP mul_ln1118_1760_fu_3464_p2.
DSP Report: Generating DSP add_ln703_2659_fu_37642874_p2, operation Mode is: PCIN+A''*(B:0x33).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_2659_fu_37642874_p2.
DSP Report: register data_76_V_read_1_reg_37659089_reg is absorbed into DSP add_ln703_2659_fu_37642874_p2.
DSP Report: operator add_ln703_2659_fu_37642874_p2 is absorbed into DSP add_ln703_2659_fu_37642874_p2.
DSP Report: operator mul_ln1118_1994_fu_4797_p2 is absorbed into DSP add_ln703_2659_fu_37642874_p2.
DSP Report: Generating DSP mul_ln1118_1213_fu_3588_p2, operation Mode is: A''*(B:0x26).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1213_fu_3588_p2.
DSP Report: register data_45_V_read_1_reg_37659582_reg is absorbed into DSP mul_ln1118_1213_fu_3588_p2.
DSP Report: operator mul_ln1118_1213_fu_3588_p2 is absorbed into DSP mul_ln1118_1213_fu_3588_p2.
DSP Report: Generating DSP add_ln703_2657_fu_37642854_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2657_fu_37642854_p2 is absorbed into DSP add_ln703_2657_fu_37642854_p2.
DSP Report: register add_ln703_2657_fu_37642854_p2 is absorbed into DSP add_ln703_2657_fu_37642854_p2.
DSP Report: register add_ln703_2657_fu_37642854_p2 is absorbed into DSP add_ln703_2657_fu_37642854_p2.
DSP Report: register add_ln703_2657_fu_37642854_p2 is absorbed into DSP add_ln703_2657_fu_37642854_p2.
DSP Report: register add_ln703_2657_fu_37642854_p2 is absorbed into DSP add_ln703_2657_fu_37642854_p2.
DSP Report: operator add_ln703_2657_fu_37642854_p2 is absorbed into DSP add_ln703_2657_fu_37642854_p2.
DSP Report: Generating DSP mul_ln1118_1090_fu_5672_p2, operation Mode is: A''*(B:0x35).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1090_fu_5672_p2.
DSP Report: register data_40_V_read_1_reg_37659665_reg is absorbed into DSP mul_ln1118_1090_fu_5672_p2.
DSP Report: operator mul_ln1118_1090_fu_5672_p2 is absorbed into DSP mul_ln1118_1090_fu_5672_p2.
DSP Report: Generating DSP add_ln703_2655_fu_37642834_p2, operation Mode is: PCIN+A''*(B:0x2a).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_2655_fu_37642834_p2.
DSP Report: register data_25_V_read_1_reg_37659848_reg is absorbed into DSP add_ln703_2655_fu_37642834_p2.
DSP Report: operator add_ln703_2655_fu_37642834_p2 is absorbed into DSP add_ln703_2655_fu_37642834_p2.
DSP Report: operator mul_ln1118_696_fu_6546_p2 is absorbed into DSP add_ln703_2655_fu_37642834_p2.
DSP Report: Generating DSP mul_ln1118_1492_fu_5387_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_1492_fu_5387_p2 is absorbed into DSP mul_ln1118_1492_fu_5387_p2.
DSP Report: register mul_ln1118_1492_fu_5387_p2 is absorbed into DSP mul_ln1118_1492_fu_5387_p2.
DSP Report: operator mul_ln1118_1492_fu_5387_p2 is absorbed into DSP mul_ln1118_1492_fu_5387_p2.
DSP Report: Generating DSP mul_ln1118_671_fu_5664_p2, operation Mode is: A2*(B:0x3ffd4).
DSP Report: register mul_ln1118_671_fu_5664_p2 is absorbed into DSP mul_ln1118_671_fu_5664_p2.
DSP Report: operator mul_ln1118_671_fu_5664_p2 is absorbed into DSP mul_ln1118_671_fu_5664_p2.
DSP Report: Generating DSP mul_ln1118_876_fu_3549_p2, operation Mode is: A2*(B:0x3ffd7).
DSP Report: register mul_ln1118_876_fu_3549_p2 is absorbed into DSP mul_ln1118_876_fu_3549_p2.
DSP Report: operator mul_ln1118_876_fu_3549_p2 is absorbed into DSP mul_ln1118_876_fu_3549_p2.
DSP Report: Generating DSP mul_ln1118_613_fu_3492_p2, operation Mode is: A2*(B:0x3ffc6).
DSP Report: register mul_ln1118_613_fu_3492_p2 is absorbed into DSP mul_ln1118_613_fu_3492_p2.
DSP Report: operator mul_ln1118_613_fu_3492_p2 is absorbed into DSP mul_ln1118_613_fu_3492_p2.
DSP Report: Generating DSP mul_ln1118_1020_fu_4412_p2, operation Mode is: A''*(B:0x3fedd).
DSP Report: register mul_ln1118_1020_fu_4412_p2 is absorbed into DSP mul_ln1118_1020_fu_4412_p2.
DSP Report: register mul_ln1118_1020_fu_4412_p2 is absorbed into DSP mul_ln1118_1020_fu_4412_p2.
DSP Report: operator mul_ln1118_1020_fu_4412_p2 is absorbed into DSP mul_ln1118_1020_fu_4412_p2.
DSP Report: Generating DSP mul_ln1118_1396_fu_6523_p2, operation Mode is: A''*(B:0x3fe96).
DSP Report: register mul_ln1118_1396_fu_6523_p2 is absorbed into DSP mul_ln1118_1396_fu_6523_p2.
DSP Report: register mul_ln1118_1396_fu_6523_p2 is absorbed into DSP mul_ln1118_1396_fu_6523_p2.
DSP Report: operator mul_ln1118_1396_fu_6523_p2 is absorbed into DSP mul_ln1118_1396_fu_6523_p2.
DSP Report: Generating DSP mul_ln1118_1559_fu_4119_p2, operation Mode is: A''*(B:0x3fea8).
DSP Report: register mul_ln1118_1559_fu_4119_p2 is absorbed into DSP mul_ln1118_1559_fu_4119_p2.
DSP Report: register mul_ln1118_1559_fu_4119_p2 is absorbed into DSP mul_ln1118_1559_fu_4119_p2.
DSP Report: operator mul_ln1118_1559_fu_4119_p2 is absorbed into DSP mul_ln1118_1559_fu_4119_p2.
DSP Report: Generating DSP mul_ln1118_738_fu_4194_p2, operation Mode is: A''*(B:0x187).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_738_fu_4194_p2.
DSP Report: register zext_ln1118_510_reg_37660377_reg is absorbed into DSP mul_ln1118_738_fu_4194_p2.
DSP Report: operator mul_ln1118_738_fu_4194_p2 is absorbed into DSP mul_ln1118_738_fu_4194_p2.
DSP Report: Generating DSP add_ln703_1484_fu_37635626_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1484_fu_37635626_p2 is absorbed into DSP add_ln703_1484_fu_37635626_p2.
DSP Report: Generating DSP mul_ln1118_991_fu_5147_p2, operation Mode is: A''*(B:0x3fe5e).
DSP Report: register mul_ln1118_991_fu_5147_p2 is absorbed into DSP mul_ln1118_991_fu_5147_p2.
DSP Report: register mul_ln1118_991_fu_5147_p2 is absorbed into DSP mul_ln1118_991_fu_5147_p2.
DSP Report: operator mul_ln1118_991_fu_5147_p2 is absorbed into DSP mul_ln1118_991_fu_5147_p2.
DSP Report: Generating DSP mul_ln1118_1329_fu_3380_p2, operation Mode is: A''*(B:0x6e).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1329_fu_3380_p2.
DSP Report: register zext_ln1118_980_reg_37660830_reg is absorbed into DSP mul_ln1118_1329_fu_3380_p2.
DSP Report: operator mul_ln1118_1329_fu_3380_p2 is absorbed into DSP mul_ln1118_1329_fu_3380_p2.
DSP Report: Generating DSP add_ln703_1859_fu_37638047_p2, operation Mode is: PCIN+A''*(B:0x6c).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_1859_fu_37638047_p2.
DSP Report: register zext_ln1118_958_reg_37660812_reg is absorbed into DSP add_ln703_1859_fu_37638047_p2.
DSP Report: operator add_ln703_1859_fu_37638047_p2 is absorbed into DSP add_ln703_1859_fu_37638047_p2.
DSP Report: operator mul_ln1118_1307_fu_4947_p2 is absorbed into DSP add_ln703_1859_fu_37638047_p2.
DSP Report: Generating DSP add_ln703_1859_fu_37638047_p2, operation Mode is: PCIN+A''*(B:0x62).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_1859_fu_37638047_p2.
DSP Report: register data_47_V_read_1_reg_37659553_reg is absorbed into DSP add_ln703_1859_fu_37638047_p2.
DSP Report: operator add_ln703_1859_fu_37638047_p2 is absorbed into DSP add_ln703_1859_fu_37638047_p2.
DSP Report: operator mul_ln1118_1280_fu_4917_p2 is absorbed into DSP add_ln703_1859_fu_37638047_p2.
DSP Report: Generating DSP mul_ln1118_1677_fu_5869_p2, operation Mode is: A2*(B:0x71).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1677_fu_5869_p2.
DSP Report: operator mul_ln1118_1677_fu_5869_p2 is absorbed into DSP mul_ln1118_1677_fu_5869_p2.
DSP Report: Generating DSP add_ln703_1857_reg_37662224_reg, operation Mode is: PCIN+A2*(B:0x54).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_1857_reg_37662224_reg.
DSP Report: register add_ln703_1857_reg_37662224_reg is absorbed into DSP add_ln703_1857_reg_37662224_reg.
DSP Report: operator add_ln703_1857_fu_37606608_p2 is absorbed into DSP add_ln703_1857_reg_37662224_reg.
DSP Report: operator mul_ln1118_1375_fu_3690_p2 is absorbed into DSP add_ln703_1857_reg_37662224_reg.
DSP Report: Generating DSP mul_ln1118_1626_fu_4853_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_1626_fu_4853_p2 is absorbed into DSP mul_ln1118_1626_fu_4853_p2.
DSP Report: register mul_ln1118_1626_fu_4853_p2 is absorbed into DSP mul_ln1118_1626_fu_4853_p2.
DSP Report: operator mul_ln1118_1626_fu_4853_p2 is absorbed into DSP mul_ln1118_1626_fu_4853_p2.
DSP Report: Generating DSP mul_ln1118_1704_fu_4617_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_1704_fu_4617_p2 is absorbed into DSP mul_ln1118_1704_fu_4617_p2.
DSP Report: register mul_ln1118_1704_fu_4617_p2 is absorbed into DSP mul_ln1118_1704_fu_4617_p2.
DSP Report: operator mul_ln1118_1704_fu_4617_p2 is absorbed into DSP mul_ln1118_1704_fu_4617_p2.
DSP Report: Generating DSP mul_ln1118_998_fu_2811_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_998_fu_2811_p2 is absorbed into DSP mul_ln1118_998_fu_2811_p2.
DSP Report: register mul_ln1118_998_fu_2811_p2 is absorbed into DSP mul_ln1118_998_fu_2811_p2.
DSP Report: operator mul_ln1118_998_fu_2811_p2 is absorbed into DSP mul_ln1118_998_fu_2811_p2.
DSP Report: Generating DSP add_ln703_1847_fu_37637971_p2, operation Mode is: C+A''*(B:0x91).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP add_ln703_1847_fu_37637971_p2.
DSP Report: register data_75_V_read_1_reg_37659104_reg is absorbed into DSP add_ln703_1847_fu_37637971_p2.
DSP Report: operator add_ln703_1847_fu_37637971_p2 is absorbed into DSP add_ln703_1847_fu_37637971_p2.
DSP Report: operator mul_ln1118_1987_fu_4121_p2 is absorbed into DSP add_ln703_1847_fu_37637971_p2.
DSP Report: Generating DSP mul_ln703_1_fu_6547_p2, operation Mode is: (D'+A'')*(B:0xda).
DSP Report: register data_70_V_read_1_reg_37659179_reg is absorbed into DSP mul_ln703_1_fu_6547_p2.
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP mul_ln703_1_fu_6547_p2.
DSP Report: register data_72_V_read_1_reg_37659145_reg is absorbed into DSP mul_ln703_1_fu_6547_p2.
DSP Report: operator mul_ln703_1_fu_6547_p2 is absorbed into DSP mul_ln703_1_fu_6547_p2.
DSP Report: operator add_ln703_1845_fu_37637950_p2 is absorbed into DSP mul_ln703_1_fu_6547_p2.
DSP Report: Generating DSP add_ln703_1846_fu_37637965_p2, operation Mode is: PCIN+A''*(B:0xab).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_1846_fu_37637965_p2.
DSP Report: register data_58_V_read_1_reg_37659377_reg is absorbed into DSP add_ln703_1846_fu_37637965_p2.
DSP Report: operator add_ln703_1846_fu_37637965_p2 is absorbed into DSP add_ln703_1846_fu_37637965_p2.
DSP Report: operator mul_ln1118_1563_fu_6303_p2 is absorbed into DSP add_ln703_1846_fu_37637965_p2.
DSP Report: Generating DSP add_ln703_1846_reg_37663540_reg, operation Mode is: PCIN+A''*(B:0xb6).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_1846_reg_37663540_reg.
DSP Report: register data_53_V_read_1_reg_37659460_reg is absorbed into DSP add_ln703_1846_reg_37663540_reg.
DSP Report: register add_ln703_1846_reg_37663540_reg is absorbed into DSP add_ln703_1846_reg_37663540_reg.
DSP Report: operator add_ln703_1846_fu_37637965_p2 is absorbed into DSP add_ln703_1846_reg_37663540_reg.
DSP Report: operator mul_ln1118_1425_fu_2772_p2 is absorbed into DSP add_ln703_1846_reg_37663540_reg.
DSP Report: Generating DSP mul_ln1118_1266_fu_5032_p2, operation Mode is: A2*(B:0x8b).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1266_fu_5032_p2.
DSP Report: operator mul_ln1118_1266_fu_5032_p2 is absorbed into DSP mul_ln1118_1266_fu_5032_p2.
DSP Report: Generating DSP add_ln703_2620_fu_37606686_p2, operation Mode is: PCIN+A2*(B:0xd5).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_2620_fu_37606686_p2.
DSP Report: operator add_ln703_2620_fu_37606686_p2 is absorbed into DSP add_ln703_2620_fu_37606686_p2.
DSP Report: operator mul_ln1118_951_fu_5132_p2 is absorbed into DSP add_ln703_2620_fu_37606686_p2.
DSP Report: Generating DSP add_ln703_2620_fu_37606686_p2, operation Mode is: PCIN+A2*(B:0x94).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_2620_fu_37606686_p2.
DSP Report: operator add_ln703_2620_fu_37606686_p2 is absorbed into DSP add_ln703_2620_fu_37606686_p2.
DSP Report: operator mul_ln1118_725_fu_6386_p2 is absorbed into DSP add_ln703_2620_fu_37606686_p2.
DSP Report: Generating DSP add_ln703_2620_reg_37662259_reg, operation Mode is: PCIN+A2*(B:0xe4).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_2620_reg_37662259_reg.
DSP Report: register add_ln703_2620_reg_37662259_reg is absorbed into DSP add_ln703_2620_reg_37662259_reg.
DSP Report: operator add_ln703_2620_fu_37606686_p2 is absorbed into DSP add_ln703_2620_reg_37662259_reg.
DSP Report: operator mul_ln1118_1140_fu_4434_p2 is absorbed into DSP add_ln703_2620_reg_37662259_reg.
DSP Report: Generating DSP mul_ln1118_1382_fu_6341_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_1382_fu_6341_p2 is absorbed into DSP mul_ln1118_1382_fu_6341_p2.
DSP Report: register mul_ln1118_1382_fu_6341_p2 is absorbed into DSP mul_ln1118_1382_fu_6341_p2.
DSP Report: operator mul_ln1118_1382_fu_6341_p2 is absorbed into DSP mul_ln1118_1382_fu_6341_p2.
DSP Report: Generating DSP mul_ln1118_1431_fu_4341_p2, operation Mode is: A''*(B:0x3ff5d).
DSP Report: register mul_ln1118_1431_fu_4341_p2 is absorbed into DSP mul_ln1118_1431_fu_4341_p2.
DSP Report: register mul_ln1118_1431_fu_4341_p2 is absorbed into DSP mul_ln1118_1431_fu_4341_p2.
DSP Report: operator mul_ln1118_1431_fu_4341_p2 is absorbed into DSP mul_ln1118_1431_fu_4341_p2.
DSP Report: Generating DSP mul_ln1118_1114_fu_4981_p2, operation Mode is: A''*(B:0x3ff07).
DSP Report: register mul_ln1118_1114_fu_4981_p2 is absorbed into DSP mul_ln1118_1114_fu_4981_p2.
DSP Report: register mul_ln1118_1114_fu_4981_p2 is absorbed into DSP mul_ln1118_1114_fu_4981_p2.
DSP Report: operator mul_ln1118_1114_fu_4981_p2 is absorbed into DSP mul_ln1118_1114_fu_4981_p2.
DSP Report: Generating DSP mul_ln1118_1163_fu_3459_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_1163_fu_3459_p2 is absorbed into DSP mul_ln1118_1163_fu_3459_p2.
DSP Report: register mul_ln1118_1163_fu_3459_p2 is absorbed into DSP mul_ln1118_1163_fu_3459_p2.
DSP Report: operator mul_ln1118_1163_fu_3459_p2 is absorbed into DSP mul_ln1118_1163_fu_3459_p2.
DSP Report: Generating DSP mul_ln1118_1352_fu_4249_p2, operation Mode is: A''*(B:0x17).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1352_fu_4249_p2.
DSP Report: register data_50_V_read_1_reg_37659509_reg is absorbed into DSP mul_ln1118_1352_fu_4249_p2.
DSP Report: operator mul_ln1118_1352_fu_4249_p2 is absorbed into DSP mul_ln1118_1352_fu_4249_p2.
DSP Report: Generating DSP add_ln703_1278_fu_37634295_p2, operation Mode is: PCIN+A''*(B:0x43).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP add_ln703_1278_fu_37634295_p2.
DSP Report: register data_52_V_read_1_reg_37659477_reg is absorbed into DSP add_ln703_1278_fu_37634295_p2.
DSP Report: operator add_ln703_1278_fu_37634295_p2 is absorbed into DSP add_ln703_1278_fu_37634295_p2.
DSP Report: operator mul_ln1118_1402_fu_3457_p2 is absorbed into DSP add_ln703_1278_fu_37634295_p2.
DSP Report: Generating DSP add_ln703_1279_reg_37663035_reg, operation Mode is: C+A''*(B:0xaa).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_1279_reg_37663035_reg.
DSP Report: register data_48_V_read_1_reg_37659537_reg is absorbed into DSP add_ln703_1279_reg_37663035_reg.
DSP Report: register add_ln703_1279_reg_37663035_reg is absorbed into DSP add_ln703_1279_reg_37663035_reg.
DSP Report: operator add_ln703_1279_fu_37634305_p2 is absorbed into DSP add_ln703_1279_reg_37663035_reg.
DSP Report: operator mul_ln1118_1308_fu_3383_p2 is absorbed into DSP add_ln703_1279_reg_37663035_reg.
DSP Report: Generating DSP mul_ln1118_1378_fu_3257_p2, operation Mode is: A''*(B:0x3fe43).
DSP Report: register mul_ln1118_1378_fu_3257_p2 is absorbed into DSP mul_ln1118_1378_fu_3257_p2.
DSP Report: register mul_ln1118_1378_fu_3257_p2 is absorbed into DSP mul_ln1118_1378_fu_3257_p2.
DSP Report: operator mul_ln1118_1378_fu_3257_p2 is absorbed into DSP mul_ln1118_1378_fu_3257_p2.
DSP Report: Generating DSP mul_ln1118_1286_fu_6477_p2, operation Mode is: A''*(B:0x3ff34).
DSP Report: register mul_ln1118_1286_fu_6477_p2 is absorbed into DSP mul_ln1118_1286_fu_6477_p2.
DSP Report: register mul_ln1118_1286_fu_6477_p2 is absorbed into DSP mul_ln1118_1286_fu_6477_p2.
DSP Report: operator mul_ln1118_1286_fu_6477_p2 is absorbed into DSP mul_ln1118_1286_fu_6477_p2.
DSP Report: Generating DSP mul_ln1118_1261_fu_4571_p2, operation Mode is: A''*(B:0xac).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1261_fu_4571_p2.
DSP Report: register data_46_V_read_1_reg_37659567_reg is absorbed into DSP mul_ln1118_1261_fu_4571_p2.
DSP Report: operator mul_ln1118_1261_fu_4571_p2 is absorbed into DSP mul_ln1118_1261_fu_4571_p2.
DSP Report: Generating DSP add_ln703_1277_reg_37663030_reg, operation Mode is: PCIN+A''*(B:0xc4).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_1277_reg_37663030_reg.
DSP Report: register data_45_V_read_1_reg_37659582_reg is absorbed into DSP add_ln703_1277_reg_37663030_reg.
DSP Report: register add_ln703_1277_reg_37663030_reg is absorbed into DSP add_ln703_1277_reg_37663030_reg.
DSP Report: operator add_ln703_1277_fu_37634289_p2 is absorbed into DSP add_ln703_1277_reg_37663030_reg.
DSP Report: operator mul_ln1118_1235_fu_2990_p2 is absorbed into DSP add_ln703_1277_reg_37663030_reg.
DSP Report: Generating DSP mul_ln1118_2296_fu_5666_p2, operation Mode is: A''*(B:0x1ce).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2296_fu_5666_p2.
DSP Report: register data_87_V_read_1_reg_37658905_reg is absorbed into DSP mul_ln1118_2296_fu_5666_p2.
DSP Report: operator mul_ln1118_2296_fu_5666_p2 is absorbed into DSP mul_ln1118_2296_fu_5666_p2.
DSP Report: Generating DSP add_ln703_2115_fu_37639600_p2, operation Mode is: PCIN+A''*(B:0x14a).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP add_ln703_2115_fu_37639600_p2.
DSP Report: register data_81_V_read_1_reg_37659001_reg is absorbed into DSP add_ln703_2115_fu_37639600_p2.
DSP Report: operator add_ln703_2115_fu_37639600_p2 is absorbed into DSP add_ln703_2115_fu_37639600_p2.
DSP Report: operator mul_ln1118_2131_fu_3353_p2 is absorbed into DSP add_ln703_2115_fu_37639600_p2.
DSP Report: Generating DSP add_ln703_2115_fu_37639600_p2, operation Mode is: PCIN+A''*(B:0x151).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_2115_fu_37639600_p2.
DSP Report: register zext_ln1118_1219_reg_37660894_reg is absorbed into DSP add_ln703_2115_fu_37639600_p2.
DSP Report: operator add_ln703_2115_fu_37639600_p2 is absorbed into DSP add_ln703_2115_fu_37639600_p2.
DSP Report: operator mul_ln1118_1619_fu_6511_p2 is absorbed into DSP add_ln703_2115_fu_37639600_p2.
DSP Report: Generating DSP add_ln703_2115_reg_37663840_reg, operation Mode is: PCIN+A''*(B:0x14d).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP add_ln703_2115_reg_37663840_reg.
DSP Report: register data_84_V_read_1_reg_37658951_reg is absorbed into DSP add_ln703_2115_reg_37663840_reg.
DSP Report: register add_ln703_2115_reg_37663840_reg is absorbed into DSP add_ln703_2115_reg_37663840_reg.
DSP Report: operator add_ln703_2115_fu_37639600_p2 is absorbed into DSP add_ln703_2115_reg_37663840_reg.
DSP Report: operator mul_ln1118_2211_fu_5677_p2 is absorbed into DSP add_ln703_2115_reg_37663840_reg.
DSP Report: Generating DSP mul_ln1118_1129_fu_5470_p2, operation Mode is: A''*(B:0x12e).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1129_fu_5470_p2.
DSP Report: register data_41_V_read_1_reg_37659648_reg is absorbed into DSP mul_ln1118_1129_fu_5470_p2.
DSP Report: operator mul_ln1118_1129_fu_5470_p2 is absorbed into DSP mul_ln1118_1129_fu_5470_p2.
DSP Report: Generating DSP add_ln703_2111_fu_37639564_p2, operation Mode is: C+A''*(B:0x3fef5).
DSP Report: register add_ln703_2111_fu_37639564_p2 is absorbed into DSP add_ln703_2111_fu_37639564_p2.
DSP Report: register add_ln703_2111_fu_37639564_p2 is absorbed into DSP add_ln703_2111_fu_37639564_p2.
DSP Report: operator add_ln703_2111_fu_37639564_p2 is absorbed into DSP add_ln703_2111_fu_37639564_p2.
DSP Report: operator mul_ln1118_1369_fu_3133_p2 is absorbed into DSP add_ln703_2111_fu_37639564_p2.
DSP Report: Generating DSP add_ln703_2112_reg_37663835_reg, operation Mode is: C+A''*(B:0x299).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP add_ln703_2112_reg_37663835_reg.
DSP Report: register data_92_V_read_1_reg_37658821_reg is absorbed into DSP add_ln703_2112_reg_37663835_reg.
DSP Report: register add_ln703_2112_reg_37663835_reg is absorbed into DSP add_ln703_2112_reg_37663835_reg.
DSP Report: operator add_ln703_2112_fu_37639574_p2 is absorbed into DSP add_ln703_2112_reg_37663835_reg.
DSP Report: operator mul_ln1118_2435_fu_6134_p2 is absorbed into DSP add_ln703_2112_reg_37663835_reg.
DSP Report: Generating DSP mul_ln1118_1981_fu_4633_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register add_ln703_1683_reg_37662189_reg is absorbed into DSP mul_ln1118_1981_fu_4633_p2.
DSP Report: register mul_ln1118_1981_fu_4633_p2 is absorbed into DSP mul_ln1118_1981_fu_4633_p2.
DSP Report: operator mul_ln1118_1981_fu_4633_p2 is absorbed into DSP mul_ln1118_1981_fu_4633_p2.
DSP Report: Generating DSP mul_ln1118_1507_fu_5578_p2, operation Mode is: A''*(B:0x16).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1507_fu_5578_p2.
DSP Report: register data_56_V_read_1_reg_37659414_reg is absorbed into DSP mul_ln1118_1507_fu_5578_p2.
DSP Report: operator mul_ln1118_1507_fu_5578_p2 is absorbed into DSP mul_ln1118_1507_fu_5578_p2.
DSP Report: Generating DSP add_ln703_2150_fu_37639798_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2150_fu_37639798_p2 is absorbed into DSP add_ln703_2150_fu_37639798_p2.
DSP Report: register add_ln703_2150_fu_37639798_p2 is absorbed into DSP add_ln703_2150_fu_37639798_p2.
DSP Report: register add_ln703_2150_fu_37639798_p2 is absorbed into DSP add_ln703_2150_fu_37639798_p2.
DSP Report: register add_ln703_2150_fu_37639798_p2 is absorbed into DSP add_ln703_2150_fu_37639798_p2.
DSP Report: register add_ln703_2150_fu_37639798_p2 is absorbed into DSP add_ln703_2150_fu_37639798_p2.
DSP Report: operator add_ln703_2150_fu_37639798_p2 is absorbed into DSP add_ln703_2150_fu_37639798_p2.
DSP Report: Generating DSP mul_ln1118_1579_fu_4694_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_1579_fu_4694_p2 is absorbed into DSP mul_ln1118_1579_fu_4694_p2.
DSP Report: register mul_ln1118_1579_fu_4694_p2 is absorbed into DSP mul_ln1118_1579_fu_4694_p2.
DSP Report: operator mul_ln1118_1579_fu_4694_p2 is absorbed into DSP mul_ln1118_1579_fu_4694_p2.
DSP Report: Generating DSP mul_ln1118_1602_fu_5521_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_1602_fu_5521_p2 is absorbed into DSP mul_ln1118_1602_fu_5521_p2.
DSP Report: register mul_ln1118_1602_fu_5521_p2 is absorbed into DSP mul_ln1118_1602_fu_5521_p2.
DSP Report: operator mul_ln1118_1602_fu_5521_p2 is absorbed into DSP mul_ln1118_1602_fu_5521_p2.
DSP Report: Generating DSP mul_ln1118_1230_fu_3408_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_1230_fu_3408_p2 is absorbed into DSP mul_ln1118_1230_fu_3408_p2.
DSP Report: register mul_ln1118_1230_fu_3408_p2 is absorbed into DSP mul_ln1118_1230_fu_3408_p2.
DSP Report: operator mul_ln1118_1230_fu_3408_p2 is absorbed into DSP mul_ln1118_1230_fu_3408_p2.
DSP Report: Generating DSP mul_ln1118_2379_fu_4343_p2, operation Mode is: A''*(B:0x23f).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2379_fu_4343_p2.
DSP Report: register data_90_V_read_1_reg_37658858_reg is absorbed into DSP mul_ln1118_2379_fu_4343_p2.
DSP Report: operator mul_ln1118_2379_fu_4343_p2 is absorbed into DSP mul_ln1118_2379_fu_4343_p2.
DSP Report: Generating DSP add_ln703_2109_reg_37663830_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2109_reg_37663830_reg is absorbed into DSP add_ln703_2109_reg_37663830_reg.
DSP Report: operator add_ln703_2109_fu_37639558_p2 is absorbed into DSP add_ln703_2109_reg_37663830_reg.
DSP Report: Generating DSP add_ln703_2007_fu_37638905_p2, operation Mode is: C+A''*(B:0x1b).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_2007_fu_37638905_p2.
DSP Report: register data_45_V_read_1_reg_37659582_reg is absorbed into DSP add_ln703_2007_fu_37638905_p2.
DSP Report: operator add_ln703_2007_fu_37638905_p2 is absorbed into DSP add_ln703_2007_fu_37638905_p2.
DSP Report: operator mul_ln1118_1231_fu_5857_p2 is absorbed into DSP add_ln703_2007_fu_37638905_p2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2007_fu_37638905_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2056_fu_37639224_p2[-1111111111] )
INFO: [Synth 8-3886] merging instance 'mul_ln1118_1470_fu_3675_p2[-1111111111]' (FD) to 'data_55_V_read_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_1470_fu_3675_p2[-1111111110]' (FD) to 'data_55_V_read_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_1470_fu_3675_p2[-1111111109]' (FD) to 'data_55_V_read_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_1470_fu_3675_p2[-1111111108]' (FD) to 'data_55_V_read_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_1470_fu_3675_p2[-1111111107]' (FD) to 'data_55_V_read_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_1470_fu_3675_p2[-1111111106]' (FD) to 'data_55_V_read_int_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_1470_fu_3675_p2[-1111111105]' (FD) to 'data_55_V_read_int_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_1470_fu_3675_p2[-1111111104]' (FD) to 'data_55_V_read_int_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_1470_fu_3675_p2[-1111111103]' (FD) to 'data_55_V_read_int_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_1470_fu_3675_p2[-1111111102]' (FD) to 'data_55_V_read_int_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_1470_fu_3675_p2[-1111111101]' (FD) to 'data_55_V_read_int_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_1470_fu_3675_p2[-1111111100]' (FD) to 'data_55_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_1470_fu_3675_p2[-1111111099]' (FD) to 'data_55_V_read_int_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_1470_fu_3675_p2[-1111111098]' (FD) to 'data_55_V_read_int_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_1470_fu_3675_p2[-1111111097]' (FD) to 'data_55_V_read_int_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_1470_fu_3675_p2[-1111111096]' (FD) to 'data_55_V_read_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_867_reg_37660768_reg[4]' (FD) to 'data_43_V_read_1_reg_37659617_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2007_fu_37638905_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2007_fu_37638905_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2007_fu_37638905_p2[-1111111108] )
INFO: [Synth 8-3886] merging instance 'add_ln703_2007_fu_37638905_p2[-1111111107]' (FD) to 'data_60_V_read_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2007_fu_37638905_p2[-1111111106]' (FD) to 'data_60_V_read_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2007_fu_37638905_p2[-1111111105]' (FD) to 'data_60_V_read_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2007_fu_37638905_p2[-1111111104]' (FD) to 'data_60_V_read_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2007_fu_37638905_p2[-1111111103]' (FD) to 'data_60_V_read_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2007_fu_37638905_p2[-1111111102]' (FD) to 'data_60_V_read_int_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2007_fu_37638905_p2[-1111111101]' (FD) to 'data_60_V_read_int_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2007_fu_37638905_p2[-1111111100]' (FD) to 'data_60_V_read_int_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2007_fu_37638905_p2[-1111111099]' (FD) to 'data_60_V_read_int_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2007_fu_37638905_p2[-1111111098]' (FD) to 'data_60_V_read_int_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2007_fu_37638905_p2[-1111111097]' (FD) to 'data_60_V_read_int_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2007_fu_37638905_p2[-1111111096]' (FD) to 'data_60_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2007_fu_37638905_p2[-1111111095]' (FD) to 'data_60_V_read_int_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2007_fu_37638905_p2[-1111111094]' (FD) to 'data_60_V_read_int_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2007_fu_37638905_p2[-1111111111]__1' (FD) to 'data_60_V_read_int_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2007_fu_37638905_p2[-1111111110]__1' (FD) to 'data_60_V_read_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_781_reg_37660727_reg[0]' (FD) to 'data_39_V_read_1_reg_37659681_reg[0]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_781_reg_37660727_reg[1]' (FD) to 'data_39_V_read_1_reg_37659681_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_781_reg_37660727_reg[2]' (FD) to 'data_39_V_read_1_reg_37659681_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_781_reg_37660727_reg[3]' (FD) to 'data_39_V_read_1_reg_37659681_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_781_reg_37660727_reg[4]' (FD) to 'data_39_V_read_1_reg_37659681_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_781_reg_37660727_reg[5]' (FD) to 'data_39_V_read_1_reg_37659681_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_781_reg_37660727_reg[6]' (FD) to 'data_39_V_read_1_reg_37659681_reg[6]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_781_reg_37660727_reg[7]' (FD) to 'data_39_V_read_1_reg_37659681_reg[7]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_781_reg_37660727_reg[8]' (FD) to 'data_39_V_read_1_reg_37659681_reg[8]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_781_reg_37660727_reg[9]' (FD) to 'data_39_V_read_1_reg_37659681_reg[9]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_781_reg_37660727_reg[10]' (FD) to 'data_39_V_read_1_reg_37659681_reg[10]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_781_reg_37660727_reg[11]' (FD) to 'data_39_V_read_1_reg_37659681_reg[11]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_781_reg_37660727_reg[12]' (FD) to 'data_39_V_read_1_reg_37659681_reg[12]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_781_reg_37660727_reg[13]' (FD) to 'data_39_V_read_1_reg_37659681_reg[13]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_781_reg_37660727_reg[14]' (FD) to 'data_39_V_read_1_reg_37659681_reg[14]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_781_reg_37660727_reg[15]' (FD) to 'data_39_V_read_1_reg_37659681_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2056_fu_37639224_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2056_fu_37639224_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2056_fu_37639224_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2056_fu_37639224_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2056_fu_37639224_p2[-1111111106] )
INFO: [Synth 8-3886] merging instance 'add_ln703_2056_fu_37639224_p2[-1111111105]' (FD) to 'data_70_V_read_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2056_fu_37639224_p2[-1111111104]' (FD) to 'data_70_V_read_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2056_fu_37639224_p2[-1111111103]' (FD) to 'data_70_V_read_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2056_fu_37639224_p2[-1111111102]' (FD) to 'data_70_V_read_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2056_fu_37639224_p2[-1111111101]' (FD) to 'data_70_V_read_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2056_fu_37639224_p2[-1111111100]' (FD) to 'data_70_V_read_int_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2056_fu_37639224_p2[-1111111099]' (FD) to 'data_70_V_read_int_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2056_fu_37639224_p2[-1111111098]' (FD) to 'data_70_V_read_int_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2056_fu_37639224_p2[-1111111097]' (FD) to 'data_70_V_read_int_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2056_fu_37639224_p2[-1111111096]' (FD) to 'data_70_V_read_int_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2056_fu_37639224_p2[-1111111095]' (FD) to 'data_70_V_read_int_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2056_fu_37639224_p2[-1111111094]' (FD) to 'data_70_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2056_fu_37639224_p2[-1111111111]__1' (FD) to 'data_70_V_read_int_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2056_fu_37639224_p2[-1111111110]__1' (FD) to 'data_70_V_read_int_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2056_fu_37639224_p2[-1111111109]__1' (FD) to 'data_70_V_read_int_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2056_fu_37639224_p2[-1111111108]__1' (FD) to 'data_70_V_read_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_1470_fu_3675_p2[-1111111111]__0' (FD) to 'data_55_V_read_1_reg_37659430_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3510_fu_37648149_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3510_fu_37648149_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3510_fu_37648149_p2[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3510_fu_37648149_p2[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3510_fu_37648149_p2[-1111111107]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3510_fu_37648149_p2[-1111111106]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3510_fu_37648149_p2[-1111111105]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3510_fu_37648149_p2[-1111111104]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3510_fu_37648149_p2[-1111111103]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3510_fu_37648149_p2[-1111111102]__0 )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3510_fu_37648149_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3510_fu_37648149_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2007_fu_37638905_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2056_fu_37639224_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2007_fu_37638905_p2[-1111111110]__0 )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_1742_fu_5077_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_1742_fu_5077_p2 is absorbed into DSP mul_ln1118_1742_fu_5077_p2.
DSP Report: register mul_ln1118_1742_fu_5077_p2 is absorbed into DSP mul_ln1118_1742_fu_5077_p2.
DSP Report: operator mul_ln1118_1742_fu_5077_p2 is absorbed into DSP mul_ln1118_1742_fu_5077_p2.
DSP Report: Generating DSP mul_ln1118_1879_fu_3085_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_1879_fu_3085_p2 is absorbed into DSP mul_ln1118_1879_fu_3085_p2.
DSP Report: register mul_ln1118_1879_fu_3085_p2 is absorbed into DSP mul_ln1118_1879_fu_3085_p2.
DSP Report: operator mul_ln1118_1879_fu_3085_p2 is absorbed into DSP mul_ln1118_1879_fu_3085_p2.
DSP Report: Generating DSP mul_ln1118_2107_fu_3670_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_2107_fu_3670_p2 is absorbed into DSP mul_ln1118_2107_fu_3670_p2.
DSP Report: register mul_ln1118_2107_fu_3670_p2 is absorbed into DSP mul_ln1118_2107_fu_3670_p2.
DSP Report: operator mul_ln1118_2107_fu_3670_p2 is absorbed into DSP mul_ln1118_2107_fu_3670_p2.
DSP Report: Generating DSP mul_ln1118_1799_fu_4505_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_1799_fu_4505_p2 is absorbed into DSP mul_ln1118_1799_fu_4505_p2.
DSP Report: register mul_ln1118_1799_fu_4505_p2 is absorbed into DSP mul_ln1118_1799_fu_4505_p2.
DSP Report: operator mul_ln1118_1799_fu_4505_p2 is absorbed into DSP mul_ln1118_1799_fu_4505_p2.
DSP Report: Generating DSP mul_ln1118_1238_fu_6536_p2, operation Mode is: A''*(B:0x3b).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1238_fu_6536_p2.
DSP Report: register data_46_V_read_1_reg_37659567_reg is absorbed into DSP mul_ln1118_1238_fu_6536_p2.
DSP Report: operator mul_ln1118_1238_fu_6536_p2 is absorbed into DSP mul_ln1118_1238_fu_6536_p2.
DSP Report: Generating DSP mul_ln1118_1709_fu_5465_p2, operation Mode is: A''*(B:0x33).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1709_fu_5465_p2.
DSP Report: register data_64_V_read_1_reg_37659279_reg is absorbed into DSP mul_ln1118_1709_fu_5465_p2.
DSP Report: operator mul_ln1118_1709_fu_5465_p2 is absorbed into DSP mul_ln1118_1709_fu_5465_p2.
DSP Report: Generating DSP add_ln703_3877_fu_37650382_p2, operation Mode is: PCIN+A''*(B:0x25).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP add_ln703_3877_fu_37650382_p2.
DSP Report: register data_52_V_read_1_reg_37659477_reg is absorbed into DSP add_ln703_3877_fu_37650382_p2.
DSP Report: operator add_ln703_3877_fu_37650382_p2 is absorbed into DSP add_ln703_3877_fu_37650382_p2.
DSP Report: operator mul_ln1118_1404_fu_3299_p2 is absorbed into DSP add_ln703_3877_fu_37650382_p2.
DSP Report: Generating DSP mul_ln1118_898_fu_5445_p2, operation Mode is: A''*(B:0x16).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP mul_ln1118_898_fu_5445_p2.
DSP Report: register data_32_V_read_1_reg_37659776_reg is absorbed into DSP mul_ln1118_898_fu_5445_p2.
DSP Report: operator mul_ln1118_898_fu_5445_p2 is absorbed into DSP mul_ln1118_898_fu_5445_p2.
DSP Report: Generating DSP add_ln703_3875_fu_37650366_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3875_fu_37650366_p2 is absorbed into DSP add_ln703_3875_fu_37650366_p2.
DSP Report: register add_ln703_3875_fu_37650366_p2 is absorbed into DSP add_ln703_3875_fu_37650366_p2.
DSP Report: register add_ln703_3875_fu_37650366_p2 is absorbed into DSP add_ln703_3875_fu_37650366_p2.
DSP Report: register add_ln703_3875_fu_37650366_p2 is absorbed into DSP add_ln703_3875_fu_37650366_p2.
DSP Report: register data_68_V_read_1_reg_37659212_reg is absorbed into DSP add_ln703_3875_fu_37650366_p2.
DSP Report: operator add_ln703_3875_fu_37650366_p2 is absorbed into DSP add_ln703_3875_fu_37650366_p2.
DSP Report: Generating DSP add_ln703_3877_reg_37665755_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3877_reg_37665755_reg is absorbed into DSP add_ln703_3877_reg_37665755_reg.
DSP Report: operator add_ln703_3877_fu_37650382_p2 is absorbed into DSP add_ln703_3877_reg_37665755_reg.
DSP Report: Generating DSP mul_ln1118_2071_fu_4966_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_2071_fu_4966_p2 is absorbed into DSP mul_ln1118_2071_fu_4966_p2.
DSP Report: register mul_ln1118_2071_fu_4966_p2 is absorbed into DSP mul_ln1118_2071_fu_4966_p2.
DSP Report: operator mul_ln1118_2071_fu_4966_p2 is absorbed into DSP mul_ln1118_2071_fu_4966_p2.
DSP Report: Generating DSP mul_ln1118_2193_fu_3657_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_2193_fu_3657_p2 is absorbed into DSP mul_ln1118_2193_fu_3657_p2.
DSP Report: register mul_ln1118_2193_fu_3657_p2 is absorbed into DSP mul_ln1118_2193_fu_3657_p2.
DSP Report: operator mul_ln1118_2193_fu_3657_p2 is absorbed into DSP mul_ln1118_2193_fu_3657_p2.
DSP Report: Generating DSP mul_ln1118_875_fu_5489_p2, operation Mode is: A2*(B:0x2a).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP mul_ln1118_875_fu_5489_p2.
DSP Report: operator mul_ln1118_875_fu_5489_p2 is absorbed into DSP mul_ln1118_875_fu_5489_p2.
DSP Report: Generating DSP add_ln703_3871_reg_37662319_reg, operation Mode is: PCIN+A2*(B:0x35).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_3871_reg_37662319_reg.
DSP Report: register add_ln703_3871_reg_37662319_reg is absorbed into DSP add_ln703_3871_reg_37662319_reg.
DSP Report: operator add_ln703_3871_fu_37606798_p2 is absorbed into DSP add_ln703_3871_reg_37662319_reg.
DSP Report: operator mul_ln1118_797_fu_5454_p2 is absorbed into DSP add_ln703_3871_reg_37662319_reg.
DSP Report: Generating DSP mul_ln1118_2781_fu_6331_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_2781_fu_6331_p2 is absorbed into DSP mul_ln1118_2781_fu_6331_p2.
DSP Report: register mul_ln1118_2781_fu_6331_p2 is absorbed into DSP mul_ln1118_2781_fu_6331_p2.
DSP Report: operator mul_ln1118_2781_fu_6331_p2 is absorbed into DSP mul_ln1118_2781_fu_6331_p2.
DSP Report: Generating DSP mul_ln1118_974_fu_2786_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_974_fu_2786_p2 is absorbed into DSP mul_ln1118_974_fu_2786_p2.
DSP Report: register mul_ln1118_974_fu_2786_p2 is absorbed into DSP mul_ln1118_974_fu_2786_p2.
DSP Report: operator mul_ln1118_974_fu_2786_p2 is absorbed into DSP mul_ln1118_974_fu_2786_p2.
DSP Report: Generating DSP mul_ln1118_1289_fu_4928_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_1289_fu_4928_p2 is absorbed into DSP mul_ln1118_1289_fu_4928_p2.
DSP Report: register mul_ln1118_1289_fu_4928_p2 is absorbed into DSP mul_ln1118_1289_fu_4928_p2.
DSP Report: operator mul_ln1118_1289_fu_4928_p2 is absorbed into DSP mul_ln1118_1289_fu_4928_p2.
DSP Report: Generating DSP mul_ln1118_2447_fu_5121_p2, operation Mode is: A''*(B:0x54).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2447_fu_5121_p2.
DSP Report: register data_92_V_read_1_reg_37658821_reg is absorbed into DSP mul_ln1118_2447_fu_5121_p2.
DSP Report: operator mul_ln1118_2447_fu_5121_p2 is absorbed into DSP mul_ln1118_2447_fu_5121_p2.
DSP Report: Generating DSP add_ln703_3867_fu_37650321_p2, operation Mode is: PCIN+A''*(B:0x5e).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP add_ln703_3867_fu_37650321_p2.
DSP Report: register data_96_V_read_1_reg_37658756_reg is absorbed into DSP add_ln703_3867_fu_37650321_p2.
DSP Report: operator add_ln703_3867_fu_37650321_p2 is absorbed into DSP add_ln703_3867_fu_37650321_p2.
DSP Report: operator mul_ln1118_2559_fu_3355_p2 is absorbed into DSP add_ln703_3867_fu_37650321_p2.
DSP Report: Generating DSP mul_ln1118_823_fu_3265_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_823_fu_3265_p2 is absorbed into DSP mul_ln1118_823_fu_3265_p2.
DSP Report: register mul_ln1118_823_fu_3265_p2 is absorbed into DSP mul_ln1118_823_fu_3265_p2.
DSP Report: operator mul_ln1118_823_fu_3265_p2 is absorbed into DSP mul_ln1118_823_fu_3265_p2.
DSP Report: Generating DSP mul_ln1118_1836_fu_3885_p2, operation Mode is: A''*(B:0xa9).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1836_fu_3885_p2.
DSP Report: register data_69_V_read_1_reg_37659196_reg is absorbed into DSP mul_ln1118_1836_fu_3885_p2.
DSP Report: operator mul_ln1118_1836_fu_3885_p2 is absorbed into DSP mul_ln1118_1836_fu_3885_p2.
DSP Report: Generating DSP add_ln703_3854_fu_37650245_p2, operation Mode is: PCIN+A''*(B:0xdc).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_3854_fu_37650245_p2.
DSP Report: register data_76_V_read_1_reg_37659089_reg is absorbed into DSP add_ln703_3854_fu_37650245_p2.
DSP Report: operator add_ln703_3854_fu_37650245_p2 is absorbed into DSP add_ln703_3854_fu_37650245_p2.
DSP Report: operator mul_ln1118_2020_fu_6384_p2 is absorbed into DSP add_ln703_3854_fu_37650245_p2.
DSP Report: Generating DSP mul_ln1118_2499_fu_4625_p2, operation Mode is: A''*(B:0x94).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2499_fu_4625_p2.
DSP Report: register data_94_V_read_1_reg_37658786_reg is absorbed into DSP mul_ln1118_2499_fu_4625_p2.
DSP Report: operator mul_ln1118_2499_fu_4625_p2 is absorbed into DSP mul_ln1118_2499_fu_4625_p2.
DSP Report: Generating DSP add_ln703_3853_fu_37650235_p2, operation Mode is: PCIN+A''*(B:0x89).
DSP Report: register data_79_V_read_int_reg_reg is absorbed into DSP add_ln703_3853_fu_37650235_p2.
DSP Report: register data_79_V_read_1_reg_37659036_reg is absorbed into DSP add_ln703_3853_fu_37650235_p2.
DSP Report: operator add_ln703_3853_fu_37650235_p2 is absorbed into DSP add_ln703_3853_fu_37650235_p2.
DSP Report: operator mul_ln1118_2095_fu_3889_p2 is absorbed into DSP add_ln703_3853_fu_37650235_p2.
DSP Report: Generating DSP add_ln703_3853_fu_37650235_p2, operation Mode is: PCIN+A''*(B:0xde).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP add_ln703_3853_fu_37650235_p2.
DSP Report: register data_81_V_read_1_reg_37659001_reg is absorbed into DSP add_ln703_3853_fu_37650235_p2.
DSP Report: operator add_ln703_3853_fu_37650235_p2 is absorbed into DSP add_ln703_3853_fu_37650235_p2.
DSP Report: operator mul_ln1118_2140_fu_6372_p2 is absorbed into DSP add_ln703_3853_fu_37650235_p2.
DSP Report: Generating DSP mul_ln1118_1012_fu_5252_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_1012_fu_5252_p2 is absorbed into DSP mul_ln1118_1012_fu_5252_p2.
DSP Report: register mul_ln1118_1012_fu_5252_p2 is absorbed into DSP mul_ln1118_1012_fu_5252_p2.
DSP Report: operator mul_ln1118_1012_fu_5252_p2 is absorbed into DSP mul_ln1118_1012_fu_5252_p2.
DSP Report: Generating DSP mul_ln1118_538_fu_5881_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_538_fu_5881_p2 is absorbed into DSP mul_ln1118_538_fu_5881_p2.
DSP Report: register mul_ln1118_538_fu_5881_p2 is absorbed into DSP mul_ln1118_538_fu_5881_p2.
DSP Report: operator mul_ln1118_538_fu_5881_p2 is absorbed into DSP mul_ln1118_538_fu_5881_p2.
DSP Report: Generating DSP mul_ln1118_2648_fu_5364_p2, operation Mode is: A''*(B:0x7d).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2648_fu_5364_p2.
DSP Report: register data_100_V_read_1_reg_37658688_reg is absorbed into DSP mul_ln1118_2648_fu_5364_p2.
DSP Report: operator mul_ln1118_2648_fu_5364_p2 is absorbed into DSP mul_ln1118_2648_fu_5364_p2.
DSP Report: Generating DSP add_ln703_3064_fu_37645423_p2, operation Mode is: PCIN+A''*(B:0x6c).
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP add_ln703_3064_fu_37645423_p2.
DSP Report: register data_104_V_read_1_reg_37658626_reg is absorbed into DSP add_ln703_3064_fu_37645423_p2.
DSP Report: operator add_ln703_3064_fu_37645423_p2 is absorbed into DSP add_ln703_3064_fu_37645423_p2.
DSP Report: operator mul_ln1118_2764_fu_6064_p2 is absorbed into DSP add_ln703_3064_fu_37645423_p2.
DSP Report: Generating DSP mul_ln1118_2319_fu_5422_p2, operation Mode is: A''*(B:0xb0).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2319_fu_5422_p2.
DSP Report: register data_88_V_read_1_reg_37658891_reg is absorbed into DSP mul_ln1118_2319_fu_5422_p2.
DSP Report: operator mul_ln1118_2319_fu_5422_p2 is absorbed into DSP mul_ln1118_2319_fu_5422_p2.
DSP Report: Generating DSP add_ln703_3042_fu_37645289_p2, operation Mode is: PCIN+A''*(B:0x9f).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP add_ln703_3042_fu_37645289_p2.
DSP Report: register data_59_V_read_1_reg_37659360_reg is absorbed into DSP add_ln703_3042_fu_37645289_p2.
DSP Report: operator add_ln703_3042_fu_37645289_p2 is absorbed into DSP add_ln703_3042_fu_37645289_p2.
DSP Report: operator mul_ln1118_1574_fu_4104_p2 is absorbed into DSP add_ln703_3042_fu_37645289_p2.
DSP Report: Generating DSP add_ln703_3042_fu_37645289_p2, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_3042_fu_37645289_p2.
DSP Report: register data_73_V_read_1_reg_37659130_reg is absorbed into DSP add_ln703_3042_fu_37645289_p2.
DSP Report: operator add_ln703_3042_fu_37645289_p2 is absorbed into DSP add_ln703_3042_fu_37645289_p2.
DSP Report: operator mul_ln1118_1918_fu_2836_p2 is absorbed into DSP add_ln703_3042_fu_37645289_p2.
DSP Report: Generating DSP mul_ln1118_1300_fu_4940_p2, operation Mode is: A''*(B:0x8b).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1300_fu_4940_p2.
DSP Report: register data_48_V_read_1_reg_37659537_reg is absorbed into DSP mul_ln1118_1300_fu_4940_p2.
DSP Report: operator mul_ln1118_1300_fu_4940_p2 is absorbed into DSP mul_ln1118_1300_fu_4940_p2.
DSP Report: Generating DSP add_ln703_3040_fu_37645273_p2, operation Mode is: PCIN+A''*(B:0xaf).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_3040_fu_37645273_p2.
DSP Report: register zext_ln1118_434_reg_37660253_reg is absorbed into DSP add_ln703_3040_fu_37645273_p2.
DSP Report: operator add_ln703_3040_fu_37645273_p2 is absorbed into DSP add_ln703_3040_fu_37645273_p2.
DSP Report: operator mul_ln1118_621_fu_3404_p2 is absorbed into DSP add_ln703_3040_fu_37645273_p2.
DSP Report: Generating DSP add_ln703_3040_fu_37645273_p2, operation Mode is: PCIN+A''*(B:0xad).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_3040_fu_37645273_p2.
DSP Report: register data_28_V_read_1_reg_37659826_reg is absorbed into DSP add_ln703_3040_fu_37645273_p2.
DSP Report: operator add_ln703_3040_fu_37645273_p2 is absorbed into DSP add_ln703_3040_fu_37645273_p2.
DSP Report: operator mul_ln1118_783_fu_3219_p2 is absorbed into DSP add_ln703_3040_fu_37645273_p2.
DSP Report: Generating DSP mul_ln1118_2538_fu_5958_p2, operation Mode is: A''*(B:0x3ff0e).
DSP Report: register mul_ln1118_2538_fu_5958_p2 is absorbed into DSP mul_ln1118_2538_fu_5958_p2.
DSP Report: register mul_ln1118_2538_fu_5958_p2 is absorbed into DSP mul_ln1118_2538_fu_5958_p2.
DSP Report: operator mul_ln1118_2538_fu_5958_p2 is absorbed into DSP mul_ln1118_2538_fu_5958_p2.
DSP Report: Generating DSP mul_ln1118_597_fu_6513_p2, operation Mode is: A2*(B:0x83).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_597_fu_6513_p2.
DSP Report: operator mul_ln1118_597_fu_6513_p2 is absorbed into DSP mul_ln1118_597_fu_6513_p2.
DSP Report: Generating DSP add_ln703_3036_reg_37662304_reg, operation Mode is: PCIN+A2*(B:0xf7).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_3036_reg_37662304_reg.
DSP Report: register add_ln703_3036_reg_37662304_reg is absorbed into DSP add_ln703_3036_reg_37662304_reg.
DSP Report: operator add_ln703_3036_fu_37606780_p2 is absorbed into DSP add_ln703_3036_reg_37662304_reg.
DSP Report: operator mul_ln1118_424_fu_5133_p2 is absorbed into DSP add_ln703_3036_reg_37662304_reg.
DSP Report: Generating DSP mul_ln1118_2741_fu_3409_p2, operation Mode is: A''*(B:0x3ff3b).
DSP Report: register mul_ln1118_2741_fu_3409_p2 is absorbed into DSP mul_ln1118_2741_fu_3409_p2.
DSP Report: register mul_ln1118_2741_fu_3409_p2 is absorbed into DSP mul_ln1118_2741_fu_3409_p2.
DSP Report: operator mul_ln1118_2741_fu_3409_p2 is absorbed into DSP mul_ln1118_2741_fu_3409_p2.
DSP Report: Generating DSP mul_ln1118_2480_fu_3447_p2, operation Mode is: A''*(B:0x3ff19).
DSP Report: register mul_ln1118_2480_fu_3447_p2 is absorbed into DSP mul_ln1118_2480_fu_3447_p2.
DSP Report: register mul_ln1118_2480_fu_3447_p2 is absorbed into DSP mul_ln1118_2480_fu_3447_p2.
DSP Report: operator mul_ln1118_2480_fu_3447_p2 is absorbed into DSP mul_ln1118_2480_fu_3447_p2.
DSP Report: Generating DSP mul_ln1118_2602_fu_3911_p2, operation Mode is: A''*(B:0x111).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2602_fu_3911_p2.
DSP Report: register data_98_V_read_1_reg_37658723_reg is absorbed into DSP mul_ln1118_2602_fu_3911_p2.
DSP Report: operator mul_ln1118_2602_fu_3911_p2 is absorbed into DSP mul_ln1118_2602_fu_3911_p2.
DSP Report: Generating DSP add_ln703_3019_fu_37645162_p2, operation Mode is: PCIN+A''*(B:0x113).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP add_ln703_3019_fu_37645162_p2.
DSP Report: register data_69_V_read_1_reg_37659196_reg is absorbed into DSP add_ln703_3019_fu_37645162_p2.
DSP Report: operator add_ln703_3019_fu_37645162_p2 is absorbed into DSP add_ln703_3019_fu_37645162_p2.
DSP Report: operator mul_ln1118_1818_fu_2886_p2 is absorbed into DSP add_ln703_3019_fu_37645162_p2.
DSP Report: Generating DSP add_ln703_3019_reg_37664815_reg, operation Mode is: PCIN+A''*(B:0x1e1).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP add_ln703_3019_reg_37664815_reg.
DSP Report: register data_87_V_read_1_reg_37658905_reg is absorbed into DSP add_ln703_3019_reg_37664815_reg.
DSP Report: register add_ln703_3019_reg_37664815_reg is absorbed into DSP add_ln703_3019_reg_37664815_reg.
DSP Report: operator add_ln703_3019_fu_37645162_p2 is absorbed into DSP add_ln703_3019_reg_37664815_reg.
DSP Report: operator mul_ln1118_2289_fu_2916_p2 is absorbed into DSP add_ln703_3019_reg_37664815_reg.
DSP Report: Generating DSP mul_ln1118_1694_fu_5475_p2, operation Mode is: A''*(B:0x151).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1694_fu_5475_p2.
DSP Report: register data_64_V_read_1_reg_37659279_reg is absorbed into DSP mul_ln1118_1694_fu_5475_p2.
DSP Report: operator mul_ln1118_1694_fu_5475_p2 is absorbed into DSP mul_ln1118_1694_fu_5475_p2.
DSP Report: Generating DSP add_ln703_3017_fu_37645146_p2, operation Mode is: PCIN+A''*(B:0x1af).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_3017_fu_37645146_p2.
DSP Report: register zext_ln1118_330_reg_37660113_reg is absorbed into DSP add_ln703_3017_fu_37645146_p2.
DSP Report: operator add_ln703_3017_fu_37645146_p2 is absorbed into DSP add_ln703_3017_fu_37645146_p2.
DSP Report: operator mul_ln1118_486_fu_3773_p2 is absorbed into DSP add_ln703_3017_fu_37645146_p2.
DSP Report: Generating DSP add_ln703_3017_reg_37664810_reg, operation Mode is: PCIN+A''*(B:0x10f).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP add_ln703_3017_reg_37664810_reg.
DSP Report: register zext_ln1118_882_reg_37660775_reg is absorbed into DSP add_ln703_3017_reg_37664810_reg.
DSP Report: register add_ln703_3017_reg_37664810_reg is absorbed into DSP add_ln703_3017_reg_37664810_reg.
DSP Report: operator add_ln703_3017_fu_37645146_p2 is absorbed into DSP add_ln703_3017_reg_37664810_reg.
DSP Report: operator mul_ln1118_1197_fu_3925_p2 is absorbed into DSP add_ln703_3017_reg_37664810_reg.
DSP Report: Generating DSP add_ln703_3002_fu_37645053_p2, operation Mode is: C+A''*(B:0x3fb4f).
DSP Report: register add_ln703_3002_fu_37645053_p2 is absorbed into DSP add_ln703_3002_fu_37645053_p2.
DSP Report: register add_ln703_3002_fu_37645053_p2 is absorbed into DSP add_ln703_3002_fu_37645053_p2.
DSP Report: operator add_ln703_3002_fu_37645053_p2 is absorbed into DSP add_ln703_3002_fu_37645053_p2.
DSP Report: operator mul_ln1118_2203_fu_4405_p2 is absorbed into DSP add_ln703_3002_fu_37645053_p2.
DSP Report: Generating DSP mul_ln1118_1388_fu_5930_p2, operation Mode is: A''*(B:0x2c).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1388_fu_5930_p2.
DSP Report: register data_52_V_read_1_reg_37659477_reg is absorbed into DSP mul_ln1118_1388_fu_5930_p2.
DSP Report: operator mul_ln1118_1388_fu_5930_p2 is absorbed into DSP mul_ln1118_1388_fu_5930_p2.
DSP Report: Generating DSP add_ln703_1729_fu_37637223_p2, operation Mode is: C+A''*(B:0x2f).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_1729_fu_37637223_p2.
DSP Report: register data_46_V_read_1_reg_37659567_reg is absorbed into DSP add_ln703_1729_fu_37637223_p2.
DSP Report: operator add_ln703_1729_fu_37637223_p2 is absorbed into DSP add_ln703_1729_fu_37637223_p2.
DSP Report: operator mul_ln1118_1259_fu_5997_p2 is absorbed into DSP add_ln703_1729_fu_37637223_p2.
DSP Report: Generating DSP mul_ln1118_1904_fu_4215_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_1904_fu_4215_p2 is absorbed into DSP mul_ln1118_1904_fu_4215_p2.
DSP Report: register mul_ln1118_1904_fu_4215_p2 is absorbed into DSP mul_ln1118_1904_fu_4215_p2.
DSP Report: operator mul_ln1118_1904_fu_4215_p2 is absorbed into DSP mul_ln1118_1904_fu_4215_p2.
DSP Report: Generating DSP mul_ln1118_2037_fu_4086_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_2037_fu_4086_p2 is absorbed into DSP mul_ln1118_2037_fu_4086_p2.
DSP Report: register mul_ln1118_2037_fu_4086_p2 is absorbed into DSP mul_ln1118_2037_fu_4086_p2.
DSP Report: operator mul_ln1118_2037_fu_4086_p2 is absorbed into DSP mul_ln1118_2037_fu_4086_p2.
DSP Report: Generating DSP add_ln703_2060_fu_37639260_p2, operation Mode is: C+A''*(B:0x15).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP add_ln703_2060_fu_37639260_p2.
DSP Report: register data_64_V_read_1_reg_37659279_reg is absorbed into DSP add_ln703_2060_fu_37639260_p2.
DSP Report: operator add_ln703_2060_fu_37639260_p2 is absorbed into DSP add_ln703_2060_fu_37639260_p2.
DSP Report: operator mul_ln1118_1693_fu_5109_p2 is absorbed into DSP add_ln703_2060_fu_37639260_p2.
DSP Report: Generating DSP mul_ln1118_1147_fu_3156_p2, operation Mode is: A''*(B:0x15).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1147_fu_3156_p2.
DSP Report: register data_42_V_read_1_reg_37659633_reg is absorbed into DSP mul_ln1118_1147_fu_3156_p2.
DSP Report: operator mul_ln1118_1147_fu_3156_p2 is absorbed into DSP mul_ln1118_1147_fu_3156_p2.
DSP Report: Generating DSP add_ln703_2059_fu_37639250_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2059_fu_37639250_p2 is absorbed into DSP add_ln703_2059_fu_37639250_p2.
DSP Report: register add_ln703_2059_fu_37639250_p2 is absorbed into DSP add_ln703_2059_fu_37639250_p2.
DSP Report: register add_ln703_2059_fu_37639250_p2 is absorbed into DSP add_ln703_2059_fu_37639250_p2.
DSP Report: register add_ln703_2059_fu_37639250_p2 is absorbed into DSP add_ln703_2059_fu_37639250_p2.
DSP Report: register add_ln703_2059_fu_37639250_p2 is absorbed into DSP add_ln703_2059_fu_37639250_p2.
DSP Report: operator add_ln703_2059_fu_37639250_p2 is absorbed into DSP add_ln703_2059_fu_37639250_p2.
DSP Report: Generating DSP mul_ln1118_1639_fu_5697_p2, operation Mode is: A''*(B:0x1a).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1639_fu_5697_p2.
DSP Report: register data_62_V_read_1_reg_37659313_reg is absorbed into DSP mul_ln1118_1639_fu_5697_p2.
DSP Report: operator mul_ln1118_1639_fu_5697_p2 is absorbed into DSP mul_ln1118_1639_fu_5697_p2.
DSP Report: Generating DSP add_ln703_1655_fu_37636746_p2, operation Mode is: PCIN+A''*(B:0x3b).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP add_ln703_1655_fu_37636746_p2.
DSP Report: register data_66_V_read_1_reg_37659244_reg is absorbed into DSP add_ln703_1655_fu_37636746_p2.
DSP Report: operator add_ln703_1655_fu_37636746_p2 is absorbed into DSP add_ln703_1655_fu_37636746_p2.
DSP Report: operator mul_ln1118_1741_fu_2739_p2 is absorbed into DSP add_ln703_1655_fu_37636746_p2.
DSP Report: Generating DSP mul_ln1118_1792_fu_3931_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_1792_fu_3931_p2 is absorbed into DSP mul_ln1118_1792_fu_3931_p2.
DSP Report: register mul_ln1118_1792_fu_3931_p2 is absorbed into DSP mul_ln1118_1792_fu_3931_p2.
DSP Report: operator mul_ln1118_1792_fu_3931_p2 is absorbed into DSP mul_ln1118_1792_fu_3931_p2.
DSP Report: Generating DSP add_ln703_1652_fu_37636720_p2, operation Mode is: C+A''*(B:0x3ffb5).
DSP Report: register add_ln703_1652_fu_37636720_p2 is absorbed into DSP add_ln703_1652_fu_37636720_p2.
DSP Report: register add_ln703_1652_fu_37636720_p2 is absorbed into DSP add_ln703_1652_fu_37636720_p2.
DSP Report: operator add_ln703_1652_fu_37636720_p2 is absorbed into DSP add_ln703_1652_fu_37636720_p2.
DSP Report: operator mul_ln1118_1896_fu_6204_p2 is absorbed into DSP add_ln703_1652_fu_37636720_p2.
DSP Report: Generating DSP add_ln703_1654_fu_37636736_p2, operation Mode is: C+A''*(B:0x2e).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP add_ln703_1654_fu_37636736_p2.
DSP Report: register data_64_V_read_1_reg_37659279_reg is absorbed into DSP add_ln703_1654_fu_37636736_p2.
DSP Report: operator add_ln703_1654_fu_37636736_p2 is absorbed into DSP add_ln703_1654_fu_37636736_p2.
DSP Report: operator mul_ln1118_1692_fu_4368_p2 is absorbed into DSP add_ln703_1654_fu_37636736_p2.
DSP Report: Generating DSP mul_ln1118_1816_fu_3063_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_1816_fu_3063_p2 is absorbed into DSP mul_ln1118_1816_fu_3063_p2.
DSP Report: register mul_ln1118_1816_fu_3063_p2 is absorbed into DSP mul_ln1118_1816_fu_3063_p2.
DSP Report: operator mul_ln1118_1816_fu_3063_p2 is absorbed into DSP mul_ln1118_1816_fu_3063_p2.
DSP Report: Generating DSP mul_ln1118_1428_fu_3777_p2, operation Mode is: A''*(B:0x3ff91).
DSP Report: register mul_ln1118_1428_fu_3777_p2 is absorbed into DSP mul_ln1118_1428_fu_3777_p2.
DSP Report: register mul_ln1118_1428_fu_3777_p2 is absorbed into DSP mul_ln1118_1428_fu_3777_p2.
DSP Report: operator mul_ln1118_1428_fu_3777_p2 is absorbed into DSP mul_ln1118_1428_fu_3777_p2.
DSP Report: Generating DSP add_ln703_1423_fu_37635257_p2, operation Mode is: C+A''*(B:0x89).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP add_ln703_1423_fu_37635257_p2.
DSP Report: register data_52_V_read_1_reg_37659477_reg is absorbed into DSP add_ln703_1423_fu_37635257_p2.
DSP Report: operator add_ln703_1423_fu_37635257_p2 is absorbed into DSP add_ln703_1423_fu_37635257_p2.
DSP Report: operator mul_ln1118_1403_fu_5914_p2 is absorbed into DSP add_ln703_1423_fu_37635257_p2.
DSP Report: Generating DSP mul_ln1118_1566_fu_4792_p2, operation Mode is: A''*(B:0x3ff39).
DSP Report: register mul_ln1118_1566_fu_4792_p2 is absorbed into DSP mul_ln1118_1566_fu_4792_p2.
DSP Report: register mul_ln1118_1566_fu_4792_p2 is absorbed into DSP mul_ln1118_1566_fu_4792_p2.
DSP Report: operator mul_ln1118_1566_fu_4792_p2 is absorbed into DSP mul_ln1118_1566_fu_4792_p2.
DSP Report: Generating DSP mul_ln1118_2719_fu_5125_p2, operation Mode is: A''*(B:0xab).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2719_fu_5125_p2.
DSP Report: register data_102_V_read_1_reg_37658661_reg is absorbed into DSP mul_ln1118_2719_fu_5125_p2.
DSP Report: operator mul_ln1118_2719_fu_5125_p2 is absorbed into DSP mul_ln1118_2719_fu_5125_p2.
DSP Report: Generating DSP add_ln703_3487_fu_37647987_p2, operation Mode is: PCIN+A''*(B:0xa6).
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP add_ln703_3487_fu_37647987_p2.
DSP Report: register data_104_V_read_1_reg_37658626_reg is absorbed into DSP add_ln703_3487_fu_37647987_p2.
DSP Report: operator add_ln703_3487_fu_37647987_p2 is absorbed into DSP add_ln703_3487_fu_37647987_p2.
DSP Report: operator mul_ln1118_2771_fu_4775_p2 is absorbed into DSP add_ln703_3487_fu_37647987_p2.
DSP Report: Generating DSP add_ln703_3487_fu_37647987_p2, operation Mode is: PCIN+A''*(B:0x8e).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP add_ln703_3487_fu_37647987_p2.
DSP Report: register data_98_V_read_1_reg_37658723_reg is absorbed into DSP add_ln703_3487_fu_37647987_p2.
DSP Report: operator add_ln703_3487_fu_37647987_p2 is absorbed into DSP add_ln703_3487_fu_37647987_p2.
DSP Report: operator mul_ln1118_2592_fu_5948_p2 is absorbed into DSP add_ln703_3487_fu_37647987_p2.
DSP Report: Generating DSP mul_ln1118_1389_fu_5843_p2, operation Mode is: A''*(B:0x52).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1389_fu_5843_p2.
DSP Report: register zext_ln1118_1044_reg_37660870_reg is absorbed into DSP mul_ln1118_1389_fu_5843_p2.
DSP Report: operator mul_ln1118_1389_fu_5843_p2 is absorbed into DSP mul_ln1118_1389_fu_5843_p2.
DSP Report: Generating DSP add_ln703_1673_fu_37636854_p2, operation Mode is: PCIN+A''*(B:0x58).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_1673_fu_37636854_p2.
DSP Report: register data_50_V_read_1_reg_37659509_reg is absorbed into DSP add_ln703_1673_fu_37636854_p2.
DSP Report: operator add_ln703_1673_fu_37636854_p2 is absorbed into DSP add_ln703_1673_fu_37636854_p2.
DSP Report: operator mul_ln1118_1341_fu_5893_p2 is absorbed into DSP add_ln703_1673_fu_37636854_p2.
DSP Report: Generating DSP mul_ln1118_1895_fu_3876_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_1895_fu_3876_p2 is absorbed into DSP mul_ln1118_1895_fu_3876_p2.
DSP Report: register mul_ln1118_1895_fu_3876_p2 is absorbed into DSP mul_ln1118_1895_fu_3876_p2.
DSP Report: operator mul_ln1118_1895_fu_3876_p2 is absorbed into DSP mul_ln1118_1895_fu_3876_p2.
DSP Report: Generating DSP mul_ln1118_1498_fu_4550_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_1498_fu_4550_p2 is absorbed into DSP mul_ln1118_1498_fu_4550_p2.
DSP Report: register mul_ln1118_1498_fu_4550_p2 is absorbed into DSP mul_ln1118_1498_fu_4550_p2.
DSP Report: operator mul_ln1118_1498_fu_4550_p2 is absorbed into DSP mul_ln1118_1498_fu_4550_p2.
DSP Report: Generating DSP mul_ln1118_1611_fu_4402_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_1611_fu_4402_p2 is absorbed into DSP mul_ln1118_1611_fu_4402_p2.
DSP Report: register mul_ln1118_1611_fu_4402_p2 is absorbed into DSP mul_ln1118_1611_fu_4402_p2.
DSP Report: operator mul_ln1118_1611_fu_4402_p2 is absorbed into DSP mul_ln1118_1611_fu_4402_p2.
DSP Report: Generating DSP mul_ln1118_1662_fu_4317_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_1662_fu_4317_p2 is absorbed into DSP mul_ln1118_1662_fu_4317_p2.
DSP Report: register mul_ln1118_1662_fu_4317_p2 is absorbed into DSP mul_ln1118_1662_fu_4317_p2.
DSP Report: operator mul_ln1118_1662_fu_4317_p2 is absorbed into DSP mul_ln1118_1662_fu_4317_p2.
DSP Report: Generating DSP mul_ln1118_1552_fu_4709_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_1552_fu_4709_p2 is absorbed into DSP mul_ln1118_1552_fu_4709_p2.
DSP Report: register mul_ln1118_1552_fu_4709_p2 is absorbed into DSP mul_ln1118_1552_fu_4709_p2.
DSP Report: operator mul_ln1118_1552_fu_4709_p2 is absorbed into DSP mul_ln1118_1552_fu_4709_p2.
DSP Report: Generating DSP mul_ln1118_1340_fu_3803_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_1340_fu_3803_p2 is absorbed into DSP mul_ln1118_1340_fu_3803_p2.
DSP Report: register mul_ln1118_1340_fu_3803_p2 is absorbed into DSP mul_ln1118_1340_fu_3803_p2.
DSP Report: operator mul_ln1118_1340_fu_3803_p2 is absorbed into DSP mul_ln1118_1340_fu_3803_p2.
DSP Report: Generating DSP add_ln703_1469_fu_37635531_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1469_fu_37635531_p2 is absorbed into DSP add_ln703_1469_fu_37635531_p2.
DSP Report: Generating DSP add_ln703_1071_fu_37632997_p2, operation Mode is: C+(A2*(B:0x35))'.
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_1071_fu_37632997_p2.
DSP Report: register mul_ln1118_1041_reg_11452847_reg is absorbed into DSP add_ln703_1071_fu_37632997_p2.
DSP Report: operator add_ln703_1071_fu_37632997_p2 is absorbed into DSP add_ln703_1071_fu_37632997_p2.
DSP Report: operator mul_ln1118_1041_fu_5758_p2 is absorbed into DSP add_ln703_1071_fu_37632997_p2.
DSP Report: Generating DSP mul_ln1118_931_fu_3200_p2, operation Mode is: A''*(B:0x47).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_931_fu_3200_p2.
DSP Report: register zext_ln1118_684_reg_37660621_reg is absorbed into DSP mul_ln1118_931_fu_3200_p2.
DSP Report: operator mul_ln1118_931_fu_3200_p2 is absorbed into DSP mul_ln1118_931_fu_3200_p2.
DSP Report: Generating DSP add_ln703_1070_fu_37632987_p2, operation Mode is: C+A''*(B:0x3ffad).
DSP Report: register add_ln703_1070_fu_37632987_p2 is absorbed into DSP add_ln703_1070_fu_37632987_p2.
DSP Report: register add_ln703_1070_fu_37632987_p2 is absorbed into DSP add_ln703_1070_fu_37632987_p2.
DSP Report: operator add_ln703_1070_fu_37632987_p2 is absorbed into DSP add_ln703_1070_fu_37632987_p2.
DSP Report: operator mul_ln1118_1145_fu_4697_p2 is absorbed into DSP add_ln703_1070_fu_37632987_p2.
DSP Report: Generating DSP add_ln703_1068_fu_37632971_p2, operation Mode is: C+A''*(B:0xa5).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_1068_fu_37632971_p2.
DSP Report: register data_45_V_read_1_reg_37659582_reg is absorbed into DSP add_ln703_1068_fu_37632971_p2.
DSP Report: operator add_ln703_1068_fu_37632971_p2 is absorbed into DSP add_ln703_1068_fu_37632971_p2.
DSP Report: operator mul_ln1118_1219_fu_4346_p2 is absorbed into DSP add_ln703_1068_fu_37632971_p2.
DSP Report: Generating DSP mul_ln1118_1194_fu_3094_p2, operation Mode is: A''*(B:0x98).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1194_fu_3094_p2.
DSP Report: register data_44_V_read_1_reg_37659600_reg is absorbed into DSP mul_ln1118_1194_fu_3094_p2.
DSP Report: operator mul_ln1118_1194_fu_3094_p2 is absorbed into DSP mul_ln1118_1194_fu_3094_p2.
DSP Report: Generating DSP add_ln703_1067_fu_37632961_p2, operation Mode is: PCIN+A''*(B:0xfb).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_1067_fu_37632961_p2.
DSP Report: register data_43_V_read_1_reg_37659617_reg is absorbed into DSP add_ln703_1067_fu_37632961_p2.
DSP Report: operator add_ln703_1067_fu_37632961_p2 is absorbed into DSP add_ln703_1067_fu_37632961_p2.
DSP Report: operator mul_ln1118_1169_fu_3470_p2 is absorbed into DSP add_ln703_1067_fu_37632961_p2.
DSP Report: Generating DSP mul_ln1118_1102_fu_3014_p2, operation Mode is: A''*(B:0x2c).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1102_fu_3014_p2.
DSP Report: register data_40_V_read_1_reg_37659665_reg is absorbed into DSP mul_ln1118_1102_fu_3014_p2.
DSP Report: operator mul_ln1118_1102_fu_3014_p2 is absorbed into DSP mul_ln1118_1102_fu_3014_p2.
DSP Report: Generating DSP add_ln703_2358_reg_37664125_reg, operation Mode is: C+A''*(B:0x3ffd4).
DSP Report: register add_ln703_2358_reg_37664125_reg is absorbed into DSP add_ln703_2358_reg_37664125_reg.
DSP Report: register add_ln703_2358_reg_37664125_reg is absorbed into DSP add_ln703_2358_reg_37664125_reg.
DSP Report: register add_ln703_2358_reg_37664125_reg is absorbed into DSP add_ln703_2358_reg_37664125_reg.
DSP Report: operator add_ln703_2358_fu_37641143_p2 is absorbed into DSP add_ln703_2358_reg_37664125_reg.
DSP Report: operator mul_ln1118_1445_fu_6049_p2 is absorbed into DSP add_ln703_2358_reg_37664125_reg.
DSP Report: Generating DSP add_ln703_2363_fu_37641165_p2, operation Mode is: C+A''*(B:0x13).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_2363_fu_37641165_p2.
DSP Report: register data_32_V_read_1_reg_37659776_reg is absorbed into DSP add_ln703_2363_fu_37641165_p2.
DSP Report: operator add_ln703_2363_fu_37641165_p2 is absorbed into DSP add_ln703_2363_fu_37641165_p2.
DSP Report: operator mul_ln1118_887_fu_6028_p2 is absorbed into DSP add_ln703_2363_fu_37641165_p2.
DSP Report: Generating DSP mul_ln1118_1128_fu_5054_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_1128_fu_5054_p2 is absorbed into DSP mul_ln1118_1128_fu_5054_p2.
DSP Report: register mul_ln1118_1128_fu_5054_p2 is absorbed into DSP mul_ln1118_1128_fu_5054_p2.
DSP Report: operator mul_ln1118_1128_fu_5054_p2 is absorbed into DSP mul_ln1118_1128_fu_5054_p2.
DSP Report: Generating DSP mul_ln1118_1418_fu_4634_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_1418_fu_4634_p2 is absorbed into DSP mul_ln1118_1418_fu_4634_p2.
DSP Report: register mul_ln1118_1418_fu_4634_p2 is absorbed into DSP mul_ln1118_1418_fu_4634_p2.
DSP Report: operator mul_ln1118_1418_fu_4634_p2 is absorbed into DSP mul_ln1118_1418_fu_4634_p2.
DSP Report: Generating DSP add_ln703_2355_fu_37641117_p2, operation Mode is: C+A''*(B:0x6a).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP add_ln703_2355_fu_37641117_p2.
DSP Report: register data_96_V_read_1_reg_37658756_reg is absorbed into DSP add_ln703_2355_fu_37641117_p2.
DSP Report: operator add_ln703_2355_fu_37641117_p2 is absorbed into DSP add_ln703_2355_fu_37641117_p2.
DSP Report: operator mul_ln1118_2543_fu_5543_p2 is absorbed into DSP add_ln703_2355_fu_37641117_p2.
DSP Report: Generating DSP mul_ln1118_1321_fu_4620_p2, operation Mode is: A''*(B:0x2c).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1321_fu_4620_p2.
DSP Report: register zext_ln1118_980_reg_37660830_reg is absorbed into DSP mul_ln1118_1321_fu_4620_p2.
DSP Report: operator mul_ln1118_1321_fu_4620_p2 is absorbed into DSP mul_ln1118_1321_fu_4620_p2.
DSP Report: Generating DSP mul_ln1118_2120_fu_5564_p2, operation Mode is: A''*(B:0x16).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2120_fu_5564_p2.
DSP Report: register data_81_V_read_1_reg_37659001_reg is absorbed into DSP mul_ln1118_2120_fu_5564_p2.
DSP Report: operator mul_ln1118_2120_fu_5564_p2 is absorbed into DSP mul_ln1118_2120_fu_5564_p2.
DSP Report: Generating DSP add_ln703_1910_fu_37638333_p2, operation Mode is: PCIN+A''*(B:0x39).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP add_ln703_1910_fu_37638333_p2.
DSP Report: register data_78_V_read_1_reg_37659055_reg is absorbed into DSP add_ln703_1910_fu_37638333_p2.
DSP Report: operator add_ln703_1910_fu_37638333_p2 is absorbed into DSP add_ln703_1910_fu_37638333_p2.
DSP Report: operator mul_ln1118_2050_fu_4098_p2 is absorbed into DSP add_ln703_1910_fu_37638333_p2.
DSP Report: Generating DSP mul_ln1118_1359_fu_4425_p2, operation Mode is: A''*(B:0x2d).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1359_fu_4425_p2.
DSP Report: register data_51_V_read_1_reg_37659493_reg is absorbed into DSP mul_ln1118_1359_fu_4425_p2.
DSP Report: operator mul_ln1118_1359_fu_4425_p2 is absorbed into DSP mul_ln1118_1359_fu_4425_p2.
DSP Report: Generating DSP add_ln703_1906_fu_37638301_p2, operation Mode is: PCIN+A''*(B:0x27).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP add_ln703_1906_fu_37638301_p2.
DSP Report: register mul_ln1118_1634_fu_3057_p2 is absorbed into DSP add_ln703_1906_fu_37638301_p2.
DSP Report: operator add_ln703_1906_fu_37638301_p2 is absorbed into DSP add_ln703_1906_fu_37638301_p2.
DSP Report: operator mul_ln1118_1634_fu_3057_p2 is absorbed into DSP add_ln703_1906_fu_37638301_p2.
DSP Report: Generating DSP mul_ln1118_1995_fu_4700_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_1995_fu_4700_p2 is absorbed into DSP mul_ln1118_1995_fu_4700_p2.
DSP Report: register mul_ln1118_1995_fu_4700_p2 is absorbed into DSP mul_ln1118_1995_fu_4700_p2.
DSP Report: operator mul_ln1118_1995_fu_4700_p2 is absorbed into DSP mul_ln1118_1995_fu_4700_p2.
DSP Report: Generating DSP mul_ln1118_1384_fu_2746_p2, operation Mode is: A''*(B:0x79).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1384_fu_2746_p2.
DSP Report: register zext_ln1118_1044_reg_37660870_reg is absorbed into DSP mul_ln1118_1384_fu_2746_p2.
DSP Report: operator mul_ln1118_1384_fu_2746_p2 is absorbed into DSP mul_ln1118_1384_fu_2746_p2.
DSP Report: Generating DSP add_ln703_1899_fu_37638253_p2, operation Mode is: PCIN+A''*(B:0x53).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP add_ln703_1899_fu_37638253_p2.
DSP Report: register data_68_V_read_1_reg_37659212_reg is absorbed into DSP add_ln703_1899_fu_37638253_p2.
DSP Report: operator add_ln703_1899_fu_37638253_p2 is absorbed into DSP add_ln703_1899_fu_37638253_p2.
DSP Report: operator mul_ln1118_1785_fu_3496_p2 is absorbed into DSP add_ln703_1899_fu_37638253_p2.
DSP Report: Generating DSP mul_ln1118_1727_fu_2724_p2, operation Mode is: A''*(B:0x69).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1727_fu_2724_p2.
DSP Report: register data_65_V_read_1_reg_37659262_reg is absorbed into DSP mul_ln1118_1727_fu_2724_p2.
DSP Report: operator mul_ln1118_1727_fu_2724_p2 is absorbed into DSP mul_ln1118_1727_fu_2724_p2.
DSP Report: Generating DSP add_ln703_1998_fu_37638847_p2, operation Mode is: PCIN+A''*(B:0x7d).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP add_ln703_1998_fu_37638847_p2.
DSP Report: register data_59_V_read_1_reg_37659360_reg is absorbed into DSP add_ln703_1998_fu_37638847_p2.
DSP Report: operator add_ln703_1998_fu_37638847_p2 is absorbed into DSP add_ln703_1998_fu_37638847_p2.
DSP Report: operator mul_ln1118_1582_fu_5492_p2 is absorbed into DSP add_ln703_1998_fu_37638847_p2.
DSP Report: Generating DSP add_ln703_1998_fu_37638847_p2, operation Mode is: PCIN+A''*(B:0x51).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_1998_fu_37638847_p2.
DSP Report: register data_54_V_read_1_reg_37659445_reg is absorbed into DSP add_ln703_1998_fu_37638847_p2.
DSP Report: operator add_ln703_1998_fu_37638847_p2 is absorbed into DSP add_ln703_1998_fu_37638847_p2.
DSP Report: operator mul_ln1118_1453_fu_2952_p2 is absorbed into DSP add_ln703_1998_fu_37638847_p2.
DSP Report: Generating DSP add_ln703_1998_reg_37663730_reg, operation Mode is: PCIN+A''*(B:0x4b).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP add_ln703_1998_reg_37663730_reg.
DSP Report: register zext_ln1118_1260_reg_37660912_reg is absorbed into DSP add_ln703_1998_reg_37663730_reg.
DSP Report: register add_ln703_1998_reg_37663730_reg is absorbed into DSP add_ln703_1998_reg_37663730_reg.
DSP Report: operator add_ln703_1998_fu_37638847_p2 is absorbed into DSP add_ln703_1998_reg_37663730_reg.
DSP Report: operator mul_ln1118_1676_fu_4380_p2 is absorbed into DSP add_ln703_1998_reg_37663730_reg.
DSP Report: Generating DSP mul_ln1118_1348_fu_5497_p2, operation Mode is: A''*(B:0x63).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1348_fu_5497_p2.
DSP Report: register data_50_V_read_1_reg_37659509_reg is absorbed into DSP mul_ln1118_1348_fu_5497_p2.
DSP Report: operator mul_ln1118_1348_fu_5497_p2 is absorbed into DSP mul_ln1118_1348_fu_5497_p2.
DSP Report: Generating DSP add_ln703_1994_fu_37638811_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1994_fu_37638811_p2 is absorbed into DSP add_ln703_1994_fu_37638811_p2.
DSP Report: register add_ln703_1994_fu_37638811_p2 is absorbed into DSP add_ln703_1994_fu_37638811_p2.
DSP Report: register add_ln703_1994_fu_37638811_p2 is absorbed into DSP add_ln703_1994_fu_37638811_p2.
DSP Report: register add_ln703_1994_fu_37638811_p2 is absorbed into DSP add_ln703_1994_fu_37638811_p2.
DSP Report: register add_ln703_1994_fu_37638811_p2 is absorbed into DSP add_ln703_1994_fu_37638811_p2.
DSP Report: operator add_ln703_1994_fu_37638811_p2 is absorbed into DSP add_ln703_1994_fu_37638811_p2.
DSP Report: Generating DSP add_ln703_1995_reg_37663725_reg, operation Mode is: C+A''*(B:0x67).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_1995_reg_37663725_reg.
DSP Report: register zext_ln1118_980_reg_37660830_reg is absorbed into DSP add_ln703_1995_reg_37663725_reg.
DSP Report: register add_ln703_1995_reg_37663725_reg is absorbed into DSP add_ln703_1995_reg_37663725_reg.
DSP Report: operator add_ln703_1995_fu_37638821_p2 is absorbed into DSP add_ln703_1995_reg_37663725_reg.
DSP Report: operator mul_ln1118_1328_fu_5055_p2 is absorbed into DSP add_ln703_1995_reg_37663725_reg.
DSP Report: Generating DSP mul_ln1118_1023_fu_3582_p2, operation Mode is: A''*(B:0xd3).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1023_fu_3582_p2.
DSP Report: register data_37_V_read_1_reg_37659707_reg is absorbed into DSP mul_ln1118_1023_fu_3582_p2.
DSP Report: operator mul_ln1118_1023_fu_3582_p2 is absorbed into DSP mul_ln1118_1023_fu_3582_p2.
DSP Report: Generating DSP add_ln703_1340_fu_37634703_p2, operation Mode is: PCIN+A''*(B:0xdc).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_1340_fu_37634703_p2.
DSP Report: register data_36_V_read_1_reg_37659724_reg is absorbed into DSP add_ln703_1340_fu_37634703_p2.
DSP Report: operator add_ln703_1340_fu_37634703_p2 is absorbed into DSP add_ln703_1340_fu_37634703_p2.
DSP Report: operator mul_ln1118_993_fu_2802_p2 is absorbed into DSP add_ln703_1340_fu_37634703_p2.
DSP Report: Generating DSP mul_ln1118_916_fu_4049_p2, operation Mode is: A''*(B:0xf4).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_916_fu_4049_p2.
DSP Report: register zext_ln1118_662_reg_37660596_reg is absorbed into DSP mul_ln1118_916_fu_4049_p2.
DSP Report: operator mul_ln1118_916_fu_4049_p2 is absorbed into DSP mul_ln1118_916_fu_4049_p2.
DSP Report: Generating DSP add_ln703_1339_fu_37634693_p2, operation Mode is: C+A''*(B:0x3ff1e).
DSP Report: register add_ln703_1339_fu_37634693_p2 is absorbed into DSP add_ln703_1339_fu_37634693_p2.
DSP Report: register add_ln703_1339_fu_37634693_p2 is absorbed into DSP add_ln703_1339_fu_37634693_p2.
DSP Report: operator add_ln703_1339_fu_37634693_p2 is absorbed into DSP add_ln703_1339_fu_37634693_p2.
DSP Report: operator mul_ln1118_1450_fu_5292_p2 is absorbed into DSP add_ln703_1339_fu_37634693_p2.
DSP Report: Generating DSP mul_ln1118_1053_fu_4860_p2, operation Mode is: A''*(B:0x199).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1053_fu_4860_p2.
DSP Report: register zext_ln1118_768_reg_37660709_reg is absorbed into DSP mul_ln1118_1053_fu_4860_p2.
DSP Report: operator mul_ln1118_1053_fu_4860_p2 is absorbed into DSP mul_ln1118_1053_fu_4860_p2.
DSP Report: Generating DSP add_ln703_1337_fu_37634677_p2, operation Mode is: C+A''*(B:0x3fef7).
DSP Report: register add_ln703_1337_fu_37634677_p2 is absorbed into DSP add_ln703_1337_fu_37634677_p2.
DSP Report: register add_ln703_1337_fu_37634677_p2 is absorbed into DSP add_ln703_1337_fu_37634677_p2.
DSP Report: operator add_ln703_1337_fu_37634677_p2 is absorbed into DSP add_ln703_1337_fu_37634677_p2.
DSP Report: operator mul_ln1118_1254_fu_5179_p2 is absorbed into DSP add_ln703_1337_fu_37634677_p2.
DSP Report: Generating DSP mul_ln1118_1203_fu_4356_p2, operation Mode is: A''*(B:0x3feb5).
DSP Report: register mul_ln1118_1203_fu_4356_p2 is absorbed into DSP mul_ln1118_1203_fu_4356_p2.
DSP Report: register mul_ln1118_1203_fu_4356_p2 is absorbed into DSP mul_ln1118_1203_fu_4356_p2.
DSP Report: operator mul_ln1118_1203_fu_4356_p2 is absorbed into DSP mul_ln1118_1203_fu_4356_p2.
DSP Report: Generating DSP mul_ln1118_1509_fu_3317_p2, operation Mode is: A''*(B:0xed).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1509_fu_3317_p2.
DSP Report: register data_56_V_read_1_reg_37659414_reg is absorbed into DSP mul_ln1118_1509_fu_3317_p2.
DSP Report: operator mul_ln1118_1509_fu_3317_p2 is absorbed into DSP mul_ln1118_1509_fu_3317_p2.
DSP Report: Generating DSP add_ln703_1345_fu_37634729_p2, operation Mode is: PCIN+A''*(B:0xe8).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_1345_fu_37634729_p2.
DSP Report: register data_39_V_read_1_reg_37659681_reg is absorbed into DSP add_ln703_1345_fu_37634729_p2.
DSP Report: operator add_ln703_1345_fu_37634729_p2 is absorbed into DSP add_ln703_1345_fu_37634729_p2.
DSP Report: operator mul_ln1118_1081_fu_5181_p2 is absorbed into DSP add_ln703_1345_fu_37634729_p2.
DSP Report: Generating DSP add_ln703_1345_reg_37663085_reg, operation Mode is: PCIN+A''*(B:0xcb).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_1345_reg_37663085_reg.
DSP Report: register data_48_V_read_1_reg_37659537_reg is absorbed into DSP add_ln703_1345_reg_37663085_reg.
DSP Report: register add_ln703_1345_reg_37663085_reg is absorbed into DSP add_ln703_1345_reg_37663085_reg.
DSP Report: operator add_ln703_1345_fu_37634729_p2 is absorbed into DSP add_ln703_1345_reg_37663085_reg.
DSP Report: operator mul_ln1118_1306_fu_4158_p2 is absorbed into DSP add_ln703_1345_reg_37663085_reg.
DSP Report: Generating DSP mul_ln1118_941_fu_3059_p2, operation Mode is: A''*(B:0x3fe6a).
DSP Report: register mul_ln1118_941_fu_3059_p2 is absorbed into DSP mul_ln1118_941_fu_3059_p2.
DSP Report: register mul_ln1118_941_fu_3059_p2 is absorbed into DSP mul_ln1118_941_fu_3059_p2.
DSP Report: operator mul_ln1118_941_fu_3059_p2 is absorbed into DSP mul_ln1118_941_fu_3059_p2.
DSP Report: Generating DSP mul_ln1118_2374_fu_4751_p2, operation Mode is: A''*(B:0x3ff86).
DSP Report: register mul_ln1118_2374_fu_4751_p2 is absorbed into DSP mul_ln1118_2374_fu_4751_p2.
DSP Report: register mul_ln1118_2374_fu_4751_p2 is absorbed into DSP mul_ln1118_2374_fu_4751_p2.
DSP Report: operator mul_ln1118_2374_fu_4751_p2 is absorbed into DSP mul_ln1118_2374_fu_4751_p2.
DSP Report: Generating DSP add_ln703_2387_fu_37641283_p2, operation Mode is: C+A''*(B:0x3ffd5).
DSP Report: register add_ln703_2387_fu_37641283_p2 is absorbed into DSP add_ln703_2387_fu_37641283_p2.
DSP Report: register add_ln703_2387_fu_37641283_p2 is absorbed into DSP add_ln703_2387_fu_37641283_p2.
DSP Report: operator add_ln703_2387_fu_37641283_p2 is absorbed into DSP add_ln703_2387_fu_37641283_p2.
DSP Report: operator mul_ln1118_2541_fu_3615_p2 is absorbed into DSP add_ln703_2387_fu_37641283_p2.
DSP Report: Generating DSP mul_ln1118_2348_fu_4313_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_2348_fu_4313_p2 is absorbed into DSP mul_ln1118_2348_fu_4313_p2.
DSP Report: register mul_ln1118_2348_fu_4313_p2 is absorbed into DSP mul_ln1118_2348_fu_4313_p2.
DSP Report: operator mul_ln1118_2348_fu_4313_p2 is absorbed into DSP mul_ln1118_2348_fu_4313_p2.
DSP Report: Generating DSP mul_ln1118_1802_fu_4256_p2, operation Mode is: A''*(B:0x4a).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1802_fu_4256_p2.
DSP Report: register data_68_V_read_1_reg_37659212_reg is absorbed into DSP mul_ln1118_1802_fu_4256_p2.
DSP Report: operator mul_ln1118_1802_fu_4256_p2 is absorbed into DSP mul_ln1118_1802_fu_4256_p2.
DSP Report: Generating DSP add_ln703_2001_fu_37638853_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2001_fu_37638853_p2 is absorbed into DSP add_ln703_2001_fu_37638853_p2.
DSP Report: register add_ln703_2001_fu_37638853_p2 is absorbed into DSP add_ln703_2001_fu_37638853_p2.
DSP Report: register add_ln703_2001_fu_37638853_p2 is absorbed into DSP add_ln703_2001_fu_37638853_p2.
DSP Report: register add_ln703_2001_fu_37638853_p2 is absorbed into DSP add_ln703_2001_fu_37638853_p2.
DSP Report: register add_ln703_2001_fu_37638853_p2 is absorbed into DSP add_ln703_2001_fu_37638853_p2.
DSP Report: operator add_ln703_2001_fu_37638853_p2 is absorbed into DSP add_ln703_2001_fu_37638853_p2.
DSP Report: Generating DSP add_ln703_2002_fu_37638863_p2, operation Mode is: C+A''*(B:0x45).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_2002_fu_37638863_p2.
DSP Report: register data_67_V_read_1_reg_37659228_reg is absorbed into DSP add_ln703_2002_fu_37638863_p2.
DSP Report: operator add_ln703_2002_fu_37638863_p2 is absorbed into DSP add_ln703_2002_fu_37638863_p2.
DSP Report: operator mul_ln1118_1778_fu_5178_p2 is absorbed into DSP add_ln703_2002_fu_37638863_p2.
DSP Report: Generating DSP mul_ln1118_1127_fu_3863_p2, operation Mode is: A''*(B:0xd4).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1127_fu_3863_p2.
DSP Report: register data_41_V_read_1_reg_37659648_reg is absorbed into DSP mul_ln1118_1127_fu_3863_p2.
DSP Report: operator mul_ln1118_1127_fu_3863_p2 is absorbed into DSP mul_ln1118_1127_fu_3863_p2.
DSP Report: Generating DSP add_ln703_1230_fu_37634025_p2, operation Mode is: PCIN+A''*(B:0x87).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_1230_fu_37634025_p2.
DSP Report: register data_31_V_read_1_reg_37659789_reg is absorbed into DSP add_ln703_1230_fu_37634025_p2.
DSP Report: operator add_ln703_1230_fu_37634025_p2 is absorbed into DSP add_ln703_1230_fu_37634025_p2.
DSP Report: operator mul_ln1118_860_fu_3707_p2 is absorbed into DSP add_ln703_1230_fu_37634025_p2.
DSP Report: Generating DSP mul_ln1118_2100_fu_4718_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_2100_fu_4718_p2 is absorbed into DSP mul_ln1118_2100_fu_4718_p2.
DSP Report: register mul_ln1118_2100_fu_4718_p2 is absorbed into DSP mul_ln1118_2100_fu_4718_p2.
DSP Report: operator mul_ln1118_2100_fu_4718_p2 is absorbed into DSP mul_ln1118_2100_fu_4718_p2.
DSP Report: Generating DSP mul_ln1118_2124_fu_6493_p2, operation Mode is: A''*(B:0x3ff86).
DSP Report: register mul_ln1118_2124_fu_6493_p2 is absorbed into DSP mul_ln1118_2124_fu_6493_p2.
DSP Report: register mul_ln1118_2124_fu_6493_p2 is absorbed into DSP mul_ln1118_2124_fu_6493_p2.
DSP Report: operator mul_ln1118_2124_fu_6493_p2 is absorbed into DSP mul_ln1118_2124_fu_6493_p2.
DSP Report: Generating DSP add_ln703_1874_fu_37638122_p2, operation Mode is: C+A''*(B:0x15).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP add_ln703_1874_fu_37638122_p2.
DSP Report: register data_71_V_read_1_reg_37659162_reg is absorbed into DSP add_ln703_1874_fu_37638122_p2.
DSP Report: operator add_ln703_1874_fu_37638122_p2 is absorbed into DSP add_ln703_1874_fu_37638122_p2.
DSP Report: operator mul_ln1118_1883_fu_3862_p2 is absorbed into DSP add_ln703_1874_fu_37638122_p2.
DSP Report: Generating DSP mul_ln1118_2067_fu_4114_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_2067_fu_4114_p2 is absorbed into DSP mul_ln1118_2067_fu_4114_p2.
DSP Report: register mul_ln1118_2067_fu_4114_p2 is absorbed into DSP mul_ln1118_2067_fu_4114_p2.
DSP Report: operator mul_ln1118_2067_fu_4114_p2 is absorbed into DSP mul_ln1118_2067_fu_4114_p2.
DSP Report: Generating DSP mul_ln1118_1788_fu_4757_p2, operation Mode is: A''*(B:0x36).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1788_fu_4757_p2.
DSP Report: register data_68_V_read_1_reg_37659212_reg is absorbed into DSP mul_ln1118_1788_fu_4757_p2.
DSP Report: operator mul_ln1118_1788_fu_4757_p2 is absorbed into DSP mul_ln1118_1788_fu_4757_p2.
DSP Report: Generating DSP add_ln703_2783_fu_37643671_p2, operation Mode is: PCIN+A''*(B:0x27).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_2783_fu_37643671_p2.
DSP Report: register data_55_V_read_1_reg_37659430_reg is absorbed into DSP add_ln703_2783_fu_37643671_p2.
DSP Report: operator add_ln703_2783_fu_37643671_p2 is absorbed into DSP add_ln703_2783_fu_37643671_p2.
DSP Report: operator mul_ln1118_1467_fu_5770_p2 is absorbed into DSP add_ln703_2783_fu_37643671_p2.
DSP Report: Generating DSP add_ln703_2783_reg_37664585_reg, operation Mode is: PCIN+A''*(B:0x2a).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_2783_reg_37664585_reg.
DSP Report: register data_58_V_read_1_reg_37659377_reg is absorbed into DSP add_ln703_2783_reg_37664585_reg.
DSP Report: register add_ln703_2783_reg_37664585_reg is absorbed into DSP add_ln703_2783_reg_37664585_reg.
DSP Report: operator add_ln703_2783_fu_37643671_p2 is absorbed into DSP add_ln703_2783_reg_37664585_reg.
DSP Report: operator mul_ln1118_1548_fu_5066_p2 is absorbed into DSP add_ln703_2783_reg_37664585_reg.
DSP Report: Generating DSP mul_ln1118_1316_fu_4206_p2, operation Mode is: A''*(B:0x3b).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1316_fu_4206_p2.
DSP Report: register zext_ln1118_980_reg_37660830_reg is absorbed into DSP mul_ln1118_1316_fu_4206_p2.
DSP Report: operator mul_ln1118_1316_fu_4206_p2 is absorbed into DSP mul_ln1118_1316_fu_4206_p2.
DSP Report: Generating DSP add_ln703_2781_fu_37643655_p2, operation Mode is: PCIN+A''*(B:0x2a).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_2781_fu_37643655_p2.
DSP Report: register data_53_V_read_1_reg_37659460_reg is absorbed into DSP add_ln703_2781_fu_37643655_p2.
DSP Report: operator add_ln703_2781_fu_37643655_p2 is absorbed into DSP add_ln703_2781_fu_37643655_p2.
DSP Report: operator mul_ln1118_1409_fu_4139_p2 is absorbed into DSP add_ln703_2781_fu_37643655_p2.
DSP Report: Generating DSP mul_ln1118_1167_fu_5969_p2, operation Mode is: A''*(B:0x2b).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1167_fu_5969_p2.
DSP Report: register data_43_V_read_1_reg_37659617_reg is absorbed into DSP mul_ln1118_1167_fu_5969_p2.
DSP Report: operator mul_ln1118_1167_fu_5969_p2 is absorbed into DSP mul_ln1118_1167_fu_5969_p2.
DSP Report: Generating DSP add_ln703_2778_fu_37643639_p2, operation Mode is: PCIN+A''*(B:0x34).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_2778_fu_37643639_p2.
DSP Report: register zext_ln1118_452_reg_37660290_reg is absorbed into DSP add_ln703_2778_fu_37643639_p2.
DSP Report: operator add_ln703_2778_fu_37643639_p2 is absorbed into DSP add_ln703_2778_fu_37643639_p2.
DSP Report: operator mul_ln1118_645_fu_4413_p2 is absorbed into DSP add_ln703_2778_fu_37643639_p2.
DSP Report: Generating DSP add_ln703_2778_reg_37664575_reg, operation Mode is: PCIN+A''*(B:0x3d).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_2778_reg_37664575_reg.
DSP Report: register data_40_V_read_1_reg_37659665_reg is absorbed into DSP add_ln703_2778_reg_37664575_reg.
DSP Report: register add_ln703_2778_reg_37664575_reg is absorbed into DSP add_ln703_2778_reg_37664575_reg.
DSP Report: operator add_ln703_2778_fu_37643639_p2 is absorbed into DSP add_ln703_2778_reg_37664575_reg.
DSP Report: operator mul_ln1118_1093_fu_4144_p2 is absorbed into DSP add_ln703_2778_reg_37664575_reg.
DSP Report: Generating DSP add_ln703_2793_reg_37662279_reg, operation Mode is: C+A2*(B:0x1b).
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP add_ln703_2793_reg_37662279_reg.
DSP Report: register add_ln703_2793_reg_37662279_reg is absorbed into DSP add_ln703_2793_reg_37662279_reg.
DSP Report: operator add_ln703_2793_fu_37606720_p2 is absorbed into DSP add_ln703_2793_reg_37662279_reg.
DSP Report: operator mul_ln1118_2143_fu_3884_p2 is absorbed into DSP add_ln703_2793_reg_37662279_reg.
DSP Report: Generating DSP add_ln703_2794_fu_37643732_p2, operation Mode is: PCIN+A''*(B:0x1d).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP add_ln703_2794_fu_37643732_p2.
DSP Report: register data_81_V_read_1_reg_37659001_reg is absorbed into DSP add_ln703_2794_fu_37643732_p2.
DSP Report: operator add_ln703_2794_fu_37643732_p2 is absorbed into DSP add_ln703_2794_fu_37643732_p2.
DSP Report: operator mul_ln1118_2123_fu_2768_p2 is absorbed into DSP add_ln703_2794_fu_37643732_p2.
DSP Report: Generating DSP mul_ln1118_2025_fu_5630_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_2025_fu_5630_p2 is absorbed into DSP mul_ln1118_2025_fu_5630_p2.
DSP Report: register mul_ln1118_2025_fu_5630_p2 is absorbed into DSP mul_ln1118_2025_fu_5630_p2.
DSP Report: operator mul_ln1118_2025_fu_5630_p2 is absorbed into DSP mul_ln1118_2025_fu_5630_p2.
DSP Report: Generating DSP add_ln703_2787_fu_37643677_p2, operation Mode is: C+A''*(B:0x3d).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_2787_fu_37643677_p2.
DSP Report: register data_76_V_read_1_reg_37659089_reg is absorbed into DSP add_ln703_2787_fu_37643677_p2.
DSP Report: operator add_ln703_2787_fu_37643677_p2 is absorbed into DSP add_ln703_2787_fu_37643677_p2.
DSP Report: operator mul_ln1118_1998_fu_4449_p2 is absorbed into DSP add_ln703_2787_fu_37643677_p2.
DSP Report: Generating DSP mul_ln1118_2099_fu_3537_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_2099_fu_3537_p2 is absorbed into DSP mul_ln1118_2099_fu_3537_p2.
DSP Report: register mul_ln1118_2099_fu_3537_p2 is absorbed into DSP mul_ln1118_2099_fu_3537_p2.
DSP Report: operator mul_ln1118_2099_fu_3537_p2 is absorbed into DSP mul_ln1118_2099_fu_3537_p2.
DSP Report: Generating DSP mul_ln1118_2169_fu_5210_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_2169_fu_5210_p2 is absorbed into DSP mul_ln1118_2169_fu_5210_p2.
DSP Report: register mul_ln1118_2169_fu_5210_p2 is absorbed into DSP mul_ln1118_2169_fu_5210_p2.
DSP Report: operator mul_ln1118_2169_fu_5210_p2 is absorbed into DSP mul_ln1118_2169_fu_5210_p2.
DSP Report: Generating DSP mul_ln1118_1763_fu_3895_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_1763_fu_3895_p2 is absorbed into DSP mul_ln1118_1763_fu_3895_p2.
DSP Report: register mul_ln1118_1763_fu_3895_p2 is absorbed into DSP mul_ln1118_1763_fu_3895_p2.
DSP Report: operator mul_ln1118_1763_fu_3895_p2 is absorbed into DSP mul_ln1118_1763_fu_3895_p2.
DSP Report: Generating DSP mul_ln1118_1017_fu_3577_p2, operation Mode is: A''*(B:0x3fee7).
DSP Report: register mul_ln1118_1017_fu_3577_p2 is absorbed into DSP mul_ln1118_1017_fu_3577_p2.
DSP Report: register mul_ln1118_1017_fu_3577_p2 is absorbed into DSP mul_ln1118_1017_fu_3577_p2.
DSP Report: operator mul_ln1118_1017_fu_3577_p2 is absorbed into DSP mul_ln1118_1017_fu_3577_p2.
DSP Report: Generating DSP mul_ln1118_1079_fu_3980_p2, operation Mode is: A''*(B:0x3fe77).
DSP Report: register mul_ln1118_1079_fu_3980_p2 is absorbed into DSP mul_ln1118_1079_fu_3980_p2.
DSP Report: register mul_ln1118_1079_fu_3980_p2 is absorbed into DSP mul_ln1118_1079_fu_3980_p2.
DSP Report: operator mul_ln1118_1079_fu_3980_p2 is absorbed into DSP mul_ln1118_1079_fu_3980_p2.
DSP Report: Generating DSP mul_ln1118_1367_fu_5025_p2, operation Mode is: A''*(B:0x3fef9).
DSP Report: register mul_ln1118_1367_fu_5025_p2 is absorbed into DSP mul_ln1118_1367_fu_5025_p2.
DSP Report: register mul_ln1118_1367_fu_5025_p2 is absorbed into DSP mul_ln1118_1367_fu_5025_p2.
DSP Report: operator mul_ln1118_1367_fu_5025_p2 is absorbed into DSP mul_ln1118_1367_fu_5025_p2.
DSP Report: Generating DSP mul_ln1118_1797_fu_3407_p2, operation Mode is: A''*(B:0x3fed6).
DSP Report: register mul_ln1118_1797_fu_3407_p2 is absorbed into DSP mul_ln1118_1797_fu_3407_p2.
DSP Report: register mul_ln1118_1797_fu_3407_p2 is absorbed into DSP mul_ln1118_1797_fu_3407_p2.
DSP Report: operator mul_ln1118_1797_fu_3407_p2 is absorbed into DSP mul_ln1118_1797_fu_3407_p2.
DSP Report: Generating DSP mul_ln1118_1251_fu_5424_p2, operation Mode is: A''*(B:0x3febf).
DSP Report: register mul_ln1118_1251_fu_5424_p2 is absorbed into DSP mul_ln1118_1251_fu_5424_p2.
DSP Report: register mul_ln1118_1251_fu_5424_p2 is absorbed into DSP mul_ln1118_1251_fu_5424_p2.
DSP Report: operator mul_ln1118_1251_fu_5424_p2 is absorbed into DSP mul_ln1118_1251_fu_5424_p2.
DSP Report: Generating DSP mul_ln1118_1343_fu_4240_p2, operation Mode is: A''*(B:0x13).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1343_fu_4240_p2.
DSP Report: register data_50_V_read_1_reg_37659509_reg is absorbed into DSP mul_ln1118_1343_fu_4240_p2.
DSP Report: operator mul_ln1118_1343_fu_4240_p2 is absorbed into DSP mul_ln1118_1343_fu_4240_p2.
DSP Report: Generating DSP add_ln703_1641_fu_37636676_p2, operation Mode is: C+A''*(B:0x3ffe6).
DSP Report: register add_ln703_1641_fu_37636676_p2 is absorbed into DSP add_ln703_1641_fu_37636676_p2.
DSP Report: register add_ln703_1641_fu_37636676_p2 is absorbed into DSP add_ln703_1641_fu_37636676_p2.
DSP Report: operator add_ln703_1641_fu_37636676_p2 is absorbed into DSP add_ln703_1641_fu_37636676_p2.
DSP Report: operator mul_ln1118_1301_fu_6495_p2 is absorbed into DSP add_ln703_1641_fu_37636676_p2.
DSP Report: Generating DSP mul_ln1118_1794_fu_4763_p2, operation Mode is: A''*(B:0x3d).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1794_fu_4763_p2.
DSP Report: register data_68_V_read_1_reg_37659212_reg is absorbed into DSP mul_ln1118_1794_fu_4763_p2.
DSP Report: operator mul_ln1118_1794_fu_4763_p2 is absorbed into DSP mul_ln1118_1794_fu_4763_p2.
DSP Report: Generating DSP add_ln703_1638_fu_37636654_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1638_fu_37636654_p2 is absorbed into DSP add_ln703_1638_fu_37636654_p2.
DSP Report: register add_ln703_1638_fu_37636654_p2 is absorbed into DSP add_ln703_1638_fu_37636654_p2.
DSP Report: register add_ln703_1638_fu_37636654_p2 is absorbed into DSP add_ln703_1638_fu_37636654_p2.
DSP Report: register add_ln703_1638_fu_37636654_p2 is absorbed into DSP add_ln703_1638_fu_37636654_p2.
DSP Report: register add_ln703_1638_fu_37636654_p2 is absorbed into DSP add_ln703_1638_fu_37636654_p2.
DSP Report: operator add_ln703_1638_fu_37636654_p2 is absorbed into DSP add_ln703_1638_fu_37636654_p2.
DSP Report: Generating DSP add_ln703_1640_fu_37636670_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1640_fu_37636670_p2 is absorbed into DSP add_ln703_1640_fu_37636670_p2.
DSP Report: Generating DSP mul_ln1118_1443_fu_2942_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln1118_1443_fu_2942_p2 is absorbed into DSP mul_ln1118_1443_fu_2942_p2.
DSP Report: register mul_ln1118_1443_fu_2942_p2 is absorbed into DSP mul_ln1118_1443_fu_2942_p2.
DSP Report: operator mul_ln1118_1443_fu_2942_p2 is absorbed into DSP mul_ln1118_1443_fu_2942_p2.
DSP Report: Generating DSP add_ln703_1620_fu_37636514_p2, operation Mode is: C+A''*(B:0x185).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_1620_fu_37636514_p2.
DSP Report: register data_53_V_read_1_reg_37659460_reg is absorbed into DSP add_ln703_1620_fu_37636514_p2.
DSP Report: operator add_ln703_1620_fu_37636514_p2 is absorbed into DSP add_ln703_1620_fu_37636514_p2.
DSP Report: operator mul_ln1118_1416_fu_6075_p2 is absorbed into DSP add_ln703_1620_fu_37636514_p2.
DSP Report: Generating DSP mul_ln1118_1503_fu_5398_p2, operation Mode is: A''*(B:0xa1).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1503_fu_5398_p2.
DSP Report: register data_56_V_read_1_reg_37659414_reg is absorbed into DSP mul_ln1118_1503_fu_5398_p2.
DSP Report: operator mul_ln1118_1503_fu_5398_p2 is absorbed into DSP mul_ln1118_1503_fu_5398_p2.
DSP Report: Generating DSP add_ln703_1624_fu_37636540_p2, operation Mode is: PCIN+A''*(B:0x9b).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_1624_fu_37636540_p2.
DSP Report: register data_55_V_read_1_reg_37659430_reg is absorbed into DSP add_ln703_1624_fu_37636540_p2.
DSP Report: operator add_ln703_1624_fu_37636540_p2 is absorbed into DSP add_ln703_1624_fu_37636540_p2.
DSP Report: operator mul_ln1118_1474_fu_3142_p2 is absorbed into DSP add_ln703_1624_fu_37636540_p2.
DSP Report: Generating DSP mul_ln1118_1225_fu_6355_p2, operation Mode is: A''*(B:0xce).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1225_fu_6355_p2.
DSP Report: register data_45_V_read_1_reg_37659582_reg is absorbed into DSP mul_ln1118_1225_fu_6355_p2.
DSP Report: operator mul_ln1118_1225_fu_6355_p2 is absorbed into DSP mul_ln1118_1225_fu_6355_p2.
DSP Report: Generating DSP add_ln703_1623_fu_37636530_p2, operation Mode is: C+A''*(B:0x3ff47).
DSP Report: register add_ln703_1623_fu_37636530_p2 is absorbed into DSP add_ln703_1623_fu_37636530_p2.
DSP Report: register add_ln703_1623_fu_37636530_p2 is absorbed into DSP add_ln703_1623_fu_37636530_p2.
DSP Report: operator add_ln703_1623_fu_37636530_p2 is absorbed into DSP add_ln703_1623_fu_37636530_p2.
DSP Report: operator mul_ln1118_1770_fu_3902_p2 is absorbed into DSP add_ln703_1623_fu_37636530_p2.
DSP Report: Generating DSP mul_ln1118_1015_fu_3570_p2, operation Mode is: A''*(B:0xa9).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1015_fu_3570_p2.
DSP Report: register data_37_V_read_1_reg_37659707_reg is absorbed into DSP mul_ln1118_1015_fu_3570_p2.
DSP Report: operator mul_ln1118_1015_fu_3570_p2 is absorbed into DSP mul_ln1118_1015_fu_3570_p2.
DSP Report: Generating DSP add_ln703_1011_fu_37632598_p2, operation Mode is: PCIN+A''*(B:0x117).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_1011_fu_37632598_p2.
DSP Report: register zext_ln1118_768_reg_37660709_reg is absorbed into DSP add_ln703_1011_fu_37632598_p2.
DSP Report: operator add_ln703_1011_fu_37632598_p2 is absorbed into DSP add_ln703_1011_fu_37632598_p2.
DSP Report: operator mul_ln1118_1047_fu_4871_p2 is absorbed into DSP add_ln703_1011_fu_37632598_p2.
DSP Report: Generating DSP add_ln703_1011_reg_37662770_reg, operation Mode is: PCIN+A''*(B:0xa6).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_1011_reg_37662770_reg.
DSP Report: register data_36_V_read_1_reg_37659724_reg is absorbed into DSP add_ln703_1011_reg_37662770_reg.
DSP Report: register add_ln703_1011_reg_37662770_reg is absorbed into DSP add_ln703_1011_reg_37662770_reg.
DSP Report: operator add_ln703_1011_fu_37632598_p2 is absorbed into DSP add_ln703_1011_reg_37662770_reg.
DSP Report: operator mul_ln1118_987_fu_5143_p2 is absorbed into DSP add_ln703_1011_reg_37662770_reg.
DSP Report: Generating DSP mul_ln1118_1077_fu_2893_p2, operation Mode is: A''*(B:0x62).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1077_fu_2893_p2.
DSP Report: register data_39_V_read_1_reg_37659681_reg is absorbed into DSP mul_ln1118_1077_fu_2893_p2.
DSP Report: operator mul_ln1118_1077_fu_2893_p2 is absorbed into DSP mul_ln1118_1077_fu_2893_p2.
DSP Report: Generating DSP add_ln703_1016_fu_37632634_p2, operation Mode is: PCIN+A''*(B:0x71).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_1016_fu_37632634_p2.
DSP Report: register zext_ln1118_684_reg_37660621_reg is absorbed into DSP add_ln703_1016_fu_37632634_p2.
DSP Report: operator add_ln703_1016_fu_37632634_p2 is absorbed into DSP add_ln703_1016_fu_37632634_p2.
DSP Report: operator mul_ln1118_934_fu_4837_p2 is absorbed into DSP add_ln703_1016_fu_37632634_p2.
DSP Report: Generating DSP add_ln703_1016_fu_37632634_p2, operation Mode is: PCIN+A''*(B:0xcc).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_1016_fu_37632634_p2.
DSP Report: register data_41_V_read_1_reg_37659648_reg is absorbed into DSP add_ln703_1016_fu_37632634_p2.
DSP Report: operator add_ln703_1016_fu_37632634_p2 is absorbed into DSP add_ln703_1016_fu_37632634_p2.
DSP Report: operator mul_ln1118_1126_fu_3947_p2 is absorbed into DSP add_ln703_1016_fu_37632634_p2.
DSP Report: Generating DSP mul_ln1118_963_fu_5408_p2, operation Mode is: A''*(B:0x2f).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_963_fu_5408_p2.
DSP Report: register zext_ln1118_705_reg_37660662_reg is absorbed into DSP mul_ln1118_963_fu_5408_p2.
DSP Report: operator mul_ln1118_963_fu_5408_p2 is absorbed into DSP mul_ln1118_963_fu_5408_p2.
DSP Report: Generating DSP add_ln703_1014_fu_37632614_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1014_fu_37632614_p2 is absorbed into DSP add_ln703_1014_fu_37632614_p2.
DSP Report: register add_ln703_1014_fu_37632614_p2 is absorbed into DSP add_ln703_1014_fu_37632614_p2.
DSP Report: register add_ln703_1014_fu_37632614_p2 is absorbed into DSP add_ln703_1014_fu_37632614_p2.
DSP Report: register add_ln703_1014_fu_37632614_p2 is absorbed into DSP add_ln703_1014_fu_37632614_p2.
DSP Report: register add_ln703_1014_fu_37632614_p2 is absorbed into DSP add_ln703_1014_fu_37632614_p2.
DSP Report: operator add_ln703_1014_fu_37632614_p2 is absorbed into DSP add_ln703_1014_fu_37632614_p2.
DSP Report: Generating DSP mul_ln1118_1614_fu_5668_p2, operation Mode is: A''*(B:0x3ff36).
DSP Report: register mul_ln1118_1614_fu_5668_p2 is absorbed into DSP mul_ln1118_1614_fu_5668_p2.
DSP Report: register mul_ln1118_1614_fu_5668_p2 is absorbed into DSP mul_ln1118_1614_fu_5668_p2.
DSP Report: operator mul_ln1118_1614_fu_5668_p2 is absorbed into DSP mul_ln1118_1614_fu_5668_p2.
DSP Report: Generating DSP add_ln703_1770_fu_37637517_p2, operation Mode is: C+A''*(B:0x225).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_1770_fu_37637517_p2.
DSP Report: register data_58_V_read_1_reg_37659377_reg is absorbed into DSP add_ln703_1770_fu_37637517_p2.
DSP Report: operator add_ln703_1770_fu_37637517_p2 is absorbed into DSP add_ln703_1770_fu_37637517_p2.
DSP Report: operator mul_ln1118_1557_fu_4300_p2 is absorbed into DSP add_ln703_1770_fu_37637517_p2.
DSP Report: Generating DSP mul_ln1118_1392_fu_5594_p2, operation Mode is: A''*(B:0xf3).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1392_fu_5594_p2.
DSP Report: register data_52_V_read_1_reg_37659477_reg is absorbed into DSP mul_ln1118_1392_fu_5594_p2.
DSP Report: operator mul_ln1118_1392_fu_5594_p2 is absorbed into DSP mul_ln1118_1392_fu_5594_p2.
DSP Report: Generating DSP add_ln703_1775_fu_37637549_p2, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_1775_fu_37637549_p2.
DSP Report: register data_43_V_read_1_reg_37659617_reg is absorbed into DSP add_ln703_1775_fu_37637549_p2.
DSP Report: operator add_ln703_1775_fu_37637549_p2 is absorbed into DSP add_ln703_1775_fu_37637549_p2.
DSP Report: operator mul_ln1118_1175_fu_4321_p2 is absorbed into DSP add_ln703_1775_fu_37637549_p2.
DSP Report: Generating DSP add_ln703_1775_reg_37663480_reg, operation Mode is: PCIN+A''*(B:0xaa).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_1775_reg_37663480_reg.
DSP Report: register data_50_V_read_1_reg_37659509_reg is absorbed into DSP add_ln703_1775_reg_37663480_reg.
DSP Report: register add_ln703_1775_reg_37663480_reg is absorbed into DSP add_ln703_1775_reg_37663480_reg.
DSP Report: operator add_ln703_1775_fu_37637549_p2 is absorbed into DSP add_ln703_1775_reg_37663480_reg.
DSP Report: operator mul_ln1118_1344_fu_3808_p2 is absorbed into DSP add_ln703_1775_reg_37663480_reg.
DSP Report: Generating DSP mul_ln1118_1643_fu_3065_p2, operation Mode is: A''*(B:0x3ff73).
DSP Report: register mul_ln1118_1643_fu_3065_p2 is absorbed into DSP mul_ln1118_1643_fu_3065_p2.
DSP Report: register mul_ln1118_1643_fu_3065_p2 is absorbed into DSP mul_ln1118_1643_fu_3065_p2.
DSP Report: operator mul_ln1118_1643_fu_3065_p2 is absorbed into DSP mul_ln1118_1643_fu_3065_p2.
DSP Report: Generating DSP mul_ln1118_1795_fu_5196_p2, operation Mode is: A''*(B:0x3ff47).
DSP Report: register mul_ln1118_1795_fu_5196_p2 is absorbed into DSP mul_ln1118_1795_fu_5196_p2.
DSP Report: register mul_ln1118_1795_fu_5196_p2 is absorbed into DSP mul_ln1118_1795_fu_5196_p2.
DSP Report: operator mul_ln1118_1795_fu_5196_p2 is absorbed into DSP mul_ln1118_1795_fu_5196_p2.
DSP Report: Generating DSP mul_ln1118_2312_fu_3474_p2, operation Mode is: A''*(B:0xd1).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2312_fu_3474_p2.
DSP Report: register data_88_V_read_1_reg_37658891_reg is absorbed into DSP mul_ln1118_2312_fu_3474_p2.
DSP Report: operator mul_ln1118_2312_fu_3474_p2 is absorbed into DSP mul_ln1118_2312_fu_3474_p2.
DSP Report: Generating DSP mul_ln1118_1191_fu_3091_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_1191_fu_3091_p2 is absorbed into DSP mul_ln1118_1191_fu_3091_p2.
DSP Report: register mul_ln1118_1191_fu_3091_p2 is absorbed into DSP mul_ln1118_1191_fu_3091_p2.
DSP Report: operator mul_ln1118_1191_fu_3091_p2 is absorbed into DSP mul_ln1118_1191_fu_3091_p2.
DSP Report: Generating DSP mul_ln1118_1315_fu_4173_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_1315_fu_4173_p2 is absorbed into DSP mul_ln1118_1315_fu_4173_p2.
DSP Report: register mul_ln1118_1315_fu_4173_p2 is absorbed into DSP mul_ln1118_1315_fu_4173_p2.
DSP Report: operator mul_ln1118_1315_fu_4173_p2 is absorbed into DSP mul_ln1118_1315_fu_4173_p2.
DSP Report: Generating DSP add_ln703_2421_reg_37664180_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2421_reg_37664180_reg is absorbed into DSP add_ln703_2421_reg_37664180_reg.
DSP Report: operator add_ln703_2421_fu_37641499_p2 is absorbed into DSP add_ln703_2421_reg_37664180_reg.
DSP Report: Generating DSP mul_ln1118_2196_fu_5238_p2, operation Mode is: A''*(B:0x3fe85).
DSP Report: register mul_ln1118_2196_fu_5238_p2 is absorbed into DSP mul_ln1118_2196_fu_5238_p2.
DSP Report: register mul_ln1118_2196_fu_5238_p2 is absorbed into DSP mul_ln1118_2196_fu_5238_p2.
DSP Report: operator mul_ln1118_2196_fu_5238_p2 is absorbed into DSP mul_ln1118_2196_fu_5238_p2.
DSP Report: Generating DSP mul_ln1118_2310_fu_3204_p2, operation Mode is: A''*(B:0x3fef2).
DSP Report: register mul_ln1118_2310_fu_3204_p2 is absorbed into DSP mul_ln1118_2310_fu_3204_p2.
DSP Report: register mul_ln1118_2310_fu_3204_p2 is absorbed into DSP mul_ln1118_2310_fu_3204_p2.
DSP Report: operator mul_ln1118_2310_fu_3204_p2 is absorbed into DSP mul_ln1118_2310_fu_3204_p2.
DSP Report: Generating DSP mul_ln1118_1714_fu_3759_p2, operation Mode is: A''*(B:0x87).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1714_fu_3759_p2.
DSP Report: register data_65_V_read_1_reg_37659262_reg is absorbed into DSP mul_ln1118_1714_fu_3759_p2.
DSP Report: operator mul_ln1118_1714_fu_3759_p2 is absorbed into DSP mul_ln1118_1714_fu_3759_p2.
DSP Report: Generating DSP add_ln703_2412_fu_37641451_p2, operation Mode is: PCIN+A''*(B:0x86).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP add_ln703_2412_fu_37641451_p2.
DSP Report: register data_62_V_read_1_reg_37659313_reg is absorbed into DSP add_ln703_2412_fu_37641451_p2.
DSP Report: operator add_ln703_2412_fu_37641451_p2 is absorbed into DSP add_ln703_2412_fu_37641451_p2.
DSP Report: operator mul_ln1118_1635_fu_4863_p2 is absorbed into DSP add_ln703_2412_fu_37641451_p2.
DSP Report: Generating DSP mul_ln1118_2199_reg_11452580_reg, operation Mode is: (A''*(B:0x4c1))'.
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2199_reg_11452580_reg.
DSP Report: register data_84_V_read_1_reg_37658951_reg is absorbed into DSP mul_ln1118_2199_reg_11452580_reg.
DSP Report: register mul_ln1118_2199_reg_11452580_reg is absorbed into DSP mul_ln1118_2199_reg_11452580_reg.
DSP Report: operator mul_ln1118_2199_fu_2899_p2 is absorbed into DSP mul_ln1118_2199_reg_11452580_reg.
DSP Report: Generating DSP add_ln703_978_reg_37662750_reg, operation Mode is: C'+A''*(B:0x2f).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_978_reg_37662750_reg.
DSP Report: register add_ln703_978_reg_37662750_reg is absorbed into DSP add_ln703_978_reg_37662750_reg.
DSP Report: register add_ln703_978_reg_37662750_reg is absorbed into DSP add_ln703_978_reg_37662750_reg.
DSP Report: register add_ln703_978_reg_37662750_reg is absorbed into DSP add_ln703_978_reg_37662750_reg.
DSP Report: operator add_ln703_978_fu_37632438_p2 is absorbed into DSP add_ln703_978_reg_37662750_reg.
DSP Report: operator mul_ln1118_1069_fu_6009_p2 is absorbed into DSP add_ln703_978_reg_37662750_reg.
DSP Report: Generating DSP add_ln703_2391_fu_37654245_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_2391_fu_37654245_p2 is absorbed into DSP add_ln703_2391_fu_37654245_p2.
DSP Report: operator add_ln703_2391_fu_37654245_p2 is absorbed into DSP add_ln703_2391_fu_37654245_p2.
DSP Report: Generating DSP mul_ln1118_2758_fu_5768_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_2758_fu_5768_p2 is absorbed into DSP mul_ln1118_2758_fu_5768_p2.
DSP Report: register mul_ln1118_2758_fu_5768_p2 is absorbed into DSP mul_ln1118_2758_fu_5768_p2.
DSP Report: operator mul_ln1118_2758_fu_5768_p2 is absorbed into DSP mul_ln1118_2758_fu_5768_p2.
DSP Report: Generating DSP add_ln703_2721_fu_37643264_p2, operation Mode is: C+A''*(B:0x3ff7a).
DSP Report: register add_ln703_2721_fu_37643264_p2 is absorbed into DSP add_ln703_2721_fu_37643264_p2.
DSP Report: register add_ln703_2721_fu_37643264_p2 is absorbed into DSP add_ln703_2721_fu_37643264_p2.
DSP Report: operator add_ln703_2721_fu_37643264_p2 is absorbed into DSP add_ln703_2721_fu_37643264_p2.
DSP Report: operator mul_ln1118_2845_fu_3672_p2 is absorbed into DSP add_ln703_2721_fu_37643264_p2.
DSP Report: Generating DSP mul_ln1118_2818_fu_4048_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln1118_2818_fu_4048_p2 is absorbed into DSP mul_ln1118_2818_fu_4048_p2.
DSP Report: register mul_ln1118_2818_fu_4048_p2 is absorbed into DSP mul_ln1118_2818_fu_4048_p2.
DSP Report: operator mul_ln1118_2818_fu_4048_p2 is absorbed into DSP mul_ln1118_2818_fu_4048_p2.
DSP Report: Generating DSP mul_ln1118_2669_fu_5036_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln1118_2669_fu_5036_p2 is absorbed into DSP mul_ln1118_2669_fu_5036_p2.
DSP Report: register mul_ln1118_2669_fu_5036_p2 is absorbed into DSP mul_ln1118_2669_fu_5036_p2.
DSP Report: operator mul_ln1118_2669_fu_5036_p2 is absorbed into DSP mul_ln1118_2669_fu_5036_p2.
DSP Report: Generating DSP mul_ln1118_2734_fu_6549_p2, operation Mode is: A''*(B:0x3ff41).
DSP Report: register mul_ln1118_2734_fu_6549_p2 is absorbed into DSP mul_ln1118_2734_fu_6549_p2.
DSP Report: register mul_ln1118_2734_fu_6549_p2 is absorbed into DSP mul_ln1118_2734_fu_6549_p2.
DSP Report: operator mul_ln1118_2734_fu_6549_p2 is absorbed into DSP mul_ln1118_2734_fu_6549_p2.
DSP Report: Generating DSP mul_ln1118_1578_fu_3918_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_1578_fu_3918_p2 is absorbed into DSP mul_ln1118_1578_fu_3918_p2.
DSP Report: register mul_ln1118_1578_fu_3918_p2 is absorbed into DSP mul_ln1118_1578_fu_3918_p2.
DSP Report: operator mul_ln1118_1578_fu_3918_p2 is absorbed into DSP mul_ln1118_1578_fu_3918_p2.
DSP Report: Generating DSP mul_ln1118_1105_fu_5743_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_1105_fu_5743_p2 is absorbed into DSP mul_ln1118_1105_fu_5743_p2.
DSP Report: register mul_ln1118_1105_fu_5743_p2 is absorbed into DSP mul_ln1118_1105_fu_5743_p2.
DSP Report: operator mul_ln1118_1105_fu_5743_p2 is absorbed into DSP mul_ln1118_1105_fu_5743_p2.
DSP Report: Generating DSP mul_ln1118_1658_fu_3387_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_1658_fu_3387_p2 is absorbed into DSP mul_ln1118_1658_fu_3387_p2.
DSP Report: register mul_ln1118_1658_fu_3387_p2 is absorbed into DSP mul_ln1118_1658_fu_3387_p2.
DSP Report: operator mul_ln1118_1658_fu_3387_p2 is absorbed into DSP mul_ln1118_1658_fu_3387_p2.
DSP Report: Generating DSP mul_ln1118_1784_fu_4749_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_1784_fu_4749_p2 is absorbed into DSP mul_ln1118_1784_fu_4749_p2.
DSP Report: register mul_ln1118_1784_fu_4749_p2 is absorbed into DSP mul_ln1118_1784_fu_4749_p2.
DSP Report: operator mul_ln1118_1784_fu_4749_p2 is absorbed into DSP mul_ln1118_1784_fu_4749_p2.
DSP Report: Generating DSP mul_ln1118_531_fu_3788_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_531_fu_3788_p2 is absorbed into DSP mul_ln1118_531_fu_3788_p2.
DSP Report: register mul_ln1118_531_fu_3788_p2 is absorbed into DSP mul_ln1118_531_fu_3788_p2.
DSP Report: operator mul_ln1118_531_fu_3788_p2 is absorbed into DSP mul_ln1118_531_fu_3788_p2.
DSP Report: Generating DSP mul_ln1118_977_fu_3556_p2, operation Mode is: A''*(B:0x3ff91).
DSP Report: register mul_ln1118_977_fu_3556_p2 is absorbed into DSP mul_ln1118_977_fu_3556_p2.
DSP Report: register mul_ln1118_977_fu_3556_p2 is absorbed into DSP mul_ln1118_977_fu_3556_p2.
DSP Report: operator mul_ln1118_977_fu_3556_p2 is absorbed into DSP mul_ln1118_977_fu_3556_p2.
DSP Report: Generating DSP mul_ln1118_2592_fu_5948_p2, operation Mode is: A''*(B:0x8e).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2592_fu_5948_p2.
DSP Report: register data_98_V_read_1_reg_37658723_reg is absorbed into DSP mul_ln1118_2592_fu_5948_p2.
DSP Report: operator mul_ln1118_2592_fu_5948_p2 is absorbed into DSP mul_ln1118_2592_fu_5948_p2.
DSP Report: Generating DSP mul_ln1118_305_fu_3008_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_305_fu_3008_p2 is absorbed into DSP mul_ln1118_305_fu_3008_p2.
DSP Report: register mul_ln1118_305_fu_3008_p2 is absorbed into DSP mul_ln1118_305_fu_3008_p2.
DSP Report: operator mul_ln1118_305_fu_3008_p2 is absorbed into DSP mul_ln1118_305_fu_3008_p2.
DSP Report: Generating DSP mul_ln1118_389_fu_3019_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_389_fu_3019_p2 is absorbed into DSP mul_ln1118_389_fu_3019_p2.
DSP Report: register mul_ln1118_389_fu_3019_p2 is absorbed into DSP mul_ln1118_389_fu_3019_p2.
DSP Report: operator mul_ln1118_389_fu_3019_p2 is absorbed into DSP mul_ln1118_389_fu_3019_p2.
DSP Report: Generating DSP add_ln703_2631_reg_37664430_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2631_reg_37664430_reg is absorbed into DSP add_ln703_2631_reg_37664430_reg.
DSP Report: operator add_ln703_2631_fu_37642696_p2 is absorbed into DSP add_ln703_2631_reg_37664430_reg.
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 has port O85[25] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_2063_fu_4526_p2, operation Mode is: A''*(B:0x3ff42).
DSP Report: register mul_ln1118_2063_fu_4526_p2 is absorbed into DSP mul_ln1118_2063_fu_4526_p2.
DSP Report: register mul_ln1118_2063_fu_4526_p2 is absorbed into DSP mul_ln1118_2063_fu_4526_p2.
DSP Report: operator mul_ln1118_2063_fu_4526_p2 is absorbed into DSP mul_ln1118_2063_fu_4526_p2.
DSP Report: Generating DSP mul_ln1118_2155_fu_4006_p2, operation Mode is: A''*(B:0x3ff56).
DSP Report: register mul_ln1118_2155_fu_4006_p2 is absorbed into DSP mul_ln1118_2155_fu_4006_p2.
DSP Report: register mul_ln1118_2155_fu_4006_p2 is absorbed into DSP mul_ln1118_2155_fu_4006_p2.
DSP Report: operator mul_ln1118_2155_fu_4006_p2 is absorbed into DSP mul_ln1118_2155_fu_4006_p2.
DSP Report: Generating DSP mul_ln1118_1954_fu_5515_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_1954_fu_5515_p2 is absorbed into DSP mul_ln1118_1954_fu_5515_p2.
DSP Report: register mul_ln1118_1954_fu_5515_p2 is absorbed into DSP mul_ln1118_1954_fu_5515_p2.
DSP Report: operator mul_ln1118_1954_fu_5515_p2 is absorbed into DSP mul_ln1118_1954_fu_5515_p2.
DSP Report: Generating DSP mul_ln1118_1983_fu_6093_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_1983_fu_6093_p2 is absorbed into DSP mul_ln1118_1983_fu_6093_p2.
DSP Report: register mul_ln1118_1983_fu_6093_p2 is absorbed into DSP mul_ln1118_1983_fu_6093_p2.
DSP Report: operator mul_ln1118_1983_fu_6093_p2 is absorbed into DSP mul_ln1118_1983_fu_6093_p2.
DSP Report: Generating DSP mul_ln1118_1108_fu_2951_p2, operation Mode is: A''*(B:0x3ff2a).
DSP Report: register mul_ln1118_1108_fu_2951_p2 is absorbed into DSP mul_ln1118_1108_fu_2951_p2.
DSP Report: register mul_ln1118_1108_fu_2951_p2 is absorbed into DSP mul_ln1118_1108_fu_2951_p2.
DSP Report: operator mul_ln1118_1108_fu_2951_p2 is absorbed into DSP mul_ln1118_1108_fu_2951_p2.
DSP Report: Generating DSP mul_ln1118_2097_fu_6247_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_2097_fu_6247_p2 is absorbed into DSP mul_ln1118_2097_fu_6247_p2.
DSP Report: register mul_ln1118_2097_fu_6247_p2 is absorbed into DSP mul_ln1118_2097_fu_6247_p2.
DSP Report: operator mul_ln1118_2097_fu_6247_p2 is absorbed into DSP mul_ln1118_2097_fu_6247_p2.
DSP Report: Generating DSP mul_ln1118_2225_fu_4435_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_2225_fu_4435_p2 is absorbed into DSP mul_ln1118_2225_fu_4435_p2.
DSP Report: register mul_ln1118_2225_fu_4435_p2 is absorbed into DSP mul_ln1118_2225_fu_4435_p2.
DSP Report: operator mul_ln1118_2225_fu_4435_p2 is absorbed into DSP mul_ln1118_2225_fu_4435_p2.
DSP Report: Generating DSP mul_ln1118_1115_fu_6153_p2, operation Mode is: A''*(B:0x4c).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1115_fu_6153_p2.
DSP Report: register data_41_V_read_1_reg_37659648_reg is absorbed into DSP mul_ln1118_1115_fu_6153_p2.
DSP Report: operator mul_ln1118_1115_fu_6153_p2 is absorbed into DSP mul_ln1118_1115_fu_6153_p2.
DSP Report: Generating DSP add_ln703_2639_fu_37642744_p2, operation Mode is: PCIN+A''*(B:0x57).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_2639_fu_37642744_p2.
DSP Report: register data_38_V_read_1_reg_37659695_reg is absorbed into DSP add_ln703_2639_fu_37642744_p2.
DSP Report: operator add_ln703_2639_fu_37642744_p2 is absorbed into DSP add_ln703_2639_fu_37642744_p2.
DSP Report: operator mul_ln1118_1035_fu_4015_p2 is absorbed into DSP add_ln703_2639_fu_37642744_p2.
DSP Report: Generating DSP mul_ln1118_2365_fu_4330_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_2365_fu_4330_p2 is absorbed into DSP mul_ln1118_2365_fu_4330_p2.
DSP Report: register mul_ln1118_2365_fu_4330_p2 is absorbed into DSP mul_ln1118_2365_fu_4330_p2.
DSP Report: operator mul_ln1118_2365_fu_4330_p2 is absorbed into DSP mul_ln1118_2365_fu_4330_p2.
DSP Report: Generating DSP mul_ln1118_1967_fu_4385_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_1967_fu_4385_p2 is absorbed into DSP mul_ln1118_1967_fu_4385_p2.
DSP Report: register mul_ln1118_1967_fu_4385_p2 is absorbed into DSP mul_ln1118_1967_fu_4385_p2.
DSP Report: operator mul_ln1118_1967_fu_4385_p2 is absorbed into DSP mul_ln1118_1967_fu_4385_p2.
DSP Report: Generating DSP mul_ln1118_2660_fu_4962_p2, operation Mode is: A''*(B:0xcb).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2660_fu_4962_p2.
DSP Report: register data_100_V_read_1_reg_37658688_reg is absorbed into DSP mul_ln1118_2660_fu_4962_p2.
DSP Report: operator mul_ln1118_2660_fu_4962_p2 is absorbed into DSP mul_ln1118_2660_fu_4962_p2.
DSP Report: Generating DSP add_ln703_3653_fu_37649061_p2, operation Mode is: PCIN+A''*(B:0xd7).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP add_ln703_3653_fu_37649061_p2.
DSP Report: register data_91_V_read_1_reg_37658840_reg is absorbed into DSP add_ln703_3653_fu_37649061_p2.
DSP Report: operator add_ln703_3653_fu_37649061_p2 is absorbed into DSP add_ln703_3653_fu_37649061_p2.
DSP Report: operator mul_ln1118_2413_fu_4224_p2 is absorbed into DSP add_ln703_3653_fu_37649061_p2.
DSP Report: Generating DSP add_ln703_3653_fu_37649061_p2, operation Mode is: PCIN+A''*(B:0xd1).
DSP Report: register data_89_V_read_int_reg_reg is absorbed into DSP add_ln703_3653_fu_37649061_p2.
DSP Report: register data_89_V_read_1_reg_37658876_reg is absorbed into DSP add_ln703_3653_fu_37649061_p2.
DSP Report: operator add_ln703_3653_fu_37649061_p2 is absorbed into DSP add_ln703_3653_fu_37649061_p2.
DSP Report: operator mul_ln1118_2356_fu_4722_p2 is absorbed into DSP add_ln703_3653_fu_37649061_p2.
DSP Report: Generating DSP add_ln703_3653_reg_37665495_reg, operation Mode is: PCIN+A''*(B:0x9c).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP add_ln703_3653_reg_37665495_reg.
DSP Report: register data_99_V_read_1_reg_37658705_reg is absorbed into DSP add_ln703_3653_reg_37665495_reg.
DSP Report: register add_ln703_3653_reg_37665495_reg is absorbed into DSP add_ln703_3653_reg_37665495_reg.
DSP Report: operator add_ln703_3653_fu_37649061_p2 is absorbed into DSP add_ln703_3653_reg_37665495_reg.
DSP Report: operator mul_ln1118_2635_fu_3034_p2 is absorbed into DSP add_ln703_3653_reg_37665495_reg.
DSP Report: Generating DSP mul_ln1118_2690_fu_4988_p2, operation Mode is: A''*(B:0x3ff6a).
DSP Report: register mul_ln1118_2690_fu_4988_p2 is absorbed into DSP mul_ln1118_2690_fu_4988_p2.
DSP Report: register mul_ln1118_2690_fu_4988_p2 is absorbed into DSP mul_ln1118_2690_fu_4988_p2.
DSP Report: operator mul_ln1118_2690_fu_4988_p2 is absorbed into DSP mul_ln1118_2690_fu_4988_p2.
DSP Report: Generating DSP add_ln703_3649_fu_37649025_p2, operation Mode is: C+A''*(B:0x131).
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP add_ln703_3649_fu_37649025_p2.
DSP Report: register data_104_V_read_1_reg_37658626_reg is absorbed into DSP add_ln703_3649_fu_37649025_p2.
DSP Report: operator add_ln703_3649_fu_37649025_p2 is absorbed into DSP add_ln703_3649_fu_37649025_p2.
DSP Report: operator mul_ln1118_2775_fu_6475_p2 is absorbed into DSP add_ln703_3649_fu_37649025_p2.
DSP Report: Generating DSP add_ln703_3650_reg_37665490_reg, operation Mode is: (PCIN+(A:0x158)*B'')'.
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP add_ln703_3650_reg_37665490_reg.
DSP Report: register data_92_V_read_1_reg_37658821_reg is absorbed into DSP add_ln703_3650_reg_37665490_reg.
DSP Report: register add_ln703_3650_reg_37665490_reg is absorbed into DSP add_ln703_3650_reg_37665490_reg.
DSP Report: operator add_ln703_3650_fu_37649035_p2 is absorbed into DSP add_ln703_3650_reg_37665490_reg.
DSP Report: operator mul_ln1118_2441_fu_5626_p2 is absorbed into DSP add_ln703_3650_reg_37665490_reg.
DSP Report: Generating DSP mul_ln1118_2493_fu_5461_p2, operation Mode is: A''*(B:0x66).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2493_fu_5461_p2.
DSP Report: register data_94_V_read_1_reg_37658786_reg is absorbed into DSP mul_ln1118_2493_fu_5461_p2.
DSP Report: operator mul_ln1118_2493_fu_5461_p2 is absorbed into DSP mul_ln1118_2493_fu_5461_p2.
DSP Report: Generating DSP add_ln703_3660_fu_37649099_p2, operation Mode is: PCIN+A''*(B:0x5a).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP add_ln703_3660_fu_37649099_p2.
DSP Report: register data_95_V_read_1_reg_37658772_reg is absorbed into DSP add_ln703_3660_fu_37649099_p2.
DSP Report: operator add_ln703_3660_fu_37649099_p2 is absorbed into DSP add_ln703_3660_fu_37649099_p2.
DSP Report: operator mul_ln1118_2525_fu_6311_p2 is absorbed into DSP add_ln703_3660_fu_37649099_p2.
DSP Report: Generating DSP mul_ln1118_2585_fu_4733_p2, operation Mode is: A''*(B:0x62).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2585_fu_4733_p2.
DSP Report: register data_97_V_read_1_reg_37658740_reg is absorbed into DSP mul_ln1118_2585_fu_4733_p2.
DSP Report: operator mul_ln1118_2585_fu_4733_p2 is absorbed into DSP mul_ln1118_2585_fu_4733_p2.
DSP Report: Generating DSP add_ln703_3659_fu_37649089_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3659_fu_37649089_p2 is absorbed into DSP add_ln703_3659_fu_37649089_p2.
DSP Report: register add_ln703_3659_fu_37649089_p2 is absorbed into DSP add_ln703_3659_fu_37649089_p2.
DSP Report: register add_ln703_3659_fu_37649089_p2 is absorbed into DSP add_ln703_3659_fu_37649089_p2.
DSP Report: register add_ln703_3659_fu_37649089_p2 is absorbed into DSP add_ln703_3659_fu_37649089_p2.
DSP Report: register add_ln703_3659_fu_37649089_p2 is absorbed into DSP add_ln703_3659_fu_37649089_p2.
DSP Report: operator add_ln703_3659_fu_37649089_p2 is absorbed into DSP add_ln703_3659_fu_37649089_p2.
DSP Report: Generating DSP mul_ln1118_2188_fu_4433_p2, operation Mode is: A''*(B:0x36).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2188_fu_4433_p2.
DSP Report: register data_83_V_read_1_reg_37658970_reg is absorbed into DSP mul_ln1118_2188_fu_4433_p2.
DSP Report: operator mul_ln1118_2188_fu_4433_p2 is absorbed into DSP mul_ln1118_2188_fu_4433_p2.
DSP Report: Generating DSP add_ln703_3662_fu_37649105_p2, operation Mode is: C+A''*(B:0x3ffd3).
DSP Report: register add_ln703_3662_fu_37649105_p2 is absorbed into DSP add_ln703_3662_fu_37649105_p2.
DSP Report: register add_ln703_3662_fu_37649105_p2 is absorbed into DSP add_ln703_3662_fu_37649105_p2.
DSP Report: operator add_ln703_3662_fu_37649105_p2 is absorbed into DSP add_ln703_3662_fu_37649105_p2.
DSP Report: operator mul_ln1118_2466_fu_6553_p2 is absorbed into DSP add_ln703_3662_fu_37649105_p2.
DSP Report: Generating DSP mul_ln1118_2724_fu_3064_p2, operation Mode is: A''*(B:0xa9).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2724_fu_3064_p2.
DSP Report: register data_102_V_read_1_reg_37658661_reg is absorbed into DSP mul_ln1118_2724_fu_3064_p2.
DSP Report: operator mul_ln1118_2724_fu_3064_p2 is absorbed into DSP mul_ln1118_2724_fu_3064_p2.
DSP Report: Generating DSP mul_ln1118_2554_fu_5057_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_2554_fu_5057_p2 is absorbed into DSP mul_ln1118_2554_fu_5057_p2.
DSP Report: register mul_ln1118_2554_fu_5057_p2 is absorbed into DSP mul_ln1118_2554_fu_5057_p2.
DSP Report: operator mul_ln1118_2554_fu_5057_p2 is absorbed into DSP mul_ln1118_2554_fu_5057_p2.
DSP Report: Generating DSP mul_ln1118_2753_fu_3648_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_2753_fu_3648_p2 is absorbed into DSP mul_ln1118_2753_fu_3648_p2.
DSP Report: register mul_ln1118_2753_fu_3648_p2 is absorbed into DSP mul_ln1118_2753_fu_3648_p2.
DSP Report: operator mul_ln1118_2753_fu_3648_p2 is absorbed into DSP mul_ln1118_2753_fu_3648_p2.
DSP Report: Generating DSP add_ln703_3657_reg_37665500_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3657_reg_37665500_reg is absorbed into DSP add_ln703_3657_reg_37665500_reg.
DSP Report: operator add_ln703_3657_fu_37649073_p2 is absorbed into DSP add_ln703_3657_reg_37665500_reg.
DSP Report: Generating DSP mul_ln1118_2216_fu_4854_p2, operation Mode is: A''*(B:0x3fec1).
DSP Report: register mul_ln1118_2216_fu_4854_p2 is absorbed into DSP mul_ln1118_2216_fu_4854_p2.
DSP Report: register mul_ln1118_2216_fu_4854_p2 is absorbed into DSP mul_ln1118_2216_fu_4854_p2.
DSP Report: operator mul_ln1118_2216_fu_4854_p2 is absorbed into DSP mul_ln1118_2216_fu_4854_p2.
DSP Report: Generating DSP mul_ln1118_2206_fu_5261_p2, operation Mode is: A''*(B:0x179).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2206_fu_5261_p2.
DSP Report: register data_84_V_read_1_reg_37658951_reg is absorbed into DSP mul_ln1118_2206_fu_5261_p2.
DSP Report: operator mul_ln1118_2206_fu_5261_p2 is absorbed into DSP mul_ln1118_2206_fu_5261_p2.
DSP Report: Generating DSP add_ln703_2377_fu_37641219_p2, operation Mode is: C+A''*(B:0x3fee1).
DSP Report: register add_ln703_2377_fu_37641219_p2 is absorbed into DSP add_ln703_2377_fu_37641219_p2.
DSP Report: register add_ln703_2377_fu_37641219_p2 is absorbed into DSP add_ln703_2377_fu_37641219_p2.
DSP Report: operator add_ln703_2377_fu_37641219_p2 is absorbed into DSP add_ln703_2377_fu_37641219_p2.
DSP Report: operator mul_ln1118_2402_fu_5166_p2 is absorbed into DSP add_ln703_2377_fu_37641219_p2.
DSP Report: Generating DSP mul_ln1118_2291_fu_5285_p2, operation Mode is: A''*(B:0x3fec4).
DSP Report: register mul_ln1118_2291_fu_5285_p2 is absorbed into DSP mul_ln1118_2291_fu_5285_p2.
DSP Report: register mul_ln1118_2291_fu_5285_p2 is absorbed into DSP mul_ln1118_2291_fu_5285_p2.
DSP Report: operator mul_ln1118_2291_fu_5285_p2 is absorbed into DSP mul_ln1118_2291_fu_5285_p2.
DSP Report: Generating DSP add_ln703_2376_fu_37654226_p2, operation Mode is: C+A''*(B:0x21f).
DSP Report: register data_97_V_read_1_reg_37658740_reg is absorbed into DSP add_ln703_2376_fu_37654226_p2.
DSP Report: register zext_ln1118_1862_reg_37662534_reg is absorbed into DSP add_ln703_2376_fu_37654226_p2.
DSP Report: operator add_ln703_2376_fu_37654226_p2 is absorbed into DSP add_ln703_2376_fu_37654226_p2.
DSP Report: operator mul_ln1118_2573_fu_3854_p2 is absorbed into DSP add_ln703_2376_fu_37654226_p2.
DSP Report: Generating DSP mul_ln1118_2482_fu_6569_p2, operation Mode is: A''*(B:0xa5).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2482_fu_6569_p2.
DSP Report: register data_94_V_read_1_reg_37658786_reg is absorbed into DSP mul_ln1118_2482_fu_6569_p2.
DSP Report: operator mul_ln1118_2482_fu_6569_p2 is absorbed into DSP mul_ln1118_2482_fu_6569_p2.
DSP Report: Generating DSP mul_ln1118_2262_fu_3861_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_2262_fu_3861_p2 is absorbed into DSP mul_ln1118_2262_fu_3861_p2.
DSP Report: register mul_ln1118_2262_fu_3861_p2 is absorbed into DSP mul_ln1118_2262_fu_3861_p2.
DSP Report: operator mul_ln1118_2262_fu_3861_p2 is absorbed into DSP mul_ln1118_2262_fu_3861_p2.
DSP Report: Generating DSP add_ln703_2383_fu_37641251_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2383_fu_37641251_p2 is absorbed into DSP add_ln703_2383_fu_37641251_p2.
DSP Report: Generating DSP mul_ln1118_2604_fu_5022_p2, operation Mode is: A''*(B:0x148).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2604_fu_5022_p2.
DSP Report: register data_98_V_read_1_reg_37658723_reg is absorbed into DSP mul_ln1118_2604_fu_5022_p2.
DSP Report: operator mul_ln1118_2604_fu_5022_p2 is absorbed into DSP mul_ln1118_2604_fu_5022_p2.
DSP Report: Generating DSP add_ln703_2381_fu_37641235_p2, operation Mode is: PCIN+A''*(B:0x129).
DSP Report: register data_93_V_read_int_reg_reg is absorbed into DSP add_ln703_2381_fu_37641235_p2.
DSP Report: register data_93_V_read_1_reg_37658801_reg is absorbed into DSP add_ln703_2381_fu_37641235_p2.
DSP Report: operator add_ln703_2381_fu_37641235_p2 is absorbed into DSP add_ln703_2381_fu_37641235_p2.
DSP Report: operator mul_ln1118_2457_fu_5537_p2 is absorbed into DSP add_ln703_2381_fu_37641235_p2.
DSP Report: Generating DSP mul_ln1118_2711_fu_5722_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_2711_fu_5722_p2 is absorbed into DSP mul_ln1118_2711_fu_5722_p2.
DSP Report: register mul_ln1118_2711_fu_5722_p2 is absorbed into DSP mul_ln1118_2711_fu_5722_p2.
DSP Report: operator mul_ln1118_2711_fu_5722_p2 is absorbed into DSP mul_ln1118_2711_fu_5722_p2.
DSP Report: Generating DSP add_ln703_3160_reg_37664965_reg, operation Mode is: C+A''*(B:0x3fea1).
DSP Report: register add_ln703_3160_reg_37664965_reg is absorbed into DSP add_ln703_3160_reg_37664965_reg.
DSP Report: register add_ln703_3160_reg_37664965_reg is absorbed into DSP add_ln703_3160_reg_37664965_reg.
DSP Report: register add_ln703_3160_reg_37664965_reg is absorbed into DSP add_ln703_3160_reg_37664965_reg.
DSP Report: operator add_ln703_3160_fu_37646007_p2 is absorbed into DSP add_ln703_3160_reg_37664965_reg.
DSP Report: operator mul_ln1118_2797_fu_4817_p2 is absorbed into DSP add_ln703_3160_reg_37664965_reg.
DSP Report: Generating DSP add_ln703_3161_reg_37665995_reg, operation Mode is: C+A''*(B:0x3cc).
DSP Report: register data_101_V_read_1_reg_37658674_reg is absorbed into DSP add_ln703_3161_reg_37665995_reg.
DSP Report: register zext_ln1118_1942_reg_37662561_reg is absorbed into DSP add_ln703_3161_reg_37665995_reg.
DSP Report: register add_ln703_3161_reg_37665995_reg is absorbed into DSP add_ln703_3161_reg_37665995_reg.
DSP Report: operator add_ln703_3161_fu_37655855_p2 is absorbed into DSP add_ln703_3161_reg_37665995_reg.
DSP Report: operator mul_ln1118_2679_fu_3432_p2 is absorbed into DSP add_ln703_3161_reg_37665995_reg.
DSP Report: Generating DSP mul_ln1118_2851_fu_3175_p2, operation Mode is: A''*(B:0x3a).
DSP Report: register data_107_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2851_fu_3175_p2.
DSP Report: register data_107_V_read_1_reg_37658578_reg is absorbed into DSP mul_ln1118_2851_fu_3175_p2.
DSP Report: operator mul_ln1118_2851_fu_3175_p2 is absorbed into DSP mul_ln1118_2851_fu_3175_p2.
DSP Report: Generating DSP add_ln703_3165_fu_37646029_p2, operation Mode is: PCIN+A''*(B:0x73).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP add_ln703_3165_fu_37646029_p2.
DSP Report: register data_100_V_read_1_reg_37658688_reg is absorbed into DSP add_ln703_3165_fu_37646029_p2.
DSP Report: operator add_ln703_3165_fu_37646029_p2 is absorbed into DSP add_ln703_3165_fu_37646029_p2.
DSP Report: operator mul_ln1118_2651_fu_4948_p2 is absorbed into DSP add_ln703_3165_fu_37646029_p2.
DSP Report: Generating DSP add_ln703_3165_reg_37664975_reg, operation Mode is: PCIN+A''*(B:0x6c).
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP add_ln703_3165_reg_37664975_reg.
DSP Report: register data_104_V_read_1_reg_37658626_reg is absorbed into DSP add_ln703_3165_reg_37664975_reg.
DSP Report: register add_ln703_3165_reg_37664975_reg is absorbed into DSP add_ln703_3165_reg_37664975_reg.
DSP Report: operator add_ln703_3165_fu_37646029_p2 is absorbed into DSP add_ln703_3165_reg_37664975_reg.
DSP Report: operator mul_ln1118_2764_fu_6064_p2 is absorbed into DSP add_ln703_3165_reg_37664975_reg.
DSP Report: Generating DSP mul_ln1118_2828_fu_6410_p2, operation Mode is: A''*(B:0x8a).
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2828_fu_6410_p2.
DSP Report: register data_106_V_read_1_reg_37658594_reg is absorbed into DSP mul_ln1118_2828_fu_6410_p2.
DSP Report: operator mul_ln1118_2828_fu_6410_p2 is absorbed into DSP mul_ln1118_2828_fu_6410_p2.
DSP Report: Generating DSP add_ln703_3163_reg_37664970_reg, operation Mode is: PCIN+A''*(B:0xdd).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP add_ln703_3163_reg_37664970_reg.
DSP Report: register data_103_V_read_1_reg_37658644_reg is absorbed into DSP add_ln703_3163_reg_37664970_reg.
DSP Report: register add_ln703_3163_reg_37664970_reg is absorbed into DSP add_ln703_3163_reg_37664970_reg.
DSP Report: operator add_ln703_3163_fu_37646013_p2 is absorbed into DSP add_ln703_3163_reg_37664970_reg.
DSP Report: operator mul_ln1118_2743_fu_4507_p2 is absorbed into DSP add_ln703_3163_reg_37664970_reg.
DSP Report: Generating DSP mul_ln1118_1978_fu_4898_p2, operation Mode is: A''*(B:0x3fece).
DSP Report: register mul_ln1118_1983_fu_6093_p2 is absorbed into DSP mul_ln1118_1978_fu_4898_p2.
DSP Report: register mul_ln1118_1983_fu_6093_p2 is absorbed into DSP mul_ln1118_1978_fu_4898_p2.
DSP Report: operator mul_ln1118_1978_fu_4898_p2 is absorbed into DSP mul_ln1118_1978_fu_4898_p2.
DSP Report: Generating DSP mul_ln1118_2179_fu_4422_p2, operation Mode is: A''*(B:0x3fe62).
DSP Report: register mul_ln1118_2179_fu_4422_p2 is absorbed into DSP mul_ln1118_2179_fu_4422_p2.
DSP Report: register mul_ln1118_2179_fu_4422_p2 is absorbed into DSP mul_ln1118_2179_fu_4422_p2.
DSP Report: operator mul_ln1118_2179_fu_4422_p2 is absorbed into DSP mul_ln1118_2179_fu_4422_p2.
DSP Report: Generating DSP mul_ln1118_2159_fu_3660_p2, operation Mode is: A''*(B:0x3ff62).
DSP Report: register mul_ln1118_2159_fu_3660_p2 is absorbed into DSP mul_ln1118_2159_fu_3660_p2.
DSP Report: register mul_ln1118_2159_fu_3660_p2 is absorbed into DSP mul_ln1118_2159_fu_3660_p2.
DSP Report: operator mul_ln1118_2159_fu_3660_p2 is absorbed into DSP mul_ln1118_2159_fu_3660_p2.
DSP Report: Generating DSP mul_ln1118_2187_fu_2883_p2, operation Mode is: A''*(B:0x3ff7a).
DSP Report: register mul_ln1118_2187_fu_2883_p2 is absorbed into DSP mul_ln1118_2187_fu_2883_p2.
DSP Report: register mul_ln1118_2187_fu_2883_p2 is absorbed into DSP mul_ln1118_2187_fu_2883_p2.
DSP Report: operator mul_ln1118_2187_fu_2883_p2 is absorbed into DSP mul_ln1118_2187_fu_2883_p2.
DSP Report: Generating DSP mul_ln1118_2113_fu_6154_p2, operation Mode is: A''*(B:0x3ff71).
DSP Report: register mul_ln1118_2113_fu_6154_p2 is absorbed into DSP mul_ln1118_2113_fu_6154_p2.
DSP Report: register mul_ln1118_2113_fu_6154_p2 is absorbed into DSP mul_ln1118_2113_fu_6154_p2.
DSP Report: operator mul_ln1118_2113_fu_6154_p2 is absorbed into DSP mul_ln1118_2113_fu_6154_p2.
DSP Report: Generating DSP mul_ln1118_2731_fu_4271_p2, operation Mode is: A''*(B:0x131).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2731_fu_4271_p2.
DSP Report: register data_103_V_read_1_reg_37658644_reg is absorbed into DSP mul_ln1118_2731_fu_4271_p2.
DSP Report: operator mul_ln1118_2731_fu_4271_p2 is absorbed into DSP mul_ln1118_2731_fu_4271_p2.
DSP Report: Generating DSP add_ln703_2602_fu_37642562_p2, operation Mode is: PCIN+A''*(B:0x163).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP add_ln703_2602_fu_37642562_p2.
DSP Report: register data_99_V_read_1_reg_37658705_reg is absorbed into DSP add_ln703_2602_fu_37642562_p2.
DSP Report: operator add_ln703_2602_fu_37642562_p2 is absorbed into DSP add_ln703_2602_fu_37642562_p2.
DSP Report: operator mul_ln1118_2617_fu_5354_p2 is absorbed into DSP add_ln703_2602_fu_37642562_p2.
DSP Report: Generating DSP add_ln703_2602_reg_37664405_reg, operation Mode is: PCIN+A''*(B:0x1c9).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP add_ln703_2602_reg_37664405_reg.
DSP Report: register data_100_V_read_1_reg_37658688_reg is absorbed into DSP add_ln703_2602_reg_37664405_reg.
DSP Report: register add_ln703_2602_reg_37664405_reg is absorbed into DSP add_ln703_2602_reg_37664405_reg.
DSP Report: operator add_ln703_2602_fu_37642562_p2 is absorbed into DSP add_ln703_2602_reg_37664405_reg.
DSP Report: operator mul_ln1118_2641_fu_4595_p2 is absorbed into DSP add_ln703_2602_reg_37664405_reg.
DSP Report: Generating DSP mul_ln1118_2395_fu_4478_p2, operation Mode is: A''*(B:0x1bd).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2395_fu_4478_p2.
DSP Report: register data_91_V_read_1_reg_37658840_reg is absorbed into DSP mul_ln1118_2395_fu_4478_p2.
DSP Report: operator mul_ln1118_2395_fu_4478_p2 is absorbed into DSP mul_ln1118_2395_fu_4478_p2.
DSP Report: Generating DSP add_ln703_2600_fu_37642546_p2, operation Mode is: PCIN+A''*(B:0x113).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP add_ln703_2600_fu_37642546_p2.
DSP Report: register data_64_V_read_1_reg_37659279_reg is absorbed into DSP add_ln703_2600_fu_37642546_p2.
DSP Report: operator add_ln703_2600_fu_37642546_p2 is absorbed into DSP add_ln703_2600_fu_37642546_p2.
DSP Report: operator mul_ln1118_1684_fu_3784_p2 is absorbed into DSP add_ln703_2600_fu_37642546_p2.
DSP Report: Generating DSP add_ln703_2600_reg_37664400_reg, operation Mode is: PCIN+A''*(B:0x136).
DSP Report: register data_89_V_read_int_reg_reg is absorbed into DSP add_ln703_2600_reg_37664400_reg.
DSP Report: register data_89_V_read_1_reg_37658876_reg is absorbed into DSP add_ln703_2600_reg_37664400_reg.
DSP Report: register add_ln703_2600_reg_37664400_reg is absorbed into DSP add_ln703_2600_reg_37664400_reg.
DSP Report: operator add_ln703_2600_fu_37642546_p2 is absorbed into DSP add_ln703_2600_reg_37664400_reg.
DSP Report: operator mul_ln1118_2337_fu_6211_p2 is absorbed into DSP add_ln703_2600_reg_37664400_reg.
DSP Report: Generating DSP mul_ln1118_2459_fu_2826_p2, operation Mode is: A''*(B:0x3ff57).
DSP Report: register mul_ln1118_2459_fu_2826_p2 is absorbed into DSP mul_ln1118_2459_fu_2826_p2.
DSP Report: register mul_ln1118_2459_fu_2826_p2 is absorbed into DSP mul_ln1118_2459_fu_2826_p2.
DSP Report: operator mul_ln1118_2459_fu_2826_p2 is absorbed into DSP mul_ln1118_2459_fu_2826_p2.
DSP Report: Generating DSP mul_ln1118_2515_fu_4641_p2, operation Mode is: A''*(B:0x3ff4e).
DSP Report: register mul_ln1118_2515_fu_4641_p2 is absorbed into DSP mul_ln1118_2515_fu_4641_p2.
DSP Report: register mul_ln1118_2515_fu_4641_p2 is absorbed into DSP mul_ln1118_2515_fu_4641_p2.
DSP Report: operator mul_ln1118_2515_fu_4641_p2 is absorbed into DSP mul_ln1118_2515_fu_4641_p2.
DSP Report: Generating DSP mul_ln1118_1950_fu_5842_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_1950_fu_5842_p2 is absorbed into DSP mul_ln1118_1950_fu_5842_p2.
DSP Report: register mul_ln1118_1950_fu_5842_p2 is absorbed into DSP mul_ln1118_1950_fu_5842_p2.
DSP Report: operator mul_ln1118_1950_fu_5842_p2 is absorbed into DSP mul_ln1118_1950_fu_5842_p2.
DSP Report: Generating DSP mul_ln1118_2105_fu_4309_p2, operation Mode is: A''*(B:0x3ff3b).
DSP Report: register mul_ln1118_2105_fu_4309_p2 is absorbed into DSP mul_ln1118_2105_fu_4309_p2.
DSP Report: register mul_ln1118_2105_fu_4309_p2 is absorbed into DSP mul_ln1118_2105_fu_4309_p2.
DSP Report: operator mul_ln1118_2105_fu_4309_p2 is absorbed into DSP mul_ln1118_2105_fu_4309_p2.
DSP Report: Generating DSP mul_ln1118_2151_fu_3089_p2, operation Mode is: A''*(B:0x3ff3d).
DSP Report: register mul_ln1118_2151_fu_3089_p2 is absorbed into DSP mul_ln1118_2151_fu_3089_p2.
DSP Report: register mul_ln1118_2151_fu_3089_p2 is absorbed into DSP mul_ln1118_2151_fu_3089_p2.
DSP Report: operator mul_ln1118_2151_fu_3089_p2 is absorbed into DSP mul_ln1118_2151_fu_3089_p2.
DSP Report: Generating DSP mul_ln1118_2827_fu_3532_p2, operation Mode is: A''*(B:0x3ff62).
DSP Report: register mul_ln1118_2827_fu_3532_p2 is absorbed into DSP mul_ln1118_2827_fu_3532_p2.
DSP Report: register mul_ln1118_2827_fu_3532_p2 is absorbed into DSP mul_ln1118_2827_fu_3532_p2.
DSP Report: operator mul_ln1118_2827_fu_3532_p2 is absorbed into DSP mul_ln1118_2827_fu_3532_p2.
DSP Report: Generating DSP mul_ln1118_2431_fu_3942_p2, operation Mode is: A''*(B:0x3ff5b).
DSP Report: register mul_ln1118_2431_fu_3942_p2 is absorbed into DSP mul_ln1118_2431_fu_3942_p2.
DSP Report: register mul_ln1118_2431_fu_3942_p2 is absorbed into DSP mul_ln1118_2431_fu_3942_p2.
DSP Report: operator mul_ln1118_2431_fu_3942_p2 is absorbed into DSP mul_ln1118_2431_fu_3942_p2.
DSP Report: Generating DSP mul_ln1118_2347_fu_5968_p2, operation Mode is: A''*(B:0x3ff4e).
DSP Report: register mul_ln1118_2347_fu_5968_p2 is absorbed into DSP mul_ln1118_2347_fu_5968_p2.
DSP Report: register mul_ln1118_2347_fu_5968_p2 is absorbed into DSP mul_ln1118_2347_fu_5968_p2.
DSP Report: operator mul_ln1118_2347_fu_5968_p2 is absorbed into DSP mul_ln1118_2347_fu_5968_p2.
DSP Report: Generating DSP mul_ln1118_2513_fu_4235_p2, operation Mode is: A''*(B:0x131).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2513_fu_4235_p2.
DSP Report: register data_95_V_read_1_reg_37658772_reg is absorbed into DSP mul_ln1118_2513_fu_4235_p2.
DSP Report: operator mul_ln1118_2513_fu_4235_p2 is absorbed into DSP mul_ln1118_2513_fu_4235_p2.
DSP Report: Generating DSP add_ln703_3130_fu_37645821_p2, operation Mode is: PCIN+A''*(B:0x17c).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP add_ln703_3130_fu_37645821_p2.
DSP Report: register data_83_V_read_1_reg_37658970_reg is absorbed into DSP add_ln703_3130_fu_37645821_p2.
DSP Report: operator add_ln703_3130_fu_37645821_p2 is absorbed into DSP add_ln703_3130_fu_37645821_p2.
DSP Report: operator mul_ln1118_2177_fu_3641_p2 is absorbed into DSP add_ln703_3130_fu_37645821_p2.
DSP Report: Generating DSP mul_ln1118_2603_fu_3826_p2, operation Mode is: A''*(B:0x1b).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2603_fu_3826_p2.
DSP Report: register zext_ln1118_1877_reg_37660983_reg is absorbed into DSP mul_ln1118_2603_fu_3826_p2.
DSP Report: operator mul_ln1118_2603_fu_3826_p2 is absorbed into DSP mul_ln1118_2603_fu_3826_p2.
DSP Report: Generating DSP add_ln703_3152_reg_37664955_reg, operation Mode is: C+A''*(B:0x3ffc7).
DSP Report: register add_ln703_3152_reg_37664955_reg is absorbed into DSP add_ln703_3152_reg_37664955_reg.
DSP Report: register add_ln703_3152_reg_37664955_reg is absorbed into DSP add_ln703_3152_reg_37664955_reg.
DSP Report: register add_ln703_3152_reg_37664955_reg is absorbed into DSP add_ln703_3152_reg_37664955_reg.
DSP Report: operator add_ln703_3152_fu_37645985_p2 is absorbed into DSP add_ln703_3152_reg_37664955_reg.
DSP Report: operator mul_ln1118_2540_fu_3256_p2 is absorbed into DSP add_ln703_3152_reg_37664955_reg.
DSP Report: Generating DSP add_ln703_3150_fu_37645969_p2, operation Mode is: C+A''*(B:0x61).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP add_ln703_3150_fu_37645969_p2.
DSP Report: register data_105_V_read_1_reg_37658612_reg is absorbed into DSP add_ln703_3150_fu_37645969_p2.
DSP Report: operator add_ln703_3150_fu_37645969_p2 is absorbed into DSP add_ln703_3150_fu_37645969_p2.
DSP Report: operator mul_ln1118_2796_fu_6348_p2 is absorbed into DSP add_ln703_3150_fu_37645969_p2.
DSP Report: Generating DSP mul_ln1118_1947_fu_3118_p2, operation Mode is: A''*(B:0x5a).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1947_fu_3118_p2.
DSP Report: register zext_ln1118_1461_reg_37660935_reg is absorbed into DSP mul_ln1118_1947_fu_3118_p2.
DSP Report: operator mul_ln1118_1947_fu_3118_p2 is absorbed into DSP mul_ln1118_1947_fu_3118_p2.
DSP Report: Generating DSP add_ln703_3148_fu_37645953_p2, operation Mode is: C+A''*(B:0x3ff9e).
DSP Report: register add_ln703_3148_fu_37645953_p2 is absorbed into DSP add_ln703_3148_fu_37645953_p2.
DSP Report: register add_ln703_3148_fu_37645953_p2 is absorbed into DSP add_ln703_3148_fu_37645953_p2.
DSP Report: operator add_ln703_3148_fu_37645953_p2 is absorbed into DSP add_ln703_3148_fu_37645953_p2.
DSP Report: operator mul_ln1118_2650_fu_6186_p2 is absorbed into DSP add_ln703_3148_fu_37645953_p2.
DSP Report: Generating DSP mul_ln1118_2205_fu_6081_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_2205_fu_6081_p2 is absorbed into DSP mul_ln1118_2205_fu_6081_p2.
DSP Report: register mul_ln1118_2205_fu_6081_p2 is absorbed into DSP mul_ln1118_2205_fu_6081_p2.
DSP Report: operator mul_ln1118_2205_fu_6081_p2 is absorbed into DSP mul_ln1118_2205_fu_6081_p2.
DSP Report: Generating DSP mul_ln1118_2373_fu_6411_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_2373_fu_6411_p2 is absorbed into DSP mul_ln1118_2373_fu_6411_p2.
DSP Report: register mul_ln1118_2373_fu_6411_p2 is absorbed into DSP mul_ln1118_2373_fu_6411_p2.
DSP Report: operator mul_ln1118_2373_fu_6411_p2 is absorbed into DSP mul_ln1118_2373_fu_6411_p2.
DSP Report: Generating DSP mul_ln1118_2149_fu_3255_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_2149_fu_3255_p2 is absorbed into DSP mul_ln1118_2149_fu_3255_p2.
DSP Report: register mul_ln1118_2149_fu_3255_p2 is absorbed into DSP mul_ln1118_2149_fu_3255_p2.
DSP Report: operator mul_ln1118_2149_fu_3255_p2 is absorbed into DSP mul_ln1118_2149_fu_3255_p2.
DSP Report: Generating DSP mul_ln1118_2031_fu_6400_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_2031_fu_6400_p2 is absorbed into DSP mul_ln1118_2031_fu_6400_p2.
DSP Report: register mul_ln1118_2031_fu_6400_p2 is absorbed into DSP mul_ln1118_2031_fu_6400_p2.
DSP Report: operator mul_ln1118_2031_fu_6400_p2 is absorbed into DSP mul_ln1118_2031_fu_6400_p2.
DSP Report: Generating DSP add_ln703_3143_fu_37645921_p2, operation Mode is: C+A''*(B:0xc7).
DSP Report: register data_93_V_read_int_reg_reg is absorbed into DSP add_ln703_3143_fu_37645921_p2.
DSP Report: register data_93_V_read_1_reg_37658801_reg is absorbed into DSP add_ln703_3143_fu_37645921_p2.
DSP Report: operator add_ln703_3143_fu_37645921_p2 is absorbed into DSP add_ln703_3143_fu_37645921_p2.
DSP Report: operator mul_ln1118_2456_fu_4699_p2 is absorbed into DSP add_ln703_3143_fu_37645921_p2.
DSP Report: Generating DSP mul_ln1118_2261_fu_5227_p2, operation Mode is: A''*(B:0xac).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2261_fu_5227_p2.
DSP Report: register data_86_V_read_1_reg_37658921_reg is absorbed into DSP mul_ln1118_2261_fu_5227_p2.
DSP Report: operator mul_ln1118_2261_fu_5227_p2 is absorbed into DSP mul_ln1118_2261_fu_5227_p2.
DSP Report: Generating DSP add_ln703_3141_fu_37645905_p2, operation Mode is: PCIN+A''*(B:0xcf).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP add_ln703_3141_fu_37645905_p2.
DSP Report: register data_81_V_read_1_reg_37659001_reg is absorbed into DSP add_ln703_3141_fu_37645905_p2.
DSP Report: operator add_ln703_3141_fu_37645905_p2 is absorbed into DSP add_ln703_3141_fu_37645905_p2.
DSP Report: operator mul_ln1118_2128_fu_5694_p2 is absorbed into DSP add_ln703_3141_fu_37645905_p2.
DSP Report: Generating DSP mul_ln1118_2103_fu_5744_p2, operation Mode is: A''*(B:0xa3).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2103_fu_5744_p2.
DSP Report: register data_80_V_read_1_reg_37659018_reg is absorbed into DSP mul_ln1118_2103_fu_5744_p2.
DSP Report: operator mul_ln1118_2103_fu_5744_p2 is absorbed into DSP mul_ln1118_2103_fu_5744_p2.
DSP Report: Generating DSP add_ln703_3140_fu_37645895_p2, operation Mode is: C+A''*(B:0x3ff64).
DSP Report: register add_ln703_3140_fu_37645895_p2 is absorbed into DSP add_ln703_3140_fu_37645895_p2.
DSP Report: register add_ln703_3140_fu_37645895_p2 is absorbed into DSP add_ln703_3140_fu_37645895_p2.
DSP Report: operator add_ln703_3140_fu_37645895_p2 is absorbed into DSP add_ln703_3140_fu_37645895_p2.
DSP Report: operator mul_ln1118_2850_fu_5601_p2 is absorbed into DSP add_ln703_3140_fu_37645895_p2.
DSP Report: Generating DSP mul_ln1118_2710_fu_5607_p2, operation Mode is: A''*(B:0x3fdd2).
DSP Report: register mul_ln1118_2710_fu_5607_p2 is absorbed into DSP mul_ln1118_2710_fu_5607_p2.
DSP Report: register mul_ln1118_2710_fu_5607_p2 is absorbed into DSP mul_ln1118_2710_fu_5607_p2.
DSP Report: operator mul_ln1118_2710_fu_5607_p2 is absorbed into DSP mul_ln1118_2710_fu_5607_p2.
DSP Report: Generating DSP mul_ln1118_2394_fu_2850_p2, operation Mode is: A''*(B:0x5d).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2394_fu_2850_p2.
DSP Report: register data_91_V_read_1_reg_37658840_reg is absorbed into DSP mul_ln1118_2394_fu_2850_p2.
DSP Report: operator mul_ln1118_2394_fu_2850_p2 is absorbed into DSP mul_ln1118_2394_fu_2850_p2.
DSP Report: Generating DSP add_ln703_2560_fu_37642305_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2560_fu_37642305_p2 is absorbed into DSP add_ln703_2560_fu_37642305_p2.
DSP Report: register add_ln703_2560_fu_37642305_p2 is absorbed into DSP add_ln703_2560_fu_37642305_p2.
DSP Report: register add_ln703_2560_fu_37642305_p2 is absorbed into DSP add_ln703_2560_fu_37642305_p2.
DSP Report: register add_ln703_2560_fu_37642305_p2 is absorbed into DSP add_ln703_2560_fu_37642305_p2.
DSP Report: register data_83_V_read_1_reg_37658970_reg is absorbed into DSP add_ln703_2560_fu_37642305_p2.
DSP Report: operator add_ln703_2560_fu_37642305_p2 is absorbed into DSP add_ln703_2560_fu_37642305_p2.
DSP Report: Generating DSP add_ln703_2561_reg_37664350_reg, operation Mode is: C+A''*(B:0x61).
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP add_ln703_2561_reg_37664350_reg.
DSP Report: register data_82_V_read_1_reg_37658986_reg is absorbed into DSP add_ln703_2561_reg_37664350_reg.
DSP Report: register add_ln703_2561_reg_37664350_reg is absorbed into DSP add_ln703_2561_reg_37664350_reg.
DSP Report: operator add_ln703_2561_fu_37642315_p2 is absorbed into DSP add_ln703_2561_reg_37664350_reg.
DSP Report: operator mul_ln1118_2141_fu_3761_p2 is absorbed into DSP add_ln703_2561_reg_37664350_reg.
DSP Report: Generating DSP mul_ln1118_1683_fu_6393_p2, operation Mode is: A''*(B:0x58).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1683_fu_6393_p2.
DSP Report: register data_64_V_read_1_reg_37659279_reg is absorbed into DSP mul_ln1118_1683_fu_6393_p2.
DSP Report: operator mul_ln1118_1683_fu_6393_p2 is absorbed into DSP mul_ln1118_1683_fu_6393_p2.
DSP Report: Generating DSP add_ln703_2556_fu_37642289_p2, operation Mode is: C+A''*(B:0x3ffb6).
DSP Report: register add_ln703_2556_fu_37642289_p2 is absorbed into DSP add_ln703_2556_fu_37642289_p2.
DSP Report: register add_ln703_2556_fu_37642289_p2 is absorbed into DSP add_ln703_2556_fu_37642289_p2.
DSP Report: operator add_ln703_2556_fu_37642289_p2 is absorbed into DSP add_ln703_2556_fu_37642289_p2.
DSP Report: operator mul_ln1118_2757_fu_3313_p2 is absorbed into DSP add_ln703_2556_fu_37642289_p2.
DSP Report: Generating DSP mul_ln1118_1569_fu_2819_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_1569_fu_2819_p2 is absorbed into DSP mul_ln1118_1569_fu_2819_p2.
DSP Report: register mul_ln1118_1569_fu_2819_p2 is absorbed into DSP mul_ln1118_1569_fu_2819_p2.
DSP Report: operator mul_ln1118_1569_fu_2819_p2 is absorbed into DSP mul_ln1118_1569_fu_2819_p2.
DSP Report: Generating DSP mul_ln1118_1710_fu_5383_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_1710_fu_5383_p2 is absorbed into DSP mul_ln1118_1710_fu_5383_p2.
DSP Report: register mul_ln1118_1710_fu_5383_p2 is absorbed into DSP mul_ln1118_1710_fu_5383_p2.
DSP Report: operator mul_ln1118_1710_fu_5383_p2 is absorbed into DSP mul_ln1118_1710_fu_5383_p2.
DSP Report: Generating DSP mul_ln1118_1522_fu_4736_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_1522_fu_4736_p2 is absorbed into DSP mul_ln1118_1522_fu_4736_p2.
DSP Report: register mul_ln1118_1522_fu_4736_p2 is absorbed into DSP mul_ln1118_1522_fu_4736_p2.
DSP Report: operator mul_ln1118_1522_fu_4736_p2 is absorbed into DSP mul_ln1118_1522_fu_4736_p2.
DSP Report: Generating DSP mul_ln1118_2096_fu_5886_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_2096_fu_5886_p2 is absorbed into DSP mul_ln1118_2096_fu_5886_p2.
DSP Report: register mul_ln1118_2096_fu_5886_p2 is absorbed into DSP mul_ln1118_2096_fu_5886_p2.
DSP Report: operator mul_ln1118_2096_fu_5886_p2 is absorbed into DSP mul_ln1118_2096_fu_5886_p2.
DSP Report: Generating DSP mul_ln1118_2224_fu_5690_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_2224_fu_5690_p2 is absorbed into DSP mul_ln1118_2224_fu_5690_p2.
DSP Report: register mul_ln1118_2224_fu_5690_p2 is absorbed into DSP mul_ln1118_2224_fu_5690_p2.
DSP Report: operator mul_ln1118_2224_fu_5690_p2 is absorbed into DSP mul_ln1118_2224_fu_5690_p2.
DSP Report: Generating DSP mul_ln1118_1966_fu_5747_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_1967_fu_4385_p2 is absorbed into DSP mul_ln1118_1966_fu_5747_p2.
DSP Report: register mul_ln1118_1967_fu_4385_p2 is absorbed into DSP mul_ln1118_1966_fu_5747_p2.
DSP Report: operator mul_ln1118_1966_fu_5747_p2 is absorbed into DSP mul_ln1118_1966_fu_5747_p2.
DSP Report: Generating DSP mul_ln1118_2501_fu_3626_p2, operation Mode is: A''*(B:0x96).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2501_fu_3626_p2.
DSP Report: register data_95_V_read_1_reg_37658772_reg is absorbed into DSP mul_ln1118_2501_fu_3626_p2.
DSP Report: operator mul_ln1118_2501_fu_3626_p2 is absorbed into DSP mul_ln1118_2501_fu_3626_p2.
DSP Report: Generating DSP add_ln703_2549_fu_37642241_p2, operation Mode is: PCIN+A''*(B:0xaa).
DSP Report: register data_93_V_read_int_reg_reg is absorbed into DSP add_ln703_2549_fu_37642241_p2.
DSP Report: register data_93_V_read_1_reg_37658801_reg is absorbed into DSP add_ln703_2549_fu_37642241_p2.
DSP Report: operator add_ln703_2549_fu_37642241_p2 is absorbed into DSP add_ln703_2549_fu_37642241_p2.
DSP Report: operator mul_ln1118_2448_fu_5037_p2 is absorbed into DSP add_ln703_2549_fu_37642241_p2.
DSP Report: Generating DSP add_ln703_2549_reg_37664330_reg, operation Mode is: PCIN+A''*(B:0xce).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP add_ln703_2549_reg_37664330_reg.
DSP Report: register data_94_V_read_1_reg_37658786_reg is absorbed into DSP add_ln703_2549_reg_37664330_reg.
DSP Report: register add_ln703_2549_reg_37664330_reg is absorbed into DSP add_ln703_2549_reg_37664330_reg.
DSP Report: operator add_ln703_2549_fu_37642241_p2 is absorbed into DSP add_ln703_2549_reg_37664330_reg.
DSP Report: operator mul_ln1118_2471_fu_4232_p2 is absorbed into DSP add_ln703_2549_reg_37664330_reg.
DSP Report: Generating DSP mul_ln1118_2656_fu_6192_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_2656_fu_6192_p2 is absorbed into DSP mul_ln1118_2656_fu_6192_p2.
DSP Report: register mul_ln1118_2656_fu_6192_p2 is absorbed into DSP mul_ln1118_2656_fu_6192_p2.
DSP Report: operator mul_ln1118_2656_fu_6192_p2 is absorbed into DSP mul_ln1118_2656_fu_6192_p2.
DSP Report: Generating DSP mul_ln1118_2855_fu_3173_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_2855_fu_3173_p2 is absorbed into DSP mul_ln1118_2855_fu_3173_p2.
DSP Report: register mul_ln1118_2855_fu_3173_p2 is absorbed into DSP mul_ln1118_2855_fu_3173_p2.
DSP Report: operator mul_ln1118_2855_fu_3173_p2 is absorbed into DSP mul_ln1118_2855_fu_3173_p2.
DSP Report: Generating DSP mul_ln1118_2520_fu_3264_p2, operation Mode is: A''*(B:0x3ff91).
DSP Report: register mul_ln1118_2520_fu_3264_p2 is absorbed into DSP mul_ln1118_2520_fu_3264_p2.
DSP Report: register mul_ln1118_2520_fu_3264_p2 is absorbed into DSP mul_ln1118_2520_fu_3264_p2.
DSP Report: operator mul_ln1118_2520_fu_3264_p2 is absorbed into DSP mul_ln1118_2520_fu_3264_p2.
DSP Report: Generating DSP mul_ln1118_1535_fu_3186_p2, operation Mode is: A''*(B:0x5d).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1535_fu_3186_p2.
DSP Report: register data_57_V_read_1_reg_37659396_reg is absorbed into DSP mul_ln1118_1535_fu_3186_p2.
DSP Report: operator mul_ln1118_1535_fu_3186_p2 is absorbed into DSP mul_ln1118_1535_fu_3186_p2.
DSP Report: Generating DSP add_ln703_3435_fu_37647641_p2, operation Mode is: PCIN+A''*(B:0x62).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_3435_fu_37647641_p2.
DSP Report: register data_47_V_read_1_reg_37659553_reg is absorbed into DSP add_ln703_3435_fu_37647641_p2.
DSP Report: operator add_ln703_3435_fu_37647641_p2 is absorbed into DSP add_ln703_3435_fu_37647641_p2.
DSP Report: operator mul_ln1118_1280_fu_4917_p2 is absorbed into DSP add_ln703_3435_fu_37647641_p2.
DSP Report: Generating DSP add_ln703_3435_fu_37647641_p2, operation Mode is: PCIN+A''*(B:0x58).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP add_ln703_3435_fu_37647641_p2.
DSP Report: register data_77_V_read_1_reg_37659072_reg is absorbed into DSP add_ln703_3435_fu_37647641_p2.
DSP Report: operator add_ln703_3435_fu_37647641_p2 is absorbed into DSP add_ln703_3435_fu_37647641_p2.
DSP Report: operator mul_ln1118_2036_fu_5646_p2 is absorbed into DSP add_ln703_3435_fu_37647641_p2.
DSP Report: Generating DSP add_ln703_3435_fu_37647641_p2, operation Mode is: PCIN+A''*(B:0x71).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP add_ln703_3435_fu_37647641_p2.
DSP Report: register data_66_V_read_1_reg_37659244_reg is absorbed into DSP add_ln703_3435_fu_37647641_p2.
DSP Report: operator add_ln703_3435_fu_37647641_p2 is absorbed into DSP add_ln703_3435_fu_37647641_p2.
DSP Report: operator mul_ln1118_1748_fu_5853_p2 is absorbed into DSP add_ln703_3435_fu_37647641_p2.
DSP Report: Generating DSP add_ln703_3435_fu_37647641_p2, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_3435_fu_37647641_p2.
DSP Report: register data_45_V_read_1_reg_37659582_reg is absorbed into DSP add_ln703_3435_fu_37647641_p2.
DSP Report: operator add_ln703_3435_fu_37647641_p2 is absorbed into DSP add_ln703_3435_fu_37647641_p2.
DSP Report: operator mul_ln1118_1223_fu_2742_p2 is absorbed into DSP add_ln703_3435_fu_37647641_p2.
DSP Report: Generating DSP mul_ln1118_1963_fu_4721_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_1963_fu_4721_p2 is absorbed into DSP mul_ln1118_1963_fu_4721_p2.
DSP Report: register mul_ln1118_1963_fu_4721_p2 is absorbed into DSP mul_ln1118_1963_fu_4721_p2.
DSP Report: operator mul_ln1118_1963_fu_4721_p2 is absorbed into DSP mul_ln1118_1963_fu_4721_p2.
DSP Report: Generating DSP mul_ln1118_2221_fu_4429_p2, operation Mode is: A''*(B:0x2c).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2221_fu_4429_p2.
DSP Report: register data_84_V_read_1_reg_37658951_reg is absorbed into DSP mul_ln1118_2221_fu_4429_p2.
DSP Report: operator mul_ln1118_2221_fu_4429_p2 is absorbed into DSP mul_ln1118_2221_fu_4429_p2.
DSP Report: Generating DSP add_ln703_2484_fu_37641905_p2, operation Mode is: PCIN+A''*(B:0x2d).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP add_ln703_2484_fu_37641905_p2.
DSP Report: register data_77_V_read_1_reg_37659072_reg is absorbed into DSP add_ln703_2484_fu_37641905_p2.
DSP Report: operator add_ln703_2484_fu_37641905_p2 is absorbed into DSP add_ln703_2484_fu_37641905_p2.
DSP Report: operator mul_ln1118_2045_fu_6561_p2 is absorbed into DSP add_ln703_2484_fu_37641905_p2.
DSP Report: Generating DSP add_ln703_2484_reg_37664255_reg, operation Mode is: PCIN+A''*(B:0x37).
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP add_ln703_2484_reg_37664255_reg.
DSP Report: register data_82_V_read_1_reg_37658986_reg is absorbed into DSP add_ln703_2484_reg_37664255_reg.
DSP Report: register add_ln703_2484_reg_37664255_reg is absorbed into DSP add_ln703_2484_reg_37664255_reg.
DSP Report: operator add_ln703_2484_fu_37641905_p2 is absorbed into DSP add_ln703_2484_reg_37664255_reg.
DSP Report: operator mul_ln1118_2162_fu_5946_p2 is absorbed into DSP add_ln703_2484_reg_37664255_reg.
DSP Report: Generating DSP mul_ln1118_2481_fu_6568_p2, operation Mode is: A''*(B:0x3fec5).
DSP Report: register mul_ln1118_2481_fu_6568_p2 is absorbed into DSP mul_ln1118_2481_fu_6568_p2.
DSP Report: register mul_ln1118_2481_fu_6568_p2 is absorbed into DSP mul_ln1118_2481_fu_6568_p2.
DSP Report: operator mul_ln1118_2481_fu_6568_p2 is absorbed into DSP mul_ln1118_2481_fu_6568_p2.
DSP Report: Generating DSP add_ln703_3098_fu_37645645_p2, operation Mode is: C+A''*(B:0x384).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP add_ln703_3098_fu_37645645_p2.
DSP Report: register data_102_V_read_1_reg_37658661_reg is absorbed into DSP add_ln703_3098_fu_37645645_p2.
DSP Report: operator add_ln703_3098_fu_37645645_p2 is absorbed into DSP add_ln703_3098_fu_37645645_p2.
DSP Report: operator mul_ln1118_2709_fu_2817_p2 is absorbed into DSP add_ln703_3098_fu_37645645_p2.
DSP Report: Generating DSP mul_ln1118_2204_fu_5256_p2, operation Mode is: A''*(B:0x3fda3).
DSP Report: register mul_ln1118_2204_fu_5256_p2 is absorbed into DSP mul_ln1118_2204_fu_5256_p2.
DSP Report: register mul_ln1118_2204_fu_5256_p2 is absorbed into DSP mul_ln1118_2204_fu_5256_p2.
DSP Report: operator mul_ln1118_2204_fu_5256_p2 is absorbed into DSP mul_ln1118_2204_fu_5256_p2.
DSP Report: Generating DSP mul_ln1118_2390_fu_4915_p2, operation Mode is: A''*(B:0x3fd34).
DSP Report: register mul_ln1118_2390_fu_4915_p2 is absorbed into DSP mul_ln1118_2390_fu_4915_p2.
DSP Report: register mul_ln1118_2390_fu_4915_p2 is absorbed into DSP mul_ln1118_2390_fu_4915_p2.
DSP Report: operator mul_ln1118_2390_fu_4915_p2 is absorbed into DSP mul_ln1118_2390_fu_4915_p2.
DSP Report: Generating DSP mul_ln1118_2306_fu_3992_p2, operation Mode is: A''*(B:0x132).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2306_fu_3992_p2.
DSP Report: register data_87_V_read_1_reg_37658905_reg is absorbed into DSP mul_ln1118_2306_fu_3992_p2.
DSP Report: operator mul_ln1118_2306_fu_3992_p2 is absorbed into DSP mul_ln1118_2306_fu_3992_p2.
DSP Report: Generating DSP add_ln703_2168_fu_37639902_p2, operation Mode is: PCIN+A''*(B:0x10d).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP add_ln703_2168_fu_37639902_p2.
DSP Report: register data_77_V_read_1_reg_37659072_reg is absorbed into DSP add_ln703_2168_fu_37639902_p2.
DSP Report: operator add_ln703_2168_fu_37639902_p2 is absorbed into DSP add_ln703_2168_fu_37639902_p2.
DSP Report: operator mul_ln1118_2044_fu_4092_p2 is absorbed into DSP add_ln703_2168_fu_37639902_p2.
DSP Report: Generating DSP add_ln703_2168_fu_37639902_p2, operation Mode is: PCIN+A''*(B:0x191).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_2168_fu_37639902_p2.
DSP Report: register data_73_V_read_1_reg_37659130_reg is absorbed into DSP add_ln703_2168_fu_37639902_p2.
DSP Report: operator add_ln703_2168_fu_37639902_p2 is absorbed into DSP add_ln703_2168_fu_37639902_p2.
DSP Report: operator mul_ln1118_1935_fu_4653_p2 is absorbed into DSP add_ln703_2168_fu_37639902_p2.
DSP Report: Generating DSP add_ln703_2168_reg_37663910_reg, operation Mode is: PCIN+A''*(B:0x116).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP add_ln703_2168_reg_37663910_reg.
DSP Report: register data_85_V_read_1_reg_37658934_reg is absorbed into DSP add_ln703_2168_reg_37663910_reg.
DSP Report: register add_ln703_2168_reg_37663910_reg is absorbed into DSP add_ln703_2168_reg_37663910_reg.
DSP Report: operator add_ln703_2168_fu_37639902_p2 is absorbed into DSP add_ln703_2168_reg_37663910_reg.
DSP Report: operator mul_ln1118_2247_fu_5155_p2 is absorbed into DSP add_ln703_2168_reg_37663910_reg.
DSP Report: Generating DSP mul_ln1118_2589_fu_5554_p2, operation Mode is: A''*(B:0x3fc9a).
DSP Report: register mul_ln1118_2589_fu_5554_p2 is absorbed into DSP mul_ln1118_2589_fu_5554_p2.
DSP Report: register mul_ln1118_2589_fu_5554_p2 is absorbed into DSP mul_ln1118_2589_fu_5554_p2.
DSP Report: operator mul_ln1118_2589_fu_5554_p2 is absorbed into DSP mul_ln1118_2589_fu_5554_p2.
DSP Report: Generating DSP mul_ln1118_2694_fu_6593_p2, operation Mode is: A''*(B:0x3fdc7).
DSP Report: register mul_ln1118_2694_fu_6593_p2 is absorbed into DSP mul_ln1118_2694_fu_6593_p2.
DSP Report: register mul_ln1118_2694_fu_6593_p2 is absorbed into DSP mul_ln1118_2694_fu_6593_p2.
DSP Report: operator mul_ln1118_2694_fu_6593_p2 is absorbed into DSP mul_ln1118_2694_fu_6593_p2.
DSP Report: Generating DSP mul_ln1118_2811_fu_3604_p2, operation Mode is: A''*(B:0x16b).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2811_fu_3604_p2.
DSP Report: register data_105_V_read_1_reg_37658612_reg is absorbed into DSP mul_ln1118_2811_fu_3604_p2.
DSP Report: operator mul_ln1118_2811_fu_3604_p2 is absorbed into DSP mul_ln1118_2811_fu_3604_p2.
DSP Report: Generating DSP add_ln703_3794_fu_37649873_p2, operation Mode is: C+A''*(B:0x3fe78).
DSP Report: register add_ln703_3794_fu_37649873_p2 is absorbed into DSP add_ln703_3794_fu_37649873_p2.
DSP Report: register add_ln703_3794_fu_37649873_p2 is absorbed into DSP add_ln703_3794_fu_37649873_p2.
DSP Report: operator add_ln703_3794_fu_37649873_p2 is absorbed into DSP add_ln703_3794_fu_37649873_p2.
DSP Report: operator mul_ln1118_2497_fu_5875_p2 is absorbed into DSP add_ln703_3794_fu_37649873_p2.
DSP Report: Generating DSP add_ln703_3801_fu_37649921_p2, operation Mode is: -C'+A''*(B:0x19)+1-1.
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP add_ln703_3801_fu_37649921_p2.
DSP Report: register add_ln703_3801_fu_37649921_p2 is absorbed into DSP add_ln703_3801_fu_37649921_p2.
DSP Report: register data_106_V_read_1_reg_37658594_reg is absorbed into DSP add_ln703_3801_fu_37649921_p2.
DSP Report: operator add_ln703_3801_fu_37649921_p2 is absorbed into DSP add_ln703_3801_fu_37649921_p2.
DSP Report: operator mul_ln1118_2839_fu_5962_p2 is absorbed into DSP add_ln703_3801_fu_37649921_p2.
DSP Report: Generating DSP mul_ln1118_2728_fu_5349_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_2728_fu_5349_p2 is absorbed into DSP mul_ln1118_2728_fu_5349_p2.
DSP Report: register mul_ln1118_2728_fu_5349_p2 is absorbed into DSP mul_ln1118_2728_fu_5349_p2.
DSP Report: operator mul_ln1118_2728_fu_5349_p2 is absorbed into DSP mul_ln1118_2728_fu_5349_p2.
DSP Report: Generating DSP mul_ln1118_2528_fu_4656_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_2528_fu_4656_p2 is absorbed into DSP mul_ln1118_2528_fu_4656_p2.
DSP Report: register mul_ln1118_2528_fu_4656_p2 is absorbed into DSP mul_ln1118_2528_fu_4656_p2.
DSP Report: operator mul_ln1118_2528_fu_4656_p2 is absorbed into DSP mul_ln1118_2528_fu_4656_p2.
DSP Report: Generating DSP add_ln703_3799_fu_37649905_p2, operation Mode is: C+A''*(B:0x6d).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP add_ln703_3799_fu_37649905_p2.
DSP Report: register data_96_V_read_1_reg_37658756_reg is absorbed into DSP add_ln703_3799_fu_37649905_p2.
DSP Report: operator add_ln703_3799_fu_37649905_p2 is absorbed into DSP add_ln703_3799_fu_37649905_p2.
DSP Report: operator mul_ln1118_2558_fu_2993_p2 is absorbed into DSP add_ln703_3799_fu_37649905_p2.
DSP Report: Generating DSP mul_ln1118_2779_fu_5572_p2, operation Mode is: A''*(B:0x3ff91).
DSP Report: register mul_ln1118_2779_fu_5572_p2 is absorbed into DSP mul_ln1118_2779_fu_5572_p2.
DSP Report: register mul_ln1118_2779_fu_5572_p2 is absorbed into DSP mul_ln1118_2779_fu_5572_p2.
DSP Report: operator mul_ln1118_2779_fu_5572_p2 is absorbed into DSP mul_ln1118_2779_fu_5572_p2.
DSP Report: Generating DSP mul_ln1118_2530_fu_4658_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_2530_fu_4658_p2 is absorbed into DSP mul_ln1118_2530_fu_4658_p2.
DSP Report: register mul_ln1118_2530_fu_4658_p2 is absorbed into DSP mul_ln1118_2530_fu_4658_p2.
DSP Report: operator mul_ln1118_2530_fu_4658_p2 is absorbed into DSP mul_ln1118_2530_fu_4658_p2.
DSP Report: Generating DSP mul_ln1118_2842_fu_3295_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_2842_fu_3295_p2 is absorbed into DSP mul_ln1118_2842_fu_3295_p2.
DSP Report: register mul_ln1118_2842_fu_3295_p2 is absorbed into DSP mul_ln1118_2842_fu_3295_p2.
DSP Report: operator mul_ln1118_2842_fu_3295_p2 is absorbed into DSP mul_ln1118_2842_fu_3295_p2.
DSP Report: Generating DSP mul_ln1118_2500_fu_6284_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_2500_fu_6284_p2 is absorbed into DSP mul_ln1118_2500_fu_6284_p2.
DSP Report: register mul_ln1118_2500_fu_6284_p2 is absorbed into DSP mul_ln1118_2500_fu_6284_p2.
DSP Report: operator mul_ln1118_2500_fu_6284_p2 is absorbed into DSP mul_ln1118_2500_fu_6284_p2.
DSP Report: Generating DSP add_ln703_2516_fu_37642039_p2, operation Mode is: C+A''*(B:0x57).
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP add_ln703_2516_fu_37642039_p2.
DSP Report: register data_104_V_read_1_reg_37658626_reg is absorbed into DSP add_ln703_2516_fu_37642039_p2.
DSP Report: operator add_ln703_2516_fu_37642039_p2 is absorbed into DSP add_ln703_2516_fu_37642039_p2.
DSP Report: operator mul_ln1118_2756_fu_5934_p2 is absorbed into DSP add_ln703_2516_fu_37642039_p2.
DSP Report: Generating DSP mul_ln1118_2640_fu_4594_p2, operation Mode is: A''*(B:0x5b).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2640_fu_4594_p2.
DSP Report: register data_100_V_read_1_reg_37658688_reg is absorbed into DSP mul_ln1118_2640_fu_4594_p2.
DSP Report: operator mul_ln1118_2640_fu_4594_p2 is absorbed into DSP mul_ln1118_2640_fu_4594_p2.
DSP Report: Generating DSP add_ln703_2515_fu_37642029_p2, operation Mode is: C+A''*(B:0x3ffa7).
DSP Report: register add_ln703_2515_fu_37642029_p2 is absorbed into DSP add_ln703_2515_fu_37642029_p2.
DSP Report: register add_ln703_2515_fu_37642029_p2 is absorbed into DSP add_ln703_2515_fu_37642029_p2.
DSP Report: operator add_ln703_2515_fu_37642029_p2 is absorbed into DSP add_ln703_2515_fu_37642029_p2.
DSP Report: operator mul_ln1118_2814_fu_3442_p2 is absorbed into DSP add_ln703_2515_fu_37642029_p2.
DSP Report: Generating DSP add_ln703_3419_fu_37647531_p2, operation Mode is: C+A''*(B:0xdf).
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: register data_104_V_read_1_reg_37658626_reg is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: operator add_ln703_3419_fu_37647531_p2 is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: operator mul_ln1118_2770_fu_3461_p2 is absorbed into DSP add_ln703_3419_fu_37647531_p2.
DSP Report: Generating DSP mul_ln1118_2062_fu_4525_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln1118_2062_fu_4525_p2 is absorbed into DSP mul_ln1118_2062_fu_4525_p2.
DSP Report: register mul_ln1118_2062_fu_4525_p2 is absorbed into DSP mul_ln1118_2062_fu_4525_p2.
DSP Report: operator mul_ln1118_2062_fu_4525_p2 is absorbed into DSP mul_ln1118_2062_fu_4525_p2.
DSP Report: Generating DSP mul_ln1118_1305_fu_3379_p2, operation Mode is: A''*(B:0xe6).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1305_fu_3379_p2.
DSP Report: register data_48_V_read_1_reg_37659537_reg is absorbed into DSP mul_ln1118_1305_fu_3379_p2.
DSP Report: operator mul_ln1118_1305_fu_3379_p2 is absorbed into DSP mul_ln1118_1305_fu_3379_p2.
DSP Report: Generating DSP add_ln703_3409_fu_37647449_p2, operation Mode is: C+A''*(B:0x3ff3d).
DSP Report: register add_ln703_3409_fu_37647449_p2 is absorbed into DSP add_ln703_3409_fu_37647449_p2.
DSP Report: register add_ln703_3409_fu_37647449_p2 is absorbed into DSP add_ln703_3409_fu_37647449_p2.
DSP Report: operator add_ln703_3409_fu_37647449_p2 is absorbed into DSP add_ln703_3409_fu_37647449_p2.
DSP Report: operator mul_ln1118_2462_fu_4997_p2 is absorbed into DSP add_ln703_3409_fu_37647449_p2.
DSP Report: Generating DSP mul_ln1118_2108_fu_4869_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_2108_fu_4869_p2 is absorbed into DSP mul_ln1118_2108_fu_4869_p2.
DSP Report: register mul_ln1118_2108_fu_4869_p2 is absorbed into DSP mul_ln1118_2108_fu_4869_p2.
DSP Report: operator mul_ln1118_2108_fu_4869_p2 is absorbed into DSP mul_ln1118_2108_fu_4869_p2.
DSP Report: Generating DSP mul_ln1118_2320_fu_6194_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_2320_fu_6194_p2 is absorbed into DSP mul_ln1118_2320_fu_6194_p2.
DSP Report: register mul_ln1118_2320_fu_6194_p2 is absorbed into DSP mul_ln1118_2320_fu_6194_p2.
DSP Report: operator mul_ln1118_2320_fu_6194_p2 is absorbed into DSP mul_ln1118_2320_fu_6194_p2.
DSP Report: Generating DSP mul_ln1118_2430_fu_2762_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_2430_fu_2762_p2 is absorbed into DSP mul_ln1118_2430_fu_2762_p2.
DSP Report: register mul_ln1118_2430_fu_2762_p2 is absorbed into DSP mul_ln1118_2430_fu_2762_p2.
DSP Report: operator mul_ln1118_2430_fu_2762_p2 is absorbed into DSP mul_ln1118_2430_fu_2762_p2.
DSP Report: Generating DSP mul_ln1118_2176_fu_5215_p2, operation Mode is: A''*(B:0x65).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2176_fu_5215_p2.
DSP Report: register data_83_V_read_1_reg_37658970_reg is absorbed into DSP mul_ln1118_2176_fu_5215_p2.
DSP Report: operator mul_ln1118_2176_fu_5215_p2 is absorbed into DSP mul_ln1118_2176_fu_5215_p2.
DSP Report: Generating DSP add_ln703_3111_fu_37645729_p2, operation Mode is: C+A''*(B:0x3ffa4).
DSP Report: register add_ln703_3111_fu_37645729_p2 is absorbed into DSP add_ln703_3111_fu_37645729_p2.
DSP Report: register add_ln703_3111_fu_37645729_p2 is absorbed into DSP add_ln703_3111_fu_37645729_p2.
DSP Report: operator add_ln703_3111_fu_37645729_p2 is absorbed into DSP add_ln703_3111_fu_37645729_p2.
DSP Report: operator mul_ln1118_2795_fu_4815_p2 is absorbed into DSP add_ln703_3111_fu_37645729_p2.
DSP Report: Generating DSP mul_ln1118_2512_fu_5064_p2, operation Mode is: A''*(B:0xb7).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2512_fu_5064_p2.
DSP Report: register data_95_V_read_1_reg_37658772_reg is absorbed into DSP mul_ln1118_2512_fu_5064_p2.
DSP Report: operator mul_ln1118_2512_fu_5064_p2 is absorbed into DSP mul_ln1118_2512_fu_5064_p2.
DSP Report: Generating DSP add_ln703_3108_fu_37645703_p2, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP add_ln703_3108_fu_37645703_p2.
DSP Report: register data_86_V_read_1_reg_37658921_reg is absorbed into DSP add_ln703_3108_fu_37645703_p2.
DSP Report: operator add_ln703_3108_fu_37645703_p2 is absorbed into DSP add_ln703_3108_fu_37645703_p2.
DSP Report: operator mul_ln1118_2260_fu_2764_p2 is absorbed into DSP add_ln703_3108_fu_37645703_p2.
DSP Report: Generating DSP mul_ln1118_2742_fu_5861_p2, operation Mode is: A''*(B:0x3ff5c).
DSP Report: register mul_ln1118_2742_fu_5861_p2 is absorbed into DSP mul_ln1118_2742_fu_5861_p2.
DSP Report: register mul_ln1118_2742_fu_5861_p2 is absorbed into DSP mul_ln1118_2742_fu_5861_p2.
DSP Report: operator mul_ln1118_2742_fu_5861_p2 is absorbed into DSP mul_ln1118_2742_fu_5861_p2.
DSP Report: Generating DSP mul_ln1118_1937_fu_5082_p2, operation Mode is: A''*(B:0x168).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1937_fu_5082_p2.
DSP Report: register data_74_V_read_1_reg_37659117_reg is absorbed into DSP mul_ln1118_1937_fu_5082_p2.
DSP Report: operator mul_ln1118_1937_fu_5082_p2 is absorbed into DSP mul_ln1118_1937_fu_5082_p2.
DSP Report: Generating DSP add_ln703_2531_fu_37642129_p2, operation Mode is: PCIN+A''*(B:0x160).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_2531_fu_37642129_p2.
DSP Report: register data_73_V_read_1_reg_37659130_reg is absorbed into DSP add_ln703_2531_fu_37642129_p2.
DSP Report: operator add_ln703_2531_fu_37642129_p2 is absorbed into DSP add_ln703_2531_fu_37642129_p2.
DSP Report: operator mul_ln1118_1911_fu_2827_p2 is absorbed into DSP add_ln703_2531_fu_37642129_p2.
DSP Report: Generating DSP mul_ln1118_2191_fu_5232_p2, operation Mode is: A''*(B:0x148).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2191_fu_5232_p2.
DSP Report: register data_83_V_read_1_reg_37658970_reg is absorbed into DSP mul_ln1118_2191_fu_5232_p2.
DSP Report: operator mul_ln1118_2191_fu_5232_p2 is absorbed into DSP mul_ln1118_2191_fu_5232_p2.
DSP Report: Generating DSP add_ln703_3743_fu_37649575_p2, operation Mode is: PCIN+A''*(B:0x10a).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_3743_fu_37649575_p2.
DSP Report: register data_74_V_read_1_reg_37659117_reg is absorbed into DSP add_ln703_3743_fu_37649575_p2.
DSP Report: operator add_ln703_3743_fu_37649575_p2 is absorbed into DSP add_ln703_3743_fu_37649575_p2.
DSP Report: operator mul_ln1118_1961_fu_6171_p2 is absorbed into DSP add_ln703_3743_fu_37649575_p2.
DSP Report: Generating DSP add_ln703_3743_reg_37665600_reg, operation Mode is: PCIN+A''*(B:0x12f).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP add_ln703_3743_reg_37665600_reg.
DSP Report: register data_77_V_read_1_reg_37659072_reg is absorbed into DSP add_ln703_3743_reg_37665600_reg.
DSP Report: register add_ln703_3743_reg_37665600_reg is absorbed into DSP add_ln703_3743_reg_37665600_reg.
DSP Report: operator add_ln703_3743_fu_37649575_p2 is absorbed into DSP add_ln703_3743_reg_37665600_reg.
DSP Report: operator mul_ln1118_2043_fu_3315_p2 is absorbed into DSP add_ln703_3743_reg_37665600_reg.
DSP Report: Generating DSP mul_ln1118_2000_fu_5557_p2, operation Mode is: A''*(B:0x2d).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2000_fu_5557_p2.
DSP Report: register data_76_V_read_1_reg_37659089_reg is absorbed into DSP mul_ln1118_2000_fu_5557_p2.
DSP Report: operator mul_ln1118_2000_fu_5557_p2 is absorbed into DSP mul_ln1118_2000_fu_5557_p2.
DSP Report: Generating DSP add_ln703_2924_fu_37644545_p2, operation Mode is: PCIN+A''*(B:0x4c).
DSP Report: register data_101_V_read_int_reg_reg is absorbed into DSP add_ln703_2924_fu_37644545_p2.
DSP Report: register data_101_V_read_1_reg_37658674_reg is absorbed into DSP add_ln703_2924_fu_37644545_p2.
DSP Report: operator add_ln703_2924_fu_37644545_p2 is absorbed into DSP add_ln703_2924_fu_37644545_p2.
DSP Report: operator mul_ln1118_2672_fu_5800_p2 is absorbed into DSP add_ln703_2924_fu_37644545_p2.
DSP Report: Generating DSP add_ln703_2925_reg_37664730_reg, operation Mode is: C+A''*(B:0x67).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP add_ln703_2925_reg_37664730_reg.
DSP Report: register data_95_V_read_1_reg_37658772_reg is absorbed into DSP add_ln703_2925_reg_37664730_reg.
DSP Report: register add_ln703_2925_reg_37664730_reg is absorbed into DSP add_ln703_2925_reg_37664730_reg.
DSP Report: operator add_ln703_2925_fu_37644555_p2 is absorbed into DSP add_ln703_2925_reg_37664730_reg.
DSP Report: operator mul_ln1118_2508_fu_5060_p2 is absorbed into DSP add_ln703_2925_reg_37664730_reg.
DSP Report: Generating DSP mul_ln1118_2145_fu_4681_p2, operation Mode is: A''*(B:0x47).
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2145_fu_4681_p2.
DSP Report: register data_82_V_read_1_reg_37658986_reg is absorbed into DSP mul_ln1118_2145_fu_4681_p2.
DSP Report: operator mul_ln1118_2145_fu_4681_p2 is absorbed into DSP mul_ln1118_2145_fu_4681_p2.
DSP Report: Generating DSP add_ln703_2923_reg_37664725_reg, operation Mode is: PCIN+A''*(B:0x4e).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP add_ln703_2923_reg_37664725_reg.
DSP Report: register data_80_V_read_1_reg_37659018_reg is absorbed into DSP add_ln703_2923_reg_37664725_reg.
DSP Report: register add_ln703_2923_reg_37664725_reg is absorbed into DSP add_ln703_2923_reg_37664725_reg.
DSP Report: operator add_ln703_2923_fu_37644539_p2 is absorbed into DSP add_ln703_2923_reg_37664725_reg.
DSP Report: operator mul_ln1118_2101_fu_5909_p2 is absorbed into DSP add_ln703_2923_reg_37664725_reg.
DSP Report: Generating DSP mul_ln1118_2048_fu_3323_p2, operation Mode is: A''*(B:0x3ff0c).
DSP Report: register mul_ln1118_2048_fu_3323_p2 is absorbed into DSP mul_ln1118_2048_fu_3323_p2.
DSP Report: register mul_ln1118_2048_fu_3323_p2 is absorbed into DSP mul_ln1118_2048_fu_3323_p2.
DSP Report: operator mul_ln1118_2048_fu_3323_p2 is absorbed into DSP mul_ln1118_2048_fu_3323_p2.
DSP Report: Generating DSP mul_ln1118_2599_fu_4085_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_2599_fu_4085_p2 is absorbed into DSP mul_ln1118_2599_fu_4085_p2.
DSP Report: register mul_ln1118_2599_fu_4085_p2 is absorbed into DSP mul_ln1118_2599_fu_4085_p2.
DSP Report: operator mul_ln1118_2599_fu_4085_p2 is absorbed into DSP mul_ln1118_2599_fu_4085_p2.
DSP Report: Generating DSP mul_ln1118_2568_fu_3853_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_2568_fu_3853_p2 is absorbed into DSP mul_ln1118_2568_fu_3853_p2.
DSP Report: register mul_ln1118_2568_fu_3853_p2 is absorbed into DSP mul_ln1118_2568_fu_3853_p2.
DSP Report: operator mul_ln1118_2568_fu_3853_p2 is absorbed into DSP mul_ln1118_2568_fu_3853_p2.
DSP Report: Generating DSP mul_ln1118_2426_fu_4363_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_2426_fu_4363_p2 is absorbed into DSP mul_ln1118_2426_fu_4363_p2.
DSP Report: register mul_ln1118_2426_fu_4363_p2 is absorbed into DSP mul_ln1118_2426_fu_4363_p2.
DSP Report: operator mul_ln1118_2426_fu_4363_p2 is absorbed into DSP mul_ln1118_2426_fu_4363_p2.
DSP Report: Generating DSP mul_ln1118_2509_fu_4469_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_2509_fu_4469_p2 is absorbed into DSP mul_ln1118_2509_fu_4469_p2.
DSP Report: register mul_ln1118_2509_fu_4469_p2 is absorbed into DSP mul_ln1118_2509_fu_4469_p2.
DSP Report: operator mul_ln1118_2509_fu_4469_p2 is absorbed into DSP mul_ln1118_2509_fu_4469_p2.
DSP Report: Generating DSP mul_ln1118_2258_fu_6275_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_2258_fu_6275_p2 is absorbed into DSP mul_ln1118_2258_fu_6275_p2.
DSP Report: register mul_ln1118_2258_fu_6275_p2 is absorbed into DSP mul_ln1118_2258_fu_6275_p2.
DSP Report: operator mul_ln1118_2258_fu_6275_p2 is absorbed into DSP mul_ln1118_2258_fu_6275_p2.
DSP Report: Generating DSP mul_ln1118_2317_fu_3088_p2, operation Mode is: A''*(B:0x3ff9a).
DSP Report: register mul_ln1118_2317_fu_3088_p2 is absorbed into DSP mul_ln1118_2317_fu_3088_p2.
DSP Report: register mul_ln1118_2317_fu_3088_p2 is absorbed into DSP mul_ln1118_2317_fu_3088_p2.
DSP Report: operator mul_ln1118_2317_fu_3088_p2 is absorbed into DSP mul_ln1118_2317_fu_3088_p2.
DSP Report: Generating DSP mul_ln1118_2401_fu_4781_p2, operation Mode is: A''*(B:0x3ff73).
DSP Report: register mul_ln1118_2401_fu_4781_p2 is absorbed into DSP mul_ln1118_2401_fu_4781_p2.
DSP Report: register mul_ln1118_2401_fu_4781_p2 is absorbed into DSP mul_ln1118_2401_fu_4781_p2.
DSP Report: operator mul_ln1118_2401_fu_4781_p2 is absorbed into DSP mul_ln1118_2401_fu_4781_p2.
DSP Report: Generating DSP mul_ln1118_2622_fu_3020_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_2622_fu_3020_p2 is absorbed into DSP mul_ln1118_2622_fu_3020_p2.
DSP Report: register mul_ln1118_2622_fu_3020_p2 is absorbed into DSP mul_ln1118_2622_fu_3020_p2.
DSP Report: operator mul_ln1118_2622_fu_3020_p2 is absorbed into DSP mul_ln1118_2622_fu_3020_p2.
DSP Report: Generating DSP mul_ln1118_2479_fu_4241_p2, operation Mode is: A''*(B:0x69).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2479_fu_4241_p2.
DSP Report: register data_94_V_read_1_reg_37658786_reg is absorbed into DSP mul_ln1118_2479_fu_4241_p2.
DSP Report: operator mul_ln1118_2479_fu_4241_p2 is absorbed into DSP mul_ln1118_2479_fu_4241_p2.
DSP Report: Generating DSP add_ln703_2503_fu_37641991_p2, operation Mode is: C+A''*(B:0x3ffae).
DSP Report: register add_ln703_2503_fu_37641991_p2 is absorbed into DSP add_ln703_2503_fu_37641991_p2.
DSP Report: register add_ln703_2503_fu_37641991_p2 is absorbed into DSP add_ln703_2503_fu_37641991_p2.
DSP Report: operator add_ln703_2503_fu_37641991_p2 is absorbed into DSP add_ln703_2503_fu_37641991_p2.
DSP Report: operator mul_ln1118_2763_fu_6151_p2 is absorbed into DSP add_ln703_2503_fu_37641991_p2.
DSP Report: Generating DSP mul_ln1118_2511_fu_4233_p2, operation Mode is: A''*(B:0xcc).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2511_fu_4233_p2.
DSP Report: register data_95_V_read_1_reg_37658772_reg is absorbed into DSP mul_ln1118_2511_fu_4233_p2.
DSP Report: operator mul_ln1118_2511_fu_4233_p2 is absorbed into DSP mul_ln1118_2511_fu_4233_p2.
DSP Report: Generating DSP add_ln703_2502_reg_37664275_reg, operation Mode is: C+A''*(B:0x3ff4d).
DSP Report: register add_ln703_2502_reg_37664275_reg is absorbed into DSP add_ln703_2502_reg_37664275_reg.
DSP Report: register add_ln703_2502_reg_37664275_reg is absorbed into DSP add_ln703_2502_reg_37664275_reg.
DSP Report: register add_ln703_2502_reg_37664275_reg is absorbed into DSP add_ln703_2502_reg_37664275_reg.
DSP Report: operator add_ln703_2502_fu_37641985_p2 is absorbed into DSP add_ln703_2502_reg_37664275_reg.
DSP Report: operator mul_ln1118_2647_fu_3535_p2 is absorbed into DSP add_ln703_2502_reg_37664275_reg.
DSP Report: Generating DSP mul_ln1118_1584_fu_5496_p2, operation Mode is: A''*(B:0x43).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1584_fu_5496_p2.
DSP Report: register data_59_V_read_1_reg_37659360_reg is absorbed into DSP mul_ln1118_1584_fu_5496_p2.
DSP Report: operator mul_ln1118_1584_fu_5496_p2 is absorbed into DSP mul_ln1118_1584_fu_5496_p2.
DSP Report: Generating DSP add_ln703_1722_fu_37637189_p2, operation Mode is: PCIN+A''*(B:0x71).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_1722_fu_37637189_p2.
DSP Report: register data_45_V_read_1_reg_37659582_reg is absorbed into DSP add_ln703_1722_fu_37637189_p2.
DSP Report: operator add_ln703_1722_fu_37637189_p2 is absorbed into DSP add_ln703_1722_fu_37637189_p2.
DSP Report: operator mul_ln1118_1233_fu_3158_p2 is absorbed into DSP add_ln703_1722_fu_37637189_p2.
DSP Report: Generating DSP mul_ln1118_2029_fu_6394_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_2029_fu_6394_p2 is absorbed into DSP mul_ln1118_2029_fu_6394_p2.
DSP Report: register mul_ln1118_2029_fu_6394_p2 is absorbed into DSP mul_ln1118_2029_fu_6394_p2.
DSP Report: operator mul_ln1118_2029_fu_6394_p2 is absorbed into DSP mul_ln1118_2029_fu_6394_p2.
DSP Report: Generating DSP mul_ln1118_1098_fu_6323_p2, operation Mode is: A''*(B:0xb2).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1098_fu_6323_p2.
DSP Report: register data_40_V_read_1_reg_37659665_reg is absorbed into DSP mul_ln1118_1098_fu_6323_p2.
DSP Report: operator mul_ln1118_1098_fu_6323_p2 is absorbed into DSP mul_ln1118_1098_fu_6323_p2.
DSP Report: Generating DSP add_ln703_2029_fu_37639047_p2, operation Mode is: C+A''*(B:0x3ff29).
DSP Report: register add_ln703_2029_fu_37639047_p2 is absorbed into DSP add_ln703_2029_fu_37639047_p2.
DSP Report: register add_ln703_2029_fu_37639047_p2 is absorbed into DSP add_ln703_2029_fu_37639047_p2.
DSP Report: operator add_ln703_2029_fu_37639047_p2 is absorbed into DSP add_ln703_2029_fu_37639047_p2.
DSP Report: operator mul_ln1118_2259_fu_2853_p2 is absorbed into DSP add_ln703_2029_fu_37639047_p2.
DSP Report: Generating DSP mul_ln1118_2147_fu_3421_p2, operation Mode is: A''*(B:0x3ff46).
DSP Report: register mul_ln1118_2147_fu_3421_p2 is absorbed into DSP mul_ln1118_2147_fu_3421_p2.
DSP Report: register mul_ln1118_2147_fu_3421_p2 is absorbed into DSP mul_ln1118_2147_fu_3421_p2.
DSP Report: operator mul_ln1118_2147_fu_3421_p2 is absorbed into DSP mul_ln1118_2147_fu_3421_p2.
DSP Report: Generating DSP mul_ln1118_1917_fu_5474_p2, operation Mode is: A''*(B:0x3ff62).
DSP Report: register mul_ln1118_1917_fu_5474_p2 is absorbed into DSP mul_ln1118_1917_fu_5474_p2.
DSP Report: register mul_ln1118_1917_fu_5474_p2 is absorbed into DSP mul_ln1118_1917_fu_5474_p2.
DSP Report: operator mul_ln1118_1917_fu_5474_p2 is absorbed into DSP mul_ln1118_1917_fu_5474_p2.
DSP Report: Generating DSP mul_ln1118_2545_fu_5819_p2, operation Mode is: A''*(B:0x17).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2545_fu_5819_p2.
DSP Report: register data_96_V_read_1_reg_37658756_reg is absorbed into DSP mul_ln1118_2545_fu_5819_p2.
DSP Report: operator mul_ln1118_2545_fu_5819_p2 is absorbed into DSP mul_ln1118_2545_fu_5819_p2.
DSP Report: Generating DSP add_ln703_3325_fu_37646999_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3325_fu_37646999_p2 is absorbed into DSP add_ln703_3325_fu_37646999_p2.
DSP Report: register add_ln703_3325_fu_37646999_p2 is absorbed into DSP add_ln703_3325_fu_37646999_p2.
DSP Report: register add_ln703_3325_fu_37646999_p2 is absorbed into DSP add_ln703_3325_fu_37646999_p2.
DSP Report: register add_ln703_3325_fu_37646999_p2 is absorbed into DSP add_ln703_3325_fu_37646999_p2.
DSP Report: register data_92_V_read_1_reg_37658821_reg is absorbed into DSP add_ln703_3325_fu_37646999_p2.
DSP Report: operator add_ln703_3325_fu_37646999_p2 is absorbed into DSP add_ln703_3325_fu_37646999_p2.
DSP Report: Generating DSP add_ln703_3326_fu_37647009_p2, operation Mode is: C+A''*(B:0x1b).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP add_ln703_3326_fu_37647009_p2.
DSP Report: register data_91_V_read_1_reg_37658840_reg is absorbed into DSP add_ln703_3326_fu_37647009_p2.
DSP Report: operator add_ln703_3326_fu_37647009_p2 is absorbed into DSP add_ln703_3326_fu_37647009_p2.
DSP Report: operator mul_ln1118_2406_fu_6076_p2 is absorbed into DSP add_ln703_3326_fu_37647009_p2.
DSP Report: Generating DSP mul_ln1118_2209_fu_4290_p2, operation Mode is: A''*(B:0x1d).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2209_fu_4290_p2.
DSP Report: register data_84_V_read_1_reg_37658951_reg is absorbed into DSP mul_ln1118_2209_fu_4290_p2.
DSP Report: operator mul_ln1118_2209_fu_4290_p2 is absorbed into DSP mul_ln1118_2209_fu_4290_p2.
DSP Report: Generating DSP add_ln703_3322_fu_37646983_p2, operation Mode is: C+A''*(B:0x3ffe7).
DSP Report: register add_ln703_3322_fu_37646983_p2 is absorbed into DSP add_ln703_3322_fu_37646983_p2.
DSP Report: register add_ln703_3322_fu_37646983_p2 is absorbed into DSP add_ln703_3322_fu_37646983_p2.
DSP Report: operator add_ln703_3322_fu_37646983_p2 is absorbed into DSP add_ln703_3322_fu_37646983_p2.
DSP Report: operator mul_ln1118_2767_fu_3719_p2 is absorbed into DSP add_ln703_3322_fu_37646983_p2.
DSP Report: Generating DSP add_ln703_3323_reg_37665150_reg, operation Mode is: C+A''*(B:0x2a).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP add_ln703_3323_reg_37665150_reg.
DSP Report: register data_103_V_read_1_reg_37658644_reg is absorbed into DSP add_ln703_3323_reg_37665150_reg.
DSP Report: register add_ln703_3323_reg_37665150_reg is absorbed into DSP add_ln703_3323_reg_37665150_reg.
DSP Report: operator add_ln703_3323_fu_37646993_p2 is absorbed into DSP add_ln703_3323_reg_37665150_reg.
DSP Report: operator mul_ln1118_2747_fu_2904_p2 is absorbed into DSP add_ln703_3323_reg_37665150_reg.
DSP Report: Generating DSP mul_ln1118_2683_fu_4555_p2, operation Mode is: A''*(B:0x29).
DSP Report: register data_101_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2683_fu_4555_p2.
DSP Report: register data_101_V_read_1_reg_37658674_reg is absorbed into DSP mul_ln1118_2683_fu_4555_p2.
DSP Report: operator mul_ln1118_2683_fu_4555_p2 is absorbed into DSP mul_ln1118_2683_fu_4555_p2.
DSP Report: Generating DSP add_ln703_3321_fu_37646977_p2, operation Mode is: PCIN+A''*(B:0x2f).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP add_ln703_3321_fu_37646977_p2.
DSP Report: register data_87_V_read_1_reg_37658905_reg is absorbed into DSP add_ln703_3321_fu_37646977_p2.
DSP Report: operator add_ln703_3321_fu_37646977_p2 is absorbed into DSP add_ln703_3321_fu_37646977_p2.
DSP Report: operator mul_ln1118_2295_fu_4943_p2 is absorbed into DSP add_ln703_3321_fu_37646977_p2.
DSP Report: Generating DSP add_ln703_3321_reg_37665145_reg, operation Mode is: PCIN+A''*(B:0x3b).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP add_ln703_3321_reg_37665145_reg.
DSP Report: register data_95_V_read_1_reg_37658772_reg is absorbed into DSP add_ln703_3321_reg_37665145_reg.
DSP Report: register add_ln703_3321_reg_37665145_reg is absorbed into DSP add_ln703_3321_reg_37665145_reg.
DSP Report: operator add_ln703_3321_fu_37646977_p2 is absorbed into DSP add_ln703_3321_reg_37665145_reg.
DSP Report: operator mul_ln1118_2517_fu_4610_p2 is absorbed into DSP add_ln703_3321_reg_37665145_reg.
DSP Report: Generating DSP mul_ln1118_2325_fu_5433_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_2325_fu_5433_p2 is absorbed into DSP mul_ln1118_2325_fu_5433_p2.
DSP Report: register mul_ln1118_2325_fu_5433_p2 is absorbed into DSP mul_ln1118_2325_fu_5433_p2.
DSP Report: operator mul_ln1118_2325_fu_5433_p2 is absorbed into DSP mul_ln1118_2325_fu_5433_p2.
DSP Report: Generating DSP mul_ln1118_2485_fu_3452_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_2485_fu_3452_p2 is absorbed into DSP mul_ln1118_2485_fu_3452_p2.
DSP Report: register mul_ln1118_2485_fu_3452_p2 is absorbed into DSP mul_ln1118_2485_fu_3452_p2.
DSP Report: operator mul_ln1118_2485_fu_3452_p2 is absorbed into DSP mul_ln1118_2485_fu_3452_p2.
DSP Report: Generating DSP add_ln703_3316_fu_37646945_p2, operation Mode is: C+A''*(B:0x23).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP add_ln703_3316_fu_37646945_p2.
DSP Report: register data_86_V_read_1_reg_37658921_reg is absorbed into DSP add_ln703_3316_fu_37646945_p2.
DSP Report: operator add_ln703_3316_fu_37646945_p2 is absorbed into DSP add_ln703_3316_fu_37646945_p2.
DSP Report: operator mul_ln1118_2266_fu_4786_p2 is absorbed into DSP add_ln703_3316_fu_37646945_p2.
DSP Report: Generating DSP mul_ln1118_2715_fu_5384_p2, operation Mode is: A''*(B:0x53).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2715_fu_5384_p2.
DSP Report: register data_102_V_read_1_reg_37658661_reg is absorbed into DSP mul_ln1118_2715_fu_5384_p2.
DSP Report: operator mul_ln1118_2715_fu_5384_p2 is absorbed into DSP mul_ln1118_2715_fu_5384_p2.
DSP Report: Generating DSP add_ln703_3313_fu_37646919_p2, operation Mode is: PCIN+A''*(B:0x49).
DSP Report: register data_89_V_read_int_reg_reg is absorbed into DSP add_ln703_3313_fu_37646919_p2.
DSP Report: register data_89_V_read_1_reg_37658876_reg is absorbed into DSP add_ln703_3313_fu_37646919_p2.
DSP Report: operator add_ln703_3313_fu_37646919_p2 is absorbed into DSP add_ln703_3313_fu_37646919_p2.
DSP Report: operator mul_ln1118_2350_fu_4716_p2 is absorbed into DSP add_ln703_3313_fu_37646919_p2.
DSP Report: Generating DSP mul_ln1118_2628_fu_6257_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_2628_fu_6257_p2 is absorbed into DSP mul_ln1118_2628_fu_6257_p2.
DSP Report: register mul_ln1118_2628_fu_6257_p2 is absorbed into DSP mul_ln1118_2628_fu_6257_p2.
DSP Report: operator mul_ln1118_2628_fu_6257_p2 is absorbed into DSP mul_ln1118_2628_fu_6257_p2.
DSP Report: Generating DSP mul_ln1118_2286_fu_3168_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_2286_fu_3168_p2 is absorbed into DSP mul_ln1118_2286_fu_3168_p2.
DSP Report: register mul_ln1118_2286_fu_3168_p2 is absorbed into DSP mul_ln1118_2286_fu_3168_p2.
DSP Report: operator mul_ln1118_2286_fu_3168_p2 is absorbed into DSP mul_ln1118_2286_fu_3168_p2.
DSP Report: Generating DSP mul_ln1118_2477_fu_6564_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_2477_fu_6564_p2 is absorbed into DSP mul_ln1118_2477_fu_6564_p2.
DSP Report: register mul_ln1118_2477_fu_6564_p2 is absorbed into DSP mul_ln1118_2477_fu_6564_p2.
DSP Report: operator mul_ln1118_2477_fu_6564_p2 is absorbed into DSP mul_ln1118_2477_fu_6564_p2.
DSP Report: Generating DSP mul_ln1118_2399_fu_2874_p2, operation Mode is: A''*(B:0x27).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2399_fu_2874_p2.
DSP Report: register data_91_V_read_1_reg_37658840_reg is absorbed into DSP mul_ln1118_2399_fu_2874_p2.
DSP Report: operator mul_ln1118_2399_fu_2874_p2 is absorbed into DSP mul_ln1118_2399_fu_2874_p2.
DSP Report: Generating DSP add_ln703_2956_fu_37644739_p2, operation Mode is: PCIN+A''*(B:0x26).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP add_ln703_2956_fu_37644739_p2.
DSP Report: register data_84_V_read_1_reg_37658951_reg is absorbed into DSP add_ln703_2956_fu_37644739_p2.
DSP Report: operator add_ln703_2956_fu_37644739_p2 is absorbed into DSP add_ln703_2956_fu_37644739_p2.
DSP Report: operator mul_ln1118_2202_fu_4835_p2 is absorbed into DSP add_ln703_2956_fu_37644739_p2.
DSP Report: Generating DSP mul_ln1118_2847_fu_6084_p2, operation Mode is: A''*(B:0x6a).
DSP Report: register data_107_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2847_fu_6084_p2.
DSP Report: register data_107_V_read_1_reg_37658578_reg is absorbed into DSP mul_ln1118_2847_fu_6084_p2.
DSP Report: operator mul_ln1118_2847_fu_6084_p2 is absorbed into DSP mul_ln1118_2847_fu_6084_p2.
DSP Report: Generating DSP add_ln703_2950_fu_37644687_p2, operation Mode is: PCIN+A''*(B:0x45).
DSP Report: register data_101_V_read_int_reg_reg is absorbed into DSP add_ln703_2950_fu_37644687_p2.
DSP Report: register data_101_V_read_1_reg_37658674_reg is absorbed into DSP add_ln703_2950_fu_37644687_p2.
DSP Report: operator add_ln703_2950_fu_37644687_p2 is absorbed into DSP add_ln703_2950_fu_37644687_p2.
DSP Report: operator mul_ln1118_2673_fu_4975_p2 is absorbed into DSP add_ln703_2950_fu_37644687_p2.
DSP Report: Generating DSP sub_ln703_8_fu_37644677_p2, operation Mode is: -C'+A''*(B:0x57)+1-1.
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP sub_ln703_8_fu_37644677_p2.
DSP Report: register sub_ln703_8_fu_37644677_p2 is absorbed into DSP sub_ln703_8_fu_37644677_p2.
DSP Report: register data_77_V_read_1_reg_37659072_reg is absorbed into DSP sub_ln703_8_fu_37644677_p2.
DSP Report: operator sub_ln703_8_fu_37644677_p2 is absorbed into DSP sub_ln703_8_fu_37644677_p2.
DSP Report: operator mul_ln1118_2028_fu_4075_p2 is absorbed into DSP sub_ln703_8_fu_37644677_p2.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Debug: swapped A/B pins for adder 0x5c449390
DSP Report: Generating DSP mul_ln1118_1724_fu_4184_p2, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_ln1118_1724_fu_4184_p2 is absorbed into DSP mul_ln1118_1724_fu_4184_p2.
DSP Report: register mul_ln1118_1724_fu_4184_p2 is absorbed into DSP mul_ln1118_1724_fu_4184_p2.
DSP Report: operator mul_ln1118_1724_fu_4184_p2 is absorbed into DSP mul_ln1118_1724_fu_4184_p2.
DSP Report: Generating DSP mul_ln1118_1889_fu_6198_p2, operation Mode is: A''*(B:0x27).
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1889_fu_6198_p2.
DSP Report: register zext_ln1118_1431_reg_37660927_reg is absorbed into DSP mul_ln1118_1889_fu_6198_p2.
DSP Report: operator mul_ln1118_1889_fu_6198_p2 is absorbed into DSP mul_ln1118_1889_fu_6198_p2.
DSP Report: Generating DSP add_ln703_2146_fu_37639772_p2, operation Mode is: PCIN+A''*(B:0x2b).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP add_ln703_2146_fu_37639772_p2.
DSP Report: register data_63_V_read_1_reg_37659295_reg is absorbed into DSP add_ln703_2146_fu_37639772_p2.
DSP Report: operator add_ln703_2146_fu_37639772_p2 is absorbed into DSP add_ln703_2146_fu_37639772_p2.
DSP Report: operator mul_ln1118_1671_fu_4819_p2 is absorbed into DSP add_ln703_2146_fu_37639772_p2.
DSP Report: Generating DSP mul_ln1118_1543_fu_2865_p2, operation Mode is: A''*(B:0xbc).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1543_fu_2865_p2.
DSP Report: register data_58_V_read_1_reg_37659377_reg is absorbed into DSP mul_ln1118_1543_fu_2865_p2.
DSP Report: operator mul_ln1118_1543_fu_2865_p2 is absorbed into DSP mul_ln1118_1543_fu_2865_p2.
DSP Report: Generating DSP add_ln703_2076_fu_37639346_p2, operation Mode is: C+A''*(B:0x3ff5b).
DSP Report: register add_ln703_2076_fu_37639346_p2 is absorbed into DSP add_ln703_2076_fu_37639346_p2.
DSP Report: register add_ln703_2076_fu_37639346_p2 is absorbed into DSP add_ln703_2076_fu_37639346_p2.
DSP Report: operator add_ln703_2076_fu_37639346_p2 is absorbed into DSP add_ln703_2076_fu_37639346_p2.
DSP Report: operator mul_ln1118_2363_fu_3907_p2 is absorbed into DSP add_ln703_2076_fu_37639346_p2.
DSP Report: Generating DSP mul_ln1118_2533_fu_4661_p2, operation Mode is: A''*(B:0x5b).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2533_fu_4661_p2.
DSP Report: register data_96_V_read_1_reg_37658756_reg is absorbed into DSP mul_ln1118_2533_fu_4661_p2.
DSP Report: operator mul_ln1118_2533_fu_4661_p2 is absorbed into DSP mul_ln1118_2533_fu_4661_p2.
DSP Report: Generating DSP add_ln703_2707_fu_37643188_p2, operation Mode is: PCIN+A''*(B:0x43).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP add_ln703_2707_fu_37643188_p2.
DSP Report: register data_105_V_read_1_reg_37658612_reg is absorbed into DSP add_ln703_2707_fu_37643188_p2.
DSP Report: operator add_ln703_2707_fu_37643188_p2 is absorbed into DSP add_ln703_2707_fu_37643188_p2.
DSP Report: operator mul_ln1118_2786_fu_4018_p2 is absorbed into DSP add_ln703_2707_fu_37643188_p2.
DSP Report: Generating DSP mul_ln1118_2668_fu_5794_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_2668_fu_5794_p2 is absorbed into DSP mul_ln1118_2668_fu_5794_p2.
DSP Report: register mul_ln1118_2668_fu_5794_p2 is absorbed into DSP mul_ln1118_2668_fu_5794_p2.
DSP Report: operator mul_ln1118_2668_fu_5794_p2 is absorbed into DSP mul_ln1118_2668_fu_5794_p2.
DSP Report: Generating DSP mul_ln1118_1609_fu_3187_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_1609_fu_3187_p2 is absorbed into DSP mul_ln1118_1609_fu_3187_p2.
DSP Report: register mul_ln1118_1609_fu_3187_p2 is absorbed into DSP mul_ln1118_1609_fu_3187_p2.
DSP Report: operator mul_ln1118_1609_fu_3187_p2 is absorbed into DSP mul_ln1118_1609_fu_3187_p2.
DSP Report: Generating DSP mul_ln1118_1968_fu_6375_p2, operation Mode is: A''*(B:0xb5).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1968_fu_6375_p2.
DSP Report: register data_75_V_read_1_reg_37659104_reg is absorbed into DSP mul_ln1118_1968_fu_6375_p2.
DSP Report: operator mul_ln1118_1968_fu_6375_p2 is absorbed into DSP mul_ln1118_1968_fu_6375_p2.
DSP Report: Generating DSP mul_ln1118_1659_fu_4572_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_1659_fu_4572_p2 is absorbed into DSP mul_ln1118_1659_fu_4572_p2.
DSP Report: register mul_ln1118_1659_fu_4572_p2 is absorbed into DSP mul_ln1118_1659_fu_4572_p2.
DSP Report: operator mul_ln1118_1659_fu_4572_p2 is absorbed into DSP mul_ln1118_1659_fu_4572_p2.
DSP Report: Generating DSP mul_ln1118_1570_fu_5724_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_1570_fu_5724_p2 is absorbed into DSP mul_ln1118_1570_fu_5724_p2.
DSP Report: register mul_ln1118_1570_fu_5724_p2 is absorbed into DSP mul_ln1118_1570_fu_5724_p2.
DSP Report: operator mul_ln1118_1570_fu_5724_p2 is absorbed into DSP mul_ln1118_1570_fu_5724_p2.
DSP Report: Generating DSP mul_ln1118_2473_fu_4234_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_2473_fu_4234_p2 is absorbed into DSP mul_ln1118_2473_fu_4234_p2.
DSP Report: register mul_ln1118_2473_fu_4234_p2 is absorbed into DSP mul_ln1118_2473_fu_4234_p2.
DSP Report: operator mul_ln1118_2473_fu_4234_p2 is absorbed into DSP mul_ln1118_2473_fu_4234_p2.
DSP Report: Generating DSP add_ln703_2698_fu_37643130_p2, operation Mode is: -C'+(A2*(B:0x16))'+1-1.
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP add_ln703_2698_fu_37643130_p2.
DSP Report: register add_ln703_2698_fu_37643130_p2 is absorbed into DSP add_ln703_2698_fu_37643130_p2.
DSP Report: register mul_ln1118_2503_reg_11452970_reg is absorbed into DSP add_ln703_2698_fu_37643130_p2.
DSP Report: operator add_ln703_2698_fu_37643130_p2 is absorbed into DSP add_ln703_2698_fu_37643130_p2.
DSP Report: operator mul_ln1118_2503_fu_5320_p2 is absorbed into DSP add_ln703_2698_fu_37643130_p2.
DSP Report: Generating DSP mul_ln1118_2166_fu_3079_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_2166_fu_3079_p2 is absorbed into DSP mul_ln1118_2166_fu_3079_p2.
DSP Report: register mul_ln1118_2166_fu_3079_p2 is absorbed into DSP mul_ln1118_2166_fu_3079_p2.
DSP Report: operator mul_ln1118_2166_fu_3079_p2 is absorbed into DSP mul_ln1118_2166_fu_3079_p2.
DSP Report: Generating DSP mul_ln1118_2311_fu_4841_p2, operation Mode is: A''*(B:0x66).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2311_fu_4841_p2.
DSP Report: register data_88_V_read_1_reg_37658891_reg is absorbed into DSP mul_ln1118_2311_fu_4841_p2.
DSP Report: operator mul_ln1118_2311_fu_4841_p2 is absorbed into DSP mul_ln1118_2311_fu_4841_p2.
DSP Report: Generating DSP add_ln703_2692_fu_37643082_p2, operation Mode is: C+A''*(B:0x3ffbb).
DSP Report: register add_ln703_2692_fu_37643082_p2 is absorbed into DSP add_ln703_2692_fu_37643082_p2.
DSP Report: register add_ln703_2692_fu_37643082_p2 is absorbed into DSP add_ln703_2692_fu_37643082_p2.
DSP Report: operator add_ln703_2692_fu_37643082_p2 is absorbed into DSP add_ln703_2692_fu_37643082_p2.
DSP Report: operator mul_ln1118_2785_fu_3240_p2 is absorbed into DSP add_ln703_2692_fu_37643082_p2.
DSP Report: Generating DSP mul_ln1118_2226_fu_6531_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_2226_fu_6531_p2 is absorbed into DSP mul_ln1118_2226_fu_6531_p2.
DSP Report: register mul_ln1118_2226_fu_6531_p2 is absorbed into DSP mul_ln1118_2226_fu_6531_p2.
DSP Report: operator mul_ln1118_2226_fu_6531_p2 is absorbed into DSP mul_ln1118_2226_fu_6531_p2.
DSP Report: Generating DSP mul_ln1118_2844_fu_5839_p2, operation Mode is: A''*(B:0xac).
DSP Report: register data_107_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2844_fu_5839_p2.
DSP Report: register data_107_V_read_1_reg_37658578_reg is absorbed into DSP mul_ln1118_2844_fu_5839_p2.
DSP Report: operator mul_ln1118_2844_fu_5839_p2 is absorbed into DSP mul_ln1118_2844_fu_5839_p2.
DSP Report: Generating DSP add_ln703_2690_fu_37643066_p2, operation Mode is: PCIN+A''*(B:0xac).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP add_ln703_2690_fu_37643066_p2.
DSP Report: register data_92_V_read_1_reg_37658821_reg is absorbed into DSP add_ln703_2690_fu_37643066_p2.
DSP Report: operator add_ln703_2690_fu_37643066_p2 is absorbed into DSP add_ln703_2690_fu_37643066_p2.
DSP Report: operator mul_ln1118_2421_fu_6062_p2 is absorbed into DSP add_ln703_2690_fu_37643066_p2.
DSP Report: Generating DSP add_ln703_2690_fu_37643066_p2, operation Mode is: PCIN+A''*(B:0xaf).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP add_ln703_2690_fu_37643066_p2.
DSP Report: register data_99_V_read_1_reg_37658705_reg is absorbed into DSP add_ln703_2690_fu_37643066_p2.
DSP Report: operator add_ln703_2690_fu_37643066_p2 is absorbed into DSP add_ln703_2690_fu_37643066_p2.
DSP Report: operator mul_ln1118_2618_fu_3015_p2 is absorbed into DSP add_ln703_2690_fu_37643066_p2.
DSP Report: Generating DSP mul_ln1118_2640_fu_4594_p2, operation Mode is: A''*(B:0x5b).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2640_fu_4594_p2.
DSP Report: register data_100_V_read_1_reg_37658688_reg is absorbed into DSP mul_ln1118_2640_fu_4594_p2.
DSP Report: operator mul_ln1118_2640_fu_4594_p2 is absorbed into DSP mul_ln1118_2640_fu_4594_p2.
DSP Report: Generating DSP add_ln703_3387_fu_37647317_p2, operation Mode is: PCIN+A''*(B:0x55).
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP add_ln703_3387_fu_37647317_p2.
DSP Report: register data_104_V_read_1_reg_37658626_reg is absorbed into DSP add_ln703_3387_fu_37647317_p2.
DSP Report: operator add_ln703_3387_fu_37647317_p2 is absorbed into DSP add_ln703_3387_fu_37647317_p2.
DSP Report: operator mul_ln1118_2769_fu_3112_p2 is absorbed into DSP add_ln703_3387_fu_37647317_p2.
DSP Report: Generating DSP mul_ln1118_2487_fu_5028_p2, operation Mode is: A''*(B:0x35).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2487_fu_5028_p2.
DSP Report: register data_94_V_read_1_reg_37658786_reg is absorbed into DSP mul_ln1118_2487_fu_5028_p2.
DSP Report: operator mul_ln1118_2487_fu_5028_p2 is absorbed into DSP mul_ln1118_2487_fu_5028_p2.
DSP Report: Generating DSP add_ln703_3386_fu_37647307_p2, operation Mode is: PCIN+A:B''+C'.
DSP Report: register add_ln703_3386_fu_37647307_p2 is absorbed into DSP add_ln703_3386_fu_37647307_p2.
DSP Report: register add_ln703_3386_fu_37647307_p2 is absorbed into DSP add_ln703_3386_fu_37647307_p2.
DSP Report: register add_ln703_3386_fu_37647307_p2 is absorbed into DSP add_ln703_3386_fu_37647307_p2.
DSP Report: operator add_ln703_3386_fu_37647307_p2 is absorbed into DSP add_ln703_3386_fu_37647307_p2.
DSP Report: Generating DSP add_ln703_3387_reg_37665240_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_3387_reg_37665240_reg is absorbed into DSP add_ln703_3387_reg_37665240_reg.
DSP Report: operator add_ln703_3387_fu_37647317_p2 is absorbed into DSP add_ln703_3387_reg_37665240_reg.
DSP Report: Generating DSP mul_ln1118_1491_fu_4128_p2, operation Mode is: A''*(B:0x17).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1491_fu_4128_p2.
DSP Report: register data_56_V_read_1_reg_37659414_reg is absorbed into DSP mul_ln1118_1491_fu_4128_p2.
DSP Report: operator mul_ln1118_1491_fu_4128_p2 is absorbed into DSP mul_ln1118_1491_fu_4128_p2.
DSP Report: Generating DSP add_ln703_2096_fu_37639470_p2, operation Mode is: PCIN+A''*(B:0x35).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_2096_fu_37639470_p2.
DSP Report: register data_73_V_read_1_reg_37659130_reg is absorbed into DSP add_ln703_2096_fu_37639470_p2.
DSP Report: operator add_ln703_2096_fu_37639470_p2 is absorbed into DSP add_ln703_2096_fu_37639470_p2.
DSP Report: operator mul_ln1118_1910_fu_4223_p2 is absorbed into DSP add_ln703_2096_fu_37639470_p2.
DSP Report: Generating DSP add_ln703_2096_fu_37639470_p2, operation Mode is: PCIN+A''*(B:0x2d).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP add_ln703_2096_fu_37639470_p2.
DSP Report: register data_85_V_read_1_reg_37658934_reg is absorbed into DSP add_ln703_2096_fu_37639470_p2.
DSP Report: operator add_ln703_2096_fu_37639470_p2 is absorbed into DSP add_ln703_2096_fu_37639470_p2.
DSP Report: operator mul_ln1118_2223_fu_4862_p2 is absorbed into DSP add_ln703_2096_fu_37639470_p2.
DSP Report: Generating DSP mul_ln1118_2245_fu_2775_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_2245_fu_2775_p2 is absorbed into DSP mul_ln1118_2245_fu_2775_p2.
DSP Report: register mul_ln1118_2245_fu_2775_p2 is absorbed into DSP mul_ln1118_2245_fu_2775_p2.
DSP Report: operator mul_ln1118_2245_fu_2775_p2 is absorbed into DSP mul_ln1118_2245_fu_2775_p2.
DSP Report: Generating DSP mul_ln1118_2442_fu_3010_p2, operation Mode is: A''*(B:0x61).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2442_fu_3010_p2.
DSP Report: register data_92_V_read_1_reg_37658821_reg is absorbed into DSP mul_ln1118_2442_fu_3010_p2.
DSP Report: operator mul_ln1118_2442_fu_3010_p2 is absorbed into DSP mul_ln1118_2442_fu_3010_p2.
DSP Report: Generating DSP add_ln703_3690_fu_37649275_p2, operation Mode is: C+A''*(B:0x3ffa9).
DSP Report: register add_ln703_3690_fu_37649275_p2 is absorbed into DSP add_ln703_3690_fu_37649275_p2.
DSP Report: register add_ln703_3690_fu_37649275_p2 is absorbed into DSP add_ln703_3690_fu_37649275_p2.
DSP Report: operator add_ln703_3690_fu_37649275_p2 is absorbed into DSP add_ln703_3690_fu_37649275_p2.
DSP Report: operator mul_ln1118_2467_fu_5775_p2 is absorbed into DSP add_ln703_3690_fu_37649275_p2.
DSP Report: Generating DSP mul_ln1118_2330_fu_3877_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_2330_fu_3877_p2 is absorbed into DSP mul_ln1118_2330_fu_3877_p2.
DSP Report: register mul_ln1118_2330_fu_3877_p2 is absorbed into DSP mul_ln1118_2330_fu_3877_p2.
DSP Report: operator mul_ln1118_2330_fu_3877_p2 is absorbed into DSP mul_ln1118_2330_fu_3877_p2.
DSP Report: Generating DSP mul_ln1118_1142_fu_3151_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_1142_fu_3151_p2 is absorbed into DSP mul_ln1118_1142_fu_3151_p2.
DSP Report: register mul_ln1118_1142_fu_3151_p2 is absorbed into DSP mul_ln1118_1142_fu_3151_p2.
DSP Report: operator mul_ln1118_1142_fu_3151_p2 is absorbed into DSP mul_ln1118_1142_fu_3151_p2.
DSP Report: Generating DSP add_ln703_2440_fu_37641625_p2, operation Mode is: C+A''*(B:0x2e).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP add_ln703_2440_fu_37641625_p2.
DSP Report: register data_95_V_read_1_reg_37658772_reg is absorbed into DSP add_ln703_2440_fu_37641625_p2.
DSP Report: operator add_ln703_2440_fu_37641625_p2 is absorbed into DSP add_ln703_2440_fu_37641625_p2.
DSP Report: operator mul_ln1118_2504_fu_4629_p2 is absorbed into DSP add_ln703_2440_fu_37641625_p2.
DSP Report: Generating DSP mul_ln1118_1910_fu_4223_p2, operation Mode is: A''*(B:0x35).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1910_fu_4223_p2.
DSP Report: register data_73_V_read_1_reg_37659130_reg is absorbed into DSP mul_ln1118_1910_fu_4223_p2.
DSP Report: operator mul_ln1118_1910_fu_4223_p2 is absorbed into DSP mul_ln1118_1910_fu_4223_p2.
DSP Report: Generating DSP add_ln703_2438_fu_37641619_p2, operation Mode is: PCIN+A''*(B:0x36).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP add_ln703_2438_fu_37641619_p2.
DSP Report: register zext_ln1118_1821_reg_37660975_reg is absorbed into DSP add_ln703_2438_fu_37641619_p2.
DSP Report: operator add_ln703_2438_fu_37641619_p2 is absorbed into DSP add_ln703_2438_fu_37641619_p2.
DSP Report: operator mul_ln1118_2474_fu_3441_p2 is absorbed into DSP add_ln703_2438_fu_37641619_p2.
DSP Report: Generating DSP add_ln703_2438_fu_37641619_p2, operation Mode is: PCIN+A''*(B:0x2d).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP add_ln703_2438_fu_37641619_p2.
DSP Report: register data_66_V_read_1_reg_37659244_reg is absorbed into DSP add_ln703_2438_fu_37641619_p2.
DSP Report: operator add_ln703_2438_fu_37641619_p2 is absorbed into DSP add_ln703_2438_fu_37641619_p2.
DSP Report: operator mul_ln1118_1736_fu_4295_p2 is absorbed into DSP add_ln703_2438_fu_37641619_p2.
DSP Report: Generating DSP add_ln703_2438_reg_37664205_reg, operation Mode is: PCIN+A''*(B:0x2e).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP add_ln703_2438_reg_37664205_reg.
DSP Report: register data_86_V_read_1_reg_37658921_reg is absorbed into DSP add_ln703_2438_reg_37664205_reg.
DSP Report: register add_ln703_2438_reg_37664205_reg is absorbed into DSP add_ln703_2438_reg_37664205_reg.
DSP Report: operator add_ln703_2438_fu_37641619_p2 is absorbed into DSP add_ln703_2438_reg_37664205_reg.
DSP Report: operator mul_ln1118_2254_fu_3277_p2 is absorbed into DSP add_ln703_2438_reg_37664205_reg.
DSP Report: Generating DSP mul_ln1118_1547_fu_5161_p2, operation Mode is: A''*(B:0x27).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1547_fu_5161_p2.
DSP Report: register data_58_V_read_1_reg_37659377_reg is absorbed into DSP mul_ln1118_1547_fu_5161_p2.
DSP Report: operator mul_ln1118_1547_fu_5161_p2 is absorbed into DSP mul_ln1118_1547_fu_5161_p2.
DSP Report: Generating DSP add_ln703_2434_fu_37641583_p2, operation Mode is: C+A''*(B:0x3ffd7).
DSP Report: register add_ln703_2434_fu_37641583_p2 is absorbed into DSP add_ln703_2434_fu_37641583_p2.
DSP Report: register add_ln703_2434_fu_37641583_p2 is absorbed into DSP add_ln703_2434_fu_37641583_p2.
DSP Report: operator add_ln703_2434_fu_37641583_p2 is absorbed into DSP add_ln703_2434_fu_37641583_p2.
DSP Report: operator mul_ln1118_2451_fu_6030_p2 is absorbed into DSP add_ln703_2434_fu_37641583_p2.
DSP Report: Generating DSP mul_ln1118_1762_fu_3894_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_1762_fu_3894_p2 is absorbed into DSP mul_ln1118_1762_fu_3894_p2.
DSP Report: register mul_ln1118_1762_fu_3894_p2 is absorbed into DSP mul_ln1118_1762_fu_3894_p2.
DSP Report: operator mul_ln1118_1762_fu_3894_p2 is absorbed into DSP mul_ln1118_1762_fu_3894_p2.
DSP Report: Generating DSP add_ln703_3369_fu_37647233_p2, operation Mode is: -C'+A''*(B:0x1a)+1-1.
DSP Report: register data_89_V_read_int_reg_reg is absorbed into DSP add_ln703_3369_fu_37647233_p2.
DSP Report: register data_89_V_read_1_reg_37658876_reg is absorbed into DSP add_ln703_3369_fu_37647233_p2.
DSP Report: register add_ln703_3369_fu_37647233_p2 is absorbed into DSP add_ln703_3369_fu_37647233_p2.
DSP Report: operator add_ln703_3369_fu_37647233_p2 is absorbed into DSP add_ln703_3369_fu_37647233_p2.
DSP Report: operator mul_ln1118_2351_fu_4717_p2 is absorbed into DSP add_ln703_3369_fu_37647233_p2.
DSP Report: Generating DSP mul_ln1118_2335_fu_5444_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_2335_fu_5444_p2 is absorbed into DSP mul_ln1118_2335_fu_5444_p2.
DSP Report: register mul_ln1118_2335_fu_5444_p2 is absorbed into DSP mul_ln1118_2335_fu_5444_p2.
DSP Report: operator mul_ln1118_2335_fu_5444_p2 is absorbed into DSP mul_ln1118_2335_fu_5444_p2.
DSP Report: Generating DSP mul_ln1118_1606_fu_6280_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_1606_fu_6280_p2 is absorbed into DSP mul_ln1118_1606_fu_6280_p2.
DSP Report: register mul_ln1118_1606_fu_6280_p2 is absorbed into DSP mul_ln1118_1606_fu_6280_p2.
DSP Report: operator mul_ln1118_1606_fu_6280_p2 is absorbed into DSP mul_ln1118_1606_fu_6280_p2.
DSP Report: Generating DSP mul_ln1118_1632_fu_5687_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_1632_fu_5687_p2 is absorbed into DSP mul_ln1118_1632_fu_5687_p2.
DSP Report: register mul_ln1118_1632_fu_5687_p2 is absorbed into DSP mul_ln1118_1632_fu_5687_p2.
DSP Report: operator mul_ln1118_1632_fu_5687_p2 is absorbed into DSP mul_ln1118_1632_fu_5687_p2.
DSP Report: Generating DSP mul_ln1118_2021_fu_4067_p2, operation Mode is: A''*(B:0x5a).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2021_fu_4067_p2.
DSP Report: register data_77_V_read_1_reg_37659072_reg is absorbed into DSP mul_ln1118_2021_fu_4067_p2.
DSP Report: operator mul_ln1118_2021_fu_4067_p2 is absorbed into DSP mul_ln1118_2021_fu_4067_p2.
DSP Report: Generating DSP add_ln703_2091_fu_37639436_p2, operation Mode is: PCIN+A''*(B:0x43).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP add_ln703_2091_fu_37639436_p2.
DSP Report: register data_86_V_read_1_reg_37658921_reg is absorbed into DSP add_ln703_2091_fu_37639436_p2.
DSP Report: operator add_ln703_2091_fu_37639436_p2 is absorbed into DSP add_ln703_2091_fu_37639436_p2.
DSP Report: operator mul_ln1118_2250_fu_4892_p2 is absorbed into DSP add_ln703_2091_fu_37639436_p2.
DSP Report: Generating DSP mul_ln1118_1861_fu_5560_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_1861_fu_5560_p2 is absorbed into DSP mul_ln1118_1861_fu_5560_p2.
DSP Report: register mul_ln1118_1861_fu_5560_p2 is absorbed into DSP mul_ln1118_1861_fu_5560_p2.
DSP Report: operator mul_ln1118_1861_fu_5560_p2 is absorbed into DSP mul_ln1118_1861_fu_5560_p2.
DSP Report: Generating DSP mul_ln1118_1430_fu_4889_p2, operation Mode is: A''*(B:0x65).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1430_fu_4889_p2.
DSP Report: register data_54_V_read_1_reg_37659445_reg is absorbed into DSP mul_ln1118_1430_fu_4889_p2.
DSP Report: operator mul_ln1118_1430_fu_4889_p2 is absorbed into DSP mul_ln1118_1430_fu_4889_p2.
DSP Report: Generating DSP add_ln703_2089_fu_37639416_p2, operation Mode is: C+A''*(B:0x3ffbb).
DSP Report: register add_ln703_2089_fu_37639416_p2 is absorbed into DSP add_ln703_2089_fu_37639416_p2.
DSP Report: register add_ln703_2089_fu_37639416_p2 is absorbed into DSP add_ln703_2089_fu_37639416_p2.
DSP Report: operator add_ln703_2089_fu_37639416_p2 is absorbed into DSP add_ln703_2089_fu_37639416_p2.
DSP Report: operator mul_ln1118_2418_fu_3778_p2 is absorbed into DSP add_ln703_2089_fu_37639416_p2.
DSP Report: Generating DSP mul_ln1118_899_fu_3624_p2, operation Mode is: A''*(B:0x3fe47).
DSP Report: register mul_ln1118_899_fu_3624_p2 is absorbed into DSP mul_ln1118_899_fu_3624_p2.
DSP Report: register mul_ln1118_899_fu_3624_p2 is absorbed into DSP mul_ln1118_899_fu_3624_p2.
DSP Report: operator mul_ln1118_899_fu_3624_p2 is absorbed into DSP mul_ln1118_899_fu_3624_p2.
DSP Report: Generating DSP mul_ln1118_924_fu_2726_p2, operation Mode is: A''*(B:0x3feb2).
DSP Report: register mul_ln1118_924_fu_2726_p2 is absorbed into DSP mul_ln1118_924_fu_2726_p2.
DSP Report: register mul_ln1118_924_fu_2726_p2 is absorbed into DSP mul_ln1118_924_fu_2726_p2.
DSP Report: operator mul_ln1118_924_fu_2726_p2 is absorbed into DSP mul_ln1118_924_fu_2726_p2.
DSP Report: Generating DSP mul_ln1118_773_fu_4761_p2, operation Mode is: A''*(B:0x3fed0).
DSP Report: register mul_ln1118_773_fu_4761_p2 is absorbed into DSP mul_ln1118_773_fu_4761_p2.
DSP Report: register mul_ln1118_773_fu_4761_p2 is absorbed into DSP mul_ln1118_773_fu_4761_p2.
DSP Report: operator mul_ln1118_773_fu_4761_p2 is absorbed into DSP mul_ln1118_773_fu_4761_p2.
DSP Report: Generating DSP mul_ln1118_1877_fu_5415_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_1877_fu_5415_p2 is absorbed into DSP mul_ln1118_1877_fu_5415_p2.
DSP Report: register mul_ln1118_1877_fu_5415_p2 is absorbed into DSP mul_ln1118_1877_fu_5415_p2.
DSP Report: operator mul_ln1118_1877_fu_5415_p2 is absorbed into DSP mul_ln1118_1877_fu_5415_p2.
DSP Report: Generating DSP mul_ln1118_2035_fu_5645_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_2035_fu_5645_p2 is absorbed into DSP mul_ln1118_2035_fu_5645_p2.
DSP Report: register mul_ln1118_2035_fu_5645_p2 is absorbed into DSP mul_ln1118_2035_fu_5645_p2.
DSP Report: operator mul_ln1118_2035_fu_5645_p2 is absorbed into DSP mul_ln1118_2035_fu_5645_p2.
DSP Report: Generating DSP mul_ln1118_1773_fu_4326_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_1773_fu_4326_p2 is absorbed into DSP mul_ln1118_1773_fu_4326_p2.
DSP Report: register mul_ln1118_1773_fu_4326_p2 is absorbed into DSP mul_ln1118_1773_fu_4326_p2.
DSP Report: operator mul_ln1118_1773_fu_4326_p2 is absorbed into DSP mul_ln1118_1773_fu_4326_p2.
DSP Report: Generating DSP mul_ln1118_1228_fu_6115_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_1228_fu_6115_p2 is absorbed into DSP mul_ln1118_1228_fu_6115_p2.
DSP Report: register mul_ln1118_1228_fu_6115_p2 is absorbed into DSP mul_ln1118_1228_fu_6115_p2.
DSP Report: operator mul_ln1118_1228_fu_6115_p2 is absorbed into DSP mul_ln1118_1228_fu_6115_p2.
DSP Report: Generating DSP add_ln703_1932_fu_37638437_p2, operation Mode is: C+A''*(B:0x5a).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_1932_fu_37638437_p2.
DSP Report: register zext_ln1118_1461_reg_37660935_reg is absorbed into DSP add_ln703_1932_fu_37638437_p2.
DSP Report: operator add_ln703_1932_fu_37638437_p2 is absorbed into DSP add_ln703_1932_fu_37638437_p2.
DSP Report: operator mul_ln1118_1947_fu_3118_p2 is absorbed into DSP add_ln703_1932_fu_37638437_p2.
DSP Report: Generating DSP add_ln703_1933_reg_37663655_reg, operation Mode is: PCIN+A''*(B:0x5e).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP add_ln703_1933_reg_37663655_reg.
DSP Report: register data_64_V_read_1_reg_37659279_reg is absorbed into DSP add_ln703_1933_reg_37663655_reg.
DSP Report: register add_ln703_1933_reg_37663655_reg is absorbed into DSP add_ln703_1933_reg_37663655_reg.
DSP Report: operator add_ln703_1933_fu_37638447_p2 is absorbed into DSP add_ln703_1933_reg_37663655_reg.
DSP Report: operator mul_ln1118_1696_fu_2765_p2 is absorbed into DSP add_ln703_1933_reg_37663655_reg.
DSP Report: Generating DSP mul_ln1118_1645_fu_5294_p2, operation Mode is: A''*(B:0x51).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1645_fu_5294_p2.
DSP Report: register data_62_V_read_1_reg_37659313_reg is absorbed into DSP mul_ln1118_1645_fu_5294_p2.
DSP Report: operator mul_ln1118_1645_fu_5294_p2 is absorbed into DSP mul_ln1118_1645_fu_5294_p2.
DSP Report: Generating DSP add_ln703_1931_fu_37638431_p2, operation Mode is: PCIN+A''*(B:0x57).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_1931_fu_37638431_p2.
DSP Report: register data_54_V_read_1_reg_37659445_reg is absorbed into DSP add_ln703_1931_fu_37638431_p2.
DSP Report: operator add_ln703_1931_fu_37638431_p2 is absorbed into DSP add_ln703_1931_fu_37638431_p2.
DSP Report: operator mul_ln1118_1447_fu_5289_p2 is absorbed into DSP add_ln703_1931_fu_37638431_p2.
DSP Report: Generating DSP add_ln703_1931_reg_37663650_reg, operation Mode is: PCIN+A''*(B:0x68).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_1931_reg_37663650_reg.
DSP Report: register data_57_V_read_1_reg_37659396_reg is absorbed into DSP add_ln703_1931_reg_37663650_reg.
DSP Report: register add_ln703_1931_reg_37663650_reg is absorbed into DSP add_ln703_1931_reg_37663650_reg.
DSP Report: operator add_ln703_1931_fu_37638431_p2 is absorbed into DSP add_ln703_1931_reg_37663650_reg.
DSP Report: operator mul_ln1118_1534_fu_4996_p2 is absorbed into DSP add_ln703_1931_reg_37663650_reg.
DSP Report: Generating DSP mul_ln1118_1420_fu_2747_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_1420_fu_2747_p2 is absorbed into DSP mul_ln1118_1420_fu_2747_p2.
DSP Report: register mul_ln1118_1420_fu_2747_p2 is absorbed into DSP mul_ln1118_1420_fu_2747_p2.
DSP Report: operator mul_ln1118_1420_fu_2747_p2 is absorbed into DSP mul_ln1118_1420_fu_2747_p2.
DSP Report: Generating DSP mul_ln1118_1184_fu_4738_p2, operation Mode is: A''*(B:0x1d1).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1184_fu_4738_p2.
DSP Report: register data_43_V_read_1_reg_37659617_reg is absorbed into DSP mul_ln1118_1184_fu_4738_p2.
DSP Report: operator mul_ln1118_1184_fu_4738_p2 is absorbed into DSP mul_ln1118_1184_fu_4738_p2.
DSP Report: Generating DSP add_ln703_1701_fu_37637039_p2, operation Mode is: C+A''*(B:0x3fee2).
DSP Report: register add_ln703_1701_fu_37637039_p2 is absorbed into DSP add_ln703_1701_fu_37637039_p2.
DSP Report: register add_ln703_1701_fu_37637039_p2 is absorbed into DSP add_ln703_1701_fu_37637039_p2.
DSP Report: operator add_ln703_1701_fu_37637039_p2 is absorbed into DSP add_ln703_1701_fu_37637039_p2.
DSP Report: operator mul_ln1118_1059_fu_4338_p2 is absorbed into DSP add_ln703_1701_fu_37637039_p2.
DSP Report: Generating DSP mul_ln1118_1754_fu_2753_p2, operation Mode is: A''*(B:0x257).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1754_fu_2753_p2.
DSP Report: register data_66_V_read_1_reg_37659244_reg is absorbed into DSP mul_ln1118_1754_fu_2753_p2.
DSP Report: operator mul_ln1118_1754_fu_2753_p2 is absorbed into DSP mul_ln1118_1754_fu_2753_p2.
DSP Report: Generating DSP mul_ln1118_2091_fu_5814_p2, operation Mode is: A''*(B:0x87).
DSP Report: register data_79_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2091_fu_5814_p2.
DSP Report: register data_79_V_read_1_reg_37659036_reg is absorbed into DSP mul_ln1118_2091_fu_5814_p2.
DSP Report: operator mul_ln1118_2091_fu_5814_p2 is absorbed into DSP mul_ln1118_2091_fu_5814_p2.
DSP Report: Generating DSP add_ln703_1714_fu_37637131_p2, operation Mode is: PCIN+A''*(B:0xa6).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP add_ln703_1714_fu_37637131_p2.
DSP Report: register data_62_V_read_1_reg_37659313_reg is absorbed into DSP add_ln703_1714_fu_37637131_p2.
DSP Report: operator add_ln703_1714_fu_37637131_p2 is absorbed into DSP add_ln703_1714_fu_37637131_p2.
DSP Report: operator mul_ln1118_1653_fu_5895_p2 is absorbed into DSP add_ln703_1714_fu_37637131_p2.
DSP Report: Generating DSP add_ln703_1714_fu_37637131_p2, operation Mode is: PCIN+A''*(B:0xa9).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP add_ln703_1714_fu_37637131_p2.
DSP Report: register data_64_V_read_1_reg_37659279_reg is absorbed into DSP add_ln703_1714_fu_37637131_p2.
DSP Report: operator add_ln703_1714_fu_37637131_p2 is absorbed into DSP add_ln703_1714_fu_37637131_p2.
DSP Report: operator mul_ln1118_1705_fu_5803_p2 is absorbed into DSP add_ln703_1714_fu_37637131_p2.
DSP Report: Generating DSP mul_ln1118_1515_fu_4072_p2, operation Mode is: A''*(B:0x91).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1515_fu_4072_p2.
DSP Report: register data_56_V_read_1_reg_37659414_reg is absorbed into DSP mul_ln1118_1515_fu_4072_p2.
DSP Report: operator mul_ln1118_1515_fu_4072_p2 is absorbed into DSP mul_ln1118_1515_fu_4072_p2.
DSP Report: Generating DSP add_ln703_1712_fu_37637115_p2, operation Mode is: PCIN+A''*(B:0x8b).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_1712_fu_37637115_p2.
DSP Report: register data_51_V_read_1_reg_37659493_reg is absorbed into DSP add_ln703_1712_fu_37637115_p2.
DSP Report: operator add_ln703_1712_fu_37637115_p2 is absorbed into DSP add_ln703_1712_fu_37637115_p2.
DSP Report: operator mul_ln1118_1376_fu_3071_p2 is absorbed into DSP add_ln703_1712_fu_37637115_p2.
DSP Report: Generating DSP add_ln703_1712_fu_37637115_p2, operation Mode is: PCIN+A''*(B:0xb5).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_1712_fu_37637115_p2.
DSP Report: register data_53_V_read_1_reg_37659460_reg is absorbed into DSP add_ln703_1712_fu_37637115_p2.
DSP Report: operator add_ln703_1712_fu_37637115_p2 is absorbed into DSP add_ln703_1712_fu_37637115_p2.
DSP Report: operator mul_ln1118_1426_fu_4765_p2 is absorbed into DSP add_ln703_1712_fu_37637115_p2.
DSP Report: Generating DSP mul_ln1118_1284_fu_4921_p2, operation Mode is: A''*(B:0xc8).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1284_fu_4921_p2.
DSP Report: register zext_ln1118_939_reg_37660788_reg is absorbed into DSP mul_ln1118_1284_fu_4921_p2.
DSP Report: operator mul_ln1118_1284_fu_4921_p2 is absorbed into DSP mul_ln1118_1284_fu_4921_p2.
DSP Report: Generating DSP add_ln703_1708_fu_37637083_p2, operation Mode is: PCIN+A''*(B:0xa8).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_1708_fu_37637083_p2.
DSP Report: register zext_ln1118_842_reg_37660757_reg is absorbed into DSP add_ln703_1708_fu_37637083_p2.
DSP Report: operator add_ln703_1708_fu_37637083_p2 is absorbed into DSP add_ln703_1708_fu_37637083_p2.
DSP Report: operator mul_ln1118_1158_fu_5510_p2 is absorbed into DSP add_ln703_1708_fu_37637083_p2.
DSP Report: Generating DSP mul_ln1118_1350_fu_3815_p2, operation Mode is: A''*(B:0x3ff54).
DSP Report: register mul_ln1118_1350_fu_3815_p2 is absorbed into DSP mul_ln1118_1350_fu_3815_p2.
DSP Report: register mul_ln1118_1350_fu_3815_p2 is absorbed into DSP mul_ln1118_1350_fu_3815_p2.
DSP Report: operator mul_ln1118_1350_fu_3815_p2 is absorbed into DSP mul_ln1118_1350_fu_3815_p2.
DSP Report: Generating DSP mul_ln1118_1730_fu_2727_p2, operation Mode is: A''*(B:0x3ff79).
DSP Report: register mul_ln1118_1730_fu_2727_p2 is absorbed into DSP mul_ln1118_1730_fu_2727_p2.
DSP Report: register mul_ln1118_1730_fu_2727_p2 is absorbed into DSP mul_ln1118_1730_fu_2727_p2.
DSP Report: operator mul_ln1118_1730_fu_2727_p2 is absorbed into DSP mul_ln1118_1730_fu_2727_p2.
DSP Report: Generating DSP mul_ln1118_1678_fu_4307_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_1678_fu_4307_p2 is absorbed into DSP mul_ln1118_1678_fu_4307_p2.
DSP Report: register mul_ln1118_1678_fu_4307_p2 is absorbed into DSP mul_ln1118_1678_fu_4307_p2.
DSP Report: operator mul_ln1118_1678_fu_4307_p2 is absorbed into DSP mul_ln1118_1678_fu_4307_p2.
DSP Report: Generating DSP mul_ln1118_1654_fu_5003_p2, operation Mode is: A''*(B:0xed).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1654_fu_5003_p2.
DSP Report: register data_62_V_read_1_reg_37659313_reg is absorbed into DSP mul_ln1118_1654_fu_5003_p2.
DSP Report: operator mul_ln1118_1654_fu_5003_p2 is absorbed into DSP mul_ln1118_1654_fu_5003_p2.
DSP Report: Generating DSP add_ln703_1554_fu_37636123_p2, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_1554_fu_37636123_p2.
DSP Report: register data_57_V_read_1_reg_37659396_reg is absorbed into DSP add_ln703_1554_fu_37636123_p2.
DSP Report: operator add_ln703_1554_fu_37636123_p2 is absorbed into DSP add_ln703_1554_fu_37636123_p2.
DSP Report: operator mul_ln1118_1540_fu_4473_p2 is absorbed into DSP add_ln703_1554_fu_37636123_p2.
DSP Report: Generating DSP mul_ln1118_1516_fu_5266_p2, operation Mode is: A''*(B:0x3ff14).
DSP Report: register mul_ln1118_1516_fu_5266_p2 is absorbed into DSP mul_ln1118_1516_fu_5266_p2.
DSP Report: register mul_ln1118_1516_fu_5266_p2 is absorbed into DSP mul_ln1118_1516_fu_5266_p2.
DSP Report: operator mul_ln1118_1516_fu_5266_p2 is absorbed into DSP mul_ln1118_1516_fu_5266_p2.
DSP Report: Generating DSP mul_ln1118_1089_fu_3220_p2, operation Mode is: A''*(B:0x4f).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1089_fu_3220_p2.
DSP Report: register add_ln703_1263_fu_37634229_p2 is absorbed into DSP mul_ln1118_1089_fu_3220_p2.
DSP Report: operator mul_ln1118_1089_fu_3220_p2 is absorbed into DSP mul_ln1118_1089_fu_3220_p2.
DSP Report: Generating DSP add_ln703_1263_fu_37634229_p2, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_1263_fu_37634229_p2.
DSP Report: register data_48_V_read_1_reg_37659537_reg is absorbed into DSP add_ln703_1263_fu_37634229_p2.
DSP Report: operator add_ln703_1263_fu_37634229_p2 is absorbed into DSP add_ln703_1263_fu_37634229_p2.
DSP Report: operator mul_ln1118_1290_fu_6483_p2 is absorbed into DSP add_ln703_1263_fu_37634229_p2.
DSP Report: Generating DSP add_ln703_1263_fu_37634229_p2, operation Mode is: PCIN+A''*(B:0xa7).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_1263_fu_37634229_p2.
DSP Report: register zext_ln1118_939_reg_37660788_reg is absorbed into DSP add_ln703_1263_fu_37634229_p2.
DSP Report: operator add_ln703_1263_fu_37634229_p2 is absorbed into DSP add_ln703_1263_fu_37634229_p2.
DSP Report: operator mul_ln1118_1264_fu_3053_p2 is absorbed into DSP add_ln703_1263_fu_37634229_p2.
DSP Report: Generating DSP add_ln703_1263_reg_37663010_reg, operation Mode is: PCIN+A''*(B:0x49).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_1263_reg_37663010_reg.
DSP Report: register data_38_V_read_1_reg_37659695_reg is absorbed into DSP add_ln703_1263_reg_37663010_reg.
DSP Report: register add_ln703_1263_reg_37663010_reg is absorbed into DSP add_ln703_1263_reg_37663010_reg.
DSP Report: operator add_ln703_1263_fu_37634229_p2 is absorbed into DSP add_ln703_1263_reg_37663010_reg.
DSP Report: operator mul_ln1118_1033_fu_3593_p2 is absorbed into DSP add_ln703_1263_reg_37663010_reg.
DSP Report: Generating DSP mul_ln1118_798_fu_6324_p2, operation Mode is: A''*(B:0xf6).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_798_fu_6324_p2.
DSP Report: register data_29_V_read_1_reg_37659817_reg is absorbed into DSP mul_ln1118_798_fu_6324_p2.
DSP Report: operator mul_ln1118_798_fu_6324_p2 is absorbed into DSP mul_ln1118_798_fu_6324_p2.
DSP Report: Generating DSP add_ln703_1259_fu_37634197_p2, operation Mode is: C+A''*(B:0x3ff6b).
DSP Report: register add_ln703_1259_fu_37634197_p2 is absorbed into DSP add_ln703_1259_fu_37634197_p2.
DSP Report: register add_ln703_1259_fu_37634197_p2 is absorbed into DSP add_ln703_1259_fu_37634197_p2.
DSP Report: operator add_ln703_1259_fu_37634197_p2 is absorbed into DSP add_ln703_1259_fu_37634197_p2.
DSP Report: operator mul_ln1118_1381_fu_5187_p2 is absorbed into DSP add_ln703_1259_fu_37634197_p2.
DSP Report: Generating DSP mul_ln1118_1333_fu_4230_p2, operation Mode is: A''*(B:0x3ff18).
DSP Report: register mul_ln1118_1333_fu_4230_p2 is absorbed into DSP mul_ln1118_1333_fu_4230_p2.
DSP Report: register mul_ln1118_1333_fu_4230_p2 is absorbed into DSP mul_ln1118_1333_fu_4230_p2.
DSP Report: operator mul_ln1118_1333_fu_4230_p2 is absorbed into DSP mul_ln1118_1333_fu_4230_p2.
DSP Report: Generating DSP mul_ln1118_1244_fu_4742_p2, operation Mode is: A''*(B:0x3ff62).
DSP Report: register mul_ln1118_1244_fu_4742_p2 is absorbed into DSP mul_ln1118_1244_fu_4742_p2.
DSP Report: register mul_ln1118_1244_fu_4742_p2 is absorbed into DSP mul_ln1118_1244_fu_4742_p2.
DSP Report: operator mul_ln1118_1244_fu_4742_p2 is absorbed into DSP mul_ln1118_1244_fu_4742_p2.
DSP Report: Generating DSP mul_ln1118_1660_fu_4482_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_1660_fu_4482_p2 is absorbed into DSP mul_ln1118_1660_fu_4482_p2.
DSP Report: register mul_ln1118_1660_fu_4482_p2 is absorbed into DSP mul_ln1118_1660_fu_4482_p2.
DSP Report: operator mul_ln1118_1660_fu_4482_p2 is absorbed into DSP mul_ln1118_1660_fu_4482_p2.
DSP Report: Generating DSP mul_ln1118_2642_fu_3810_p2, operation Mode is: A''*(B:0x3ff5e).
DSP Report: register mul_ln1118_2642_fu_3810_p2 is absorbed into DSP mul_ln1118_2642_fu_3810_p2.
DSP Report: register mul_ln1118_2642_fu_3810_p2 is absorbed into DSP mul_ln1118_2642_fu_3810_p2.
DSP Report: operator mul_ln1118_2642_fu_3810_p2 is absorbed into DSP mul_ln1118_2642_fu_3810_p2.
DSP Report: Generating DSP mul_ln1118_1385_fu_3558_p2, operation Mode is: A''*(B:0x3ff7b).
DSP Report: register mul_ln1118_1385_fu_3558_p2 is absorbed into DSP mul_ln1118_1385_fu_3558_p2.
DSP Report: register mul_ln1118_1385_fu_3558_p2 is absorbed into DSP mul_ln1118_1385_fu_3558_p2.
DSP Report: operator mul_ln1118_1385_fu_3558_p2 is absorbed into DSP mul_ln1118_1385_fu_3558_p2.
DSP Report: Generating DSP mul_ln1118_2564_fu_5469_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_2564_fu_5469_p2 is absorbed into DSP mul_ln1118_2564_fu_5469_p2.
DSP Report: register mul_ln1118_2564_fu_5469_p2 is absorbed into DSP mul_ln1118_2564_fu_5469_p2.
DSP Report: operator mul_ln1118_2564_fu_5469_p2 is absorbed into DSP mul_ln1118_2564_fu_5469_p2.
DSP Report: Generating DSP mul_ln1118_903_fu_5105_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_903_fu_5105_p2 is absorbed into DSP mul_ln1118_903_fu_5105_p2.
DSP Report: register mul_ln1118_903_fu_5105_p2 is absorbed into DSP mul_ln1118_903_fu_5105_p2.
DSP Report: operator mul_ln1118_903_fu_5105_p2 is absorbed into DSP mul_ln1118_903_fu_5105_p2.
DSP Report: Generating DSP add_ln703_2235_fu_37640374_p2, operation Mode is: C+A''*(B:0x39).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP add_ln703_2235_fu_37640374_p2.
DSP Report: register data_83_V_read_1_reg_37658970_reg is absorbed into DSP add_ln703_2235_fu_37640374_p2.
DSP Report: operator add_ln703_2235_fu_37640374_p2 is absorbed into DSP add_ln703_2235_fu_37640374_p2.
DSP Report: operator mul_ln1118_2167_fu_4616_p2 is absorbed into DSP add_ln703_2235_fu_37640374_p2.
DSP Report: Generating DSP add_ln703_2233_fu_37640358_p2, operation Mode is: C+A''*(B:0x3b).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP add_ln703_2233_fu_37640358_p2.
DSP Report: register data_56_V_read_1_reg_37659414_reg is absorbed into DSP add_ln703_2233_fu_37640358_p2.
DSP Report: operator add_ln703_2233_fu_37640358_p2 is absorbed into DSP add_ln703_2233_fu_37640358_p2.
DSP Report: operator mul_ln1118_1494_fu_5389_p2 is absorbed into DSP add_ln703_2233_fu_37640358_p2.
DSP Report: Generating DSP mul_ln1118_2198_fu_2898_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_2198_fu_2898_p2 is absorbed into DSP mul_ln1118_2198_fu_2898_p2.
DSP Report: register mul_ln1118_2198_fu_2898_p2 is absorbed into DSP mul_ln1118_2198_fu_2898_p2.
DSP Report: operator mul_ln1118_2198_fu_2898_p2 is absorbed into DSP mul_ln1118_2198_fu_2898_p2.
DSP Report: Generating DSP mul_ln1118_2227_fu_4438_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_2227_fu_4438_p2 is absorbed into DSP mul_ln1118_2227_fu_4438_p2.
DSP Report: register mul_ln1118_2227_fu_4438_p2 is absorbed into DSP mul_ln1118_2227_fu_4438_p2.
DSP Report: operator mul_ln1118_2227_fu_4438_p2 is absorbed into DSP mul_ln1118_2227_fu_4438_p2.
DSP Report: Generating DSP mul_ln1118_2051_fu_3326_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_2051_fu_3326_p2 is absorbed into DSP mul_ln1118_2051_fu_3326_p2.
DSP Report: register mul_ln1118_2051_fu_3326_p2 is absorbed into DSP mul_ln1118_2051_fu_3326_p2.
DSP Report: operator mul_ln1118_2051_fu_3326_p2 is absorbed into DSP mul_ln1118_2051_fu_3326_p2.
DSP Report: Generating DSP mul_ln1118_1434_fu_2932_p2, operation Mode is: A''*(B:0x3d).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1434_fu_2932_p2.
DSP Report: register data_54_V_read_1_reg_37659445_reg is absorbed into DSP mul_ln1118_1434_fu_2932_p2.
DSP Report: operator mul_ln1118_1434_fu_2932_p2 is absorbed into DSP mul_ln1118_1434_fu_2932_p2.
DSP Report: Generating DSP add_ln703_2232_fu_37640352_p2, operation Mode is: PCIN+A''*(B:0x2e).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_2232_fu_37640352_p2.
DSP Report: register mul_ln1118_1037_fu_3596_p2 is absorbed into DSP add_ln703_2232_fu_37640352_p2.
DSP Report: operator add_ln703_2232_fu_37640352_p2 is absorbed into DSP add_ln703_2232_fu_37640352_p2.
DSP Report: operator mul_ln1118_1037_fu_3596_p2 is absorbed into DSP add_ln703_2232_fu_37640352_p2.
DSP Report: Generating DSP add_ln703_2232_fu_37640352_p2, operation Mode is: PCIN+A''*(B:0x31).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_2232_fu_37640352_p2.
DSP Report: register zext_ln1118_705_reg_37660662_reg is absorbed into DSP add_ln703_2232_fu_37640352_p2.
DSP Report: operator add_ln703_2232_fu_37640352_p2 is absorbed into DSP add_ln703_2232_fu_37640352_p2.
DSP Report: operator mul_ln1118_953_fu_3539_p2 is absorbed into DSP add_ln703_2232_fu_37640352_p2.
DSP Report: Generating DSP add_ln703_2232_reg_37663975_reg, operation Mode is: PCIN+A''*(B:0x31).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_2232_reg_37663975_reg.
DSP Report: register zext_ln1118_980_reg_37660830_reg is absorbed into DSP add_ln703_2232_reg_37663975_reg.
DSP Report: register add_ln703_2232_reg_37663975_reg is absorbed into DSP add_ln703_2232_reg_37663975_reg.
DSP Report: operator add_ln703_2232_fu_37640352_p2 is absorbed into DSP add_ln703_2232_reg_37663975_reg.
DSP Report: operator mul_ln1118_1314_fu_6507_p2 is absorbed into DSP add_ln703_2232_reg_37663975_reg.
DSP Report: Generating DSP mul_ln1118_1465_fu_4094_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_1465_fu_4094_p2 is absorbed into DSP mul_ln1118_1465_fu_4094_p2.
DSP Report: register mul_ln1118_1465_fu_4094_p2 is absorbed into DSP mul_ln1118_1465_fu_4094_p2.
DSP Report: operator mul_ln1118_1465_fu_4094_p2 is absorbed into DSP mul_ln1118_1465_fu_4094_p2.
DSP Report: Generating DSP mul_ln1118_1068_fu_6102_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_1068_fu_6102_p2 is absorbed into DSP mul_ln1118_1068_fu_6102_p2.
DSP Report: register mul_ln1118_1068_fu_6102_p2 is absorbed into DSP mul_ln1118_1068_fu_6102_p2.
DSP Report: operator mul_ln1118_1068_fu_6102_p2 is absorbed into DSP mul_ln1118_1068_fu_6102_p2.
DSP Report: Generating DSP mul_ln1118_1914_fu_4227_p2, operation Mode is: A''*(B:0x3ff4c).
DSP Report: register mul_ln1118_1914_fu_4227_p2 is absorbed into DSP mul_ln1118_1914_fu_4227_p2.
DSP Report: register mul_ln1118_1914_fu_4227_p2 is absorbed into DSP mul_ln1118_1914_fu_4227_p2.
DSP Report: operator mul_ln1118_1914_fu_4227_p2 is absorbed into DSP mul_ln1118_1914_fu_4227_p2.
DSP Report: Generating DSP mul_ln1118_777_fu_4764_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_777_fu_4764_p2 is absorbed into DSP mul_ln1118_777_fu_4764_p2.
DSP Report: register mul_ln1118_777_fu_4764_p2 is absorbed into DSP mul_ln1118_777_fu_4764_p2.
DSP Report: operator mul_ln1118_777_fu_4764_p2 is absorbed into DSP mul_ln1118_777_fu_4764_p2.
DSP Report: Generating DSP mul_ln1118_2490_fu_6578_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_2490_fu_6578_p2 is absorbed into DSP mul_ln1118_2490_fu_6578_p2.
DSP Report: register mul_ln1118_2490_fu_6578_p2 is absorbed into DSP mul_ln1118_2490_fu_6578_p2.
DSP Report: operator mul_ln1118_2490_fu_6578_p2 is absorbed into DSP mul_ln1118_2490_fu_6578_p2.
DSP Report: Generating DSP mul_ln1118_2582_fu_5005_p2, operation Mode is: A''*(B:0x39).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2582_fu_5005_p2.
DSP Report: register data_97_V_read_1_reg_37658740_reg is absorbed into DSP mul_ln1118_2582_fu_5005_p2.
DSP Report: operator mul_ln1118_2582_fu_5005_p2 is absorbed into DSP mul_ln1118_2582_fu_5005_p2.
DSP Report: Generating DSP add_ln703_3600_fu_37648731_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3600_fu_37648731_p2 is absorbed into DSP add_ln703_3600_fu_37648731_p2.
DSP Report: Generating DSP mul_ln1118_2835_fu_6430_p2, operation Mode is: A''*(B:0x65).
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2835_fu_6430_p2.
DSP Report: register data_106_V_read_1_reg_37658594_reg is absorbed into DSP mul_ln1118_2835_fu_6430_p2.
DSP Report: operator mul_ln1118_2835_fu_6430_p2 is absorbed into DSP mul_ln1118_2835_fu_6430_p2.
DSP Report: Generating DSP mul_ln1118_2185_fu_3649_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_2185_fu_3649_p2 is absorbed into DSP mul_ln1118_2185_fu_3649_p2.
DSP Report: register mul_ln1118_2185_fu_3649_p2 is absorbed into DSP mul_ln1118_2185_fu_3649_p2.
DSP Report: operator mul_ln1118_2185_fu_3649_p2 is absorbed into DSP mul_ln1118_2185_fu_3649_p2.
DSP Report: Generating DSP add_ln703_3597_fu_37648709_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3597_fu_37648709_p2 is absorbed into DSP add_ln703_3597_fu_37648709_p2.
DSP Report: Generating DSP mul_ln1118_2752_fu_5019_p2, operation Mode is: A''*(B:0x68).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2752_fu_5019_p2.
DSP Report: register data_103_V_read_1_reg_37658644_reg is absorbed into DSP mul_ln1118_2752_fu_5019_p2.
DSP Report: operator mul_ln1118_2752_fu_5019_p2 is absorbed into DSP mul_ln1118_2752_fu_5019_p2.
DSP Report: Generating DSP add_ln703_3595_fu_37648693_p2, operation Mode is: PCIN+A''*(B:0x61).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP add_ln703_3595_fu_37648693_p2.
DSP Report: register data_95_V_read_1_reg_37658772_reg is absorbed into DSP add_ln703_3595_fu_37648693_p2.
DSP Report: operator add_ln703_3595_fu_37648693_p2 is absorbed into DSP add_ln703_3595_fu_37648693_p2.
DSP Report: operator mul_ln1118_2523_fu_6308_p2 is absorbed into DSP add_ln703_3595_fu_37648693_p2.
DSP Report: Generating DSP mul_ln1118_1905_fu_4216_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_1905_fu_4216_p2 is absorbed into DSP mul_ln1118_1905_fu_4216_p2.
DSP Report: register mul_ln1118_1905_fu_4216_p2 is absorbed into DSP mul_ln1118_1905_fu_4216_p2.
DSP Report: operator mul_ln1118_1905_fu_4216_p2 is absorbed into DSP mul_ln1118_1905_fu_4216_p2.
DSP Report: Generating DSP add_ln703_3587_fu_37648629_p2, operation Mode is: C+A''*(B:0xcb).
DSP Report: register data_101_V_read_int_reg_reg is absorbed into DSP add_ln703_3587_fu_37648629_p2.
DSP Report: register data_101_V_read_1_reg_37658674_reg is absorbed into DSP add_ln703_3587_fu_37648629_p2.
DSP Report: operator add_ln703_3587_fu_37648629_p2 is absorbed into DSP add_ln703_3587_fu_37648629_p2.
DSP Report: operator mul_ln1118_2688_fu_5399_p2 is absorbed into DSP add_ln703_3587_fu_37648629_p2.
DSP Report: Generating DSP add_ln703_3588_fu_37648639_p2, operation Mode is: PCIN+A''*(B:0x9a).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP add_ln703_3588_fu_37648639_p2.
DSP Report: register data_88_V_read_1_reg_37658891_reg is absorbed into DSP add_ln703_3588_fu_37648639_p2.
DSP Report: operator add_ln703_3588_fu_37648639_p2 is absorbed into DSP add_ln703_3588_fu_37648639_p2.
DSP Report: operator mul_ln1118_2328_fu_3875_p2 is absorbed into DSP add_ln703_3588_fu_37648639_p2.
DSP Report: Generating DSP mul_ln1118_1881_fu_6190_p2, operation Mode is: A''*(B:0x46).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1881_fu_6190_p2.
DSP Report: register data_71_V_read_1_reg_37659162_reg is absorbed into DSP mul_ln1118_1881_fu_6190_p2.
DSP Report: operator mul_ln1118_1881_fu_6190_p2 is absorbed into DSP mul_ln1118_1881_fu_6190_p2.
DSP Report: Generating DSP add_ln703_3591_fu_37648661_p2, operation Mode is: PCIN+A''*(B:0x56).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP add_ln703_3591_fu_37648661_p2.
DSP Report: register data_69_V_read_1_reg_37659196_reg is absorbed into DSP add_ln703_3591_fu_37648661_p2.
DSP Report: operator add_ln703_3591_fu_37648661_p2 is absorbed into DSP add_ln703_3591_fu_37648661_p2.
DSP Report: operator mul_ln1118_1828_fu_3301_p2 is absorbed into DSP add_ln703_3591_fu_37648661_p2.
DSP Report: Generating DSP mul_ln1118_2857_fu_4377_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_2857_fu_4377_p2 is absorbed into DSP mul_ln1118_2857_fu_4377_p2.
DSP Report: register mul_ln1118_2857_fu_4377_p2 is absorbed into DSP mul_ln1118_2857_fu_4377_p2.
DSP Report: operator mul_ln1118_2857_fu_4377_p2 is absorbed into DSP mul_ln1118_2857_fu_4377_p2.
DSP Report: Generating DSP mul_ln1118_2633_fu_3032_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_2633_fu_3032_p2 is absorbed into DSP mul_ln1118_2633_fu_3032_p2.
DSP Report: register mul_ln1118_2633_fu_3032_p2 is absorbed into DSP mul_ln1118_2633_fu_3032_p2.
DSP Report: operator mul_ln1118_2633_fu_3032_p2 is absorbed into DSP mul_ln1118_2633_fu_3032_p2.
DSP Report: Generating DSP mul_ln1118_2242_fu_5573_p2, operation Mode is: A''*(B:0x86).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2242_fu_5573_p2.
DSP Report: register data_85_V_read_1_reg_37658934_reg is absorbed into DSP mul_ln1118_2242_fu_5573_p2.
DSP Report: operator mul_ln1118_2242_fu_5573_p2 is absorbed into DSP mul_ln1118_2242_fu_5573_p2.
DSP Report: Generating DSP add_ln703_3586_fu_37648619_p2, operation Mode is: PCIN+A''*(B:0x9a).
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP add_ln703_3586_fu_37648619_p2.
DSP Report: register data_82_V_read_1_reg_37658986_reg is absorbed into DSP add_ln703_3586_fu_37648619_p2.
DSP Report: operator add_ln703_3586_fu_37648619_p2 is absorbed into DSP add_ln703_3586_fu_37648619_p2.
DSP Report: operator mul_ln1118_2157_fu_3837_p2 is absorbed into DSP add_ln703_3586_fu_37648619_p2.
DSP Report: Generating DSP mul_ln1118_1746_fu_5851_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_1746_fu_5851_p2 is absorbed into DSP mul_ln1118_1746_fu_5851_p2.
DSP Report: register mul_ln1118_1746_fu_5851_p2 is absorbed into DSP mul_ln1118_1746_fu_5851_p2.
DSP Report: operator mul_ln1118_1746_fu_5851_p2 is absorbed into DSP mul_ln1118_1746_fu_5851_p2.
DSP Report: Generating DSP mul_ln1118_1875_fu_5413_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_1875_fu_5413_p2 is absorbed into DSP mul_ln1118_1875_fu_5413_p2.
DSP Report: register mul_ln1118_1875_fu_5413_p2 is absorbed into DSP mul_ln1118_1875_fu_5413_p2.
DSP Report: operator mul_ln1118_1875_fu_5413_p2 is absorbed into DSP mul_ln1118_1875_fu_5413_p2.
DSP Report: Generating DSP mul_ln1118_1150_fu_3933_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_1150_fu_3933_p2 is absorbed into DSP mul_ln1118_1150_fu_3933_p2.
DSP Report: register mul_ln1118_1150_fu_3933_p2 is absorbed into DSP mul_ln1118_1150_fu_3933_p2.
DSP Report: operator mul_ln1118_1150_fu_3933_p2 is absorbed into DSP mul_ln1118_1150_fu_3933_p2.
DSP Report: Generating DSP mul_ln1118_1200_fu_3502_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_1200_fu_3502_p2 is absorbed into DSP mul_ln1118_1200_fu_3502_p2.
DSP Report: register mul_ln1118_1200_fu_3502_p2 is absorbed into DSP mul_ln1118_1200_fu_3502_p2.
DSP Report: operator mul_ln1118_1200_fu_3502_p2 is absorbed into DSP mul_ln1118_1200_fu_3502_p2.
DSP Report: Generating DSP mul_ln1118_1722_fu_5618_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_1722_fu_5618_p2 is absorbed into DSP mul_ln1118_1722_fu_5618_p2.
DSP Report: register mul_ln1118_1722_fu_5618_p2 is absorbed into DSP mul_ln1118_1722_fu_5618_p2.
DSP Report: operator mul_ln1118_1722_fu_5618_p2 is absorbed into DSP mul_ln1118_1722_fu_5618_p2.
DSP Report: Generating DSP mul_ln1118_787_fu_3994_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_787_fu_3994_p2 is absorbed into DSP mul_ln1118_787_fu_3994_p2.
DSP Report: register mul_ln1118_787_fu_3994_p2 is absorbed into DSP mul_ln1118_787_fu_3994_p2.
DSP Report: operator mul_ln1118_787_fu_3994_p2 is absorbed into DSP mul_ln1118_787_fu_3994_p2.
DSP Report: Generating DSP add_ln703_2339_fu_37641005_p2, operation Mode is: C+A''*(B:0x8e).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_2339_fu_37641005_p2.
DSP Report: register data_76_V_read_1_reg_37659089_reg is absorbed into DSP add_ln703_2339_fu_37641005_p2.
DSP Report: operator add_ln703_2339_fu_37641005_p2 is absorbed into DSP add_ln703_2339_fu_37641005_p2.
DSP Report: operator mul_ln1118_2007_fu_3674_p2 is absorbed into DSP add_ln703_2339_fu_37641005_p2.
DSP Report: Generating DSP mul_ln1118_1922_fu_5065_p2, operation Mode is: A''*(B:0xb4).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1922_fu_5065_p2.
DSP Report: register data_73_V_read_1_reg_37659130_reg is absorbed into DSP mul_ln1118_1922_fu_5065_p2.
DSP Report: operator mul_ln1118_1922_fu_5065_p2 is absorbed into DSP mul_ln1118_1922_fu_5065_p2.
DSP Report: Generating DSP add_ln703_2338_fu_37640995_p2, operation Mode is: PCIN+A''*(B:0x9f).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_2338_fu_37640995_p2.
DSP Report: register data_67_V_read_1_reg_37659228_reg is absorbed into DSP add_ln703_2338_fu_37640995_p2.
DSP Report: operator add_ln703_2338_fu_37640995_p2 is absorbed into DSP add_ln703_2338_fu_37640995_p2.
DSP Report: operator mul_ln1118_1772_fu_3904_p2 is absorbed into DSP add_ln703_2338_fu_37640995_p2.
DSP Report: Generating DSP mul_ln1118_2059_fu_5367_p2, operation Mode is: A''*(B:0x6d).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2059_fu_5367_p2.
DSP Report: register data_78_V_read_1_reg_37659055_reg is absorbed into DSP mul_ln1118_2059_fu_5367_p2.
DSP Report: operator mul_ln1118_2059_fu_5367_p2 is absorbed into DSP mul_ln1118_2059_fu_5367_p2.
DSP Report: Generating DSP add_ln703_2352_fu_37641111_p2, operation Mode is: PCIN+A''*(B:0x67).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP add_ln703_2352_fu_37641111_p2.
DSP Report: register data_69_V_read_1_reg_37659196_reg is absorbed into DSP add_ln703_2352_fu_37641111_p2.
DSP Report: operator add_ln703_2352_fu_37641111_p2 is absorbed into DSP add_ln703_2352_fu_37641111_p2.
DSP Report: operator mul_ln1118_1821_fu_5972_p2 is absorbed into DSP add_ln703_2352_fu_37641111_p2.
DSP Report: Generating DSP add_ln703_2352_fu_37641111_p2, operation Mode is: PCIN+A''*(B:0x4b).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_2352_fu_37641111_p2.
DSP Report: register data_61_V_read_1_reg_37659328_reg is absorbed into DSP add_ln703_2352_fu_37641111_p2.
DSP Report: operator add_ln703_2352_fu_37641111_p2 is absorbed into DSP add_ln703_2352_fu_37641111_p2.
DSP Report: operator mul_ln1118_1616_fu_4839_p2 is absorbed into DSP add_ln703_2352_fu_37641111_p2.
DSP Report: Generating DSP add_ln703_2352_fu_37641111_p2, operation Mode is: PCIN+A''*(B:0x61).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP add_ln703_2352_fu_37641111_p2.
DSP Report: register data_88_V_read_1_reg_37658891_reg is absorbed into DSP add_ln703_2352_fu_37641111_p2.
DSP Report: operator add_ln703_2352_fu_37641111_p2 is absorbed into DSP add_ln703_2352_fu_37641111_p2.
DSP Report: operator mul_ln1118_2323_fu_4642_p2 is absorbed into DSP add_ln703_2352_fu_37641111_p2.
DSP Report: Generating DSP add_ln703_2352_reg_37664115_reg, operation Mode is: PCIN+A''*(B:0x67).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP add_ln703_2352_reg_37664115_reg.
DSP Report: register data_81_V_read_1_reg_37659001_reg is absorbed into DSP add_ln703_2352_reg_37664115_reg.
DSP Report: register add_ln703_2352_reg_37664115_reg is absorbed into DSP add_ln703_2352_reg_37664115_reg.
DSP Report: operator add_ln703_2352_fu_37641111_p2 is absorbed into DSP add_ln703_2352_reg_37664115_reg.
DSP Report: operator mul_ln1118_2129_fu_4791_p2 is absorbed into DSP add_ln703_2352_reg_37664115_reg.
DSP Report: Generating DSP mul_ln1118_964_fu_6583_p2, operation Mode is: A''*(B:0x59).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_964_fu_6583_p2.
DSP Report: register data_35_V_read_1_reg_37659737_reg is absorbed into DSP mul_ln1118_964_fu_6583_p2.
DSP Report: operator mul_ln1118_964_fu_6583_p2 is absorbed into DSP mul_ln1118_964_fu_6583_p2.
DSP Report: Generating DSP add_ln703_2347_fu_37641069_p2, operation Mode is: PCIN+A''*(B:0x4e).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_2347_fu_37641069_p2.
DSP Report: register zext_ln1118_684_reg_37660621_reg is absorbed into DSP add_ln703_2347_fu_37641069_p2.
DSP Report: operator add_ln703_2347_fu_37641069_p2 is absorbed into DSP add_ln703_2347_fu_37641069_p2.
DSP Report: operator mul_ln1118_936_fu_5479_p2 is absorbed into DSP add_ln703_2347_fu_37641069_p2.
DSP Report: Generating DSP mul_ln1118_810_fu_6333_p2, operation Mode is: A''*(B:0x5e).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_810_fu_6333_p2.
DSP Report: register zext_ln1118_578_reg_37660488_reg is absorbed into DSP mul_ln1118_810_fu_6333_p2.
DSP Report: operator mul_ln1118_810_fu_6333_p2 is absorbed into DSP mul_ln1118_810_fu_6333_p2.
DSP Report: Generating DSP add_ln703_2346_fu_37641059_p2, operation Mode is: C+A''*(B:0x3ffb2).
DSP Report: register add_ln703_2346_fu_37641059_p2 is absorbed into DSP add_ln703_2346_fu_37641059_p2.
DSP Report: register add_ln703_2346_fu_37641059_p2 is absorbed into DSP add_ln703_2346_fu_37641059_p2.
DSP Report: operator add_ln703_2346_fu_37641059_p2 is absorbed into DSP add_ln703_2346_fu_37641059_p2.
DSP Report: operator mul_ln1118_2033_fu_6405_p2 is absorbed into DSP add_ln703_2346_fu_37641059_p2.
DSP Report: Generating DSP mul_ln1118_2293_fu_6354_p2, operation Mode is: A''*(B:0x3fe23).
DSP Report: register mul_ln1118_2293_fu_6354_p2 is absorbed into DSP mul_ln1118_2293_fu_6354_p2.
DSP Report: register mul_ln1118_2293_fu_6354_p2 is absorbed into DSP mul_ln1118_2293_fu_6354_p2.
DSP Report: operator mul_ln1118_2293_fu_6354_p2 is absorbed into DSP mul_ln1118_2293_fu_6354_p2.
DSP Report: Generating DSP mul_ln1118_2362_fu_4327_p2, operation Mode is: A''*(B:0x103).
DSP Report: register data_89_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2362_fu_4327_p2.
DSP Report: register data_89_V_read_1_reg_37658876_reg is absorbed into DSP mul_ln1118_2362_fu_4327_p2.
DSP Report: operator mul_ln1118_2362_fu_4327_p2 is absorbed into DSP mul_ln1118_2362_fu_4327_p2.
DSP Report: Generating DSP add_ln703_3827_fu_37650085_p2, operation Mode is: PCIN+A''*(B:0x179).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP add_ln703_3827_fu_37650085_p2.
DSP Report: register data_87_V_read_1_reg_37658905_reg is absorbed into DSP add_ln703_3827_fu_37650085_p2.
DSP Report: operator add_ln703_3827_fu_37650085_p2 is absorbed into DSP add_ln703_3827_fu_37650085_p2.
DSP Report: operator mul_ln1118_2308_fu_4195_p2 is absorbed into DSP add_ln703_3827_fu_37650085_p2.
DSP Report: Generating DSP mul_ln1118_1591_fu_4707_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_1591_fu_4707_p2 is absorbed into DSP mul_ln1118_1591_fu_4707_p2.
DSP Report: register mul_ln1118_1591_fu_4707_p2 is absorbed into DSP mul_ln1118_1591_fu_4707_p2.
DSP Report: operator mul_ln1118_1591_fu_4707_p2 is absorbed into DSP mul_ln1118_1591_fu_4707_p2.
DSP Report: Generating DSP mul_ln1118_1610_fu_4401_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_1610_fu_4401_p2 is absorbed into DSP mul_ln1118_1610_fu_4401_p2.
DSP Report: register mul_ln1118_1610_fu_4401_p2 is absorbed into DSP mul_ln1118_1610_fu_4401_p2.
DSP Report: operator mul_ln1118_1610_fu_4401_p2 is absorbed into DSP mul_ln1118_1610_fu_4401_p2.
DSP Report: Generating DSP mul_ln1118_1755_fu_5865_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_1755_fu_5865_p2 is absorbed into DSP mul_ln1118_1755_fu_5865_p2.
DSP Report: register mul_ln1118_1755_fu_5865_p2 is absorbed into DSP mul_ln1118_1755_fu_5865_p2.
DSP Report: operator mul_ln1118_1755_fu_5865_p2 is absorbed into DSP mul_ln1118_1755_fu_5865_p2.
DSP Report: Generating DSP mul_ln1118_1627_fu_3043_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_1627_fu_3043_p2 is absorbed into DSP mul_ln1118_1627_fu_3043_p2.
DSP Report: register mul_ln1118_1627_fu_3043_p2 is absorbed into DSP mul_ln1118_1627_fu_3043_p2.
DSP Report: operator mul_ln1118_1627_fu_3043_p2 is absorbed into DSP mul_ln1118_1627_fu_3043_p2.
DSP Report: Generating DSP mul_ln1118_1706_fu_4443_p2, operation Mode is: A''*(B:0xe6).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1706_fu_4443_p2.
DSP Report: register data_64_V_read_1_reg_37659279_reg is absorbed into DSP mul_ln1118_1706_fu_4443_p2.
DSP Report: operator mul_ln1118_1706_fu_4443_p2 is absorbed into DSP mul_ln1118_1706_fu_4443_p2.
DSP Report: Generating DSP mul_ln1118_1427_fu_3871_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_1427_fu_3871_p2 is absorbed into DSP mul_ln1118_1427_fu_3871_p2.
DSP Report: register mul_ln1118_1427_fu_3871_p2 is absorbed into DSP mul_ln1118_1427_fu_3871_p2.
DSP Report: operator mul_ln1118_1427_fu_3871_p2 is absorbed into DSP mul_ln1118_1427_fu_3871_p2.
DSP Report: Generating DSP mul_ln1118_1585_fu_6258_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_1585_fu_6258_p2 is absorbed into DSP mul_ln1118_1585_fu_6258_p2.
DSP Report: register mul_ln1118_1585_fu_6258_p2 is absorbed into DSP mul_ln1118_1585_fu_6258_p2.
DSP Report: operator mul_ln1118_1585_fu_6258_p2 is absorbed into DSP mul_ln1118_1585_fu_6258_p2.
DSP Report: Generating DSP add_ln703_1558_fu_37636145_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1558_fu_37636145_p2 is absorbed into DSP add_ln703_1558_fu_37636145_p2.
DSP Report: Generating DSP mul_ln1118_1960_fu_4998_p2, operation Mode is: A''*(B:0xb3).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1960_fu_4998_p2.
DSP Report: register data_74_V_read_1_reg_37659117_reg is absorbed into DSP mul_ln1118_1960_fu_4998_p2.
DSP Report: operator mul_ln1118_1960_fu_4998_p2 is absorbed into DSP mul_ln1118_1960_fu_4998_p2.
DSP Report: Generating DSP add_ln703_3711_fu_37649387_p2, operation Mode is: PCIN+A''*(B:0x8c).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_3711_fu_37649387_p2.
DSP Report: register data_73_V_read_1_reg_37659130_reg is absorbed into DSP add_ln703_3711_fu_37649387_p2.
DSP Report: operator add_ln703_3711_fu_37649387_p2 is absorbed into DSP add_ln703_3711_fu_37649387_p2.
DSP Report: operator mul_ln1118_1933_fu_4247_p2 is absorbed into DSP add_ln703_3711_fu_37649387_p2.
DSP Report: Generating DSP mul_ln1118_2777_fu_6326_p2, operation Mode is: A''*(B:0x3ff19).
DSP Report: register mul_ln1118_2777_fu_6326_p2 is absorbed into DSP mul_ln1118_2777_fu_6326_p2.
DSP Report: register mul_ln1118_2777_fu_6326_p2 is absorbed into DSP mul_ln1118_2777_fu_6326_p2.
DSP Report: operator mul_ln1118_2777_fu_6326_p2 is absorbed into DSP mul_ln1118_2777_fu_6326_p2.
DSP Report: Generating DSP mul_ln1118_2229_fu_6107_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_2229_fu_6107_p2 is absorbed into DSP mul_ln1118_2229_fu_6107_p2.
DSP Report: register mul_ln1118_2229_fu_6107_p2 is absorbed into DSP mul_ln1118_2229_fu_6107_p2.
DSP Report: operator mul_ln1118_2229_fu_6107_p2 is absorbed into DSP mul_ln1118_2229_fu_6107_p2.
DSP Report: Generating DSP mul_ln1118_2536_fu_5332_p2, operation Mode is: A''*(B:0x5a).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2536_fu_5332_p2.
DSP Report: register data_96_V_read_1_reg_37658756_reg is absorbed into DSP mul_ln1118_2536_fu_5332_p2.
DSP Report: operator mul_ln1118_2536_fu_5332_p2 is absorbed into DSP mul_ln1118_2536_fu_5332_p2.
DSP Report: Generating DSP add_ln703_2819_fu_37643909_p2, operation Mode is: PCIN+A''*(B:0x4f).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP add_ln703_2819_fu_37643909_p2.
DSP Report: register data_90_V_read_1_reg_37658858_reg is absorbed into DSP add_ln703_2819_fu_37643909_p2.
DSP Report: operator add_ln703_2819_fu_37643909_p2 is absorbed into DSP add_ln703_2819_fu_37643909_p2.
DSP Report: operator mul_ln1118_2368_fu_4333_p2 is absorbed into DSP add_ln703_2819_fu_37643909_p2.
DSP Report: Generating DSP add_ln703_2819_fu_37643909_p2, operation Mode is: PCIN+A''*(B:0x68).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP add_ln703_2819_fu_37643909_p2.
DSP Report: register data_95_V_read_1_reg_37658772_reg is absorbed into DSP add_ln703_2819_fu_37643909_p2.
DSP Report: operator add_ln703_2819_fu_37643909_p2 is absorbed into DSP add_ln703_2819_fu_37643909_p2.
DSP Report: operator mul_ln1118_2506_fu_4632_p2 is absorbed into DSP add_ln703_2819_fu_37643909_p2.
DSP Report: Generating DSP mul_ln1118_1166_fu_3462_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_1166_fu_3462_p2 is absorbed into DSP mul_ln1118_1166_fu_3462_p2.
DSP Report: register mul_ln1118_1166_fu_3462_p2 is absorbed into DSP mul_ln1118_1166_fu_3462_p2.
DSP Report: operator mul_ln1118_1166_fu_3462_p2 is absorbed into DSP mul_ln1118_1166_fu_3462_p2.
DSP Report: Generating DSP mul_ln1118_1242_fu_6187_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_1242_fu_6187_p2 is absorbed into DSP mul_ln1118_1242_fu_6187_p2.
DSP Report: register mul_ln1118_1242_fu_6187_p2 is absorbed into DSP mul_ln1118_1242_fu_6187_p2.
DSP Report: operator mul_ln1118_1242_fu_6187_p2 is absorbed into DSP mul_ln1118_1242_fu_6187_p2.
DSP Report: Generating DSP mul_ln1118_1900_fu_6208_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_1900_fu_6208_p2 is absorbed into DSP mul_ln1118_1900_fu_6208_p2.
DSP Report: register mul_ln1118_1900_fu_6208_p2 is absorbed into DSP mul_ln1118_1900_fu_6208_p2.
DSP Report: operator mul_ln1118_1900_fu_6208_p2 is absorbed into DSP mul_ln1118_1900_fu_6208_p2.
DSP Report: Generating DSP mul_ln1118_1302_fu_3095_p2, operation Mode is: A2*(B:0x2d).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1302_fu_3095_p2.
DSP Report: operator mul_ln1118_1302_fu_3095_p2 is absorbed into DSP mul_ln1118_1302_fu_3095_p2.
DSP Report: Generating DSP add_ln703_1793_reg_37662194_reg, operation Mode is: PCIN+A2*(B:0x36).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_1793_reg_37662194_reg.
DSP Report: register add_ln703_1793_reg_37662194_reg is absorbed into DSP add_ln703_1793_reg_37662194_reg.
DSP Report: operator add_ln703_1793_fu_37606520_p2 is absorbed into DSP add_ln703_1793_reg_37662194_reg.
DSP Report: operator mul_ln1118_1275_fu_5257_p2 is absorbed into DSP add_ln703_1793_reg_37662194_reg.
DSP Report: Generating DSP mul_ln1118_1920_fu_5478_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_1920_fu_5478_p2 is absorbed into DSP mul_ln1118_1920_fu_5478_p2.
DSP Report: register mul_ln1118_1920_fu_5478_p2 is absorbed into DSP mul_ln1118_1920_fu_5478_p2.
DSP Report: operator mul_ln1118_1920_fu_5478_p2 is absorbed into DSP mul_ln1118_1920_fu_5478_p2.
DSP Report: Generating DSP mul_ln1118_2244_fu_5402_p2, operation Mode is: A''*(B:0x1d).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2244_fu_5402_p2.
DSP Report: register data_85_V_read_1_reg_37658934_reg is absorbed into DSP mul_ln1118_2244_fu_5402_p2.
DSP Report: operator mul_ln1118_2244_fu_5402_p2 is absorbed into DSP mul_ln1118_2244_fu_5402_p2.
DSP Report: Generating DSP add_ln703_3664_fu_37649121_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3664_fu_37649121_p2 is absorbed into DSP add_ln703_3664_fu_37649121_p2.
DSP Report: register add_ln703_3664_fu_37649121_p2 is absorbed into DSP add_ln703_3664_fu_37649121_p2.
DSP Report: register add_ln703_3664_fu_37649121_p2 is absorbed into DSP add_ln703_3664_fu_37649121_p2.
DSP Report: register add_ln703_3664_fu_37649121_p2 is absorbed into DSP add_ln703_3664_fu_37649121_p2.
DSP Report: register add_ln703_3664_fu_37649121_p2 is absorbed into DSP add_ln703_3664_fu_37649121_p2.
DSP Report: operator add_ln703_3664_fu_37649121_p2 is absorbed into DSP add_ln703_3664_fu_37649121_p2.
DSP Report: Generating DSP mul_ln1118_1667_fu_3887_p2, operation Mode is: A''*(B:0x3a).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1667_fu_3887_p2.
DSP Report: register data_63_V_read_1_reg_37659295_reg is absorbed into DSP mul_ln1118_1667_fu_3887_p2.
DSP Report: operator mul_ln1118_1667_fu_3887_p2 is absorbed into DSP mul_ln1118_1667_fu_3887_p2.
DSP Report: Generating DSP add_ln703_1799_fu_37637690_p2, operation Mode is: PCIN+A'':B''+C.
DSP Report: register add_ln703_1799_fu_37637690_p2 is absorbed into DSP add_ln703_1799_fu_37637690_p2.
DSP Report: register add_ln703_1799_fu_37637690_p2 is absorbed into DSP add_ln703_1799_fu_37637690_p2.
DSP Report: register add_ln703_1799_fu_37637690_p2 is absorbed into DSP add_ln703_1799_fu_37637690_p2.
DSP Report: register add_ln703_1799_fu_37637690_p2 is absorbed into DSP add_ln703_1799_fu_37637690_p2.
DSP Report: operator add_ln703_1799_fu_37637690_p2 is absorbed into DSP add_ln703_1799_fu_37637690_p2.
DSP Report: Generating DSP mul_ln1118_2339_fu_5448_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_2339_fu_5448_p2 is absorbed into DSP mul_ln1118_2339_fu_5448_p2.
DSP Report: register mul_ln1118_2339_fu_5448_p2 is absorbed into DSP mul_ln1118_2339_fu_5448_p2.
DSP Report: operator mul_ln1118_2339_fu_5448_p2 is absorbed into DSP mul_ln1118_2339_fu_5448_p2.
DSP Report: Generating DSP mul_ln1118_2422_fu_3438_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_2422_fu_3438_p2 is absorbed into DSP mul_ln1118_2422_fu_3438_p2.
DSP Report: register mul_ln1118_2422_fu_3438_p2 is absorbed into DSP mul_ln1118_2422_fu_3438_p2.
DSP Report: operator mul_ln1118_2422_fu_3438_p2 is absorbed into DSP mul_ln1118_2422_fu_3438_p2.
DSP Report: Generating DSP mul_ln1118_1666_fu_3968_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_1666_fu_3968_p2 is absorbed into DSP mul_ln1118_1666_fu_3968_p2.
DSP Report: register mul_ln1118_1666_fu_3968_p2 is absorbed into DSP mul_ln1118_1666_fu_3968_p2.
DSP Report: operator mul_ln1118_1666_fu_3968_p2 is absorbed into DSP mul_ln1118_1666_fu_3968_p2.
DSP Report: Generating DSP mul_ln1118_1720_fu_3252_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_1720_fu_3252_p2 is absorbed into DSP mul_ln1118_1720_fu_3252_p2.
DSP Report: register mul_ln1118_1720_fu_3252_p2 is absorbed into DSP mul_ln1118_1720_fu_3252_p2.
DSP Report: operator mul_ln1118_1720_fu_3252_p2 is absorbed into DSP mul_ln1118_1720_fu_3252_p2.
DSP Report: Generating DSP mul_ln1118_1365_fu_6461_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_1365_fu_6461_p2 is absorbed into DSP mul_ln1118_1365_fu_6461_p2.
DSP Report: register mul_ln1118_1365_fu_6461_p2 is absorbed into DSP mul_ln1118_1365_fu_6461_p2.
DSP Report: operator mul_ln1118_1365_fu_6461_p2 is absorbed into DSP mul_ln1118_1365_fu_6461_p2.
DSP Report: Generating DSP mul_ln1118_1848_fu_4131_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_1848_fu_4131_p2 is absorbed into DSP mul_ln1118_1848_fu_4131_p2.
DSP Report: register mul_ln1118_1848_fu_4131_p2 is absorbed into DSP mul_ln1118_1848_fu_4131_p2.
DSP Report: operator mul_ln1118_1848_fu_4131_p2 is absorbed into DSP mul_ln1118_1848_fu_4131_p2.
DSP Report: Generating DSP mul_ln1118_1174_fu_3899_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_1174_fu_3899_p2 is absorbed into DSP mul_ln1118_1174_fu_3899_p2.
DSP Report: register mul_ln1118_1174_fu_3899_p2 is absorbed into DSP mul_ln1118_1174_fu_3899_p2.
DSP Report: operator mul_ln1118_1174_fu_3899_p2 is absorbed into DSP mul_ln1118_1174_fu_3899_p2.
DSP Report: Generating DSP mul_ln1118_2572_fu_4777_p2, operation Mode is: A''*(B:0x1d3).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2572_fu_4777_p2.
DSP Report: register data_97_V_read_1_reg_37658740_reg is absorbed into DSP mul_ln1118_2572_fu_4777_p2.
DSP Report: operator mul_ln1118_2572_fu_4777_p2 is absorbed into DSP mul_ln1118_2572_fu_4777_p2.
DSP Report: Generating DSP mul_ln1118_2081_fu_5801_p2, operation Mode is: A''*(B:0x3ff2b).
DSP Report: register mul_ln1118_2081_fu_5801_p2 is absorbed into DSP mul_ln1118_2081_fu_5801_p2.
DSP Report: register mul_ln1118_2081_fu_5801_p2 is absorbed into DSP mul_ln1118_2081_fu_5801_p2.
DSP Report: operator mul_ln1118_2081_fu_5801_p2 is absorbed into DSP mul_ln1118_2081_fu_5801_p2.
DSP Report: Generating DSP mul_ln1118_2321_fu_6195_p2, operation Mode is: A''*(B:0x3ff37).
DSP Report: register mul_ln1118_2321_fu_6195_p2 is absorbed into DSP mul_ln1118_2321_fu_6195_p2.
DSP Report: register mul_ln1118_2321_fu_6195_p2 is absorbed into DSP mul_ln1118_2321_fu_6195_p2.
DSP Report: operator mul_ln1118_2321_fu_6195_p2 is absorbed into DSP mul_ln1118_2321_fu_6195_p2.
DSP Report: Generating DSP add_ln703_3132_fu_37645837_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3132_fu_37645837_p2 is absorbed into DSP add_ln703_3132_fu_37645837_p2.
DSP Report: Generating DSP mul_ln1118_2619_fu_6120_p2, operation Mode is: A''*(B:0x3fc69).
DSP Report: register mul_ln1118_2619_fu_6120_p2 is absorbed into DSP mul_ln1118_2619_fu_6120_p2.
DSP Report: register mul_ln1118_2619_fu_6120_p2 is absorbed into DSP mul_ln1118_2619_fu_6120_p2.
DSP Report: operator mul_ln1118_2619_fu_6120_p2 is absorbed into DSP mul_ln1118_2619_fu_6120_p2.
DSP Report: Generating DSP mul_ln1118_2283_fu_3417_p2, operation Mode is: A''*(B:0x46b).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2283_fu_3417_p2.
DSP Report: register data_87_V_read_1_reg_37658905_reg is absorbed into DSP mul_ln1118_2283_fu_3417_p2.
DSP Report: operator mul_ln1118_2283_fu_3417_p2 is absorbed into DSP mul_ln1118_2283_fu_3417_p2.
DSP Report: Generating DSP mul_ln1118_1216_fu_5423_p2, operation Mode is: A''*(B:0x3fefb).
DSP Report: register mul_ln1118_1216_fu_5423_p2 is absorbed into DSP mul_ln1118_1216_fu_5423_p2.
DSP Report: register mul_ln1118_1216_fu_5423_p2 is absorbed into DSP mul_ln1118_1216_fu_5423_p2.
DSP Report: operator mul_ln1118_1216_fu_5423_p2 is absorbed into DSP mul_ln1118_1216_fu_5423_p2.
DSP Report: Generating DSP mul_ln1118_1466_fu_4095_p2, operation Mode is: A''*(B:0x3fe89).
DSP Report: register mul_ln1118_1466_fu_4095_p2 is absorbed into DSP mul_ln1118_1466_fu_4095_p2.
DSP Report: register mul_ln1118_1466_fu_4095_p2 is absorbed into DSP mul_ln1118_1466_fu_4095_p2.
DSP Report: operator mul_ln1118_1466_fu_4095_p2 is absorbed into DSP mul_ln1118_1466_fu_4095_p2.
DSP Report: Generating DSP mul_ln1118_1390_fu_5764_p2, operation Mode is: A''*(B:0x3ff0d).
DSP Report: register mul_ln1118_1390_fu_5764_p2 is absorbed into DSP mul_ln1118_1390_fu_5764_p2.
DSP Report: register mul_ln1118_1390_fu_5764_p2 is absorbed into DSP mul_ln1118_1390_fu_5764_p2.
DSP Report: operator mul_ln1118_1390_fu_5764_p2 is absorbed into DSP mul_ln1118_1390_fu_5764_p2.
DSP Report: Generating DSP mul_ln1118_1196_fu_3498_p2, operation Mode is: A''*(B:0x3ff06).
DSP Report: register mul_ln1118_1196_fu_3498_p2 is absorbed into DSP mul_ln1118_1196_fu_3498_p2.
DSP Report: register mul_ln1118_1196_fu_3498_p2 is absorbed into DSP mul_ln1118_1196_fu_3498_p2.
DSP Report: operator mul_ln1118_1196_fu_3498_p2 is absorbed into DSP mul_ln1118_1196_fu_3498_p2.
DSP Report: Generating DSP mul_ln1118_2002_fu_2849_p2, operation Mode is: A''*(B:0x142).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2002_fu_2849_p2.
DSP Report: register data_76_V_read_1_reg_37659089_reg is absorbed into DSP mul_ln1118_2002_fu_2849_p2.
DSP Report: operator mul_ln1118_2002_fu_2849_p2 is absorbed into DSP mul_ln1118_2002_fu_2849_p2.
DSP Report: Generating DSP add_ln703_2022_fu_37638999_p2, operation Mode is: PCIN+A''*(B:0x105).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_2022_fu_37638999_p2.
DSP Report: register data_57_V_read_1_reg_37659396_reg is absorbed into DSP add_ln703_2022_fu_37638999_p2.
DSP Report: operator add_ln703_2022_fu_37638999_p2 is absorbed into DSP add_ln703_2022_fu_37638999_p2.
DSP Report: operator mul_ln1118_1530_fu_6592_p2 is absorbed into DSP add_ln703_2022_fu_37638999_p2.
DSP Report: Generating DSP add_ln703_2022_fu_37638999_p2, operation Mode is: PCIN+A''*(B:0x112).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP add_ln703_2022_fu_37638999_p2.
DSP Report: register data_71_V_read_1_reg_37659162_reg is absorbed into DSP add_ln703_2022_fu_37638999_p2.
DSP Report: operator add_ln703_2022_fu_37638999_p2 is absorbed into DSP add_ln703_2022_fu_37638999_p2.
DSP Report: operator mul_ln1118_1870_fu_3844_p2 is absorbed into DSP add_ln703_2022_fu_37638999_p2.
DSP Report: Generating DSP mul_ln1118_1160_fu_3944_p2, operation Mode is: A''*(B:0x6b).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1160_fu_3944_p2.
DSP Report: register data_42_V_read_1_reg_37659633_reg is absorbed into DSP mul_ln1118_1160_fu_3944_p2.
DSP Report: operator mul_ln1118_1160_fu_3944_p2 is absorbed into DSP mul_ln1118_1160_fu_3944_p2.
DSP Report: Generating DSP add_ln703_1214_fu_37633930_p2, operation Mode is: PCIN+A''*(B:0x45).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_1214_fu_37633930_p2.
DSP Report: register zext_ln1118_684_reg_37660621_reg is absorbed into DSP add_ln703_1214_fu_37633930_p2.
DSP Report: operator add_ln703_1214_fu_37633930_p2 is absorbed into DSP add_ln703_1214_fu_37633930_p2.
DSP Report: operator mul_ln1118_947_fu_6521_p2 is absorbed into DSP add_ln703_1214_fu_37633930_p2.
DSP Report: Generating DSP add_ln703_1214_reg_37662950_reg, operation Mode is: PCIN+A''*(B:0x4d).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_1214_reg_37662950_reg.
DSP Report: register data_45_V_read_1_reg_37659582_reg is absorbed into DSP add_ln703_1214_reg_37662950_reg.
DSP Report: register add_ln703_1214_reg_37662950_reg is absorbed into DSP add_ln703_1214_reg_37662950_reg.
DSP Report: operator add_ln703_1214_fu_37633930_p2 is absorbed into DSP add_ln703_1214_reg_37662950_reg.
DSP Report: operator mul_ln1118_1224_fu_6466_p2 is absorbed into DSP add_ln703_1214_reg_37662950_reg.
DSP Report: Generating DSP mul_ln1118_821_fu_3668_p2, operation Mode is: A''*(B:0x4d).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_821_fu_3668_p2.
DSP Report: register zext_ln1118_578_reg_37660488_reg is absorbed into DSP mul_ln1118_821_fu_3668_p2.
DSP Report: operator mul_ln1118_821_fu_3668_p2 is absorbed into DSP mul_ln1118_821_fu_3668_p2.
DSP Report: Generating DSP add_ln703_1211_fu_37633908_p2, operation Mode is: C+A''*(B:0x3ff8a).
DSP Report: register add_ln703_1211_fu_37633908_p2 is absorbed into DSP add_ln703_1211_fu_37633908_p2.
DSP Report: register add_ln703_1211_fu_37633908_p2 is absorbed into DSP add_ln703_1211_fu_37633908_p2.
DSP Report: operator add_ln703_1211_fu_37633908_p2 is absorbed into DSP add_ln703_1211_fu_37633908_p2.
DSP Report: operator mul_ln1118_1062_fu_4083_p2 is absorbed into DSP add_ln703_1211_fu_37633908_p2.
DSP Report: Generating DSP mul_ln1118_772_fu_4388_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_772_fu_4388_p2 is absorbed into DSP mul_ln1118_772_fu_4388_p2.
DSP Report: register mul_ln1118_772_fu_4388_p2 is absorbed into DSP mul_ln1118_772_fu_4388_p2.
DSP Report: operator mul_ln1118_772_fu_4388_p2 is absorbed into DSP mul_ln1118_772_fu_4388_p2.
DSP Report: Generating DSP mul_ln1118_2256_fu_4366_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_2256_fu_4366_p2 is absorbed into DSP mul_ln1118_2256_fu_4366_p2.
DSP Report: register mul_ln1118_2256_fu_4366_p2 is absorbed into DSP mul_ln1118_2256_fu_4366_p2.
DSP Report: operator mul_ln1118_2256_fu_4366_p2 is absorbed into DSP mul_ln1118_2256_fu_4366_p2.
DSP Report: Generating DSP mul_ln1118_2736_fu_6356_p2, operation Mode is: A''*(B:0x31).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2736_fu_6356_p2.
DSP Report: register data_103_V_read_1_reg_37658644_reg is absorbed into DSP mul_ln1118_2736_fu_6356_p2.
DSP Report: operator mul_ln1118_2736_fu_6356_p2 is absorbed into DSP mul_ln1118_2736_fu_6356_p2.
DSP Report: Generating DSP add_ln703_2830_fu_37643997_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2830_fu_37643997_p2 is absorbed into DSP add_ln703_2830_fu_37643997_p2.
DSP Report: register add_ln703_2830_fu_37643997_p2 is absorbed into DSP add_ln703_2830_fu_37643997_p2.
DSP Report: register add_ln703_2830_fu_37643997_p2 is absorbed into DSP add_ln703_2830_fu_37643997_p2.
DSP Report: register add_ln703_2830_fu_37643997_p2 is absorbed into DSP add_ln703_2830_fu_37643997_p2.
DSP Report: register add_ln703_2830_fu_37643997_p2 is absorbed into DSP add_ln703_2830_fu_37643997_p2.
DSP Report: operator add_ln703_2830_fu_37643997_p2 is absorbed into DSP add_ln703_2830_fu_37643997_p2.
DSP Report: Generating DSP add_ln703_2836_fu_37644039_p2, operation Mode is: C+A''*(B:0x1b).
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP add_ln703_2836_fu_37644039_p2.
DSP Report: register data_106_V_read_1_reg_37658594_reg is absorbed into DSP add_ln703_2836_fu_37644039_p2.
DSP Report: operator add_ln703_2836_fu_37644039_p2 is absorbed into DSP add_ln703_2836_fu_37644039_p2.
DSP Report: operator mul_ln1118_2819_fu_6234_p2 is absorbed into DSP add_ln703_2836_fu_37644039_p2.
DSP Report: Generating DSP add_ln703_2837_fu_37644049_p2, operation Mode is: PCIN+A''*(B:0x17).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP add_ln703_2837_fu_37644049_p2.
DSP Report: register data_102_V_read_1_reg_37658661_reg is absorbed into DSP add_ln703_2837_fu_37644049_p2.
DSP Report: operator add_ln703_2837_fu_37644049_p2 is absorbed into DSP add_ln703_2837_fu_37644049_p2.
DSP Report: operator mul_ln1118_2703_fu_6300_p2 is absorbed into DSP add_ln703_2837_fu_37644049_p2.
DSP Report: Generating DSP mul_ln1118_2284_fu_3336_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_2284_fu_3336_p2 is absorbed into DSP mul_ln1118_2284_fu_3336_p2.
DSP Report: register mul_ln1118_2284_fu_3336_p2 is absorbed into DSP mul_ln1118_2284_fu_3336_p2.
DSP Report: operator mul_ln1118_2284_fu_3336_p2 is absorbed into DSP mul_ln1118_2284_fu_3336_p2.
DSP Report: Generating DSP mul_ln1118_2643_fu_5769_p2, operation Mode is: A''*(B:0x26).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2643_fu_5769_p2.
DSP Report: register data_100_V_read_1_reg_37658688_reg is absorbed into DSP mul_ln1118_2643_fu_5769_p2.
DSP Report: operator mul_ln1118_2643_fu_5769_p2 is absorbed into DSP mul_ln1118_2643_fu_5769_p2.
DSP Report: Generating DSP add_ln703_2829_fu_37643991_p2, operation Mode is: PCIN+A''*(B:0x2d).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP add_ln703_2829_fu_37643991_p2.
DSP Report: register data_83_V_read_1_reg_37658970_reg is absorbed into DSP add_ln703_2829_fu_37643991_p2.
DSP Report: operator add_ln703_2829_fu_37643991_p2 is absorbed into DSP add_ln703_2829_fu_37643991_p2.
DSP Report: operator mul_ln1118_2170_fu_5211_p2 is absorbed into DSP add_ln703_2829_fu_37643991_p2.
DSP Report: Generating DSP add_ln703_2829_fu_37643991_p2, operation Mode is: PCIN+A''*(B:0x3a).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_2829_fu_37643991_p2.
DSP Report: register data_74_V_read_1_reg_37659117_reg is absorbed into DSP add_ln703_2829_fu_37643991_p2.
DSP Report: operator add_ln703_2829_fu_37643991_p2 is absorbed into DSP add_ln703_2829_fu_37643991_p2.
DSP Report: operator mul_ln1118_1940_fu_6318_p2 is absorbed into DSP add_ln703_2829_fu_37643991_p2.
DSP Report: Generating DSP add_ln703_2829_reg_37664610_reg, operation Mode is: PCIN+A''*(B:0x2f).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP add_ln703_2829_reg_37664610_reg.
DSP Report: register data_88_V_read_1_reg_37658891_reg is absorbed into DSP add_ln703_2829_reg_37664610_reg.
DSP Report: register add_ln703_2829_reg_37664610_reg is absorbed into DSP add_ln703_2829_reg_37664610_reg.
DSP Report: operator add_ln703_2829_fu_37643991_p2 is absorbed into DSP add_ln703_2829_reg_37664610_reg.
DSP Report: operator mul_ln1118_2314_fu_4581_p2 is absorbed into DSP add_ln703_2829_reg_37664610_reg.
DSP Report: Generating DSP mul_ln1118_1594_fu_3941_p2, operation Mode is: A''*(B:0x3ff4e).
DSP Report: register mul_ln1118_1594_fu_3941_p2 is absorbed into DSP mul_ln1118_1594_fu_3941_p2.
DSP Report: register mul_ln1118_1594_fu_3941_p2 is absorbed into DSP mul_ln1118_1594_fu_3941_p2.
DSP Report: operator mul_ln1118_1594_fu_3941_p2 is absorbed into DSP mul_ln1118_1594_fu_3941_p2.
DSP Report: Generating DSP mul_ln1118_1042_fu_3600_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_1042_fu_3600_p2 is absorbed into DSP mul_ln1118_1042_fu_3600_p2.
DSP Report: register mul_ln1118_1042_fu_3600_p2 is absorbed into DSP mul_ln1118_1042_fu_3600_p2.
DSP Report: operator mul_ln1118_1042_fu_3600_p2 is absorbed into DSP mul_ln1118_1042_fu_3600_p2.
DSP Report: Generating DSP mul_ln1118_1220_fu_3001_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_1220_fu_3001_p2 is absorbed into DSP mul_ln1118_1220_fu_3001_p2.
DSP Report: register mul_ln1118_1220_fu_3001_p2 is absorbed into DSP mul_ln1118_1220_fu_3001_p2.
DSP Report: operator mul_ln1118_1220_fu_3001_p2 is absorbed into DSP mul_ln1118_1220_fu_3001_p2.
DSP Report: Generating DSP mul_ln1118_1170_fu_3471_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_1170_fu_3471_p2 is absorbed into DSP mul_ln1118_1170_fu_3471_p2.
DSP Report: register mul_ln1118_1170_fu_3471_p2 is absorbed into DSP mul_ln1118_1170_fu_3471_p2.
DSP Report: operator mul_ln1118_1170_fu_3471_p2 is absorbed into DSP mul_ln1118_1170_fu_3471_p2.
DSP Report: Generating DSP add_ln703_2929_fu_37644577_p2, operation Mode is: C'+A''*(B:0x1b).
DSP Report: register data_93_V_read_int_reg_reg is absorbed into DSP add_ln703_2929_fu_37644577_p2.
DSP Report: register data_93_V_read_1_reg_37658801_reg is absorbed into DSP add_ln703_2929_fu_37644577_p2.
DSP Report: register add_ln703_2929_fu_37644577_p2 is absorbed into DSP add_ln703_2929_fu_37644577_p2.
DSP Report: operator add_ln703_2929_fu_37644577_p2 is absorbed into DSP add_ln703_2929_fu_37644577_p2.
DSP Report: operator mul_ln1118_2453_fu_4603_p2 is absorbed into DSP add_ln703_2929_fu_37644577_p2.
DSP Report: Generating DSP mul_ln1118_2567_fu_3939_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_2567_fu_3939_p2 is absorbed into DSP mul_ln1118_2567_fu_3939_p2.
DSP Report: register mul_ln1118_2567_fu_3939_p2 is absorbed into DSP mul_ln1118_2567_fu_3939_p2.
DSP Report: operator mul_ln1118_2567_fu_3939_p2 is absorbed into DSP mul_ln1118_2567_fu_3939_p2.
DSP Report: Generating DSP add_ln703_2927_fu_37644561_p2, operation Mode is: C+A''*(B:0x2c).
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP add_ln703_2927_fu_37644561_p2.
DSP Report: register data_104_V_read_1_reg_37658626_reg is absorbed into DSP add_ln703_2927_fu_37644561_p2.
DSP Report: operator add_ln703_2927_fu_37644561_p2 is absorbed into DSP add_ln703_2927_fu_37644561_p2.
DSP Report: operator mul_ln1118_2760_fu_6392_p2 is absorbed into DSP add_ln703_2927_fu_37644561_p2.
DSP Report: Generating DSP add_ln703_2928_reg_37664735_reg, operation Mode is: PCIN+A''*(B:0x2f).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP add_ln703_2928_reg_37664735_reg.
DSP Report: register data_100_V_read_1_reg_37658688_reg is absorbed into DSP add_ln703_2928_reg_37664735_reg.
DSP Report: register add_ln703_2928_reg_37664735_reg is absorbed into DSP add_ln703_2928_reg_37664735_reg.
DSP Report: operator add_ln703_2928_fu_37644571_p2 is absorbed into DSP add_ln703_2928_reg_37664735_reg.
DSP Report: operator mul_ln1118_2645_fu_3534_p2 is absorbed into DSP add_ln703_2928_reg_37664735_reg.
DSP Report: Generating DSP mul_ln1118_2201_fu_4833_p2, operation Mode is: A''*(B:0x3fedb).
DSP Report: register mul_ln1118_2201_fu_4833_p2 is absorbed into DSP mul_ln1118_2201_fu_4833_p2.
DSP Report: register mul_ln1118_2201_fu_4833_p2 is absorbed into DSP mul_ln1118_2201_fu_4833_p2.
DSP Report: operator mul_ln1118_2201_fu_4833_p2 is absorbed into DSP mul_ln1118_2201_fu_4833_p2.
DSP Report: Generating DSP mul_ln1118_2316_fu_5419_p2, operation Mode is: A''*(B:0x3fe43).
DSP Report: register mul_ln1118_2316_fu_5419_p2 is absorbed into DSP mul_ln1118_2316_fu_5419_p2.
DSP Report: register mul_ln1118_2316_fu_5419_p2 is absorbed into DSP mul_ln1118_2316_fu_5419_p2.
DSP Report: operator mul_ln1118_2316_fu_5419_p2 is absorbed into DSP mul_ln1118_2316_fu_5419_p2.
DSP Report: Generating DSP mul_ln1118_2125_fu_5146_p2, operation Mode is: A''*(B:0x3feec).
DSP Report: register mul_ln1118_2125_fu_5146_p2 is absorbed into DSP mul_ln1118_2125_fu_5146_p2.
DSP Report: register mul_ln1118_2125_fu_5146_p2 is absorbed into DSP mul_ln1118_2125_fu_5146_p2.
DSP Report: operator mul_ln1118_2125_fu_5146_p2 is absorbed into DSP mul_ln1118_2125_fu_5146_p2.
DSP Report: Generating DSP mul_ln1118_1386_fu_3472_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_1386_fu_3472_p2 is absorbed into DSP mul_ln1118_1386_fu_3472_p2.
DSP Report: register mul_ln1118_1386_fu_3472_p2 is absorbed into DSP mul_ln1118_1386_fu_3472_p2.
DSP Report: operator mul_ln1118_1386_fu_3472_p2 is absorbed into DSP mul_ln1118_1386_fu_3472_p2.
DSP Report: Generating DSP mul_ln1118_1410_fu_5334_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_1410_fu_5334_p2 is absorbed into DSP mul_ln1118_1410_fu_5334_p2.
DSP Report: register mul_ln1118_1410_fu_5334_p2 is absorbed into DSP mul_ln1118_1410_fu_5334_p2.
DSP Report: operator mul_ln1118_1410_fu_5334_p2 is absorbed into DSP mul_ln1118_1410_fu_5334_p2.
DSP Report: Generating DSP mul_ln1118_1168_fu_3466_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_1168_fu_3466_p2 is absorbed into DSP mul_ln1118_1168_fu_3466_p2.
DSP Report: register mul_ln1118_1168_fu_3466_p2 is absorbed into DSP mul_ln1118_1168_fu_3466_p2.
DSP Report: operator mul_ln1118_1168_fu_3466_p2 is absorbed into DSP mul_ln1118_1168_fu_3466_p2.
DSP Report: Generating DSP mul_ln1118_1007_fu_2820_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_1007_fu_2820_p2 is absorbed into DSP mul_ln1118_1007_fu_2820_p2.
DSP Report: register mul_ln1118_1007_fu_2820_p2 is absorbed into DSP mul_ln1118_1007_fu_2820_p2.
DSP Report: operator mul_ln1118_1007_fu_2820_p2 is absorbed into DSP mul_ln1118_1007_fu_2820_p2.
DSP Report: Generating DSP mul_ln1118_1070_fu_5935_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_1070_fu_5935_p2 is absorbed into DSP mul_ln1118_1070_fu_5935_p2.
DSP Report: register mul_ln1118_1070_fu_5935_p2 is absorbed into DSP mul_ln1118_1070_fu_5935_p2.
DSP Report: operator mul_ln1118_1070_fu_5935_p2 is absorbed into DSP mul_ln1118_1070_fu_5935_p2.
DSP Report: Generating DSP mul_ln1118_1526_fu_3141_p2, operation Mode is: A''*(B:0x4b).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1526_fu_3141_p2.
DSP Report: register data_57_V_read_1_reg_37659396_reg is absorbed into DSP mul_ln1118_1526_fu_3141_p2.
DSP Report: operator mul_ln1118_1526_fu_3141_p2 is absorbed into DSP mul_ln1118_1526_fu_3141_p2.
DSP Report: Generating DSP add_ln703_1598_fu_37636385_p2, operation Mode is: PCIN+A''*(B:0x61).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP add_ln703_1598_fu_37636385_p2.
DSP Report: register data_68_V_read_1_reg_37659212_reg is absorbed into DSP add_ln703_1598_fu_37636385_p2.
DSP Report: operator add_ln703_1598_fu_37636385_p2 is absorbed into DSP add_ln703_1598_fu_37636385_p2.
DSP Report: operator mul_ln1118_1789_fu_3927_p2 is absorbed into DSP add_ln703_1598_fu_37636385_p2.
DSP Report: Generating DSP mul_ln1118_804_fu_3234_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_804_fu_3234_p2 is absorbed into DSP mul_ln1118_804_fu_3234_p2.
DSP Report: register mul_ln1118_804_fu_3234_p2 is absorbed into DSP mul_ln1118_804_fu_3234_p2.
DSP Report: operator mul_ln1118_804_fu_3234_p2 is absorbed into DSP mul_ln1118_804_fu_3234_p2.
DSP Report: Generating DSP mul_ln1118_2197_fu_5996_p2, operation Mode is: A''*(B:0x3fd60).
DSP Report: register mul_ln1118_2197_fu_5996_p2 is absorbed into DSP mul_ln1118_2197_fu_5996_p2.
DSP Report: register mul_ln1118_2197_fu_5996_p2 is absorbed into DSP mul_ln1118_2197_fu_5996_p2.
DSP Report: operator mul_ln1118_2197_fu_5996_p2 is absorbed into DSP mul_ln1118_2197_fu_5996_p2.
DSP Report: Generating DSP mul_ln1118_2700_fu_2766_p2, operation Mode is: A''*(B:0x3d4).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2700_fu_2766_p2.
DSP Report: register data_102_V_read_1_reg_37658661_reg is absorbed into DSP mul_ln1118_2700_fu_2766_p2.
DSP Report: operator mul_ln1118_2700_fu_2766_p2 is absorbed into DSP mul_ln1118_2700_fu_2766_p2.
DSP Report: Generating DSP mul_ln1118_2563_fu_6347_p2, operation Mode is: A''*(B:0x3febe).
DSP Report: register mul_ln1118_2563_fu_6347_p2 is absorbed into DSP mul_ln1118_2563_fu_6347_p2.
DSP Report: register mul_ln1118_2563_fu_6347_p2 is absorbed into DSP mul_ln1118_2563_fu_6347_p2.
DSP Report: operator mul_ln1118_2563_fu_6347_p2 is absorbed into DSP mul_ln1118_2563_fu_6347_p2.
DSP Report: Generating DSP add_ln703_2680_reg_37664470_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2680_reg_37664470_reg is absorbed into DSP add_ln703_2680_reg_37664470_reg.
DSP Report: operator add_ln703_2680_fu_37643008_p2 is absorbed into DSP add_ln703_2680_reg_37664470_reg.
DSP Report: Generating DSP mul_ln1118_2016_fu_5460_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_2016_fu_5460_p2 is absorbed into DSP mul_ln1118_2016_fu_5460_p2.
DSP Report: register mul_ln1118_2016_fu_5460_p2 is absorbed into DSP mul_ln1118_2016_fu_5460_p2.
DSP Report: operator mul_ln1118_2016_fu_5460_p2 is absorbed into DSP mul_ln1118_2016_fu_5460_p2.
DSP Report: Generating DSP mul_ln1118_1651_fu_6527_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_1651_fu_6527_p2 is absorbed into DSP mul_ln1118_1651_fu_6527_p2.
DSP Report: register mul_ln1118_1651_fu_6527_p2 is absorbed into DSP mul_ln1118_1651_fu_6527_p2.
DSP Report: operator mul_ln1118_1651_fu_6527_p2 is absorbed into DSP mul_ln1118_1651_fu_6527_p2.
DSP Report: Generating DSP mul_ln1118_2282_fu_6033_p2, operation Mode is: A''*(B:0x3fbdd).
DSP Report: register mul_ln1118_2282_fu_6033_p2 is absorbed into DSP mul_ln1118_2282_fu_6033_p2.
DSP Report: register mul_ln1118_2282_fu_6033_p2 is absorbed into DSP mul_ln1118_2282_fu_6033_p2.
DSP Report: operator mul_ln1118_2282_fu_6033_p2 is absorbed into DSP mul_ln1118_2282_fu_6033_p2.
DSP Report: Generating DSP mul_ln1118_2041_fu_4089_p2, operation Mode is: A''*(B:0x19).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2041_fu_4089_p2.
DSP Report: register data_77_V_read_1_reg_37659072_reg is absorbed into DSP mul_ln1118_2041_fu_4089_p2.
DSP Report: operator mul_ln1118_2041_fu_4089_p2 is absorbed into DSP mul_ln1118_2041_fu_4089_p2.
DSP Report: Generating DSP add_ln703_2294_fu_37640725_p2, operation Mode is: PCIN+A''*(B:0x39).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP add_ln703_2294_fu_37640725_p2.
DSP Report: register data_69_V_read_1_reg_37659196_reg is absorbed into DSP add_ln703_2294_fu_37640725_p2.
DSP Report: operator add_ln703_2294_fu_37640725_p2 is absorbed into DSP add_ln703_2294_fu_37640725_p2.
DSP Report: operator mul_ln1118_1830_fu_4389_p2 is absorbed into DSP add_ln703_2294_fu_37640725_p2.
DSP Report: Generating DSP add_ln703_2294_fu_37640725_p2, operation Mode is: PCIN+A''*(B:0x1d).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_2294_fu_37640725_p2.
DSP Report: register data_61_V_read_1_reg_37659328_reg is absorbed into DSP add_ln703_2294_fu_37640725_p2.
DSP Report: operator add_ln703_2294_fu_37640725_p2 is absorbed into DSP add_ln703_2294_fu_37640725_p2.
DSP Report: operator mul_ln1118_1625_fu_4852_p2 is absorbed into DSP add_ln703_2294_fu_37640725_p2.
DSP Report: Generating DSP add_ln703_2294_fu_37640725_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2294_fu_37640725_p2 is absorbed into DSP add_ln703_2294_fu_37640725_p2.
DSP Report: Generating DSP mul_ln1118_1728_fu_5061_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_1728_fu_5061_p2 is absorbed into DSP mul_ln1118_1728_fu_5061_p2.
DSP Report: register mul_ln1118_1728_fu_5061_p2 is absorbed into DSP mul_ln1118_1728_fu_5061_p2.
DSP Report: operator mul_ln1118_1728_fu_5061_p2 is absorbed into DSP mul_ln1118_1728_fu_5061_p2.
DSP Report: Generating DSP add_ln703_2294_reg_37664050_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_2294_reg_37664050_reg is absorbed into DSP add_ln703_2294_reg_37664050_reg.
DSP Report: operator add_ln703_2294_fu_37640725_p2 is absorbed into DSP add_ln703_2294_reg_37664050_reg.
DSP Report: Generating DSP mul_ln1118_1711_fu_6558_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_1711_fu_6558_p2 is absorbed into DSP mul_ln1118_1711_fu_6558_p2.
DSP Report: register mul_ln1118_1711_fu_6558_p2 is absorbed into DSP mul_ln1118_1711_fu_6558_p2.
DSP Report: operator mul_ln1118_1711_fu_6558_p2 is absorbed into DSP mul_ln1118_1711_fu_6558_p2.
DSP Report: Generating DSP mul_ln1118_1839_fu_3619_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_1839_fu_3619_p2 is absorbed into DSP mul_ln1118_1839_fu_3619_p2.
DSP Report: register mul_ln1118_1839_fu_3619_p2 is absorbed into DSP mul_ln1118_1839_fu_3619_p2.
DSP Report: operator mul_ln1118_1839_fu_3619_p2 is absorbed into DSP mul_ln1118_1839_fu_3619_p2.
DSP Report: Generating DSP mul_ln1118_1408_fu_5502_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_1408_fu_5502_p2 is absorbed into DSP mul_ln1118_1408_fu_5502_p2.
DSP Report: register mul_ln1118_1408_fu_5502_p2 is absorbed into DSP mul_ln1118_1408_fu_5502_p2.
DSP Report: operator mul_ln1118_1408_fu_5502_p2 is absorbed into DSP mul_ln1118_1408_fu_5502_p2.
DSP Report: Generating DSP mul_ln1118_1337_fu_4636_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_1337_fu_4636_p2 is absorbed into DSP mul_ln1118_1337_fu_4636_p2.
DSP Report: register mul_ln1118_1337_fu_4636_p2 is absorbed into DSP mul_ln1118_1337_fu_4636_p2.
DSP Report: operator mul_ln1118_1337_fu_4636_p2 is absorbed into DSP mul_ln1118_1337_fu_4636_p2.
DSP Report: Generating DSP mul_ln1118_2534_fu_2954_p2, operation Mode is: A''*(B:0x53).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2534_fu_2954_p2.
DSP Report: register data_96_V_read_1_reg_37658756_reg is absorbed into DSP mul_ln1118_2534_fu_2954_p2.
DSP Report: operator mul_ln1118_2534_fu_2954_p2 is absorbed into DSP mul_ln1118_2534_fu_2954_p2.
DSP Report: Generating DSP add_ln703_2428_fu_37641551_p2, operation Mode is: PCIN+A''*(B:0x5a).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP add_ln703_2428_fu_37641551_p2.
DSP Report: register data_71_V_read_1_reg_37659162_reg is absorbed into DSP add_ln703_2428_fu_37641551_p2.
DSP Report: operator add_ln703_2428_fu_37641551_p2 is absorbed into DSP add_ln703_2428_fu_37641551_p2.
DSP Report: operator mul_ln1118_1864_fu_4029_p2 is absorbed into DSP add_ln703_2428_fu_37641551_p2.
DSP Report: Generating DSP add_ln703_2428_fu_37641551_p2, operation Mode is: PCIN+A''*(B:0x4b).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_2428_fu_37641551_p2.
DSP Report: register data_46_V_read_1_reg_37659567_reg is absorbed into DSP add_ln703_2428_fu_37641551_p2.
DSP Report: operator add_ln703_2428_fu_37641551_p2 is absorbed into DSP add_ln703_2428_fu_37641551_p2.
DSP Report: operator mul_ln1118_1243_fu_4842_p2 is absorbed into DSP add_ln703_2428_fu_37641551_p2.
DSP Report: Generating DSP add_ln703_2428_reg_37664190_reg, operation Mode is: PCIN+A''*(B:0x5d).
DSP Report: register data_79_V_read_int_reg_reg is absorbed into DSP add_ln703_2428_reg_37664190_reg.
DSP Report: register data_79_V_read_1_reg_37659036_reg is absorbed into DSP add_ln703_2428_reg_37664190_reg.
DSP Report: register add_ln703_2428_reg_37664190_reg is absorbed into DSP add_ln703_2428_reg_37664190_reg.
DSP Report: operator add_ln703_2428_fu_37641551_p2 is absorbed into DSP add_ln703_2428_reg_37664190_reg.
DSP Report: operator mul_ln1118_2075_fu_4539_p2 is absorbed into DSP add_ln703_2428_reg_37664190_reg.
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 has port O103[26] driven by constant 0
DSP Report: Generating DSP mul_ln1118_2817_fu_5921_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_2817_fu_5921_p2 is absorbed into DSP mul_ln1118_2817_fu_5921_p2.
DSP Report: register mul_ln1118_2817_fu_5921_p2 is absorbed into DSP mul_ln1118_2817_fu_5921_p2.
DSP Report: operator mul_ln1118_2817_fu_5921_p2 is absorbed into DSP mul_ln1118_2817_fu_5921_p2.
DSP Report: Generating DSP mul_ln1118_2701_fu_5229_p2, operation Mode is: A''*(B:0x1a).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2701_fu_5229_p2.
DSP Report: register data_102_V_read_1_reg_37658661_reg is absorbed into DSP mul_ln1118_2701_fu_5229_p2.
DSP Report: operator mul_ln1118_2701_fu_5229_p2 is absorbed into DSP mul_ln1118_2701_fu_5229_p2.
DSP Report: Generating DSP mul_ln1118_2733_fu_5374_p2, operation Mode is: A''*(B:0x29).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2733_fu_5374_p2.
DSP Report: register data_103_V_read_1_reg_37658644_reg is absorbed into DSP mul_ln1118_2733_fu_5374_p2.
DSP Report: operator mul_ln1118_2733_fu_5374_p2 is absorbed into DSP mul_ln1118_2733_fu_5374_p2.
DSP Report: Generating DSP add_ln703_2709_fu_37643194_p2, operation Mode is: PCIN+A''*(B:0x26).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP add_ln703_2709_fu_37643194_p2.
DSP Report: register data_98_V_read_1_reg_37658723_reg is absorbed into DSP add_ln703_2709_fu_37643194_p2.
DSP Report: operator add_ln703_2709_fu_37643194_p2 is absorbed into DSP add_ln703_2709_fu_37643194_p2.
DSP Report: operator mul_ln1118_2594_fu_4510_p2 is absorbed into DSP add_ln703_2709_fu_37643194_p2.
DSP Report: Generating DSP mul_ln1118_2583_fu_5377_p2, operation Mode is: A''*(B:0x135).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2583_fu_5377_p2.
DSP Report: register data_97_V_read_1_reg_37658740_reg is absorbed into DSP mul_ln1118_2583_fu_5377_p2.
DSP Report: operator mul_ln1118_2583_fu_5377_p2 is absorbed into DSP mul_ln1118_2583_fu_5377_p2.
DSP Report: Generating DSP mul_ln1118_2465_fu_5773_p2, operation Mode is: A''*(B:0x3ff36).
DSP Report: register mul_ln1118_2465_fu_5773_p2 is absorbed into DSP mul_ln1118_2465_fu_5773_p2.
DSP Report: register mul_ln1118_2465_fu_5773_p2 is absorbed into DSP mul_ln1118_2465_fu_5773_p2.
DSP Report: operator mul_ln1118_2465_fu_5773_p2 is absorbed into DSP mul_ln1118_2465_fu_5773_p2.
DSP Report: Generating DSP mul_ln1118_2745_fu_4337_p2, operation Mode is: A''*(B:0x3ff14).
DSP Report: register mul_ln1118_2745_fu_4337_p2 is absorbed into DSP mul_ln1118_2745_fu_4337_p2.
DSP Report: register mul_ln1118_2745_fu_4337_p2 is absorbed into DSP mul_ln1118_2745_fu_4337_p2.
DSP Report: operator mul_ln1118_2745_fu_4337_p2 is absorbed into DSP mul_ln1118_2745_fu_4337_p2.
DSP Report: Generating DSP add_ln703_3616_fu_37648817_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3616_fu_37648817_p2 is absorbed into DSP add_ln703_3616_fu_37648817_p2.
DSP Report: Generating DSP mul_ln1118_2806_fu_6357_p2, operation Mode is: A''*(B:0x3ff4e).
DSP Report: register mul_ln1118_2806_fu_6357_p2 is absorbed into DSP mul_ln1118_2806_fu_6357_p2.
DSP Report: register mul_ln1118_2806_fu_6357_p2 is absorbed into DSP mul_ln1118_2806_fu_6357_p2.
DSP Report: operator mul_ln1118_2806_fu_6357_p2 is absorbed into DSP mul_ln1118_2806_fu_6357_p2.
DSP Report: Generating DSP mul_ln1118_2858_fu_6570_p2, operation Mode is: A''*(B:0x3ff59).
DSP Report: register mul_ln1118_2858_fu_6570_p2 is absorbed into DSP mul_ln1118_2858_fu_6570_p2.
DSP Report: register mul_ln1118_2858_fu_6570_p2 is absorbed into DSP mul_ln1118_2858_fu_6570_p2.
DSP Report: operator mul_ln1118_2858_fu_6570_p2 is absorbed into DSP mul_ln1118_2858_fu_6570_p2.
DSP Report: Generating DSP add_ln703_3616_reg_37665455_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3616_reg_37665455_reg is absorbed into DSP add_ln703_3616_reg_37665455_reg.
DSP Report: operator add_ln703_3616_fu_37648817_p2 is absorbed into DSP add_ln703_3616_reg_37665455_reg.
DSP Report: Generating DSP mul_ln1118_2053_fu_5361_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_2053_fu_5361_p2 is absorbed into DSP mul_ln1118_2053_fu_5361_p2.
DSP Report: register mul_ln1118_2053_fu_5361_p2 is absorbed into DSP mul_ln1118_2053_fu_5361_p2.
DSP Report: operator mul_ln1118_2053_fu_5361_p2 is absorbed into DSP mul_ln1118_2053_fu_5361_p2.
DSP Report: Generating DSP mul_ln1118_1790_fu_3928_p2, operation Mode is: A''*(B:0xc6).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1790_fu_3928_p2.
DSP Report: register data_68_V_read_1_reg_37659212_reg is absorbed into DSP mul_ln1118_1790_fu_3928_p2.
DSP Report: operator mul_ln1118_1790_fu_3928_p2 is absorbed into DSP mul_ln1118_1790_fu_3928_p2.
DSP Report: Generating DSP add_ln703_2861_fu_37644191_p2, operation Mode is: C+A''*(B:0x3ff05).
DSP Report: register add_ln703_2861_fu_37644191_p2 is absorbed into DSP add_ln703_2861_fu_37644191_p2.
DSP Report: register add_ln703_2861_fu_37644191_p2 is absorbed into DSP add_ln703_2861_fu_37644191_p2.
DSP Report: operator add_ln703_2861_fu_37644191_p2 is absorbed into DSP add_ln703_2861_fu_37644191_p2.
DSP Report: operator mul_ln1118_2737_fu_6278_p2 is absorbed into DSP add_ln703_2861_fu_37644191_p2.
DSP Report: Generating DSP mul_ln1118_2452_fu_3415_p2, operation Mode is: A''*(B:0x3ff1b).
DSP Report: register mul_ln1118_2452_fu_3415_p2 is absorbed into DSP mul_ln1118_2452_fu_3415_p2.
DSP Report: register mul_ln1118_2452_fu_3415_p2 is absorbed into DSP mul_ln1118_2452_fu_3415_p2.
DSP Report: operator mul_ln1118_2452_fu_3415_p2 is absorbed into DSP mul_ln1118_2452_fu_3415_p2.
DSP Report: Generating DSP mul_ln1118_2195_fu_5994_p2, operation Mode is: A''*(B:0xa4).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2195_fu_5994_p2.
DSP Report: register data_84_V_read_1_reg_37658951_reg is absorbed into DSP mul_ln1118_2195_fu_5994_p2.
DSP Report: operator mul_ln1118_2195_fu_5994_p2 is absorbed into DSP mul_ln1118_2195_fu_5994_p2.
DSP Report: Generating DSP add_ln703_2544_fu_37642225_p2, operation Mode is: PCIN+A''*(B:0x8b).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP add_ln703_2544_fu_37642225_p2.
DSP Report: register data_68_V_read_1_reg_37659212_reg is absorbed into DSP add_ln703_2544_fu_37642225_p2.
DSP Report: operator add_ln703_2544_fu_37642225_p2 is absorbed into DSP add_ln703_2544_fu_37642225_p2.
DSP Report: operator mul_ln1118_1783_fu_5184_p2 is absorbed into DSP add_ln703_2544_fu_37642225_p2.
DSP Report: Generating DSP add_ln703_2544_fu_37642225_p2, operation Mode is: PCIN+A''*(B:0x9c).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_2544_fu_37642225_p2.
DSP Report: register data_61_V_read_1_reg_37659328_reg is absorbed into DSP add_ln703_2544_fu_37642225_p2.
DSP Report: operator add_ln703_2544_fu_37642225_p2 is absorbed into DSP add_ln703_2544_fu_37642225_p2.
DSP Report: operator mul_ln1118_1607_fu_4726_p2 is absorbed into DSP add_ln703_2544_fu_37642225_p2.
DSP Report: Generating DSP add_ln703_2544_reg_37664325_reg, operation Mode is: PCIN+A''*(B:0xdd).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP add_ln703_2544_reg_37664325_reg.
DSP Report: register data_70_V_read_1_reg_37659179_reg is absorbed into DSP add_ln703_2544_reg_37664325_reg.
DSP Report: register add_ln703_2544_reg_37664325_reg is absorbed into DSP add_ln703_2544_reg_37664325_reg.
DSP Report: operator add_ln703_2544_fu_37642225_p2 is absorbed into DSP add_ln703_2544_reg_37664325_reg.
DSP Report: operator mul_ln1118_1838_fu_6242_p2 is absorbed into DSP add_ln703_2544_reg_37664325_reg.
DSP Report: Generating DSP mul_ln1118_1589_fu_6263_p2, operation Mode is: A''*(B:0x9b).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1589_fu_6263_p2.
DSP Report: register data_60_V_read_1_reg_37659342_reg is absorbed into DSP mul_ln1118_1589_fu_6263_p2.
DSP Report: operator mul_ln1118_1589_fu_6263_p2 is absorbed into DSP mul_ln1118_1589_fu_6263_p2.
DSP Report: Generating DSP add_ln703_2540_fu_37642189_p2, operation Mode is: C+A''*(B:0x3ff77).
DSP Report: register add_ln703_2540_fu_37642189_p2 is absorbed into DSP add_ln703_2540_fu_37642189_p2.
DSP Report: register add_ln703_2540_fu_37642189_p2 is absorbed into DSP add_ln703_2540_fu_37642189_p2.
DSP Report: operator add_ln703_2540_fu_37642189_p2 is absorbed into DSP add_ln703_2540_fu_37642189_p2.
DSP Report: operator mul_ln1118_2783_fu_4794_p2 is absorbed into DSP add_ln703_2540_fu_37642189_p2.
DSP Report: Generating DSP mul_ln1118_2561_fu_5725_p2, operation Mode is: A''*(B:0x3ff5b).
DSP Report: register mul_ln1118_2561_fu_5725_p2 is absorbed into DSP mul_ln1118_2561_fu_5725_p2.
DSP Report: register mul_ln1118_2561_fu_5725_p2 is absorbed into DSP mul_ln1118_2561_fu_5725_p2.
DSP Report: operator mul_ln1118_2561_fu_5725_p2 is absorbed into DSP mul_ln1118_2561_fu_5725_p2.
DSP Report: Generating DSP mul_ln1118_2280_fu_3587_p2, operation Mode is: A''*(B:0x155).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2280_fu_3587_p2.
DSP Report: register data_87_V_read_1_reg_37658905_reg is absorbed into DSP mul_ln1118_2280_fu_3587_p2.
DSP Report: operator mul_ln1118_2280_fu_3587_p2 is absorbed into DSP mul_ln1118_2280_fu_3587_p2.
DSP Report: Generating DSP mul_ln1118_1886_fu_3093_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_1886_fu_3093_p2 is absorbed into DSP mul_ln1118_1886_fu_3093_p2.
DSP Report: register mul_ln1118_1886_fu_3093_p2 is absorbed into DSP mul_ln1118_1886_fu_3093_p2.
DSP Report: operator mul_ln1118_1886_fu_3093_p2 is absorbed into DSP mul_ln1118_1886_fu_3093_p2.
DSP Report: Generating DSP mul_ln1118_1993_fu_4888_p2, operation Mode is: A''*(B:0x3ff1b).
DSP Report: register mul_ln1118_1993_fu_4888_p2 is absorbed into DSP mul_ln1118_1993_fu_4888_p2.
DSP Report: register mul_ln1118_1993_fu_4888_p2 is absorbed into DSP mul_ln1118_1993_fu_4888_p2.
DSP Report: operator mul_ln1118_1993_fu_4888_p2 is absorbed into DSP mul_ln1118_1993_fu_4888_p2.
DSP Report: Generating DSP add_ln703_2536_fu_37642157_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2536_fu_37642157_p2 is absorbed into DSP add_ln703_2536_fu_37642157_p2.
DSP Report: Generating DSP add_ln703_1230_reg_37662970_reg, operation Mode is: C+A''*(B:0xda).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_1230_reg_37662970_reg.
DSP Report: register zext_ln1118_684_reg_37660621_reg is absorbed into DSP add_ln703_1230_reg_37662970_reg.
DSP Report: register add_ln703_1230_reg_37662970_reg is absorbed into DSP add_ln703_1230_reg_37662970_reg.
DSP Report: operator add_ln703_1230_fu_37634025_p2 is absorbed into DSP add_ln703_1230_reg_37662970_reg.
DSP Report: operator mul_ln1118_935_fu_3029_p2 is absorbed into DSP add_ln703_1230_reg_37662970_reg.
DSP Report: Generating DSP mul_ln1118_2194_fu_4442_p2, operation Mode is: A''*(B:0x267).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2194_fu_4442_p2.
DSP Report: register data_84_V_read_1_reg_37658951_reg is absorbed into DSP mul_ln1118_2194_fu_4442_p2.
DSP Report: operator mul_ln1118_2194_fu_4442_p2 is absorbed into DSP mul_ln1118_2194_fu_4442_p2.
DSP Report: Generating DSP add_ln703_2068_fu_37639302_p2, operation Mode is: PCIN+A''*(B:0x2ab).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP add_ln703_2068_fu_37639302_p2.
DSP Report: register zext_ln1118_1687_reg_37660968_reg is absorbed into DSP add_ln703_2068_fu_37639302_p2.
DSP Report: operator add_ln703_2068_fu_37639302_p2 is absorbed into DSP add_ln703_2068_fu_37639302_p2.
DSP Report: operator mul_ln1118_2279_fu_5765_p2 is absorbed into DSP add_ln703_2068_fu_37639302_p2.
DSP Report: Generating DSP mul_ln1118_2653_fu_4950_p2, operation Mode is: A''*(B:0x115).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2653_fu_4950_p2.
DSP Report: register data_100_V_read_1_reg_37658688_reg is absorbed into DSP mul_ln1118_2653_fu_4950_p2.
DSP Report: operator mul_ln1118_2653_fu_4950_p2 is absorbed into DSP mul_ln1118_2653_fu_4950_p2.
DSP Report: Generating DSP add_ln703_3225_reg_37665045_reg, operation Mode is: PCIN+A''*(B:0x206).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP add_ln703_3225_reg_37665045_reg.
DSP Report: register data_99_V_read_1_reg_37658705_reg is absorbed into DSP add_ln703_3225_reg_37665045_reg.
DSP Report: register add_ln703_3225_reg_37665045_reg is absorbed into DSP add_ln703_3225_reg_37665045_reg.
DSP Report: operator add_ln703_3225_fu_37646385_p2 is absorbed into DSP add_ln703_3225_reg_37665045_reg.
DSP Report: operator mul_ln1118_2626_fu_3791_p2 is absorbed into DSP add_ln703_3225_reg_37665045_reg.
DSP Report: Generating DSP add_ln703_3226_reg_37666015_reg, operation Mode is: C+A''*(B:0x3fd5b).
DSP Report: register add_ln703_3226_reg_37666015_reg is absorbed into DSP add_ln703_3226_reg_37666015_reg.
DSP Report: register add_ln703_3226_reg_37666015_reg is absorbed into DSP add_ln703_3226_reg_37666015_reg.
DSP Report: register add_ln703_3226_reg_37666015_reg is absorbed into DSP add_ln703_3226_reg_37666015_reg.
DSP Report: operator add_ln703_3226_fu_37656019_p2 is absorbed into DSP add_ln703_3226_reg_37666015_reg.
DSP Report: operator mul_ln1118_2681_fu_3167_p2 is absorbed into DSP add_ln703_3226_reg_37666015_reg.
DSP Report: Generating DSP add_ln703_3231_fu_37646417_p2, operation Mode is: C+A''*(B:0x3ff6c).
DSP Report: register add_ln703_3231_fu_37646417_p2 is absorbed into DSP add_ln703_3231_fu_37646417_p2.
DSP Report: register add_ln703_3231_fu_37646417_p2 is absorbed into DSP add_ln703_3231_fu_37646417_p2.
DSP Report: operator add_ln703_3231_fu_37646417_p2 is absorbed into DSP add_ln703_3231_fu_37646417_p2.
DSP Report: operator mul_ln1118_2829_fu_5225_p2 is absorbed into DSP add_ln703_3231_fu_37646417_p2.
DSP Report: Generating DSP mul_ln1118_2799_fu_6352_p2, operation Mode is: A''*(B:0x1f4).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2799_fu_6352_p2.
DSP Report: register data_105_V_read_1_reg_37658612_reg is absorbed into DSP mul_ln1118_2799_fu_6352_p2.
DSP Report: operator mul_ln1118_2799_fu_6352_p2 is absorbed into DSP mul_ln1118_2799_fu_6352_p2.
DSP Report: Generating DSP mul_ln1118_2713_fu_5553_p2, operation Mode is: A''*(B:0x3ff69).
DSP Report: register mul_ln1118_2713_fu_5553_p2 is absorbed into DSP mul_ln1118_2713_fu_5553_p2.
DSP Report: register mul_ln1118_2713_fu_5553_p2 is absorbed into DSP mul_ln1118_2713_fu_5553_p2.
DSP Report: operator mul_ln1118_2713_fu_5553_p2 is absorbed into DSP mul_ln1118_2713_fu_5553_p2.
DSP Report: Generating DSP add_ln703_3229_fu_37646397_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3229_fu_37646397_p2 is absorbed into DSP add_ln703_3229_fu_37646397_p2.
DSP Report: Generating DSP mul_ln1118_2189_fu_3653_p2, operation Mode is: A''*(B:0x3fda9).
DSP Report: register mul_ln1118_2189_fu_3653_p2 is absorbed into DSP mul_ln1118_2189_fu_3653_p2.
DSP Report: register mul_ln1118_2189_fu_3653_p2 is absorbed into DSP mul_ln1118_2189_fu_3653_p2.
DSP Report: operator mul_ln1118_2189_fu_3653_p2 is absorbed into DSP mul_ln1118_2189_fu_3653_p2.
DSP Report: Generating DSP mul_ln1118_2275_fu_5298_p2, operation Mode is: A''*(B:0x3fea3).
DSP Report: register mul_ln1118_2275_fu_5298_p2 is absorbed into DSP mul_ln1118_2275_fu_5298_p2.
DSP Report: register mul_ln1118_2275_fu_5298_p2 is absorbed into DSP mul_ln1118_2275_fu_5298_p2.
DSP Report: operator mul_ln1118_2275_fu_5298_p2 is absorbed into DSP mul_ln1118_2275_fu_5298_p2.
DSP Report: Generating DSP mul_ln1118_2303_fu_5529_p2, operation Mode is: A''*(B:0x3fe59).
DSP Report: register mul_ln1118_2303_fu_5529_p2 is absorbed into DSP mul_ln1118_2303_fu_5529_p2.
DSP Report: register mul_ln1118_2303_fu_5529_p2 is absorbed into DSP mul_ln1118_2303_fu_5529_p2.
DSP Report: operator mul_ln1118_2303_fu_5529_p2 is absorbed into DSP mul_ln1118_2303_fu_5529_p2.
DSP Report: Generating DSP mul_ln1118_2494_fu_5047_p2, operation Mode is: A''*(B:0x3fd95).
DSP Report: register mul_ln1118_2494_fu_5047_p2 is absorbed into DSP mul_ln1118_2494_fu_5047_p2.
DSP Report: register mul_ln1118_2494_fu_5047_p2 is absorbed into DSP mul_ln1118_2494_fu_5047_p2.
DSP Report: operator mul_ln1118_2494_fu_5047_p2 is absorbed into DSP mul_ln1118_2494_fu_5047_p2.
DSP Report: Generating DSP mul_ln1118_2836_fu_4115_p2, operation Mode is: A''*(B:0x3fcd9).
DSP Report: register mul_ln1118_2836_fu_4115_p2 is absorbed into DSP mul_ln1118_2836_fu_4115_p2.
DSP Report: register mul_ln1118_2836_fu_4115_p2 is absorbed into DSP mul_ln1118_2836_fu_4115_p2.
DSP Report: operator mul_ln1118_2836_fu_4115_p2 is absorbed into DSP mul_ln1118_2836_fu_4115_p2.
DSP Report: Generating DSP mul_ln1118_2776_fu_6325_p2, operation Mode is: A''*(B:0x73).
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2776_fu_6325_p2.
DSP Report: register data_104_V_read_1_reg_37658626_reg is absorbed into DSP mul_ln1118_2776_fu_6325_p2.
DSP Report: operator mul_ln1118_2776_fu_6325_p2 is absorbed into DSP mul_ln1118_2776_fu_6325_p2.
DSP Report: Generating DSP add_ln703_3692_fu_37649291_p2, operation Mode is: PCIN+A''*(B:0x68).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP add_ln703_3692_fu_37649291_p2.
DSP Report: register data_100_V_read_1_reg_37658688_reg is absorbed into DSP add_ln703_3692_fu_37649291_p2.
DSP Report: operator add_ln703_3692_fu_37649291_p2 is absorbed into DSP add_ln703_3692_fu_37649291_p2.
DSP Report: operator mul_ln1118_2661_fu_6197_p2 is absorbed into DSP add_ln703_3692_fu_37649291_p2.
DSP Report: Generating DSP mul_ln1118_2808_fu_4030_p2, operation Mode is: A''*(B:0xf4).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2808_fu_4030_p2.
DSP Report: register data_105_V_read_1_reg_37658612_reg is absorbed into DSP mul_ln1118_2808_fu_4030_p2.
DSP Report: operator mul_ln1118_2808_fu_4030_p2 is absorbed into DSP mul_ln1118_2808_fu_4030_p2.
DSP Report: Generating DSP add_ln703_3687_fu_37649263_p2, operation Mode is: PCIN+A''*(B:0x91).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP add_ln703_3687_fu_37649263_p2.
DSP Report: register data_102_V_read_1_reg_37658661_reg is absorbed into DSP add_ln703_3687_fu_37649263_p2.
DSP Report: operator add_ln703_3687_fu_37649263_p2 is absorbed into DSP add_ln703_3687_fu_37649263_p2.
DSP Report: operator mul_ln1118_2725_fu_5956_p2 is absorbed into DSP add_ln703_3687_fu_37649263_p2.
DSP Report: Generating DSP add_ln703_3687_fu_37649263_p2, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP add_ln703_3687_fu_37649263_p2.
DSP Report: register data_97_V_read_1_reg_37658740_reg is absorbed into DSP add_ln703_3687_fu_37649263_p2.
DSP Report: operator add_ln703_3687_fu_37649263_p2 is absorbed into DSP add_ln703_3687_fu_37649263_p2.
DSP Report: operator mul_ln1118_2586_fu_5117_p2 is absorbed into DSP add_ln703_3687_fu_37649263_p2.
DSP Report: Generating DSP add_ln703_3687_reg_37665540_reg, operation Mode is: PCIN+A''*(B:0xc8).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP add_ln703_3687_reg_37665540_reg.
DSP Report: register data_103_V_read_1_reg_37658644_reg is absorbed into DSP add_ln703_3687_reg_37665540_reg.
DSP Report: register add_ln703_3687_reg_37665540_reg is absorbed into DSP add_ln703_3687_reg_37665540_reg.
DSP Report: operator add_ln703_3687_fu_37649263_p2 is absorbed into DSP add_ln703_3687_reg_37665540_reg.
DSP Report: operator mul_ln1118_2754_fu_4843_p2 is absorbed into DSP add_ln703_3687_reg_37665540_reg.
DSP Report: Generating DSP mul_ln1118_2547_fu_4373_p2, operation Mode is: A''*(B:0xbe).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2547_fu_4373_p2.
DSP Report: register data_96_V_read_1_reg_37658756_reg is absorbed into DSP mul_ln1118_2547_fu_4373_p2.
DSP Report: operator mul_ln1118_2547_fu_4373_p2 is absorbed into DSP mul_ln1118_2547_fu_4373_p2.
DSP Report: Generating DSP add_ln703_3379_fu_37647259_p2, operation Mode is: C+A''*(B:0x3ff50).
DSP Report: register add_ln703_3379_fu_37647259_p2 is absorbed into DSP add_ln703_3379_fu_37647259_p2.
DSP Report: register add_ln703_3379_fu_37647259_p2 is absorbed into DSP add_ln703_3379_fu_37647259_p2.
DSP Report: operator add_ln703_3379_fu_37647259_p2 is absorbed into DSP add_ln703_3379_fu_37647259_p2.
DSP Report: operator mul_ln1118_2831_fu_3852_p2 is absorbed into DSP add_ln703_3379_fu_37647259_p2.
DSP Report: Generating DSP mul_ln1118_2608_fu_4665_p2, operation Mode is: A''*(B:0x3ff53).
DSP Report: register mul_ln1118_2608_fu_4665_p2 is absorbed into DSP mul_ln1118_2608_fu_4665_p2.
DSP Report: register mul_ln1118_2608_fu_4665_p2 is absorbed into DSP mul_ln1118_2608_fu_4665_p2.
DSP Report: operator mul_ln1118_2608_fu_4665_p2 is absorbed into DSP mul_ln1118_2608_fu_4665_p2.
DSP Report: Generating DSP add_ln703_3378_fu_37647249_p2, operation Mode is: C+A''*(B:0x1b0).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP add_ln703_3378_fu_37647249_p2.
DSP Report: register data_103_V_read_1_reg_37658644_reg is absorbed into DSP add_ln703_3378_fu_37647249_p2.
DSP Report: operator add_ln703_3378_fu_37647249_p2 is absorbed into DSP add_ln703_3378_fu_37647249_p2.
DSP Report: operator mul_ln1118_2749_fu_6537_p2 is absorbed into DSP add_ln703_3378_fu_37647249_p2.
DSP Report: Generating DSP mul_ln1118_2519_fu_5071_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_2519_fu_5071_p2 is absorbed into DSP mul_ln1118_2519_fu_5071_p2.
DSP Report: register mul_ln1118_2519_fu_5071_p2 is absorbed into DSP mul_ln1118_2519_fu_5071_p2.
DSP Report: operator mul_ln1118_2519_fu_5071_p2 is absorbed into DSP mul_ln1118_2519_fu_5071_p2.
DSP Report: Generating DSP mul_ln1118_2801_fu_5598_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_2801_fu_5598_p2 is absorbed into DSP mul_ln1118_2801_fu_5598_p2.
DSP Report: register mul_ln1118_2801_fu_5598_p2 is absorbed into DSP mul_ln1118_2801_fu_5598_p2.
DSP Report: operator mul_ln1118_2801_fu_5598_p2 is absorbed into DSP mul_ln1118_2801_fu_5598_p2.
DSP Report: Generating DSP mul_ln1118_2717_fu_6559_p2, operation Mode is: A''*(B:0x83).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2717_fu_6559_p2.
DSP Report: register data_102_V_read_1_reg_37658661_reg is absorbed into DSP mul_ln1118_2717_fu_6559_p2.
DSP Report: operator mul_ln1118_2717_fu_6559_p2 is absorbed into DSP mul_ln1118_2717_fu_6559_p2.
DSP Report: Generating DSP add_ln703_3382_fu_37647275_p2, operation Mode is: PCIN+A''*(B:0xb3).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP add_ln703_3382_fu_37647275_p2.
DSP Report: register data_99_V_read_1_reg_37658705_reg is absorbed into DSP add_ln703_3382_fu_37647275_p2.
DSP Report: operator add_ln703_3382_fu_37647275_p2 is absorbed into DSP add_ln703_3382_fu_37647275_p2.
DSP Report: operator mul_ln1118_2630_fu_3795_p2 is absorbed into DSP add_ln703_3382_fu_37647275_p2.
DSP Report: Generating DSP mul_ln1118_2685_fu_3290_p2, operation Mode is: A''*(B:0x3fc89).
DSP Report: register mul_ln1118_2685_fu_3290_p2 is absorbed into DSP mul_ln1118_2685_fu_3290_p2.
DSP Report: register mul_ln1118_2685_fu_3290_p2 is absorbed into DSP mul_ln1118_2685_fu_3290_p2.
DSP Report: operator mul_ln1118_2685_fu_3290_p2 is absorbed into DSP mul_ln1118_2685_fu_3290_p2.
DSP Report: Generating DSP mul_ln1118_2578_fu_3481_p2, operation Mode is: A''*(B:0x3fe43).
DSP Report: register mul_ln1118_2578_fu_3481_p2 is absorbed into DSP mul_ln1118_2578_fu_3481_p2.
DSP Report: register mul_ln1118_2578_fu_3481_p2 is absorbed into DSP mul_ln1118_2578_fu_3481_p2.
DSP Report: operator mul_ln1118_2578_fu_3481_p2 is absorbed into DSP mul_ln1118_2578_fu_3481_p2.
DSP Report: Generating DSP mul_ln1118_2577_fu_4364_p2, operation Mode is: A''*(B:0x3fdcb).
DSP Report: register mul_ln1118_2577_fu_4364_p2 is absorbed into DSP mul_ln1118_2577_fu_4364_p2.
DSP Report: register mul_ln1118_2577_fu_4364_p2 is absorbed into DSP mul_ln1118_2577_fu_4364_p2.
DSP Report: operator mul_ln1118_2577_fu_4364_p2 is absorbed into DSP mul_ln1118_2577_fu_4364_p2.
DSP Report: Generating DSP mul_ln1118_2010_fu_4690_p2, operation Mode is: A''*(B:0x122).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2010_fu_4690_p2.
DSP Report: register data_76_V_read_1_reg_37659089_reg is absorbed into DSP mul_ln1118_2010_fu_4690_p2.
DSP Report: operator mul_ln1118_2010_fu_4690_p2 is absorbed into DSP mul_ln1118_2010_fu_4690_p2.
DSP Report: Generating DSP add_ln703_3338_fu_37647071_p2, operation Mode is: C+A''*(B:0x3fe31).
DSP Report: register add_ln703_3338_fu_37647071_p2 is absorbed into DSP add_ln703_3338_fu_37647071_p2.
DSP Report: register add_ln703_3338_fu_37647071_p2 is absorbed into DSP add_ln703_3338_fu_37647071_p2.
DSP Report: operator add_ln703_3338_fu_37647071_p2 is absorbed into DSP add_ln703_3338_fu_37647071_p2.
DSP Report: operator mul_ln1118_2607_fu_6011_p2 is absorbed into DSP add_ln703_3338_fu_37647071_p2.
DSP Report: Generating DSP mul_ln1118_1824_fu_3630_p2, operation Mode is: A''*(B:0x3feb1).
DSP Report: register mul_ln1118_1824_fu_3630_p2 is absorbed into DSP mul_ln1118_1824_fu_3630_p2.
DSP Report: register mul_ln1118_1824_fu_3630_p2 is absorbed into DSP mul_ln1118_1824_fu_3630_p2.
DSP Report: operator mul_ln1118_1824_fu_3630_p2 is absorbed into DSP mul_ln1118_1824_fu_3630_p2.
DSP Report: Generating DSP mul_ln1118_2716_fu_5949_p2, operation Mode is: A''*(B:0x3fde2).
DSP Report: register mul_ln1118_2716_fu_5949_p2 is absorbed into DSP mul_ln1118_2716_fu_5949_p2.
DSP Report: register mul_ln1118_2716_fu_5949_p2 is absorbed into DSP mul_ln1118_2716_fu_5949_p2.
DSP Report: operator mul_ln1118_2716_fu_5949_p2 is absorbed into DSP mul_ln1118_2716_fu_5949_p2.
DSP Report: Generating DSP mul_ln1118_1615_fu_4838_p2, operation Mode is: A''*(B:0x3fec8).
DSP Report: register mul_ln1118_1615_fu_4838_p2 is absorbed into DSP mul_ln1118_1615_fu_4838_p2.
DSP Report: register mul_ln1118_1615_fu_4838_p2 is absorbed into DSP mul_ln1118_1615_fu_4838_p2.
DSP Report: operator mul_ln1118_1615_fu_4838_p2 is absorbed into DSP mul_ln1118_1615_fu_4838_p2.
DSP Report: Generating DSP add_ln703_3174_fu_37646063_p2, operation Mode is: C+A''*(B:0x3fd45).
DSP Report: register add_ln703_3174_fu_37646063_p2 is absorbed into DSP add_ln703_3174_fu_37646063_p2.
DSP Report: register add_ln703_3174_fu_37646063_p2 is absorbed into DSP add_ln703_3174_fu_37646063_p2.
DSP Report: operator add_ln703_3174_fu_37646063_p2 is absorbed into DSP add_ln703_3174_fu_37646063_p2.
DSP Report: operator mul_ln1118_2625_fu_6126_p2 is absorbed into DSP add_ln703_3174_fu_37646063_p2.
DSP Report: Generating DSP mul_ln1118_2458_fu_2914_p2, operation Mode is: A''*(B:0x125).
DSP Report: register data_93_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2458_fu_2914_p2.
DSP Report: register data_93_V_read_1_reg_37658801_reg is absorbed into DSP mul_ln1118_2458_fu_2914_p2.
DSP Report: operator mul_ln1118_2458_fu_2914_p2 is absorbed into DSP mul_ln1118_2458_fu_2914_p2.
DSP Report: Generating DSP add_ln703_3177_fu_37646089_p2, operation Mode is: PCIN+A''*(B:0x151).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP add_ln703_3177_fu_37646089_p2.
DSP Report: register data_92_V_read_1_reg_37658821_reg is absorbed into DSP add_ln703_3177_fu_37646089_p2.
DSP Report: operator add_ln703_3177_fu_37646089_p2 is absorbed into DSP add_ln703_3177_fu_37646089_p2.
DSP Report: operator mul_ln1118_2432_fu_6378_p2 is absorbed into DSP add_ln703_3177_fu_37646089_p2.
DSP Report: Generating DSP mul_ln1118_2375_fu_3919_p2, operation Mode is: A''*(B:0x12b).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2375_fu_3919_p2.
DSP Report: register data_90_V_read_1_reg_37658858_reg is absorbed into DSP mul_ln1118_2375_fu_3919_p2.
DSP Report: operator mul_ln1118_2375_fu_3919_p2 is absorbed into DSP mul_ln1118_2375_fu_3919_p2.
DSP Report: Generating DSP add_ln703_3176_fu_37646079_p2, operation Mode is: C+A''*(B:0x3febf).
DSP Report: register add_ln703_3176_fu_37646079_p2 is absorbed into DSP add_ln703_3176_fu_37646079_p2.
DSP Report: register add_ln703_3176_fu_37646079_p2 is absorbed into DSP add_ln703_3176_fu_37646079_p2.
DSP Report: operator add_ln703_3176_fu_37646079_p2 is absorbed into DSP add_ln703_3176_fu_37646079_p2.
DSP Report: operator mul_ln1118_2322_fu_3868_p2 is absorbed into DSP add_ln703_3176_fu_37646079_p2.
DSP Report: Generating DSP mul_ln1118_2605_fu_3651_p2, operation Mode is: A''*(B:0x3fd91).
DSP Report: register mul_ln1118_2605_fu_3651_p2 is absorbed into DSP mul_ln1118_2605_fu_3651_p2.
DSP Report: register mul_ln1118_2605_fu_3651_p2 is absorbed into DSP mul_ln1118_2605_fu_3651_p2.
DSP Report: operator mul_ln1118_2605_fu_3651_p2 is absorbed into DSP mul_ln1118_2605_fu_3651_p2.
DSP Report: Generating DSP mul_ln1118_2186_fu_2882_p2, operation Mode is: A''*(B:0x14b).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2186_fu_2882_p2.
DSP Report: register data_83_V_read_1_reg_37658970_reg is absorbed into DSP mul_ln1118_2186_fu_2882_p2.
DSP Report: operator mul_ln1118_2186_fu_2882_p2 is absorbed into DSP mul_ln1118_2186_fu_2882_p2.
DSP Report: Generating DSP add_ln703_1969_fu_37638645_p2, operation Mode is: PCIN+A''*(B:0x1cf).
DSP Report: register data_79_V_read_int_reg_reg is absorbed into DSP add_ln703_1969_fu_37638645_p2.
DSP Report: register data_79_V_read_1_reg_37659036_reg is absorbed into DSP add_ln703_1969_fu_37638645_p2.
DSP Report: operator add_ln703_1969_fu_37638645_p2 is absorbed into DSP add_ln703_1969_fu_37638645_p2.
DSP Report: operator mul_ln1118_2089_fu_6216_p2 is absorbed into DSP add_ln703_1969_fu_37638645_p2.
DSP Report: Generating DSP mul_ln1118_1986_fu_3748_p2, operation Mode is: A''*(B:0x18d).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1986_fu_3748_p2.
DSP Report: register data_75_V_read_1_reg_37659104_reg is absorbed into DSP mul_ln1118_1986_fu_3748_p2.
DSP Report: operator mul_ln1118_1986_fu_3748_p2 is absorbed into DSP mul_ln1118_1986_fu_3748_p2.
DSP Report: Generating DSP add_ln703_1967_fu_37638629_p2, operation Mode is: C+A''*(B:0x3fef3).
DSP Report: register add_ln703_1967_fu_37638629_p2 is absorbed into DSP add_ln703_1967_fu_37638629_p2.
DSP Report: register add_ln703_1967_fu_37638629_p2 is absorbed into DSP add_ln703_1967_fu_37638629_p2.
DSP Report: operator add_ln703_1967_fu_37638629_p2 is absorbed into DSP add_ln703_1967_fu_37638629_p2.
DSP Report: operator mul_ln1118_2015_fu_4275_p2 is absorbed into DSP add_ln703_1967_fu_37638629_p2.
DSP Report: Generating DSP mul_ln1118_1930_fu_6306_p2, operation Mode is: A''*(B:0x3fe33).
DSP Report: register mul_ln1118_1930_fu_6306_p2 is absorbed into DSP mul_ln1118_1930_fu_6306_p2.
DSP Report: register mul_ln1118_1930_fu_6306_p2 is absorbed into DSP mul_ln1118_1930_fu_6306_p2.
DSP Report: operator mul_ln1118_1930_fu_6306_p2 is absorbed into DSP mul_ln1118_1930_fu_6306_p2.
DSP Report: Generating DSP mul_ln1118_1758_fu_5562_p2, operation Mode is: A''*(B:0x76).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1758_fu_5562_p2.
DSP Report: register data_66_V_read_1_reg_37659244_reg is absorbed into DSP mul_ln1118_1758_fu_5562_p2.
DSP Report: operator mul_ln1118_1758_fu_5562_p2 is absorbed into DSP mul_ln1118_1758_fu_5562_p2.
DSP Report: Generating DSP add_ln703_2475_fu_37641843_p2, operation Mode is: PCIN+A''*(B:0x79).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP add_ln703_2475_fu_37641843_p2.
DSP Report: register data_65_V_read_1_reg_37659262_reg is absorbed into DSP add_ln703_2475_fu_37641843_p2.
DSP Report: operator add_ln703_2475_fu_37641843_p2 is absorbed into DSP add_ln703_2475_fu_37641843_p2.
DSP Report: operator mul_ln1118_1732_fu_3494_p2 is absorbed into DSP add_ln703_2475_fu_37641843_p2.
DSP Report: Generating DSP mul_ln1118_2361_fu_5985_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_2361_fu_5985_p2 is absorbed into DSP mul_ln1118_2361_fu_5985_p2.
DSP Report: register mul_ln1118_2361_fu_5985_p2 is absorbed into DSP mul_ln1118_2361_fu_5985_p2.
DSP Report: operator mul_ln1118_2361_fu_5985_p2 is absorbed into DSP mul_ln1118_2361_fu_5985_p2.
DSP Report: Generating DSP mul_ln1118_1885_fu_3864_p2, operation Mode is: A''*(B:0x3ff9a).
DSP Report: register mul_ln1118_1885_fu_3864_p2 is absorbed into DSP mul_ln1118_1885_fu_3864_p2.
DSP Report: register mul_ln1118_1885_fu_3864_p2 is absorbed into DSP mul_ln1118_1885_fu_3864_p2.
DSP Report: operator mul_ln1118_1885_fu_3864_p2 is absorbed into DSP mul_ln1118_1885_fu_3864_p2.
DSP Report: Generating DSP mul_ln1118_2139_fu_3936_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_2139_fu_3936_p2 is absorbed into DSP mul_ln1118_2139_fu_3936_p2.
DSP Report: register mul_ln1118_2139_fu_3936_p2 is absorbed into DSP mul_ln1118_2139_fu_3936_p2.
DSP Report: operator mul_ln1118_2139_fu_3936_p2 is absorbed into DSP mul_ln1118_2139_fu_3936_p2.
DSP Report: Generating DSP mul_ln1118_2498_fu_5051_p2, operation Mode is: A''*(B:0x3ff7b).
DSP Report: register mul_ln1118_2498_fu_5051_p2 is absorbed into DSP mul_ln1118_2498_fu_5051_p2.
DSP Report: register mul_ln1118_2498_fu_5051_p2 is absorbed into DSP mul_ln1118_2498_fu_5051_p2.
DSP Report: operator mul_ln1118_2498_fu_5051_p2 is absorbed into DSP mul_ln1118_2498_fu_5051_p2.
DSP Report: Generating DSP mul_ln1118_2615_fu_5352_p2, operation Mode is: A''*(B:0xba).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2615_fu_5352_p2.
DSP Report: register data_98_V_read_1_reg_37658723_reg is absorbed into DSP mul_ln1118_2615_fu_5352_p2.
DSP Report: operator mul_ln1118_2615_fu_5352_p2 is absorbed into DSP mul_ln1118_2615_fu_5352_p2.
DSP Report: Generating DSP add_ln703_2472_fu_37641821_p2, operation Mode is: PCIN+A''*(B:0x85).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP add_ln703_2472_fu_37641821_p2.
DSP Report: register data_78_V_read_1_reg_37659055_reg is absorbed into DSP add_ln703_2472_fu_37641821_p2.
DSP Report: operator add_ln703_2472_fu_37641821_p2 is absorbed into DSP add_ln703_2472_fu_37641821_p2.
DSP Report: operator mul_ln1118_2070_fu_5380_p2 is absorbed into DSP add_ln703_2472_fu_37641821_p2.
DSP Report: Generating DSP add_ln703_2472_fu_37641821_p2, operation Mode is: PCIN+A''*(B:0x8e).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP add_ln703_2472_fu_37641821_p2.
DSP Report: register data_80_V_read_1_reg_37659018_reg is absorbed into DSP add_ln703_2472_fu_37641821_p2.
DSP Report: operator add_ln703_2472_fu_37641821_p2 is absorbed into DSP add_ln703_2472_fu_37641821_p2.
DSP Report: operator mul_ln1118_2116_fu_5451_p2 is absorbed into DSP add_ln703_2472_fu_37641821_p2.
DSP Report: Generating DSP mul_ln1118_2529_fu_5083_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln1118_2529_fu_5083_p2 is absorbed into DSP mul_ln1118_2529_fu_5083_p2.
DSP Report: register mul_ln1118_2529_fu_5083_p2 is absorbed into DSP mul_ln1118_2529_fu_5083_p2.
DSP Report: operator mul_ln1118_2529_fu_5083_p2 is absorbed into DSP mul_ln1118_2529_fu_5083_p2.
DSP Report: Generating DSP mul_ln1118_2232_fu_4314_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_2232_fu_4314_p2 is absorbed into DSP mul_ln1118_2232_fu_4314_p2.
DSP Report: register mul_ln1118_2232_fu_4314_p2 is absorbed into DSP mul_ln1118_2232_fu_4314_p2.
DSP Report: operator mul_ln1118_2232_fu_4314_p2 is absorbed into DSP mul_ln1118_2232_fu_4314_p2.
DSP Report: Generating DSP mul_ln1118_2343_fu_3893_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_2343_fu_3893_p2 is absorbed into DSP mul_ln1118_2343_fu_3893_p2.
DSP Report: register mul_ln1118_2343_fu_3893_p2 is absorbed into DSP mul_ln1118_2343_fu_3893_p2.
DSP Report: operator mul_ln1118_2343_fu_3893_p2 is absorbed into DSP mul_ln1118_2343_fu_3893_p2.
DSP Report: Generating DSP mul_ln1118_2427_fu_5559_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_2427_fu_5559_p2 is absorbed into DSP mul_ln1118_2427_fu_5559_p2.
DSP Report: register mul_ln1118_2427_fu_5559_p2 is absorbed into DSP mul_ln1118_2427_fu_5559_p2.
DSP Report: operator mul_ln1118_2427_fu_5559_p2 is absorbed into DSP mul_ln1118_2427_fu_5559_p2.
DSP Report: Generating DSP mul_ln1118_1945_fu_5009_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_1945_fu_5009_p2 is absorbed into DSP mul_ln1118_1945_fu_5009_p2.
DSP Report: register mul_ln1118_1945_fu_5009_p2 is absorbed into DSP mul_ln1118_1945_fu_5009_p2.
DSP Report: operator mul_ln1118_1945_fu_5009_p2 is absorbed into DSP mul_ln1118_1945_fu_5009_p2.
DSP Report: Generating DSP mul_ln1118_2104_fu_4382_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_2104_fu_4382_p2 is absorbed into DSP mul_ln1118_2104_fu_4382_p2.
DSP Report: register mul_ln1118_2104_fu_4382_p2 is absorbed into DSP mul_ln1118_2104_fu_4382_p2.
DSP Report: operator mul_ln1118_2104_fu_4382_p2 is absorbed into DSP mul_ln1118_2104_fu_4382_p2.
DSP Report: Generating DSP mul_ln1118_1921_fu_4637_p2, operation Mode is: A''*(B:0x19).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1921_fu_4637_p2.
DSP Report: register data_73_V_read_1_reg_37659130_reg is absorbed into DSP mul_ln1118_1921_fu_4637_p2.
DSP Report: operator mul_ln1118_1921_fu_4637_p2 is absorbed into DSP mul_ln1118_1921_fu_4637_p2.
DSP Report: Generating DSP add_ln703_3215_fu_37646337_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3215_fu_37646337_p2 is absorbed into DSP add_ln703_3215_fu_37646337_p2.
DSP Report: register add_ln703_3215_fu_37646337_p2 is absorbed into DSP add_ln703_3215_fu_37646337_p2.
DSP Report: register add_ln703_3215_fu_37646337_p2 is absorbed into DSP add_ln703_3215_fu_37646337_p2.
DSP Report: register add_ln703_3215_fu_37646337_p2 is absorbed into DSP add_ln703_3215_fu_37646337_p2.
DSP Report: register data_78_V_read_1_reg_37659055_reg is absorbed into DSP add_ln703_3215_fu_37646337_p2.
DSP Report: operator add_ln703_3215_fu_37646337_p2 is absorbed into DSP add_ln703_3215_fu_37646337_p2.
DSP Report: Generating DSP add_ln703_3211_fu_37646305_p2, operation Mode is: C+A''*(B:0x26).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP add_ln703_3211_fu_37646305_p2.
DSP Report: register data_105_V_read_1_reg_37658612_reg is absorbed into DSP add_ln703_3211_fu_37646305_p2.
DSP Report: operator add_ln703_3211_fu_37646305_p2 is absorbed into DSP add_ln703_3211_fu_37646305_p2.
DSP Report: operator mul_ln1118_2798_fu_6351_p2 is absorbed into DSP add_ln703_3211_fu_37646305_p2.
DSP Report: Generating DSP mul_ln1118_2652_fu_4949_p2, operation Mode is: A''*(B:0x34).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2652_fu_4949_p2.
DSP Report: register data_100_V_read_1_reg_37658688_reg is absorbed into DSP mul_ln1118_2652_fu_4949_p2.
DSP Report: operator mul_ln1118_2652_fu_4949_p2 is absorbed into DSP mul_ln1118_2652_fu_4949_p2.
DSP Report: Generating DSP add_ln703_3210_fu_37646295_p2, operation Mode is: PCIN+A''*(B:0x2a).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP add_ln703_3210_fu_37646295_p2.
DSP Report: register data_87_V_read_1_reg_37658905_reg is absorbed into DSP add_ln703_3210_fu_37646295_p2.
DSP Report: operator add_ln703_3210_fu_37646295_p2 is absorbed into DSP add_ln703_3210_fu_37646295_p2.
DSP Report: operator mul_ln1118_2292_fu_3917_p2 is absorbed into DSP add_ln703_3210_fu_37646295_p2.
DSP Report: Generating DSP mul_ln1118_1598_fu_3171_p2, operation Mode is: A''*(B:0x51).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1598_fu_3171_p2.
DSP Report: register data_60_V_read_1_reg_37659342_reg is absorbed into DSP mul_ln1118_1598_fu_3171_p2.
DSP Report: operator mul_ln1118_1598_fu_3171_p2 is absorbed into DSP mul_ln1118_1598_fu_3171_p2.
DSP Report: Generating DSP add_ln703_3198_fu_37646217_p2, operation Mode is: C+A''*(B:0x3ffa7).
DSP Report: register add_ln703_3198_fu_37646217_p2 is absorbed into DSP add_ln703_3198_fu_37646217_p2.
DSP Report: register add_ln703_3198_fu_37646217_p2 is absorbed into DSP add_ln703_3198_fu_37646217_p2.
DSP Report: operator add_ln703_3198_fu_37646217_p2 is absorbed into DSP add_ln703_3198_fu_37646217_p2.
DSP Report: operator mul_ln1118_2712_fu_3103_p2 is absorbed into DSP add_ln703_3198_fu_37646217_p2.
DSP Report: Generating DSP add_ln703_3195_fu_37646195_p2, operation Mode is: C+A''*(B:0xdd).
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP add_ln703_3195_fu_37646195_p2.
DSP Report: register data_104_V_read_1_reg_37658626_reg is absorbed into DSP add_ln703_3195_fu_37646195_p2.
DSP Report: operator add_ln703_3195_fu_37646195_p2 is absorbed into DSP add_ln703_3195_fu_37646195_p2.
DSP Report: operator mul_ln1118_2765_fu_5180_p2 is absorbed into DSP add_ln703_3195_fu_37646195_p2.
DSP Report: Generating DSP add_ln703_3196_reg_37665015_reg, operation Mode is: PCIN+A''*(B:0xe2).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP add_ln703_3196_reg_37665015_reg.
DSP Report: register data_95_V_read_1_reg_37658772_reg is absorbed into DSP add_ln703_3196_reg_37665015_reg.
DSP Report: register add_ln703_3196_reg_37665015_reg is absorbed into DSP add_ln703_3196_reg_37665015_reg.
DSP Report: operator add_ln703_3196_fu_37646205_p2 is absorbed into DSP add_ln703_3196_reg_37665015_reg.
DSP Report: operator mul_ln1118_2514_fu_4639_p2 is absorbed into DSP add_ln703_3196_reg_37665015_reg.
DSP Report: Generating DSP add_ln703_2987_fu_37644968_p2, operation Mode is: C+A''*(B:0x25).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP add_ln703_2987_fu_37644968_p2.
DSP Report: register data_86_V_read_1_reg_37658921_reg is absorbed into DSP add_ln703_2987_fu_37644968_p2.
DSP Report: operator add_ln703_2987_fu_37644968_p2 is absorbed into DSP add_ln703_2987_fu_37644968_p2.
DSP Report: operator mul_ln1118_2251_fu_3523_p2 is absorbed into DSP add_ln703_2987_fu_37644968_p2.
DSP Report: Generating DSP mul_ln1118_1944_fu_3363_p2, operation Mode is: A2*(B:0x3fff3).
DSP Report: register mul_ln1118_1944_fu_3363_p2 is absorbed into DSP mul_ln1118_1944_fu_3363_p2.
DSP Report: operator mul_ln1118_1944_fu_3363_p2 is absorbed into DSP mul_ln1118_1944_fu_3363_p2.
DSP Report: Generating DSP add_ln703_2991_fu_37606758_p2, operation Mode is: C+A2*(B:0x16).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP add_ln703_2991_fu_37606758_p2.
DSP Report: operator add_ln703_2991_fu_37606758_p2 is absorbed into DSP add_ln703_2991_fu_37606758_p2.
DSP Report: operator mul_ln1118_2646_fu_5324_p2 is absorbed into DSP add_ln703_2991_fu_37606758_p2.
DSP Report: Generating DSP mul_ln1118_2600_fu_5322_p2, operation Mode is: A2*(B:0x13).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2600_fu_5322_p2.
DSP Report: operator mul_ln1118_2600_fu_5322_p2 is absorbed into DSP mul_ln1118_2600_fu_5322_p2.
DSP Report: Generating DSP add_ln703_2990_fu_37606748_p2, operation Mode is: PCIN+A2*(B:0x17).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP add_ln703_2990_fu_37606748_p2.
DSP Report: operator add_ln703_2990_fu_37606748_p2 is absorbed into DSP add_ln703_2990_fu_37606748_p2.
DSP Report: operator mul_ln1118_2371_fu_4036_p2 is absorbed into DSP add_ln703_2990_fu_37606748_p2.
DSP Report: Generating DSP mul_ln1118_2535_fu_4137_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_2535_fu_4137_p2 is absorbed into DSP mul_ln1118_2535_fu_4137_p2.
DSP Report: register mul_ln1118_2535_fu_4137_p2 is absorbed into DSP mul_ln1118_2535_fu_4137_p2.
DSP Report: operator mul_ln1118_2535_fu_4137_p2 is absorbed into DSP mul_ln1118_2535_fu_4137_p2.
DSP Report: Generating DSP mul_ln1118_2023_fu_4856_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_2023_fu_4856_p2 is absorbed into DSP mul_ln1118_2023_fu_4856_p2.
DSP Report: register mul_ln1118_2023_fu_4856_p2 is absorbed into DSP mul_ln1118_2023_fu_4856_p2.
DSP Report: operator mul_ln1118_2023_fu_4856_p2 is absorbed into DSP mul_ln1118_2023_fu_4856_p2.
DSP Report: Generating DSP mul_ln1118_1336_fu_3798_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_1336_fu_3798_p2 is absorbed into DSP mul_ln1118_1336_fu_3798_p2.
DSP Report: register mul_ln1118_1336_fu_3798_p2 is absorbed into DSP mul_ln1118_1336_fu_3798_p2.
DSP Report: operator mul_ln1118_1336_fu_3798_p2 is absorbed into DSP mul_ln1118_1336_fu_3798_p2.
DSP Report: Generating DSP mul_ln1118_2111_fu_6313_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_2111_fu_6313_p2 is absorbed into DSP mul_ln1118_2111_fu_6313_p2.
DSP Report: register mul_ln1118_2111_fu_6313_p2 is absorbed into DSP mul_ln1118_2111_fu_6313_p2.
DSP Report: operator mul_ln1118_2111_fu_6313_p2 is absorbed into DSP mul_ln1118_2111_fu_6313_p2.
DSP Report: Generating DSP mul_ln1118_1633_fu_5278_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_1633_fu_5278_p2 is absorbed into DSP mul_ln1118_1633_fu_5278_p2.
DSP Report: register mul_ln1118_1633_fu_5278_p2 is absorbed into DSP mul_ln1118_1633_fu_5278_p2.
DSP Report: operator mul_ln1118_1633_fu_5278_p2 is absorbed into DSP mul_ln1118_1633_fu_5278_p2.
DSP Report: Generating DSP mul_ln1118_2110_fu_5160_p2, operation Mode is: A''*(B:0x3d).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2110_fu_5160_p2.
DSP Report: register data_80_V_read_1_reg_37659018_reg is absorbed into DSP mul_ln1118_2110_fu_5160_p2.
DSP Report: operator mul_ln1118_2110_fu_5160_p2 is absorbed into DSP mul_ln1118_2110_fu_5160_p2.
DSP Report: Generating DSP add_ln703_3557_fu_37648475_p2, operation Mode is: PCIN+A''*(B:0x31).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP add_ln703_3557_fu_37648475_p2.
DSP Report: register data_56_V_read_1_reg_37659414_reg is absorbed into DSP add_ln703_3557_fu_37648475_p2.
DSP Report: operator add_ln703_3557_fu_37648475_p2 is absorbed into DSP add_ln703_3557_fu_37648475_p2.
DSP Report: operator mul_ln1118_1510_fu_2783_p2 is absorbed into DSP add_ln703_3557_fu_37648475_p2.
DSP Report: Generating DSP mul_ln1118_1451_fu_4503_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_1451_fu_4503_p2 is absorbed into DSP mul_ln1118_1451_fu_4503_p2.
DSP Report: register mul_ln1118_1451_fu_4503_p2 is absorbed into DSP mul_ln1118_1451_fu_4503_p2.
DSP Report: operator mul_ln1118_1451_fu_4503_p2 is absorbed into DSP mul_ln1118_1451_fu_4503_p2.
DSP Report: Generating DSP add_ln703_3539_fu_37648349_p2, operation Mode is: C+A''*(B:0x91).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP add_ln703_3539_fu_37648349_p2.
DSP Report: register data_103_V_read_1_reg_37658644_reg is absorbed into DSP add_ln703_3539_fu_37648349_p2.
DSP Report: operator add_ln703_3539_fu_37648349_p2 is absorbed into DSP add_ln703_3539_fu_37648349_p2.
DSP Report: operator mul_ln1118_2751_fu_6345_p2 is absorbed into DSP add_ln703_3539_fu_37648349_p2.
DSP Report: Generating DSP mul_ln1118_2064_fu_4957_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_2064_fu_4957_p2 is absorbed into DSP mul_ln1118_2064_fu_4957_p2.
DSP Report: register mul_ln1118_2064_fu_4957_p2 is absorbed into DSP mul_ln1118_2064_fu_4957_p2.
DSP Report: operator mul_ln1118_2064_fu_4957_p2 is absorbed into DSP mul_ln1118_2064_fu_4957_p2.
DSP Report: Generating DSP mul_ln1118_2410_fu_6554_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_2410_fu_6554_p2 is absorbed into DSP mul_ln1118_2410_fu_6554_p2.
DSP Report: register mul_ln1118_2410_fu_6554_p2 is absorbed into DSP mul_ln1118_2410_fu_6554_p2.
DSP Report: operator mul_ln1118_2410_fu_6554_p2 is absorbed into DSP mul_ln1118_2410_fu_6554_p2.
DSP Report: Generating DSP mul_ln1118_1880_fu_3086_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_1880_fu_3086_p2 is absorbed into DSP mul_ln1118_1880_fu_3086_p2.
DSP Report: register mul_ln1118_1880_fu_3086_p2 is absorbed into DSP mul_ln1118_1880_fu_3086_p2.
DSP Report: operator mul_ln1118_1880_fu_3086_p2 is absorbed into DSP mul_ln1118_1880_fu_3086_p2.
DSP Report: Generating DSP mul_ln1118_1984_fu_5651_p2, operation Mode is: A''*(B:0x68).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1984_fu_5651_p2.
DSP Report: register mul_ln1118_1984_fu_5651_p2 is absorbed into DSP mul_ln1118_1984_fu_5651_p2.
DSP Report: operator mul_ln1118_1984_fu_5651_p2 is absorbed into DSP mul_ln1118_1984_fu_5651_p2.
DSP Report: Generating DSP add_ln703_3546_fu_37648401_p2, operation Mode is: PCIN+A''*(B:0x67).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP add_ln703_3546_fu_37648401_p2.
DSP Report: register data_68_V_read_1_reg_37659212_reg is absorbed into DSP add_ln703_3546_fu_37648401_p2.
DSP Report: operator add_ln703_3546_fu_37648401_p2 is absorbed into DSP add_ln703_3546_fu_37648401_p2.
DSP Report: operator mul_ln1118_1801_fu_4691_p2 is absorbed into DSP add_ln703_3546_fu_37648401_p2.
DSP Report: Generating DSP mul_ln1118_1622_fu_4002_p2, operation Mode is: A''*(B:0x47).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1622_fu_4002_p2.
DSP Report: register data_61_V_read_1_reg_37659328_reg is absorbed into DSP mul_ln1118_1622_fu_4002_p2.
DSP Report: operator mul_ln1118_1622_fu_4002_p2 is absorbed into DSP mul_ln1118_1622_fu_4002_p2.
DSP Report: Generating DSP add_ln703_3545_fu_37648391_p2, operation Mode is: C+A''*(B:0x3ff9d).
DSP Report: register add_ln703_3545_fu_37648391_p2 is absorbed into DSP add_ln703_3545_fu_37648391_p2.
DSP Report: register add_ln703_3545_fu_37648391_p2 is absorbed into DSP add_ln703_3545_fu_37648391_p2.
DSP Report: operator add_ln703_3545_fu_37648391_p2 is absorbed into DSP add_ln703_3545_fu_37648391_p2.
DSP Report: operator mul_ln1118_2856_fu_3839_p2 is absorbed into DSP add_ln703_3545_fu_37648391_p2.
DSP Report: Generating DSP mul_ln1118_2522_fu_2852_p2, operation Mode is: A''*(B:0xe6).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2522_fu_2852_p2.
DSP Report: register data_95_V_read_1_reg_37658772_reg is absorbed into DSP mul_ln1118_2522_fu_2852_p2.
DSP Report: operator mul_ln1118_2522_fu_2852_p2 is absorbed into DSP mul_ln1118_2522_fu_2852_p2.
DSP Report: Generating DSP add_ln703_3537_fu_37648333_p2, operation Mode is: PCIN+A''*(B:0xf3).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP add_ln703_3537_fu_37648333_p2.
DSP Report: register data_83_V_read_1_reg_37658970_reg is absorbed into DSP add_ln703_3537_fu_37648333_p2.
DSP Report: operator add_ln703_3537_fu_37648333_p2 is absorbed into DSP add_ln703_3537_fu_37648333_p2.
DSP Report: operator mul_ln1118_2184_fu_4427_p2 is absorbed into DSP add_ln703_3537_fu_37648333_p2.
DSP Report: Generating DSP add_ln703_3537_reg_37665375_reg, operation Mode is: PCIN+A''*(B:0xf2).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP add_ln703_3537_reg_37665375_reg.
DSP Report: register data_92_V_read_1_reg_37658821_reg is absorbed into DSP add_ln703_3537_reg_37665375_reg.
DSP Report: register add_ln703_3537_reg_37665375_reg is absorbed into DSP add_ln703_3537_reg_37665375_reg.
DSP Report: operator add_ln703_3537_fu_37648333_p2 is absorbed into DSP add_ln703_3537_reg_37665375_reg.
DSP Report: operator mul_ln1118_2437_fu_3427_p2 is absorbed into DSP add_ln703_3537_reg_37665375_reg.
DSP Report: Generating DSP mul_ln1118_1769_fu_3901_p2, operation Mode is: A''*(B:0x13).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1769_fu_3901_p2.
DSP Report: register data_67_V_read_1_reg_37659228_reg is absorbed into DSP mul_ln1118_1769_fu_3901_p2.
DSP Report: operator mul_ln1118_1769_fu_3901_p2 is absorbed into DSP mul_ln1118_1769_fu_3901_p2.
DSP Report: Generating DSP add_ln703_1762_fu_37637455_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1762_fu_37637455_p2 is absorbed into DSP add_ln703_1762_fu_37637455_p2.
DSP Report: register add_ln703_1762_fu_37637455_p2 is absorbed into DSP add_ln703_1762_fu_37637455_p2.
DSP Report: register add_ln703_1762_fu_37637455_p2 is absorbed into DSP add_ln703_1762_fu_37637455_p2.
DSP Report: register add_ln703_1762_fu_37637455_p2 is absorbed into DSP add_ln703_1762_fu_37637455_p2.
DSP Report: register data_80_V_read_1_reg_37659018_reg is absorbed into DSP add_ln703_1762_fu_37637455_p2.
DSP Report: operator add_ln703_1762_fu_37637455_p2 is absorbed into DSP add_ln703_1762_fu_37637455_p2.
DSP Report: Generating DSP mul_ln1118_1743_fu_2741_p2, operation Mode is: A''*(B:0x2a).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1743_fu_2741_p2.
DSP Report: register data_66_V_read_1_reg_37659244_reg is absorbed into DSP mul_ln1118_1743_fu_2741_p2.
DSP Report: operator mul_ln1118_1743_fu_2741_p2 is absorbed into DSP mul_ln1118_1743_fu_2741_p2.
DSP Report: Generating DSP add_ln703_1761_fu_37637445_p2, operation Mode is: C+A''*(B:0x3ffcd).
DSP Report: register add_ln703_1761_fu_37637445_p2 is absorbed into DSP add_ln703_1761_fu_37637445_p2.
DSP Report: register add_ln703_1761_fu_37637445_p2 is absorbed into DSP add_ln703_1761_fu_37637445_p2.
DSP Report: operator add_ln703_1761_fu_37637445_p2 is absorbed into DSP add_ln703_1761_fu_37637445_p2.
DSP Report: operator mul_ln1118_1975_fu_3423_p2 is absorbed into DSP add_ln703_1761_fu_37637445_p2.
DSP Report: Generating DSP add_ln703_3521_fu_37648223_p2, operation Mode is: C+A''*(B:0x147).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP add_ln703_3521_fu_37648223_p2.
DSP Report: register data_102_V_read_1_reg_37658661_reg is absorbed into DSP add_ln703_3521_fu_37648223_p2.
DSP Report: operator add_ln703_3521_fu_37648223_p2 is absorbed into DSP add_ln703_3521_fu_37648223_p2.
DSP Report: operator mul_ln1118_2720_fu_3760_p2 is absorbed into DSP add_ln703_3521_fu_37648223_p2.
DSP Report: Generating DSP mul_ln1118_2746_fu_5531_p2, operation Mode is: A''*(B:0x106).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2746_fu_5531_p2.
DSP Report: register data_103_V_read_1_reg_37658644_reg is absorbed into DSP mul_ln1118_2746_fu_5531_p2.
DSP Report: operator mul_ln1118_2746_fu_5531_p2 is absorbed into DSP mul_ln1118_2746_fu_5531_p2.
DSP Report: Generating DSP add_ln703_3257_fu_37646581_p2, operation Mode is: PCIN+A''*(B:0x16d).
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP add_ln703_3257_fu_37646581_p2.
DSP Report: register data_104_V_read_1_reg_37658626_reg is absorbed into DSP add_ln703_3257_fu_37646581_p2.
DSP Report: operator add_ln703_3257_fu_37646581_p2 is absorbed into DSP add_ln703_3257_fu_37646581_p2.
DSP Report: operator mul_ln1118_2766_fu_5086_p2 is absorbed into DSP add_ln703_3257_fu_37646581_p2.
DSP Report: Generating DSP mul_ln1118_1116_fu_6067_p2, operation Mode is: A''*(B:0x3ff46).
DSP Report: register mul_ln1118_1116_fu_6067_p2 is absorbed into DSP mul_ln1118_1116_fu_6067_p2.
DSP Report: register mul_ln1118_1116_fu_6067_p2 is absorbed into DSP mul_ln1118_1116_fu_6067_p2.
DSP Report: operator mul_ln1118_1116_fu_6067_p2 is absorbed into DSP mul_ln1118_1116_fu_6067_p2.
DSP Report: Generating DSP mul_ln1118_1863_fu_3213_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_1863_fu_3213_p2 is absorbed into DSP mul_ln1118_1863_fu_3213_p2.
DSP Report: register mul_ln1118_1863_fu_3213_p2 is absorbed into DSP mul_ln1118_1863_fu_3213_p2.
DSP Report: operator mul_ln1118_1863_fu_3213_p2 is absorbed into DSP mul_ln1118_1863_fu_3213_p2.
DSP Report: Generating DSP mul_ln1118_1908_fu_4623_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_1908_fu_4623_p2 is absorbed into DSP mul_ln1118_1908_fu_4623_p2.
DSP Report: register mul_ln1118_1908_fu_4623_p2 is absorbed into DSP mul_ln1118_1908_fu_4623_p2.
DSP Report: operator mul_ln1118_1908_fu_4623_p2 is absorbed into DSP mul_ln1118_1908_fu_4623_p2.
DSP Report: Generating DSP mul_ln1118_1805_fu_2730_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_1805_fu_2730_p2 is absorbed into DSP mul_ln1118_1805_fu_2730_p2.
DSP Report: register mul_ln1118_1805_fu_2730_p2 is absorbed into DSP mul_ln1118_1805_fu_2730_p2.
DSP Report: operator mul_ln1118_1805_fu_2730_p2 is absorbed into DSP mul_ln1118_1805_fu_2730_p2.
DSP Report: Generating DSP mul_ln1118_1777_fu_3487_p2, operation Mode is: A''*(B:0xb4).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1777_fu_3487_p2.
DSP Report: register data_67_V_read_1_reg_37659228_reg is absorbed into DSP mul_ln1118_1777_fu_3487_p2.
DSP Report: operator mul_ln1118_1777_fu_3487_p2 is absorbed into DSP mul_ln1118_1777_fu_3487_p2.
DSP Report: Generating DSP add_ln703_3531_fu_37648307_p2, operation Mode is: PCIN+A''*(B:0xa8).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP add_ln703_3531_fu_37648307_p2.
DSP Report: register data_66_V_read_1_reg_37659244_reg is absorbed into DSP add_ln703_3531_fu_37648307_p2.
DSP Report: operator add_ln703_3531_fu_37648307_p2 is absorbed into DSP add_ln703_3531_fu_37648307_p2.
DSP Report: operator mul_ln1118_1750_fu_5856_p2 is absorbed into DSP add_ln703_3531_fu_37648307_p2.
DSP Report: Generating DSP add_ln703_3498_fu_37648075_p2, operation Mode is: -C'+A''*(B:0x2b)+1-1.
DSP Report: register add_ln703_3498_fu_37648075_p2 is absorbed into DSP add_ln703_3498_fu_37648075_p2.
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP add_ln703_3498_fu_37648075_p2.
DSP Report: register data_80_V_read_1_reg_37659018_reg is absorbed into DSP add_ln703_3498_fu_37648075_p2.
DSP Report: operator add_ln703_3498_fu_37648075_p2 is absorbed into DSP add_ln703_3498_fu_37648075_p2.
DSP Report: operator mul_ln1118_2109_fu_3959_p2 is absorbed into DSP add_ln703_3498_fu_37648075_p2.
DSP Report: Generating DSP mul_ln1118_2803_fu_6061_p2, operation Mode is: A''*(B:0x71).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2803_fu_6061_p2.
DSP Report: register data_105_V_read_1_reg_37658612_reg is absorbed into DSP mul_ln1118_2803_fu_6061_p2.
DSP Report: operator mul_ln1118_2803_fu_6061_p2 is absorbed into DSP mul_ln1118_2803_fu_6061_p2.
DSP Report: Generating DSP mul_ln1118_2353_fu_4318_p2, operation Mode is: A''*(B:0x4e).
DSP Report: register data_89_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2353_fu_4318_p2.
DSP Report: register data_89_V_read_1_reg_37658876_reg is absorbed into DSP mul_ln1118_2353_fu_4318_p2.
DSP Report: operator mul_ln1118_2353_fu_4318_p2 is absorbed into DSP mul_ln1118_2353_fu_4318_p2.
DSP Report: Generating DSP add_ln703_3495_fu_37648049_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3495_fu_37648049_p2 is absorbed into DSP add_ln703_3495_fu_37648049_p2.
DSP Report: register add_ln703_3495_fu_37648049_p2 is absorbed into DSP add_ln703_3495_fu_37648049_p2.
DSP Report: register add_ln703_3495_fu_37648049_p2 is absorbed into DSP add_ln703_3495_fu_37648049_p2.
DSP Report: register add_ln703_3495_fu_37648049_p2 is absorbed into DSP add_ln703_3495_fu_37648049_p2.
DSP Report: register data_79_V_read_1_reg_37659036_reg is absorbed into DSP add_ln703_3495_fu_37648049_p2.
DSP Report: operator add_ln703_3495_fu_37648049_p2 is absorbed into DSP add_ln703_3495_fu_37648049_p2.
DSP Report: Generating DSP mul_ln1118_1800_fu_3964_p2, operation Mode is: A''*(B:0x5f).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1800_fu_3964_p2.
DSP Report: register data_68_V_read_1_reg_37659212_reg is absorbed into DSP mul_ln1118_1800_fu_3964_p2.
DSP Report: operator mul_ln1118_1800_fu_3964_p2 is absorbed into DSP mul_ln1118_1800_fu_3964_p2.
DSP Report: Generating DSP add_ln703_3493_fu_37648029_p2, operation Mode is: PCIN+A''*(B:0x63).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP add_ln703_3493_fu_37648029_p2.
DSP Report: register data_60_V_read_1_reg_37659342_reg is absorbed into DSP add_ln703_3493_fu_37648029_p2.
DSP Report: operator add_ln703_3493_fu_37648029_p2 is absorbed into DSP add_ln703_3493_fu_37648029_p2.
DSP Report: operator mul_ln1118_1603_fu_3177_p2 is absorbed into DSP add_ln703_3493_fu_37648029_p2.
DSP Report: Generating DSP mul_ln1118_2488_fu_3455_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_2488_fu_3455_p2 is absorbed into DSP mul_ln1118_2488_fu_3455_p2.
DSP Report: register mul_ln1118_2488_fu_3455_p2 is absorbed into DSP mul_ln1118_2488_fu_3455_p2.
DSP Report: operator mul_ln1118_2488_fu_3455_p2 is absorbed into DSP mul_ln1118_2488_fu_3455_p2.
DSP Report: Generating DSP mul_ln1118_2246_fu_6501_p2, operation Mode is: A''*(B:0x49).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2246_fu_6501_p2.
DSP Report: register data_85_V_read_1_reg_37658934_reg is absorbed into DSP mul_ln1118_2246_fu_6501_p2.
DSP Report: operator mul_ln1118_2246_fu_6501_p2 is absorbed into DSP mul_ln1118_2246_fu_6501_p2.
DSP Report: Generating DSP mul_ln1118_2388_fu_6330_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_2388_fu_6330_p2 is absorbed into DSP mul_ln1118_2388_fu_6330_p2.
DSP Report: register mul_ln1118_2388_fu_6330_p2 is absorbed into DSP mul_ln1118_2388_fu_6330_p2.
DSP Report: operator mul_ln1118_2388_fu_6330_p2 is absorbed into DSP mul_ln1118_2388_fu_6330_p2.
DSP Report: Generating DSP add_ln703_3722_fu_37649451_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3722_fu_37649451_p2 is absorbed into DSP add_ln703_3722_fu_37649451_p2.
DSP Report: Generating DSP mul_ln1118_2144_fu_6128_p2, operation Mode is: A''*(B:0x56).
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2144_fu_6128_p2.
DSP Report: register data_82_V_read_1_reg_37658986_reg is absorbed into DSP mul_ln1118_2144_fu_6128_p2.
DSP Report: operator mul_ln1118_2144_fu_6128_p2 is absorbed into DSP mul_ln1118_2144_fu_6128_p2.
DSP Report: Generating DSP add_ln703_3720_fu_37649435_p2, operation Mode is: C+A''*(B:0x3ff93).
DSP Report: register add_ln703_3720_fu_37649435_p2 is absorbed into DSP add_ln703_3720_fu_37649435_p2.
DSP Report: register add_ln703_3720_fu_37649435_p2 is absorbed into DSP add_ln703_3720_fu_37649435_p2.
DSP Report: operator add_ln703_3720_fu_37649435_p2 is absorbed into DSP add_ln703_3720_fu_37649435_p2.
DSP Report: operator mul_ln1118_2587_fu_5033_p2 is absorbed into DSP add_ln703_3720_fu_37649435_p2.
DSP Report: Generating DSP mul_ln1118_2443_fu_2925_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_2443_fu_2925_p2 is absorbed into DSP mul_ln1118_2443_fu_2925_p2.
DSP Report: register mul_ln1118_2443_fu_2925_p2 is absorbed into DSP mul_ln1118_2443_fu_2925_p2.
DSP Report: operator mul_ln1118_2443_fu_2925_p2 is absorbed into DSP mul_ln1118_2443_fu_2925_p2.
DSP Report: Generating DSP mul_ln1118_2837_fu_3119_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_2837_fu_3119_p2 is absorbed into DSP mul_ln1118_2837_fu_3119_p2.
DSP Report: register mul_ln1118_2837_fu_3119_p2 is absorbed into DSP mul_ln1118_2837_fu_3119_p2.
DSP Report: operator mul_ln1118_2837_fu_3119_p2 is absorbed into DSP mul_ln1118_2837_fu_3119_p2.
DSP Report: Generating DSP mul_ln1118_2414_fu_6203_p2, operation Mode is: A''*(B:0x2f).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2414_fu_6203_p2.
DSP Report: register data_91_V_read_1_reg_37658840_reg is absorbed into DSP mul_ln1118_2414_fu_6203_p2.
DSP Report: operator mul_ln1118_2414_fu_6203_p2 is absorbed into DSP mul_ln1118_2414_fu_6203_p2.
DSP Report: Generating DSP add_ln703_3728_fu_37649493_p2, operation Mode is: PCIN+A''*(B:0x25).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP add_ln703_3728_fu_37649493_p2.
DSP Report: register data_98_V_read_1_reg_37658723_reg is absorbed into DSP add_ln703_3728_fu_37649493_p2.
DSP Report: operator add_ln703_3728_fu_37649493_p2 is absorbed into DSP add_ln703_3728_fu_37649493_p2.
DSP Report: operator mul_ln1118_2614_fu_3776_p2 is absorbed into DSP add_ln703_3728_fu_37649493_p2.
DSP Report: Generating DSP mul_ln1118_2136_fu_3734_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_2136_fu_3734_p2 is absorbed into DSP mul_ln1118_2136_fu_3734_p2.
DSP Report: register mul_ln1118_2136_fu_3734_p2 is absorbed into DSP mul_ln1118_2136_fu_3734_p2.
DSP Report: operator mul_ln1118_2136_fu_3734_p2 is absorbed into DSP mul_ln1118_2136_fu_3734_p2.
DSP Report: Generating DSP mul_ln1118_2190_fu_5989_p2, operation Mode is: A''*(B:0x3ff9b).
DSP Report: register mul_ln1118_2190_fu_5989_p2 is absorbed into DSP mul_ln1118_2190_fu_5989_p2.
DSP Report: register mul_ln1118_2190_fu_5989_p2 is absorbed into DSP mul_ln1118_2190_fu_5989_p2.
DSP Report: operator mul_ln1118_2190_fu_5989_p2 is absorbed into DSP mul_ln1118_2190_fu_5989_p2.
DSP Report: Generating DSP mul_ln1118_2115_fu_3002_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_2115_fu_3002_p2 is absorbed into DSP mul_ln1118_2115_fu_3002_p2.
DSP Report: register mul_ln1118_2115_fu_3002_p2 is absorbed into DSP mul_ln1118_2115_fu_3002_p2.
DSP Report: operator mul_ln1118_2115_fu_3002_p2 is absorbed into DSP mul_ln1118_2115_fu_3002_p2.
DSP Report: Generating DSP mul_ln1118_2495_fu_5048_p2, operation Mode is: A''*(B:0x9d).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2495_fu_5048_p2.
DSP Report: register data_94_V_read_1_reg_37658786_reg is absorbed into DSP mul_ln1118_2495_fu_5048_p2.
DSP Report: operator mul_ln1118_2495_fu_5048_p2 is absorbed into DSP mul_ln1118_2495_fu_5048_p2.
DSP Report: Generating DSP add_ln703_3716_fu_37649403_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3716_fu_37649403_p2 is absorbed into DSP add_ln703_3716_fu_37649403_p2.
DSP Report: register add_ln703_3716_fu_37649403_p2 is absorbed into DSP add_ln703_3716_fu_37649403_p2.
DSP Report: register add_ln703_3716_fu_37649403_p2 is absorbed into DSP add_ln703_3716_fu_37649403_p2.
DSP Report: register add_ln703_3716_fu_37649403_p2 is absorbed into DSP add_ln703_3716_fu_37649403_p2.
DSP Report: register add_ln703_3716_fu_37649403_p2 is absorbed into DSP add_ln703_3716_fu_37649403_p2.
DSP Report: operator add_ln703_3716_fu_37649403_p2 is absorbed into DSP add_ln703_3716_fu_37649403_p2.
DSP Report: Generating DSP add_ln703_3439_fu_37647667_p2, operation Mode is: C+A''*(B:0x6b).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP add_ln703_3439_fu_37647667_p2.
DSP Report: register data_99_V_read_1_reg_37658705_reg is absorbed into DSP add_ln703_3439_fu_37647667_p2.
DSP Report: operator add_ln703_3439_fu_37647667_p2 is absorbed into DSP add_ln703_3439_fu_37647667_p2.
DSP Report: operator mul_ln1118_2631_fu_5371_p2 is absorbed into DSP add_ln703_3439_fu_37647667_p2.
DSP Report: Generating DSP mul_ln1118_1648_fu_4034_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_1648_fu_4034_p2 is absorbed into DSP mul_ln1118_1648_fu_4034_p2.
DSP Report: register mul_ln1118_1648_fu_4034_p2 is absorbed into DSP mul_ln1118_1648_fu_4034_p2.
DSP Report: operator mul_ln1118_1648_fu_4034_p2 is absorbed into DSP mul_ln1118_1648_fu_4034_p2.
DSP Report: Generating DSP mul_ln1118_2548_fu_4301_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_2548_fu_4301_p2 is absorbed into DSP mul_ln1118_2548_fu_4301_p2.
DSP Report: register mul_ln1118_2548_fu_4301_p2 is absorbed into DSP mul_ln1118_2548_fu_4301_p2.
DSP Report: operator mul_ln1118_2548_fu_4301_p2 is absorbed into DSP mul_ln1118_2548_fu_4301_p2.
DSP Report: Generating DSP mul_ln1118_1279_fu_3207_p2, operation Mode is: A''*(B:0x6b).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1279_fu_3207_p2.
DSP Report: register data_47_V_read_1_reg_37659553_reg is absorbed into DSP mul_ln1118_1279_fu_3207_p2.
DSP Report: operator mul_ln1118_1279_fu_3207_p2 is absorbed into DSP mul_ln1118_1279_fu_3207_p2.
DSP Report: Generating DSP add_ln703_2137_fu_37639718_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2137_fu_37639718_p2 is absorbed into DSP add_ln703_2137_fu_37639718_p2.
DSP Report: register add_ln703_2137_fu_37639718_p2 is absorbed into DSP add_ln703_2137_fu_37639718_p2.
DSP Report: register add_ln703_2137_fu_37639718_p2 is absorbed into DSP add_ln703_2137_fu_37639718_p2.
DSP Report: register add_ln703_2137_fu_37639718_p2 is absorbed into DSP add_ln703_2137_fu_37639718_p2.
DSP Report: register add_ln703_2137_fu_37639718_p2 is absorbed into DSP add_ln703_2137_fu_37639718_p2.
DSP Report: operator add_ln703_2137_fu_37639718_p2 is absorbed into DSP add_ln703_2137_fu_37639718_p2.
DSP Report: Generating DSP add_ln703_3288_fu_37646773_p2, operation Mode is: C'+A''*(B:0x4f).
DSP Report: register add_ln703_3288_fu_37646773_p2 is absorbed into DSP add_ln703_3288_fu_37646773_p2.
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP add_ln703_3288_fu_37646773_p2.
DSP Report: register data_80_V_read_1_reg_37659018_reg is absorbed into DSP add_ln703_3288_fu_37646773_p2.
DSP Report: operator add_ln703_3288_fu_37646773_p2 is absorbed into DSP add_ln703_3288_fu_37646773_p2.
DSP Report: operator mul_ln1118_2106_fu_4229_p2 is absorbed into DSP add_ln703_3288_fu_37646773_p2.
DSP Report: Generating DSP mul_ln1118_1977_fu_2809_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_1977_fu_2809_p2 is absorbed into DSP mul_ln1118_1977_fu_2809_p2.
DSP Report: register mul_ln1118_1977_fu_2809_p2 is absorbed into DSP mul_ln1118_1977_fu_2809_p2.
DSP Report: operator mul_ln1118_1977_fu_2809_p2 is absorbed into DSP mul_ln1118_1977_fu_2809_p2.
DSP Report: Generating DSP mul_ln1118_2268_fu_6240_p2, operation Mode is: A''*(B:0xe3).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2268_fu_6240_p2.
DSP Report: register data_86_V_read_1_reg_37658921_reg is absorbed into DSP mul_ln1118_2268_fu_6240_p2.
DSP Report: operator mul_ln1118_2268_fu_6240_p2 is absorbed into DSP mul_ln1118_2268_fu_6240_p2.
DSP Report: Generating DSP add_ln703_2128_fu_37639680_p2, operation Mode is: PCIN+A''*(B:0xf9).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_2128_fu_37639680_p2.
DSP Report: register data_74_V_read_1_reg_37659117_reg is absorbed into DSP add_ln703_2128_fu_37639680_p2.
DSP Report: operator add_ln703_2128_fu_37639680_p2 is absorbed into DSP add_ln703_2128_fu_37639680_p2.
DSP Report: operator mul_ln1118_1952_fu_4397_p2 is absorbed into DSP add_ln703_2128_fu_37639680_p2.
DSP Report: Generating DSP add_ln703_2128_fu_37639680_p2, operation Mode is: PCIN+A''*(B:0xcb).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_2128_fu_37639680_p2.
DSP Report: register data_73_V_read_1_reg_37659130_reg is absorbed into DSP add_ln703_2128_fu_37639680_p2.
DSP Report: operator add_ln703_2128_fu_37639680_p2 is absorbed into DSP add_ln703_2128_fu_37639680_p2.
DSP Report: operator mul_ln1118_1926_fu_2846_p2 is absorbed into DSP add_ln703_2128_fu_37639680_p2.
DSP Report: Generating DSP add_ln703_2128_reg_37663860_reg, operation Mode is: PCIN+A''*(B:0xf4).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP add_ln703_2128_reg_37663860_reg.
DSP Report: register data_85_V_read_1_reg_37658934_reg is absorbed into DSP add_ln703_2128_reg_37663860_reg.
DSP Report: register add_ln703_2128_reg_37663860_reg is absorbed into DSP add_ln703_2128_reg_37663860_reg.
DSP Report: operator add_ln703_2128_fu_37639680_p2 is absorbed into DSP add_ln703_2128_reg_37663860_reg.
DSP Report: operator mul_ln1118_2238_fu_4451_p2 is absorbed into DSP add_ln703_2128_reg_37663860_reg.
DSP Report: Generating DSP mul_ln1118_2085_fu_4552_p2, operation Mode is: A''*(B:0x3ff59).
DSP Report: register mul_ln1118_2085_fu_4552_p2 is absorbed into DSP mul_ln1118_2085_fu_4552_p2.
DSP Report: register mul_ln1118_2085_fu_4552_p2 is absorbed into DSP mul_ln1118_2085_fu_4552_p2.
DSP Report: operator mul_ln1118_2085_fu_4552_p2 is absorbed into DSP mul_ln1118_2085_fu_4552_p2.
DSP Report: Generating DSP mul_ln1118_2182_fu_3646_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_2182_fu_3646_p2 is absorbed into DSP mul_ln1118_2182_fu_3646_p2.
DSP Report: register mul_ln1118_2182_fu_3646_p2 is absorbed into DSP mul_ln1118_2182_fu_3646_p2.
DSP Report: operator mul_ln1118_2182_fu_3646_p2 is absorbed into DSP mul_ln1118_2182_fu_3646_p2.
DSP Report: Generating DSP mul_ln1118_1647_fu_4033_p2, operation Mode is: A''*(B:0x8f).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1647_fu_4033_p2.
DSP Report: register data_62_V_read_1_reg_37659313_reg is absorbed into DSP mul_ln1118_1647_fu_4033_p2.
DSP Report: operator mul_ln1118_1647_fu_4033_p2 is absorbed into DSP mul_ln1118_1647_fu_4033_p2.
DSP Report: Generating DSP add_ln703_2124_fu_37639644_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2124_fu_37639644_p2 is absorbed into DSP add_ln703_2124_fu_37639644_p2.
DSP Report: register add_ln703_2124_fu_37639644_p2 is absorbed into DSP add_ln703_2124_fu_37639644_p2.
DSP Report: register add_ln703_2124_fu_37639644_p2 is absorbed into DSP add_ln703_2124_fu_37639644_p2.
DSP Report: register add_ln703_2124_fu_37639644_p2 is absorbed into DSP add_ln703_2124_fu_37639644_p2.
DSP Report: register add_ln703_2124_fu_37639644_p2 is absorbed into DSP add_ln703_2124_fu_37639644_p2.
DSP Report: operator add_ln703_2124_fu_37639644_p2 is absorbed into DSP add_ln703_2124_fu_37639644_p2.
DSP Report: Generating DSP mul_ln1118_2352_fu_5973_p2, operation Mode is: A''*(B:0x3ff5c).
DSP Report: register mul_ln1118_2352_fu_5973_p2 is absorbed into DSP mul_ln1118_2352_fu_5973_p2.
DSP Report: register mul_ln1118_2352_fu_5973_p2 is absorbed into DSP mul_ln1118_2352_fu_5973_p2.
DSP Report: operator mul_ln1118_2352_fu_5973_p2 is absorbed into DSP mul_ln1118_2352_fu_5973_p2.
DSP Report: Generating DSP mul_ln1118_2408_fu_5904_p2, operation Mode is: A''*(B:0x14c).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2408_fu_5904_p2.
DSP Report: register data_91_V_read_1_reg_37658840_reg is absorbed into DSP mul_ln1118_2408_fu_5904_p2.
DSP Report: operator mul_ln1118_2408_fu_5904_p2 is absorbed into DSP mul_ln1118_2408_fu_5904_p2.
DSP Report: Generating DSP add_ln703_2119_reg_37663845_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2119_reg_37663845_reg is absorbed into DSP add_ln703_2119_reg_37663845_reg.
DSP Report: operator add_ln703_2119_fu_37639612_p2 is absorbed into DSP add_ln703_2119_reg_37663845_reg.
DSP Report: Generating DSP mul_ln1118_1118_fu_3362_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_1118_fu_3362_p2 is absorbed into DSP mul_ln1118_1118_fu_3362_p2.
DSP Report: register mul_ln1118_1118_fu_3362_p2 is absorbed into DSP mul_ln1118_1118_fu_3362_p2.
DSP Report: operator mul_ln1118_1118_fu_3362_p2 is absorbed into DSP mul_ln1118_1118_fu_3362_p2.
DSP Report: Generating DSP add_ln703_2761_fu_37643529_p2, operation Mode is: C+A''*(B:0x45).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP add_ln703_2761_fu_37643529_p2.
DSP Report: register data_103_V_read_1_reg_37658644_reg is absorbed into DSP add_ln703_2761_fu_37643529_p2.
DSP Report: operator add_ln703_2761_fu_37643529_p2 is absorbed into DSP add_ln703_2761_fu_37643529_p2.
DSP Report: operator mul_ln1118_2735_fu_6467_p2 is absorbed into DSP add_ln703_2761_fu_37643529_p2.
DSP Report: Generating DSP add_ln703_2762_reg_37664560_reg, operation Mode is: PCIN+A''*(B:0x69).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP add_ln703_2762_reg_37664560_reg.
DSP Report: register data_98_V_read_1_reg_37658723_reg is absorbed into DSP add_ln703_2762_reg_37664560_reg.
DSP Report: register add_ln703_2762_reg_37664560_reg is absorbed into DSP add_ln703_2762_reg_37664560_reg.
DSP Report: operator add_ln703_2762_fu_37643539_p2 is absorbed into DSP add_ln703_2762_reg_37664560_reg.
DSP Report: operator mul_ln1118_2596_fu_5612_p2 is absorbed into DSP add_ln703_2762_reg_37664560_reg.
DSP Report: Generating DSP mul_ln1118_2505_fu_5884_p2, operation Mode is: A''*(B:0x56).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2505_fu_5884_p2.
DSP Report: register data_95_V_read_1_reg_37658772_reg is absorbed into DSP mul_ln1118_2505_fu_5884_p2.
DSP Report: operator mul_ln1118_2505_fu_5884_p2 is absorbed into DSP mul_ln1118_2505_fu_5884_p2.
DSP Report: Generating DSP add_ln703_2760_fu_37643523_p2, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_2760_fu_37643523_p2.
DSP Report: register data_54_V_read_1_reg_37659445_reg is absorbed into DSP add_ln703_2760_fu_37643523_p2.
DSP Report: operator add_ln703_2760_fu_37643523_p2 is absorbed into DSP add_ln703_2760_fu_37643523_p2.
DSP Report: operator mul_ln1118_1436_fu_5272_p2 is absorbed into DSP add_ln703_2760_fu_37643523_p2.
DSP Report: Generating DSP add_ln703_2760_reg_37664555_reg, operation Mode is: PCIN+A''*(B:0x55).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP add_ln703_2760_reg_37664555_reg.
DSP Report: register data_66_V_read_1_reg_37659244_reg is absorbed into DSP add_ln703_2760_reg_37664555_reg.
DSP Report: register add_ln703_2760_reg_37664555_reg is absorbed into DSP add_ln703_2760_reg_37664555_reg.
DSP Report: operator add_ln703_2760_fu_37643523_p2 is absorbed into DSP add_ln703_2760_reg_37664555_reg.
DSP Report: operator mul_ln1118_1737_fu_3499_p2 is absorbed into DSP add_ln703_2760_reg_37664555_reg.
DSP Report: Generating DSP mul_ln1118_1636_fu_5283_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_1636_fu_5283_p2 is absorbed into DSP mul_ln1118_1636_fu_5283_p2.
DSP Report: register mul_ln1118_1636_fu_5283_p2 is absorbed into DSP mul_ln1118_1636_fu_5283_p2.
DSP Report: operator mul_ln1118_1636_fu_5283_p2 is absorbed into DSP mul_ln1118_1636_fu_5283_p2.
DSP Report: Generating DSP mul_ln1118_1268_fu_6588_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_1268_fu_6588_p2 is absorbed into DSP mul_ln1118_1268_fu_6588_p2.
DSP Report: register mul_ln1118_1268_fu_6588_p2 is absorbed into DSP mul_ln1118_1268_fu_6588_p2.
DSP Report: operator mul_ln1118_1268_fu_6588_p2 is absorbed into DSP mul_ln1118_1268_fu_6588_p2.
DSP Report: Generating DSP mul_ln1118_2768_fu_4919_p2, operation Mode is: A''*(B:0x39).
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2768_fu_4919_p2.
DSP Report: register data_104_V_read_1_reg_37658626_reg is absorbed into DSP mul_ln1118_2768_fu_4919_p2.
DSP Report: operator mul_ln1118_2768_fu_4919_p2 is absorbed into DSP mul_ln1118_2768_fu_4919_p2.
DSP Report: Generating DSP add_ln703_3368_fu_37647227_p2, operation Mode is: PCIN+A''*(B:0x26).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP add_ln703_3368_fu_37647227_p2.
DSP Report: register data_83_V_read_1_reg_37658970_reg is absorbed into DSP add_ln703_3368_fu_37647227_p2.
DSP Report: operator add_ln703_3368_fu_37647227_p2 is absorbed into DSP add_ln703_3368_fu_37647227_p2.
DSP Report: operator mul_ln1118_2181_fu_4424_p2 is absorbed into DSP add_ln703_3368_fu_37647227_p2.
DSP Report: Generating DSP add_ln703_3368_reg_37665220_reg, operation Mode is: PCIN+A''*(B:0x2b).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP add_ln703_3368_reg_37665220_reg.
DSP Report: register data_85_V_read_1_reg_37658934_reg is absorbed into DSP add_ln703_3368_reg_37665220_reg.
DSP Report: register add_ln703_3368_reg_37665220_reg is absorbed into DSP add_ln703_3368_reg_37665220_reg.
DSP Report: operator add_ln703_3368_fu_37647227_p2 is absorbed into DSP add_ln703_3368_reg_37665220_reg.
DSP Report: operator mul_ln1118_2237_fu_4880_p2 is absorbed into DSP add_ln703_3368_reg_37665220_reg.
DSP Report: Generating DSP mul_ln1118_2084_fu_4978_p2, operation Mode is: A''*(B:0x2e).
DSP Report: register data_79_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2084_fu_4978_p2.
DSP Report: register data_79_V_read_1_reg_37659036_reg is absorbed into DSP mul_ln1118_2084_fu_4978_p2.
DSP Report: operator mul_ln1118_2084_fu_4978_p2 is absorbed into DSP mul_ln1118_2084_fu_4978_p2.
DSP Report: Generating DSP add_ln703_3365_fu_37647211_p2, operation Mode is: PCIN+A''*(B:0x2f).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP add_ln703_3365_fu_37647211_p2.
DSP Report: register data_68_V_read_1_reg_37659212_reg is absorbed into DSP add_ln703_3365_fu_37647211_p2.
DSP Report: operator add_ln703_3365_fu_37647211_p2 is absorbed into DSP add_ln703_3365_fu_37647211_p2.
DSP Report: operator mul_ln1118_1798_fu_4593_p2 is absorbed into DSP add_ln703_3365_fu_37647211_p2.
DSP Report: Generating DSP add_ln703_3365_reg_37665215_reg, operation Mode is: PCIN+A''*(B:0x3d).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP add_ln703_3365_reg_37665215_reg.
DSP Report: register data_77_V_read_1_reg_37659072_reg is absorbed into DSP add_ln703_3365_reg_37665215_reg.
DSP Report: register add_ln703_3365_reg_37665215_reg is absorbed into DSP add_ln703_3365_reg_37665215_reg.
DSP Report: operator add_ln703_3365_fu_37647211_p2 is absorbed into DSP add_ln703_3365_reg_37665215_reg.
DSP Report: operator mul_ln1118_2032_fu_6404_p2 is absorbed into DSP add_ln703_3365_reg_37665215_reg.
DSP Report: Generating DSP mul_ln1118_2655_fu_4953_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_2655_fu_4953_p2 is absorbed into DSP mul_ln1118_2655_fu_4953_p2.
DSP Report: register mul_ln1118_2655_fu_4953_p2 is absorbed into DSP mul_ln1118_2655_fu_4953_p2.
DSP Report: operator mul_ln1118_2655_fu_4953_p2 is absorbed into DSP mul_ln1118_2655_fu_4953_p2.
DSP Report: Generating DSP mul_ln1118_2061_fu_5779_p2, operation Mode is: A''*(B:0x61).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2061_fu_5779_p2.
DSP Report: register data_78_V_read_1_reg_37659055_reg is absorbed into DSP mul_ln1118_2061_fu_5779_p2.
DSP Report: operator mul_ln1118_2061_fu_5779_p2 is absorbed into DSP mul_ln1118_2061_fu_5779_p2.
DSP Report: Generating DSP add_ln703_3353_reg_37665190_reg, operation Mode is: PCIN+A''*(B:0x6a).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_3353_reg_37665190_reg.
DSP Report: register data_73_V_read_1_reg_37659130_reg is absorbed into DSP add_ln703_3353_reg_37665190_reg.
DSP Report: register add_ln703_3353_reg_37665190_reg is absorbed into DSP add_ln703_3353_reg_37665190_reg.
DSP Report: operator add_ln703_3353_fu_37647141_p2 is absorbed into DSP add_ln703_3353_reg_37665190_reg.
DSP Report: operator mul_ln1118_1925_fu_5484_p2 is absorbed into DSP add_ln703_3353_reg_37665190_reg.
DSP Report: Generating DSP mul_ln1118_2516_fu_4239_p2, operation Mode is: A''*(B:0xd8).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2516_fu_4239_p2.
DSP Report: register data_95_V_read_1_reg_37658772_reg is absorbed into DSP mul_ln1118_2516_fu_4239_p2.
DSP Report: operator mul_ln1118_2516_fu_4239_p2 is absorbed into DSP mul_ln1118_2516_fu_4239_p2.
DSP Report: Generating DSP add_ln703_3272_fu_37646681_p2, operation Mode is: PCIN+A''*(B:0xcf).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP add_ln703_3272_fu_37646681_p2.
DSP Report: register data_91_V_read_1_reg_37658840_reg is absorbed into DSP add_ln703_3272_fu_37646681_p2.
DSP Report: operator add_ln703_3272_fu_37646681_p2 is absorbed into DSP add_ln703_3272_fu_37646681_p2.
DSP Report: operator mul_ln1118_2405_fu_3618_p2 is absorbed into DSP add_ln703_3272_fu_37646681_p2.
DSP Report: Generating DSP add_ln703_3272_fu_37646681_p2, operation Mode is: PCIN+A''*(B:0xe4).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP add_ln703_3272_fu_37646681_p2.
DSP Report: register data_88_V_read_1_reg_37658891_reg is absorbed into DSP add_ln703_3272_fu_37646681_p2.
DSP Report: operator add_ln703_3272_fu_37646681_p2 is absorbed into DSP add_ln703_3272_fu_37646681_p2.
DSP Report: operator mul_ln1118_2324_fu_3100_p2 is absorbed into DSP add_ln703_3272_fu_37646681_p2.
DSP Report: Generating DSP add_ln703_3272_reg_37665090_reg, operation Mode is: PCIN+A''*(B:0x87).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP add_ln703_3272_reg_37665090_reg.
DSP Report: register data_92_V_read_1_reg_37658821_reg is absorbed into DSP add_ln703_3272_reg_37665090_reg.
DSP Report: register add_ln703_3272_reg_37665090_reg is absorbed into DSP add_ln703_3272_reg_37665090_reg.
DSP Report: operator add_ln703_3272_fu_37646681_p2 is absorbed into DSP add_ln703_3272_reg_37665090_reg.
DSP Report: operator mul_ln1118_2434_fu_3677_p2 is absorbed into DSP add_ln703_3272_reg_37665090_reg.
DSP Report: Generating DSP mul_ln1118_1884_fu_6193_p2, operation Mode is: A''*(B:0x27).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1884_fu_6193_p2.
DSP Report: register data_71_V_read_1_reg_37659162_reg is absorbed into DSP mul_ln1118_1884_fu_6193_p2.
DSP Report: operator mul_ln1118_1884_fu_6193_p2 is absorbed into DSP mul_ln1118_1884_fu_6193_p2.
DSP Report: Generating DSP add_ln703_3779_fu_37649813_p2, operation Mode is: C+A''*(B:0x3ffcc).
DSP Report: register add_ln703_3779_fu_37649813_p2 is absorbed into DSP add_ln703_3779_fu_37649813_p2.
DSP Report: register add_ln703_3779_fu_37649813_p2 is absorbed into DSP add_ln703_3779_fu_37649813_p2.
DSP Report: operator add_ln703_3779_fu_37649813_p2 is absorbed into DSP add_ln703_3779_fu_37649813_p2.
DSP Report: operator mul_ln1118_2755_fu_4743_p2 is absorbed into DSP add_ln703_3779_fu_37649813_p2.
DSP Report: Generating DSP add_ln703_1944_fu_37638497_p2, operation Mode is: C+A''*(B:0x2c).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP add_ln703_1944_fu_37638497_p2.
DSP Report: register data_78_V_read_1_reg_37659055_reg is absorbed into DSP add_ln703_1944_fu_37638497_p2.
DSP Report: operator add_ln703_1944_fu_37638497_p2 is absorbed into DSP add_ln703_1944_fu_37638497_p2.
DSP Report: operator mul_ln1118_2060_fu_4522_p2 is absorbed into DSP add_ln703_1944_fu_37638497_p2.
DSP Report: Generating DSP add_ln703_1945_reg_37663675_reg, operation Mode is: PCIN+A''*(B:0x2b).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP add_ln703_1945_reg_37663675_reg.
DSP Report: register mul_ln1118_1984_fu_5651_p2 is absorbed into DSP add_ln703_1945_reg_37663675_reg.
DSP Report: register add_ln703_1945_reg_37663675_reg is absorbed into DSP add_ln703_1945_reg_37663675_reg.
DSP Report: operator add_ln703_1945_fu_37638507_p2 is absorbed into DSP add_ln703_1945_reg_37663675_reg.
DSP Report: operator mul_ln1118_1979_fu_4814_p2 is absorbed into DSP add_ln703_1945_reg_37663675_reg.
DSP Report: Generating DSP mul_ln1118_1601_fu_3949_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_1601_fu_3949_p2 is absorbed into DSP mul_ln1118_1601_fu_3949_p2.
DSP Report: register mul_ln1118_1601_fu_3949_p2 is absorbed into DSP mul_ln1118_1601_fu_3949_p2.
DSP Report: operator mul_ln1118_1601_fu_3949_p2 is absorbed into DSP mul_ln1118_1601_fu_3949_p2.
DSP Report: Generating DSP mul_ln1118_1345_fu_4645_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_1345_fu_4645_p2 is absorbed into DSP mul_ln1118_1345_fu_4645_p2.
DSP Report: register mul_ln1118_1345_fu_4645_p2 is absorbed into DSP mul_ln1118_1345_fu_4645_p2.
DSP Report: operator mul_ln1118_1345_fu_4645_p2 is absorbed into DSP mul_ln1118_1345_fu_4645_p2.
DSP Report: Generating DSP add_ln703_2876_fu_37644277_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_2876_fu_37644277_p2 is absorbed into DSP add_ln703_2876_fu_37644277_p2.
DSP Report: register add_ln703_2876_fu_37644277_p2 is absorbed into DSP add_ln703_2876_fu_37644277_p2.
DSP Report: register add_ln703_2876_fu_37644277_p2 is absorbed into DSP add_ln703_2876_fu_37644277_p2.
DSP Report: operator add_ln703_2876_fu_37644277_p2 is absorbed into DSP add_ln703_2876_fu_37644277_p2.
DSP Report: Generating DSP add_ln703_2876_reg_37664675_reg, operation Mode is: (PCIN+A'':B''+C')'.
DSP Report: register add_ln703_2876_reg_37664675_reg is absorbed into DSP add_ln703_2876_reg_37664675_reg.
DSP Report: register add_ln703_2876_reg_37664675_reg is absorbed into DSP add_ln703_2876_reg_37664675_reg.
DSP Report: register add_ln703_2876_reg_37664675_reg is absorbed into DSP add_ln703_2876_reg_37664675_reg.
DSP Report: register add_ln703_2876_reg_37664675_reg is absorbed into DSP add_ln703_2876_reg_37664675_reg.
DSP Report: register add_ln703_2876_reg_37664675_reg is absorbed into DSP add_ln703_2876_reg_37664675_reg.
DSP Report: register add_ln703_2876_reg_37664675_reg is absorbed into DSP add_ln703_2876_reg_37664675_reg.
DSP Report: operator add_ln703_2876_fu_37644277_p2 is absorbed into DSP add_ln703_2876_reg_37664675_reg.
DSP Report: Generating DSP mul_ln1118_2026_fu_6391_p2, operation Mode is: A''*(B:0x47).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2026_fu_6391_p2.
DSP Report: register data_77_V_read_1_reg_37659072_reg is absorbed into DSP mul_ln1118_2026_fu_6391_p2.
DSP Report: operator mul_ln1118_2026_fu_6391_p2 is absorbed into DSP mul_ln1118_2026_fu_6391_p2.
DSP Report: Generating DSP add_ln703_2873_fu_37644255_p2, operation Mode is: PCIN+A''*(B:0x49).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP add_ln703_2873_fu_37644255_p2.
DSP Report: register data_65_V_read_1_reg_37659262_reg is absorbed into DSP add_ln703_2873_fu_37644255_p2.
DSP Report: operator add_ln703_2873_fu_37644255_p2 is absorbed into DSP add_ln703_2873_fu_37644255_p2.
DSP Report: operator mul_ln1118_1717_fu_6034_p2 is absorbed into DSP add_ln703_2873_fu_37644255_p2.
DSP Report: Generating DSP mul_ln1118_2759_fu_5682_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_2759_fu_5682_p2 is absorbed into DSP mul_ln1118_2759_fu_5682_p2.
DSP Report: register mul_ln1118_2759_fu_5682_p2 is absorbed into DSP mul_ln1118_2759_fu_5682_p2.
DSP Report: operator mul_ln1118_2759_fu_5682_p2 is absorbed into DSP mul_ln1118_2759_fu_5682_p2.
DSP Report: Generating DSP mul_ln1118_2644_fu_3382_p2, operation Mode is: A2*(B:0xb).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2644_fu_3382_p2.
DSP Report: operator mul_ln1118_2644_fu_3382_p2 is absorbed into DSP mul_ln1118_2644_fu_3382_p2.
DSP Report: Generating DSP add_ln703_2886_fu_37606726_p2, operation Mode is: C+A2*(B:0x3fff5).
DSP Report: register add_ln703_2886_fu_37606726_p2 is absorbed into DSP add_ln703_2886_fu_37606726_p2.
DSP Report: operator add_ln703_2886_fu_37606726_p2 is absorbed into DSP add_ln703_2886_fu_37606726_p2.
DSP Report: operator mul_ln1118_1941_fu_6328_p2 is absorbed into DSP add_ln703_2886_fu_37606726_p2.
DSP Report: Generating DSP add_ln703_2887_reg_37662284_reg, operation Mode is: C+A2*(B:0x1a).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP add_ln703_2887_reg_37662284_reg.
DSP Report: register add_ln703_2887_reg_37662284_reg is absorbed into DSP add_ln703_2887_reg_37662284_reg.
DSP Report: operator add_ln703_2887_fu_37606736_p2 is absorbed into DSP add_ln703_2887_reg_37662284_reg.
DSP Report: operator mul_ln1118_2507_fu_5321_p2 is absorbed into DSP add_ln703_2887_reg_37662284_reg.
DSP Report: Generating DSP mul_ln1118_1846_fu_4305_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_1846_fu_4305_p2 is absorbed into DSP mul_ln1118_1846_fu_4305_p2.
DSP Report: register mul_ln1118_1846_fu_4305_p2 is absorbed into DSP mul_ln1118_1846_fu_4305_p2.
DSP Report: operator mul_ln1118_1846_fu_4305_p2 is absorbed into DSP mul_ln1118_1846_fu_4305_p2.
DSP Report: Generating DSP mul_ln1118_1871_fu_6179_p2, operation Mode is: A''*(B:0x1a).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1871_fu_6179_p2.
DSP Report: register data_71_V_read_1_reg_37659162_reg is absorbed into DSP mul_ln1118_1871_fu_6179_p2.
DSP Report: operator mul_ln1118_1871_fu_6179_p2 is absorbed into DSP mul_ln1118_1871_fu_6179_p2.
DSP Report: Generating DSP add_ln703_3084_fu_37645567_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3084_fu_37645567_p2 is absorbed into DSP add_ln703_3084_fu_37645567_p2.
DSP Report: register add_ln703_3084_fu_37645567_p2 is absorbed into DSP add_ln703_3084_fu_37645567_p2.
DSP Report: register add_ln703_3084_fu_37645567_p2 is absorbed into DSP add_ln703_3084_fu_37645567_p2.
DSP Report: register add_ln703_3084_fu_37645567_p2 is absorbed into DSP add_ln703_3084_fu_37645567_p2.
DSP Report: register add_ln703_3084_fu_37645567_p2 is absorbed into DSP add_ln703_3084_fu_37645567_p2.
DSP Report: operator add_ln703_3084_fu_37645567_p2 is absorbed into DSP add_ln703_3084_fu_37645567_p2.
DSP Report: Generating DSP mul_ln1118_2454_fu_3249_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_2454_fu_3249_p2 is absorbed into DSP mul_ln1118_2454_fu_3249_p2.
DSP Report: register mul_ln1118_2454_fu_3249_p2 is absorbed into DSP mul_ln1118_2454_fu_3249_p2.
DSP Report: operator mul_ln1118_2454_fu_3249_p2 is absorbed into DSP mul_ln1118_2454_fu_3249_p2.
DSP Report: Generating DSP mul_ln1118_2030_fu_5640_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_2030_fu_5640_p2 is absorbed into DSP mul_ln1118_2030_fu_5640_p2.
DSP Report: register mul_ln1118_2030_fu_5640_p2 is absorbed into DSP mul_ln1118_2030_fu_5640_p2.
DSP Report: operator mul_ln1118_2030_fu_5640_p2 is absorbed into DSP mul_ln1118_2030_fu_5640_p2.
DSP Report: Generating DSP mul_ln1118_2570_fu_3673_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_2570_fu_3673_p2 is absorbed into DSP mul_ln1118_2570_fu_3673_p2.
DSP Report: register mul_ln1118_2570_fu_3673_p2 is absorbed into DSP mul_ln1118_2570_fu_3673_p2.
DSP Report: operator mul_ln1118_2570_fu_3673_p2 is absorbed into DSP mul_ln1118_2570_fu_3673_p2.
DSP Report: Generating DSP mul_ln1118_1898_fu_6206_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_1898_fu_6206_p2 is absorbed into DSP mul_ln1118_1898_fu_6206_p2.
DSP Report: register mul_ln1118_1898_fu_6206_p2 is absorbed into DSP mul_ln1118_1898_fu_6206_p2.
DSP Report: operator mul_ln1118_1898_fu_6206_p2 is absorbed into DSP mul_ln1118_1898_fu_6206_p2.
DSP Report: Generating DSP mul_ln1118_1641_fu_4441_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_1641_fu_4441_p2 is absorbed into DSP mul_ln1118_1641_fu_4441_p2.
DSP Report: register mul_ln1118_1641_fu_4441_p2 is absorbed into DSP mul_ln1118_1641_fu_4441_p2.
DSP Report: operator mul_ln1118_1641_fu_4441_p2 is absorbed into DSP mul_ln1118_1641_fu_4441_p2.
DSP Report: Generating DSP add_ln703_1448_fu_37635403_p2, operation Mode is: -C'+A''*(B:0x58)+1-1.
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_1448_fu_37635403_p2.
DSP Report: register data_53_V_read_1_reg_37659460_reg is absorbed into DSP add_ln703_1448_fu_37635403_p2.
DSP Report: register add_ln703_1448_fu_37635403_p2 is absorbed into DSP add_ln703_1448_fu_37635403_p2.
DSP Report: operator add_ln703_1448_fu_37635403_p2 is absorbed into DSP add_ln703_1448_fu_37635403_p2.
DSP Report: operator mul_ln1118_1429_fu_3247_p2 is absorbed into DSP add_ln703_1448_fu_37635403_p2.
DSP Report: Generating DSP mul_ln1118_1630_fu_4010_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_1630_fu_4010_p2 is absorbed into DSP mul_ln1118_1630_fu_4010_p2.
DSP Report: register mul_ln1118_1630_fu_4010_p2 is absorbed into DSP mul_ln1118_1630_fu_4010_p2.
DSP Report: operator mul_ln1118_1630_fu_4010_p2 is absorbed into DSP mul_ln1118_1630_fu_4010_p2.
DSP Report: Generating DSP add_ln703_1447_fu_37635393_p2, operation Mode is: C+A''*(B:0xd6).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP add_ln703_1447_fu_37635393_p2.
DSP Report: register data_56_V_read_1_reg_37659414_reg is absorbed into DSP add_ln703_1447_fu_37635393_p2.
DSP Report: operator add_ln703_1447_fu_37635393_p2 is absorbed into DSP add_ln703_1447_fu_37635393_p2.
DSP Report: operator mul_ln1118_1519_fu_5006_p2 is absorbed into DSP add_ln703_1447_fu_37635393_p2.
DSP Report: Generating DSP mul_ln1118_1263_fu_5669_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_1263_fu_5669_p2 is absorbed into DSP mul_ln1118_1263_fu_5669_p2.
DSP Report: register mul_ln1118_1263_fu_5669_p2 is absorbed into DSP mul_ln1118_1263_fu_5669_p2.
DSP Report: operator mul_ln1118_1263_fu_5669_p2 is absorbed into DSP mul_ln1118_1263_fu_5669_p2.
DSP Report: Generating DSP add_ln703_1451_fu_37635429_p2, operation Mode is: C+A''*(B:0x2e).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP add_ln703_1451_fu_37635429_p2.
DSP Report: register data_60_V_read_1_reg_37659342_reg is absorbed into DSP add_ln703_1451_fu_37635429_p2.
DSP Report: operator add_ln703_1451_fu_37635429_p2 is absorbed into DSP add_ln703_1451_fu_37635429_p2.
DSP Report: operator mul_ln1118_1605_fu_3308_p2 is absorbed into DSP add_ln703_1451_fu_37635429_p2.
DSP Report: Generating DSP mul_ln1118_1489_fu_2738_p2, operation Mode is: A''*(B:0x86).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1489_fu_2738_p2.
DSP Report: register data_55_V_read_1_reg_37659430_reg is absorbed into DSP mul_ln1118_1489_fu_2738_p2.
DSP Report: operator mul_ln1118_1489_fu_2738_p2 is absorbed into DSP mul_ln1118_1489_fu_2738_p2.
DSP Report: Generating DSP add_ln703_1446_fu_37635383_p2, operation Mode is: PCIN+A''*(B:0xc7).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_1446_fu_37635383_p2.
DSP Report: register data_50_V_read_1_reg_37659509_reg is absorbed into DSP add_ln703_1446_fu_37635383_p2.
DSP Report: operator add_ln703_1446_fu_37635383_p2 is absorbed into DSP add_ln703_1446_fu_37635383_p2.
DSP Report: operator mul_ln1118_1354_fu_3823_p2 is absorbed into DSP add_ln703_1446_fu_37635383_p2.
DSP Report: Generating DSP add_ln703_1446_fu_37635383_p2, operation Mode is: PCIN+A''*(B:0xc8).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_1446_fu_37635383_p2.
DSP Report: register data_51_V_read_1_reg_37659493_reg is absorbed into DSP add_ln703_1446_fu_37635383_p2.
DSP Report: operator add_ln703_1446_fu_37635383_p2 is absorbed into DSP add_ln703_1446_fu_37635383_p2.
DSP Report: operator mul_ln1118_1379_fu_2814_p2 is absorbed into DSP add_ln703_1446_fu_37635383_p2.
DSP Report: Generating DSP mul_ln1118_2706_fu_4788_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_2706_fu_4788_p2 is absorbed into DSP mul_ln1118_2706_fu_4788_p2.
DSP Report: register mul_ln1118_2706_fu_4788_p2 is absorbed into DSP mul_ln1118_2706_fu_4788_p2.
DSP Report: operator mul_ln1118_2706_fu_4788_p2 is absorbed into DSP mul_ln1118_2706_fu_4788_p2.
DSP Report: Generating DSP mul_ln1118_2848_fu_4261_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_2848_fu_4261_p2 is absorbed into DSP mul_ln1118_2848_fu_4261_p2.
DSP Report: register mul_ln1118_2848_fu_4261_p2 is absorbed into DSP mul_ln1118_2848_fu_4261_p2.
DSP Report: operator mul_ln1118_2848_fu_4261_p2 is absorbed into DSP mul_ln1118_2848_fu_4261_p2.
DSP Report: Generating DSP mul_ln1118_2478_fu_6565_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_2478_fu_6565_p2 is absorbed into DSP mul_ln1118_2478_fu_6565_p2.
DSP Report: register mul_ln1118_2478_fu_6565_p2 is absorbed into DSP mul_ln1118_2478_fu_6565_p2.
DSP Report: operator mul_ln1118_2478_fu_6565_p2 is absorbed into DSP mul_ln1118_2478_fu_6565_p2.
DSP Report: Generating DSP mul_ln1118_2674_fu_6209_p2, operation Mode is: A''*(B:0x3ff87).
DSP Report: register mul_ln1118_2674_fu_6209_p2 is absorbed into DSP mul_ln1118_2674_fu_6209_p2.
DSP Report: register mul_ln1118_2674_fu_6209_p2 is absorbed into DSP mul_ln1118_2674_fu_6209_p2.
DSP Report: operator mul_ln1118_2674_fu_6209_p2 is absorbed into DSP mul_ln1118_2674_fu_6209_p2.
DSP Report: Generating DSP mul_ln1118_2400_fu_5335_p2, operation Mode is: A''*(B:0x5c).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2400_fu_5335_p2.
DSP Report: register data_91_V_read_1_reg_37658840_reg is absorbed into DSP mul_ln1118_2400_fu_5335_p2.
DSP Report: operator mul_ln1118_2400_fu_5335_p2 is absorbed into DSP mul_ln1118_2400_fu_5335_p2.
DSP Report: Generating DSP add_ln703_2979_fu_37644902_p2, operation Mode is: PCIN+(D'+A'')*(B:0x4b).
DSP Report: register data_78_V_read_1_reg_37659055_reg is absorbed into DSP add_ln703_2979_fu_37644902_p2.
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP add_ln703_2979_fu_37644902_p2.
DSP Report: register data_84_V_read_1_reg_37658951_reg is absorbed into DSP add_ln703_2979_fu_37644902_p2.
DSP Report: operator add_ln703_2979_fu_37644902_p2 is absorbed into DSP add_ln703_2979_fu_37644902_p2.
DSP Report: operator mul_ln703_3_fu_4925_p2 is absorbed into DSP add_ln703_2979_fu_37644902_p2.
DSP Report: operator add_ln703_2976_fu_37644871_p2 is absorbed into DSP add_ln703_2979_fu_37644902_p2.
DSP Report: Generating DSP add_ln703_2979_fu_37644902_p2, operation Mode is: PCIN+A''*(B:0x79).
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP add_ln703_2979_fu_37644902_p2.
DSP Report: register data_106_V_read_1_reg_37658594_reg is absorbed into DSP add_ln703_2979_fu_37644902_p2.
DSP Report: operator add_ln703_2979_fu_37644902_p2 is absorbed into DSP add_ln703_2979_fu_37644902_p2.
DSP Report: operator mul_ln1118_2823_fu_5119_p2 is absorbed into DSP add_ln703_2979_fu_37644902_p2.
DSP Report: Generating DSP add_ln703_2979_fu_37644902_p2, operation Mode is: PCIN+A''*(B:0x4d).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP add_ln703_2979_fu_37644902_p2.
DSP Report: register data_95_V_read_1_reg_37658772_reg is absorbed into DSP add_ln703_2979_fu_37644902_p2.
DSP Report: operator add_ln703_2979_fu_37644902_p2 is absorbed into DSP add_ln703_2979_fu_37644902_p2.
DSP Report: operator mul_ln1118_2510_fu_2837_p2 is absorbed into DSP add_ln703_2979_fu_37644902_p2.
DSP Report: Generating DSP add_ln703_3806_reg_37665665_reg, operation Mode is: C+A''*(B:0x1b0).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP add_ln703_3806_reg_37665665_reg.
DSP Report: register data_105_V_read_1_reg_37658612_reg is absorbed into DSP add_ln703_3806_reg_37665665_reg.
DSP Report: register add_ln703_3806_reg_37665665_reg is absorbed into DSP add_ln703_3806_reg_37665665_reg.
DSP Report: operator add_ln703_3806_fu_37649957_p2 is absorbed into DSP add_ln703_3806_reg_37665665_reg.
DSP Report: operator mul_ln1118_2812_fu_6101_p2 is absorbed into DSP add_ln703_3806_reg_37665665_reg.
DSP Report: Generating DSP mul_ln1118_2446_fu_5213_p2, operation Mode is: A''*(B:0x3fd17).
DSP Report: register mul_ln1118_2446_fu_5213_p2 is absorbed into DSP mul_ln1118_2446_fu_5213_p2.
DSP Report: register mul_ln1118_2446_fu_5213_p2 is absorbed into DSP mul_ln1118_2446_fu_5213_p2.
DSP Report: operator mul_ln1118_2446_fu_5213_p2 is absorbed into DSP mul_ln1118_2446_fu_5213_p2.
DSP Report: Generating DSP mul_ln1118_2469_fu_6556_p2, operation Mode is: A''*(B:0x3fd07).
DSP Report: register mul_ln1118_2469_fu_6556_p2 is absorbed into DSP mul_ln1118_2469_fu_6556_p2.
DSP Report: register mul_ln1118_2469_fu_6556_p2 is absorbed into DSP mul_ln1118_2469_fu_6556_p2.
DSP Report: operator mul_ln1118_2469_fu_6556_p2 is absorbed into DSP mul_ln1118_2469_fu_6556_p2.
DSP Report: Generating DSP mul_ln1118_2416_fu_3953_p2, operation Mode is: A''*(B:0x3fda6).
DSP Report: register mul_ln1118_2416_fu_3953_p2 is absorbed into DSP mul_ln1118_2416_fu_3953_p2.
DSP Report: register mul_ln1118_2416_fu_3953_p2 is absorbed into DSP mul_ln1118_2416_fu_3953_p2.
DSP Report: operator mul_ln1118_2416_fu_3953_p2 is absorbed into DSP mul_ln1118_2416_fu_3953_p2.
DSP Report: Generating DSP add_ln703_2451_fu_37641687_p2, operation Mode is: C+A''*(B:0x3fb30).
DSP Report: register add_ln703_2451_fu_37641687_p2 is absorbed into DSP add_ln703_2451_fu_37641687_p2.
DSP Report: register add_ln703_2451_fu_37641687_p2 is absorbed into DSP add_ln703_2451_fu_37641687_p2.
DSP Report: operator add_ln703_2451_fu_37641687_p2 is absorbed into DSP add_ln703_2451_fu_37641687_p2.
DSP Report: operator mul_ln1118_2391_fu_6088_p2 is absorbed into DSP add_ln703_2451_fu_37641687_p2.
DSP Report: Generating DSP mul_ln1118_2496_fu_5464_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_2496_fu_5464_p2 is absorbed into DSP mul_ln1118_2496_fu_5464_p2.
DSP Report: register mul_ln1118_2496_fu_5464_p2 is absorbed into DSP mul_ln1118_2496_fu_5464_p2.
DSP Report: operator mul_ln1118_2496_fu_5464_p2 is absorbed into DSP mul_ln1118_2496_fu_5464_p2.
DSP Report: Generating DSP mul_ln1118_1655_fu_6176_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_1655_fu_6176_p2 is absorbed into DSP mul_ln1118_1655_fu_6176_p2.
DSP Report: register mul_ln1118_1655_fu_6176_p2 is absorbed into DSP mul_ln1118_1655_fu_6176_p2.
DSP Report: operator mul_ln1118_1655_fu_6176_p2 is absorbed into DSP mul_ln1118_1655_fu_6176_p2.
DSP Report: Generating DSP add_ln703_3763_fu_37649697_p2, operation Mode is: C+A''*(B:0xaa).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP add_ln703_3763_fu_37649697_p2.
DSP Report: register data_95_V_read_1_reg_37658772_reg is absorbed into DSP add_ln703_3763_fu_37649697_p2.
DSP Report: operator add_ln703_3763_fu_37649697_p2 is absorbed into DSP add_ln703_3763_fu_37649697_p2.
DSP Report: operator mul_ln1118_2527_fu_5081_p2 is absorbed into DSP add_ln703_3763_fu_37649697_p2.
DSP Report: Generating DSP mul_ln1118_2305_fu_2816_p2, operation Mode is: A''*(B:0x9d).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2305_fu_2816_p2.
DSP Report: register data_87_V_read_1_reg_37658905_reg is absorbed into DSP mul_ln1118_2305_fu_2816_p2.
DSP Report: operator mul_ln1118_2305_fu_2816_p2 is absorbed into DSP mul_ln1118_2305_fu_2816_p2.
DSP Report: Generating DSP mul_ln1118_1841_fu_5548_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_1841_fu_5548_p2 is absorbed into DSP mul_ln1118_1841_fu_5548_p2.
DSP Report: register mul_ln1118_1841_fu_5548_p2 is absorbed into DSP mul_ln1118_1841_fu_5548_p2.
DSP Report: operator mul_ln1118_1841_fu_5548_p2 is absorbed into DSP mul_ln1118_1841_fu_5548_p2.
DSP Report: Generating DSP add_ln703_3784_fu_37649847_p2, operation Mode is: C'+A''*(B:0x19).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP add_ln703_3784_fu_37649847_p2.
DSP Report: register data_70_V_read_1_reg_37659179_reg is absorbed into DSP add_ln703_3784_fu_37649847_p2.
DSP Report: register add_ln703_3784_fu_37649847_p2 is absorbed into DSP add_ln703_3784_fu_37649847_p2.
DSP Report: operator add_ln703_3784_fu_37649847_p2 is absorbed into DSP add_ln703_3784_fu_37649847_p2.
DSP Report: operator mul_ln1118_1857_fu_3359_p2 is absorbed into DSP add_ln703_3784_fu_37649847_p2.
DSP Report: Generating DSP mul_ln1118_2263_fu_6297_p2, operation Mode is: A''*(B:0x3fdd7).
DSP Report: register mul_ln1118_2263_fu_6297_p2 is absorbed into DSP mul_ln1118_2263_fu_6297_p2.
DSP Report: register mul_ln1118_2263_fu_6297_p2 is absorbed into DSP mul_ln1118_2263_fu_6297_p2.
DSP Report: operator mul_ln1118_2263_fu_6297_p2 is absorbed into DSP mul_ln1118_2263_fu_6297_p2.
DSP Report: Generating DSP mul_ln1118_2574_fu_5959_p2, operation Mode is: A''*(B:0x3fcdb).
DSP Report: register mul_ln1118_2574_fu_5959_p2 is absorbed into DSP mul_ln1118_2574_fu_5959_p2.
DSP Report: register mul_ln1118_2574_fu_5959_p2 is absorbed into DSP mul_ln1118_2574_fu_5959_p2.
DSP Report: operator mul_ln1118_2574_fu_5959_p2 is absorbed into DSP mul_ln1118_2574_fu_5959_p2.
DSP Report: Generating DSP mul_ln1118_2207_fu_6508_p2, operation Mode is: A''*(B:0x3f95b).
DSP Report: register mul_ln1118_2207_fu_6508_p2 is absorbed into DSP mul_ln1118_2207_fu_6508_p2.
DSP Report: register mul_ln1118_2207_fu_6508_p2 is absorbed into DSP mul_ln1118_2207_fu_6508_p2.
DSP Report: operator mul_ln1118_2207_fu_6508_p2 is absorbed into DSP mul_ln1118_2207_fu_6508_p2.
DSP Report: Generating DSP mul_ln1118_2178_fu_4421_p2, operation Mode is: A''*(B:0x3fdf3).
DSP Report: register mul_ln1118_2178_fu_4421_p2 is absorbed into DSP mul_ln1118_2178_fu_4421_p2.
DSP Report: register mul_ln1118_2178_fu_4421_p2 is absorbed into DSP mul_ln1118_2178_fu_4421_p2.
DSP Report: operator mul_ln1118_2178_fu_4421_p2 is absorbed into DSP mul_ln1118_2178_fu_4421_p2.
DSP Report: Generating DSP mul_ln1118_1401_fu_3541_p2, operation Mode is: A''*(B:0x65).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1401_fu_3541_p2.
DSP Report: register zext_ln1118_1044_reg_37660870_reg is absorbed into DSP mul_ln1118_1401_fu_3541_p2.
DSP Report: operator mul_ln1118_1401_fu_3541_p2 is absorbed into DSP mul_ln1118_1401_fu_3541_p2.
DSP Report: Generating DSP mul_ln1118_1377_fu_4254_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_1377_fu_4254_p2 is absorbed into DSP mul_ln1118_1377_fu_4254_p2.
DSP Report: register mul_ln1118_1377_fu_4254_p2 is absorbed into DSP mul_ln1118_1377_fu_4254_p2.
DSP Report: operator mul_ln1118_1377_fu_4254_p2 is absorbed into DSP mul_ln1118_1377_fu_4254_p2.
DSP Report: Generating DSP mul_ln1118_1604_fu_5523_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_1604_fu_5523_p2 is absorbed into DSP mul_ln1118_1604_fu_5523_p2.
DSP Report: register mul_ln1118_1604_fu_5523_p2 is absorbed into DSP mul_ln1118_1604_fu_5523_p2.
DSP Report: operator mul_ln1118_1604_fu_5523_p2 is absorbed into DSP mul_ln1118_1604_fu_5523_p2.
DSP Report: Generating DSP add_ln703_1565_fu_37636193_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1565_fu_37636193_p2 is absorbed into DSP add_ln703_1565_fu_37636193_p2.
DSP Report: Generating DSP mul_ln1118_2377_fu_6000_p2, operation Mode is: A''*(B:0x3ff0f).
DSP Report: register mul_ln1118_2377_fu_6000_p2 is absorbed into DSP mul_ln1118_2377_fu_6000_p2.
DSP Report: register mul_ln1118_2377_fu_6000_p2 is absorbed into DSP mul_ln1118_2377_fu_6000_p2.
DSP Report: operator mul_ln1118_2377_fu_6000_p2 is absorbed into DSP mul_ln1118_2377_fu_6000_p2.
DSP Report: Generating DSP mul_ln1118_2576_fu_4523_p2, operation Mode is: A''*(B:0x3ff71).
DSP Report: register mul_ln1118_2576_fu_4523_p2 is absorbed into DSP mul_ln1118_2576_fu_4523_p2.
DSP Report: register mul_ln1118_2576_fu_4523_p2 is absorbed into DSP mul_ln1118_2576_fu_4523_p2.
DSP Report: operator mul_ln1118_2576_fu_4523_p2 is absorbed into DSP mul_ln1118_2576_fu_4523_p2.
DSP Report: Generating DSP add_ln703_3266_fu_37646645_p2, operation Mode is: C+A''*(B:0xdd).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP add_ln703_3266_fu_37646645_p2.
DSP Report: register data_81_V_read_1_reg_37659001_reg is absorbed into DSP add_ln703_3266_fu_37646645_p2.
DSP Report: operator add_ln703_3266_fu_37646645_p2 is absorbed into DSP add_ln703_3266_fu_37646645_p2.
DSP Report: operator mul_ln1118_2130_fu_5967_p2 is absorbed into DSP add_ln703_3266_fu_37646645_p2.
DSP Report: Generating DSP add_ln703_3300_fu_37646867_p2, operation Mode is: C+A''*(B:0x15).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_3300_fu_37646867_p2.
DSP Report: register add_ln703_3300_fu_37646867_p2 is absorbed into DSP add_ln703_3300_fu_37646867_p2.
DSP Report: operator add_ln703_3300_fu_37646867_p2 is absorbed into DSP add_ln703_3300_fu_37646867_p2.
DSP Report: operator mul_ln1118_1177_fu_3478_p2 is absorbed into DSP add_ln703_3300_fu_37646867_p2.
DSP Report: Generating DSP mul_ln1118_2853_fu_3817_p2, operation Mode is: A''*(B:0x8a).
DSP Report: register data_107_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2853_fu_3817_p2.
DSP Report: register data_107_V_read_1_reg_37658578_reg is absorbed into DSP mul_ln1118_2853_fu_3817_p2.
DSP Report: operator mul_ln1118_2853_fu_3817_p2 is absorbed into DSP mul_ln1118_2853_fu_3817_p2.
DSP Report: Generating DSP add_ln703_3273_fu_37646687_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3273_fu_37646687_p2 is absorbed into DSP add_ln703_3273_fu_37646687_p2.
DSP Report: register add_ln703_3273_fu_37646687_p2 is absorbed into DSP add_ln703_3273_fu_37646687_p2.
DSP Report: register add_ln703_3273_fu_37646687_p2 is absorbed into DSP add_ln703_3273_fu_37646687_p2.
DSP Report: register add_ln703_3273_fu_37646687_p2 is absorbed into DSP add_ln703_3273_fu_37646687_p2.
DSP Report: register add_ln703_3273_fu_37646687_p2 is absorbed into DSP add_ln703_3273_fu_37646687_p2.
DSP Report: operator add_ln703_3273_fu_37646687_p2 is absorbed into DSP add_ln703_3273_fu_37646687_p2.
DSP Report: Generating DSP mul_ln1118_1049_fu_4031_p2, operation Mode is: A''*(B:0x64).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1049_fu_4031_p2.
DSP Report: register data_38_V_read_1_reg_37659695_reg is absorbed into DSP mul_ln1118_1049_fu_4031_p2.
DSP Report: operator mul_ln1118_1049_fu_4031_p2 is absorbed into DSP mul_ln1118_1049_fu_4031_p2.
DSP Report: Generating DSP add_ln703_3279_fu_37646725_p2, operation Mode is: PCIN+A''*(B:0x6a).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_3279_fu_37646725_p2.
DSP Report: register zext_ln1118_726_reg_37660683_reg is absorbed into DSP add_ln703_3279_fu_37646725_p2.
DSP Report: operator add_ln703_3279_fu_37646725_p2 is absorbed into DSP add_ln703_3279_fu_37646725_p2.
DSP Report: operator mul_ln1118_990_fu_4350_p2 is absorbed into DSP add_ln703_3279_fu_37646725_p2.
DSP Report: Generating DSP mul_ln1118_2460_fu_3426_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_2460_fu_3426_p2 is absorbed into DSP mul_ln1118_2460_fu_3426_p2.
DSP Report: register mul_ln1118_2460_fu_3426_p2 is absorbed into DSP mul_ln1118_2460_fu_3426_p2.
DSP Report: operator mul_ln1118_2460_fu_3426_p2 is absorbed into DSP mul_ln1118_2460_fu_3426_p2.
DSP Report: Generating DSP mul_ln1118_1152_fu_5503_p2, operation Mode is: A''*(B:0x1b).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1152_fu_5503_p2.
DSP Report: register data_42_V_read_1_reg_37659633_reg is absorbed into DSP mul_ln1118_1152_fu_5503_p2.
DSP Report: operator mul_ln1118_1152_fu_5503_p2 is absorbed into DSP mul_ln1118_1152_fu_5503_p2.
DSP Report: Generating DSP add_ln703_1948_fu_37638513_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1948_fu_37638513_p2 is absorbed into DSP add_ln703_1948_fu_37638513_p2.
DSP Report: register add_ln703_1948_fu_37638513_p2 is absorbed into DSP add_ln703_1948_fu_37638513_p2.
DSP Report: register add_ln703_1948_fu_37638513_p2 is absorbed into DSP add_ln703_1948_fu_37638513_p2.
DSP Report: register add_ln703_1948_fu_37638513_p2 is absorbed into DSP add_ln703_1948_fu_37638513_p2.
DSP Report: register add_ln703_1948_fu_37638513_p2 is absorbed into DSP add_ln703_1948_fu_37638513_p2.
DSP Report: operator add_ln703_1948_fu_37638513_p2 is absorbed into DSP add_ln703_1948_fu_37638513_p2.
DSP Report: Generating DSP add_ln703_3831_fu_37650101_p2, operation Mode is: C+A''*(B:0x10f).
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP add_ln703_3831_fu_37650101_p2.
DSP Report: register data_106_V_read_1_reg_37658594_reg is absorbed into DSP add_ln703_3831_fu_37650101_p2.
DSP Report: operator add_ln703_3831_fu_37650101_p2 is absorbed into DSP add_ln703_3831_fu_37650101_p2.
DSP Report: operator mul_ln1118_2841_fu_3294_p2 is absorbed into DSP add_ln703_3831_fu_37650101_p2.
DSP Report: Generating DSP add_ln703_3832_fu_37650111_p2, operation Mode is: PCIN+A''*(B:0x167).
DSP Report: register data_101_V_read_int_reg_reg is absorbed into DSP add_ln703_3832_fu_37650111_p2.
DSP Report: register zext_ln1118_1943_reg_37660993_reg is absorbed into DSP add_ln703_3832_fu_37650111_p2.
DSP Report: operator add_ln703_3832_fu_37650111_p2 is absorbed into DSP add_ln703_3832_fu_37650111_p2.
DSP Report: operator mul_ln1118_2696_fu_5563_p2 is absorbed into DSP add_ln703_3832_fu_37650111_p2.
DSP Report: Generating DSP mul_ln1118_2153_fu_2919_p2, operation Mode is: A''*(B:0x55).
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2153_fu_2919_p2.
DSP Report: register data_82_V_read_1_reg_37658986_reg is absorbed into DSP mul_ln1118_2153_fu_2919_p2.
DSP Report: operator mul_ln1118_2153_fu_2919_p2 is absorbed into DSP mul_ln1118_2153_fu_2919_p2.
DSP Report: Generating DSP add_ln703_3355_fu_37647157_p2, operation Mode is: PCIN+A''*(B:0x58).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP add_ln703_3355_fu_37647157_p2.
DSP Report: register data_84_V_read_1_reg_37658951_reg is absorbed into DSP add_ln703_3355_fu_37647157_p2.
DSP Report: operator add_ln703_3355_fu_37647157_p2 is absorbed into DSP add_ln703_3355_fu_37647157_p2.
DSP Report: operator mul_ln1118_2210_fu_5676_p2 is absorbed into DSP add_ln703_3355_fu_37647157_p2.
DSP Report: Generating DSP mul_ln1118_1878_fu_4631_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_1878_fu_4631_p2 is absorbed into DSP mul_ln1118_1878_fu_4631_p2.
DSP Report: register mul_ln1118_1878_fu_4631_p2 is absorbed into DSP mul_ln1118_1878_fu_4631_p2.
DSP Report: operator mul_ln1118_1878_fu_4631_p2 is absorbed into DSP mul_ln1118_1878_fu_4631_p2.
DSP Report: Generating DSP add_ln703_3359_fu_37647179_p2, operation Mode is: C+A''*(B:0x4b).
DSP Report: register data_107_V_read_int_reg_reg is absorbed into DSP add_ln703_3359_fu_37647179_p2.
DSP Report: register data_107_V_read_1_reg_37658578_reg is absorbed into DSP add_ln703_3359_fu_37647179_p2.
DSP Report: operator add_ln703_3359_fu_37647179_p2 is absorbed into DSP add_ln703_3359_fu_37647179_p2.
DSP Report: operator mul_ln1118_2854_fu_4828_p2 is absorbed into DSP add_ln703_3359_fu_37647179_p2.
DSP Report: Generating DSP add_ln703_3360_reg_37665205_reg, operation Mode is: PCIN+A''*(B:0x45).
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP add_ln703_3360_reg_37665205_reg.
DSP Report: register data_106_V_read_1_reg_37658594_reg is absorbed into DSP add_ln703_3360_reg_37665205_reg.
DSP Report: register add_ln703_3360_reg_37665205_reg is absorbed into DSP add_ln703_3360_reg_37665205_reg.
DSP Report: operator add_ln703_3360_fu_37647189_p2 is absorbed into DSP add_ln703_3360_reg_37665205_reg.
DSP Report: operator mul_ln1118_2830_fu_3070_p2 is absorbed into DSP add_ln703_3360_reg_37665205_reg.
DSP Report: Generating DSP mul_ln1118_2518_fu_4644_p2, operation Mode is: A''*(B:0x6c).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2518_fu_4644_p2.
DSP Report: register data_95_V_read_1_reg_37658772_reg is absorbed into DSP mul_ln1118_2518_fu_4644_p2.
DSP Report: operator mul_ln1118_2518_fu_4644_p2 is absorbed into DSP mul_ln1118_2518_fu_4644_p2.
DSP Report: Generating DSP add_ln703_3358_fu_37647173_p2, operation Mode is: PCIN+A''*(B:0x5c).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP add_ln703_3358_fu_37647173_p2.
DSP Report: register data_86_V_read_1_reg_37658921_reg is absorbed into DSP add_ln703_3358_fu_37647173_p2.
DSP Report: operator add_ln703_3358_fu_37647173_p2 is absorbed into DSP add_ln703_3358_fu_37647173_p2.
DSP Report: operator mul_ln1118_2267_fu_5964_p2 is absorbed into DSP add_ln703_3358_fu_37647173_p2.
DSP Report: Generating DSP add_ln703_3358_reg_37665200_reg, operation Mode is: PCIN+A''*(B:0x61).
DSP Report: register data_93_V_read_int_reg_reg is absorbed into DSP add_ln703_3358_reg_37665200_reg.
DSP Report: register data_93_V_read_1_reg_37658801_reg is absorbed into DSP add_ln703_3358_reg_37665200_reg.
DSP Report: register add_ln703_3358_reg_37665200_reg is absorbed into DSP add_ln703_3358_reg_37665200_reg.
DSP Report: operator add_ln703_3358_fu_37647173_p2 is absorbed into DSP add_ln703_3358_reg_37665200_reg.
DSP Report: operator mul_ln1118_2461_fu_6548_p2 is absorbed into DSP add_ln703_3358_reg_37665200_reg.
DSP Report: Generating DSP mul_ln1118_1156_fu_6267_p2, operation Mode is: A''*(B:0x4c).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1156_fu_6267_p2.
DSP Report: register data_42_V_read_1_reg_37659633_reg is absorbed into DSP mul_ln1118_1156_fu_6267_p2.
DSP Report: operator mul_ln1118_1156_fu_6267_p2 is absorbed into DSP mul_ln1118_1156_fu_6267_p2.
DSP Report: Generating DSP add_ln703_1531_fu_37635987_p2, operation Mode is: C+A''*(B:0x3ffb6).
DSP Report: register add_ln703_1531_fu_37635987_p2 is absorbed into DSP add_ln703_1531_fu_37635987_p2.
DSP Report: register add_ln703_1531_fu_37635987_p2 is absorbed into DSP add_ln703_1531_fu_37635987_p2.
DSP Report: operator add_ln703_1531_fu_37635987_p2 is absorbed into DSP add_ln703_1531_fu_37635987_p2.
DSP Report: operator mul_ln1118_1675_fu_3208_p2 is absorbed into DSP add_ln703_1531_fu_37635987_p2.
DSP Report: Generating DSP mul_ln1118_1623_fu_6089_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_1623_fu_6089_p2 is absorbed into DSP mul_ln1118_1623_fu_6089_p2.
DSP Report: register mul_ln1118_1623_fu_6089_p2 is absorbed into DSP mul_ln1118_1623_fu_6089_p2.
DSP Report: operator mul_ln1118_1623_fu_6089_p2 is absorbed into DSP mul_ln1118_1623_fu_6089_p2.
DSP Report: Generating DSP mul_ln1118_1181_fu_3906_p2, operation Mode is: A''*(B:0x3ff86).
DSP Report: register mul_ln1118_1181_fu_3906_p2 is absorbed into DSP mul_ln1118_1181_fu_3906_p2.
DSP Report: register mul_ln1118_1181_fu_3906_p2 is absorbed into DSP mul_ln1118_1181_fu_3906_p2.
DSP Report: operator mul_ln1118_1181_fu_3906_p2 is absorbed into DSP mul_ln1118_1181_fu_3906_p2.
DSP Report: Generating DSP add_ln703_1530_reg_37663240_reg, operation Mode is: C+A''*(B:0xaa).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_1530_reg_37663240_reg.
DSP Report: register data_53_V_read_1_reg_37659460_reg is absorbed into DSP add_ln703_1530_reg_37663240_reg.
DSP Report: register add_ln703_1530_reg_37663240_reg is absorbed into DSP add_ln703_1530_reg_37663240_reg.
DSP Report: operator add_ln703_1530_fu_37635981_p2 is absorbed into DSP add_ln703_1530_reg_37663240_reg.
DSP Report: operator mul_ln1118_1423_fu_5483_p2 is absorbed into DSP add_ln703_1530_reg_37663240_reg.
DSP Report: Generating DSP mul_ln1118_2299_fu_3325_p2, operation Mode is: A''*(B:0x172).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2299_fu_3325_p2.
DSP Report: register data_87_V_read_1_reg_37658905_reg is absorbed into DSP mul_ln1118_2299_fu_3325_p2.
DSP Report: operator mul_ln1118_2299_fu_3325_p2 is absorbed into DSP mul_ln1118_2299_fu_3325_p2.
DSP Report: Generating DSP add_ln703_3573_fu_37648559_p2, operation Mode is: PCIN+A''*(B:0x116).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP add_ln703_3573_fu_37648559_p2.
DSP Report: register data_77_V_read_1_reg_37659072_reg is absorbed into DSP add_ln703_3573_fu_37648559_p2.
DSP Report: operator add_ln703_3573_fu_37648559_p2 is absorbed into DSP add_ln703_3573_fu_37648559_p2.
DSP Report: operator mul_ln1118_2039_fu_6412_p2 is absorbed into DSP add_ln703_3573_fu_37648559_p2.
DSP Report: Generating DSP add_ln703_3573_reg_37665420_reg, operation Mode is: PCIN+A''*(B:0x186).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP add_ln703_3573_reg_37665420_reg.
DSP Report: register data_86_V_read_1_reg_37658921_reg is absorbed into DSP add_ln703_3573_reg_37665420_reg.
DSP Report: register add_ln703_3573_reg_37665420_reg is absorbed into DSP add_ln703_3573_reg_37665420_reg.
DSP Report: operator add_ln703_3573_fu_37648559_p2 is absorbed into DSP add_ln703_3573_reg_37665420_reg.
DSP Report: operator mul_ln1118_2272_fu_5095_p2 is absorbed into DSP add_ln703_3573_reg_37665420_reg.
DSP Report: Generating DSP mul_ln1118_2133_fu_5723_p2, operation Mode is: A''*(B:0x3fe3b).
DSP Report: register mul_ln1118_2133_fu_5723_p2 is absorbed into DSP mul_ln1118_2133_fu_5723_p2.
DSP Report: register mul_ln1118_2133_fu_5723_p2 is absorbed into DSP mul_ln1118_2133_fu_5723_p2.
DSP Report: operator mul_ln1118_2133_fu_5723_p2 is absorbed into DSP mul_ln1118_2133_fu_5723_p2.
DSP Report: Generating DSP mul_ln1118_2805_fu_6210_p2, operation Mode is: A''*(B:0x3fe5e).
DSP Report: register mul_ln1118_2805_fu_6210_p2 is absorbed into DSP mul_ln1118_2805_fu_6210_p2.
DSP Report: register mul_ln1118_2805_fu_6210_p2 is absorbed into DSP mul_ln1118_2805_fu_6210_p2.
DSP Report: operator mul_ln1118_2805_fu_6210_p2 is absorbed into DSP mul_ln1118_2805_fu_6210_p2.
DSP Report: Generating DSP mul_ln1118_2384_fu_4348_p2, operation Mode is: A''*(B:0x17d).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2384_fu_4348_p2.
DSP Report: register data_90_V_read_1_reg_37658858_reg is absorbed into DSP mul_ln1118_2384_fu_4348_p2.
DSP Report: operator mul_ln1118_2384_fu_4348_p2 is absorbed into DSP mul_ln1118_2384_fu_4348_p2.
DSP Report: Generating DSP add_ln703_3609_fu_37648773_p2, operation Mode is: C+A''*(B:0x3fe47).
DSP Report: register add_ln703_3609_fu_37648773_p2 is absorbed into DSP add_ln703_3609_fu_37648773_p2.
DSP Report: register add_ln703_3609_fu_37648773_p2 is absorbed into DSP add_ln703_3609_fu_37648773_p2.
DSP Report: operator add_ln703_3609_fu_37648773_p2 is absorbed into DSP add_ln703_3609_fu_37648773_p2.
DSP Report: operator mul_ln1118_2300_fu_5777_p2 is absorbed into DSP add_ln703_3609_fu_37648773_p2.
DSP Report: Generating DSP mul_ln1118_2273_fu_4198_p2, operation Mode is: A''*(B:0x3fe47).
DSP Report: register mul_ln1118_2273_fu_4198_p2 is absorbed into DSP mul_ln1118_2273_fu_4198_p2.
DSP Report: register mul_ln1118_2273_fu_4198_p2 is absorbed into DSP mul_ln1118_2273_fu_4198_p2.
DSP Report: operator mul_ln1118_2273_fu_4198_p2 is absorbed into DSP mul_ln1118_2273_fu_4198_p2.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_1143_fu_3152_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_1143_fu_3152_p2 is absorbed into DSP mul_ln1118_1143_fu_3152_p2.
DSP Report: register mul_ln1118_1143_fu_3152_p2 is absorbed into DSP mul_ln1118_1143_fu_3152_p2.
DSP Report: operator mul_ln1118_1143_fu_3152_p2 is absorbed into DSP mul_ln1118_1143_fu_3152_p2.
DSP Report: Generating DSP mul_ln1118_1295_fu_3371_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_1295_fu_3371_p2 is absorbed into DSP mul_ln1118_1295_fu_3371_p2.
DSP Report: register mul_ln1118_1295_fu_3371_p2 is absorbed into DSP mul_ln1118_1295_fu_3371_p2.
DSP Report: operator mul_ln1118_1295_fu_3371_p2 is absorbed into DSP mul_ln1118_1295_fu_3371_p2.
DSP Report: Generating DSP mul_ln1118_1218_fu_3169_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_1218_fu_3169_p2 is absorbed into DSP mul_ln1118_1218_fu_3169_p2.
DSP Report: register mul_ln1118_1218_fu_3169_p2 is absorbed into DSP mul_ln1118_1218_fu_3169_p2.
DSP Report: operator mul_ln1118_1218_fu_3169_p2 is absorbed into DSP mul_ln1118_1218_fu_3169_p2.
DSP Report: Generating DSP add_ln703_1400_fu_37635098_p2, operation Mode is: C+A''*(B:0xa3).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_1400_fu_37635098_p2.
DSP Report: register data_58_V_read_1_reg_37659377_reg is absorbed into DSP add_ln703_1400_fu_37635098_p2.
DSP Report: operator add_ln703_1400_fu_37635098_p2 is absorbed into DSP add_ln703_1400_fu_37635098_p2.
DSP Report: operator mul_ln1118_1550_fu_3614_p2 is absorbed into DSP add_ln703_1400_fu_37635098_p2.
DSP Report: Generating DSP add_ln703_1401_fu_37635108_p2, operation Mode is: PCIN+A''*(B:0xe3).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP add_ln703_1401_fu_37635108_p2.
DSP Report: register data_44_V_read_1_reg_37659600_reg is absorbed into DSP add_ln703_1401_fu_37635108_p2.
DSP Report: operator add_ln703_1401_fu_37635108_p2 is absorbed into DSP add_ln703_1401_fu_37635108_p2.
DSP Report: operator mul_ln1118_1193_fu_3495_p2 is absorbed into DSP add_ln703_1401_fu_37635108_p2.
DSP Report: Generating DSP mul_ln1118_1387_fu_3691_p2, operation Mode is: A2*(B:0x6a).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1387_fu_3691_p2.
DSP Report: operator mul_ln1118_1387_fu_3691_p2 is absorbed into DSP mul_ln1118_1387_fu_3691_p2.
DSP Report: Generating DSP add_ln703_1405_reg_37662179_reg, operation Mode is: PCIN+A2*(B:0x59).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_1405_reg_37662179_reg.
DSP Report: register add_ln703_1405_reg_37662179_reg is absorbed into DSP add_ln703_1405_reg_37662179_reg.
DSP Report: operator add_ln703_1405_fu_37606492_p2 is absorbed into DSP add_ln703_1405_reg_37662179_reg.
DSP Report: operator mul_ln1118_1095_fu_4994_p2 is absorbed into DSP add_ln703_1405_reg_37662179_reg.
DSP Report: Generating DSP add_ln703_1406_fu_37635143_p2, operation Mode is: PCIN+A''*(B:0x54).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_1406_fu_37635143_p2.
DSP Report: register zext_ln1118_578_reg_37660488_reg is absorbed into DSP add_ln703_1406_fu_37635143_p2.
DSP Report: operator add_ln703_1406_fu_37635143_p2 is absorbed into DSP add_ln703_1406_fu_37635143_p2.
DSP Report: operator mul_ln1118_805_fu_3235_p2 is absorbed into DSP add_ln703_1406_fu_37635143_p2.
DSP Report: Generating DSP mul_ln1118_1270_fu_5168_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_1270_fu_5168_p2 is absorbed into DSP mul_ln1118_1270_fu_5168_p2.
DSP Report: register mul_ln1118_1270_fu_5168_p2 is absorbed into DSP mul_ln1118_1270_fu_5168_p2.
DSP Report: operator mul_ln1118_1270_fu_5168_p2 is absorbed into DSP mul_ln1118_1270_fu_5168_p2.
DSP Report: Generating DSP mul_ln1118_1245_fu_4660_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_1245_fu_4660_p2 is absorbed into DSP mul_ln1118_1245_fu_4660_p2.
DSP Report: register mul_ln1118_1245_fu_4660_p2 is absorbed into DSP mul_ln1118_1245_fu_4660_p2.
DSP Report: operator mul_ln1118_1245_fu_4660_p2 is absorbed into DSP mul_ln1118_1245_fu_4660_p2.
DSP Report: Generating DSP mul_ln1118_980_fu_3557_p2, operation Mode is: A''*(B:0xb2).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_980_fu_3557_p2.
DSP Report: register data_36_V_read_1_reg_37659724_reg is absorbed into DSP mul_ln1118_980_fu_3557_p2.
DSP Report: operator mul_ln1118_980_fu_3557_p2 is absorbed into DSP mul_ln1118_980_fu_3557_p2.
DSP Report: Generating DSP add_ln703_1399_fu_37635088_p2, operation Mode is: PCIN+A''*(B:0x92).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_1399_fu_37635088_p2.
DSP Report: register zext_ln1118_705_reg_37660662_reg is absorbed into DSP add_ln703_1399_fu_37635088_p2.
DSP Report: operator add_ln703_1399_fu_37635088_p2 is absorbed into DSP add_ln703_1399_fu_37635088_p2.
DSP Report: operator mul_ln1118_955_fu_4643_p2 is absorbed into DSP add_ln703_1399_fu_37635088_p2.
DSP Report: Generating DSP mul_ln1118_981_fu_2790_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_981_fu_2790_p2 is absorbed into DSP mul_ln1118_981_fu_2790_p2.
DSP Report: register mul_ln1118_981_fu_2790_p2 is absorbed into DSP mul_ln1118_981_fu_2790_p2.
DSP Report: operator mul_ln1118_981_fu_2790_p2 is absorbed into DSP mul_ln1118_981_fu_2790_p2.
DSP Report: Generating DSP mul_ln1118_1096_fu_6517_p2, operation Mode is: A''*(B:0x3ff4a).
DSP Report: register mul_ln1118_1096_fu_6517_p2 is absorbed into DSP mul_ln1118_1096_fu_6517_p2.
DSP Report: register mul_ln1118_1096_fu_6517_p2 is absorbed into DSP mul_ln1118_1096_fu_6517_p2.
DSP Report: operator mul_ln1118_1096_fu_6517_p2 is absorbed into DSP mul_ln1118_1096_fu_6517_p2.
DSP Report: Generating DSP mul_ln1118_956_fu_3192_p2, operation Mode is: A2*(B:0xa5).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_956_fu_3192_p2.
DSP Report: operator mul_ln1118_956_fu_3192_p2 is absorbed into DSP mul_ln1118_956_fu_3192_p2.
DSP Report: Generating DSP add_ln703_1063_reg_37662099_reg, operation Mode is: PCIN+A2*(B:0xc4).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_1063_reg_37662099_reg.
DSP Report: register add_ln703_1063_reg_37662099_reg is absorbed into DSP add_ln703_1063_reg_37662099_reg.
DSP Report: operator add_ln703_1063_fu_37606326_p2 is absorbed into DSP add_ln703_1063_reg_37662099_reg.
DSP Report: operator mul_ln1118_905_fu_5629_p2 is absorbed into DSP add_ln703_1063_reg_37662099_reg.
DSP Report: Generating DSP mul_ln1118_1246_fu_5846_p2, operation Mode is: A''*(B:0x3ff31).
DSP Report: register mul_ln1118_1246_fu_5846_p2 is absorbed into DSP mul_ln1118_1246_fu_5846_p2.
DSP Report: register mul_ln1118_1246_fu_5846_p2 is absorbed into DSP mul_ln1118_1246_fu_5846_p2.
DSP Report: operator mul_ln1118_1246_fu_5846_p2 is absorbed into DSP mul_ln1118_1246_fu_5846_p2.
DSP Report: Generating DSP mul_ln1118_1172_fu_3473_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_1172_fu_3473_p2 is absorbed into DSP mul_ln1118_1172_fu_3473_p2.
DSP Report: register mul_ln1118_1172_fu_3473_p2 is absorbed into DSP mul_ln1118_1172_fu_3473_p2.
DSP Report: operator mul_ln1118_1172_fu_3473_p2 is absorbed into DSP mul_ln1118_1172_fu_3473_p2.
DSP Report: Generating DSP mul_ln1118_2079_fu_4133_p2, operation Mode is: A''*(B:0x31).
DSP Report: register data_79_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2079_fu_4133_p2.
DSP Report: register data_79_V_read_1_reg_37659036_reg is absorbed into DSP mul_ln1118_2079_fu_4133_p2.
DSP Report: operator mul_ln1118_2079_fu_4133_p2 is absorbed into DSP mul_ln1118_2079_fu_4133_p2.
DSP Report: Generating DSP mul_ln1118_759_fu_3357_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_759_fu_3357_p2 is absorbed into DSP mul_ln1118_759_fu_3357_p2.
DSP Report: register mul_ln1118_759_fu_3357_p2 is absorbed into DSP mul_ln1118_759_fu_3357_p2.
DSP Report: operator mul_ln1118_759_fu_3357_p2 is absorbed into DSP mul_ln1118_759_fu_3357_p2.
DSP Report: Generating DSP mul_ln1118_1391_fu_5678_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_1391_fu_5678_p2 is absorbed into DSP mul_ln1118_1391_fu_5678_p2.
DSP Report: register mul_ln1118_1391_fu_5678_p2 is absorbed into DSP mul_ln1118_1391_fu_5678_p2.
DSP Report: operator mul_ln1118_1391_fu_5678_p2 is absorbed into DSP mul_ln1118_1391_fu_5678_p2.
DSP Report: Generating DSP add_ln703_3078_fu_37645515_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3078_fu_37645515_p2 is absorbed into DSP add_ln703_3078_fu_37645515_p2.
DSP Report: Generating DSP mul_ln1118_960_fu_5661_p2, operation Mode is: A''*(B:0x34).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_960_fu_5661_p2.
DSP Report: register zext_ln1118_705_reg_37660662_reg is absorbed into DSP mul_ln1118_960_fu_5661_p2.
DSP Report: operator mul_ln1118_960_fu_5661_p2 is absorbed into DSP mul_ln1118_960_fu_5661_p2.
DSP Report: Generating DSP add_ln703_3076_fu_37645499_p2, operation Mode is: PCIN+(D'+A2)*(B:0x2c).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_3076_fu_37645499_p2.
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP add_ln703_3076_fu_37645499_p2.
DSP Report: register add_ln703_3075_reg_37662309_reg is absorbed into DSP add_ln703_3076_fu_37645499_p2.
DSP Report: operator add_ln703_3076_fu_37645499_p2 is absorbed into DSP add_ln703_3076_fu_37645499_p2.
DSP Report: operator mul_ln703_4_fu_3054_p2 is absorbed into DSP add_ln703_3076_fu_37645499_p2.
DSP Report: operator add_ln703_3075_fu_37606786_p2 is absorbed into DSP add_ln703_3076_fu_37645499_p2.
DSP Report: Generating DSP mul_ln1118_1288_fu_6479_p2, operation Mode is: A''*(B:0xb7).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1288_fu_6479_p2.
DSP Report: register zext_ln1118_939_reg_37660788_reg is absorbed into DSP mul_ln1118_1288_fu_6479_p2.
DSP Report: operator mul_ln1118_1288_fu_6479_p2 is absorbed into DSP mul_ln1118_1288_fu_6479_p2.
DSP Report: Generating DSP add_ln703_1442_fu_37635367_p2, operation Mode is: PCIN+A''*(B:0xca).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_1442_fu_37635367_p2.
DSP Report: register data_41_V_read_1_reg_37659648_reg is absorbed into DSP add_ln703_1442_fu_37635367_p2.
DSP Report: operator add_ln703_1442_fu_37635367_p2 is absorbed into DSP add_ln703_1442_fu_37635367_p2.
DSP Report: operator mul_ln1118_1137_fu_3914_p2 is absorbed into DSP add_ln703_1442_fu_37635367_p2.
DSP Report: Generating DSP add_ln703_1442_fu_37635367_p2, operation Mode is: PCIN+A''*(B:0xda).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_1442_fu_37635367_p2.
DSP Report: register data_40_V_read_1_reg_37659665_reg is absorbed into DSP add_ln703_1442_fu_37635367_p2.
DSP Report: operator add_ln703_1442_fu_37635367_p2 is absorbed into DSP add_ln703_1442_fu_37635367_p2.
DSP Report: operator mul_ln1118_1111_fu_5241_p2 is absorbed into DSP add_ln703_1442_fu_37635367_p2.
DSP Report: Generating DSP add_ln703_1442_reg_37663175_reg, operation Mode is: PCIN+A''*(B:0x83).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_1442_reg_37663175_reg.
DSP Report: register data_45_V_read_1_reg_37659582_reg is absorbed into DSP add_ln703_1442_reg_37663175_reg.
DSP Report: register add_ln703_1442_reg_37663175_reg is absorbed into DSP add_ln703_1442_reg_37663175_reg.
DSP Report: operator add_ln703_1442_fu_37635367_p2 is absorbed into DSP add_ln703_1442_reg_37663175_reg.
DSP Report: operator mul_ln1118_1236_fu_4172_p2 is absorbed into DSP add_ln703_1442_reg_37663175_reg.
DSP Report: Generating DSP mul_ln1118_1031_fu_5684_p2, operation Mode is: A''*(B:0x87).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1031_fu_5684_p2.
DSP Report: register data_37_V_read_1_reg_37659707_reg is absorbed into DSP mul_ln1118_1031_fu_5684_p2.
DSP Report: operator mul_ln1118_1031_fu_5684_p2 is absorbed into DSP mul_ln1118_1031_fu_5684_p2.
DSP Report: Generating DSP add_ln703_1438_fu_37635331_p2, operation Mode is: PCIN+A''*(B:0xad).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_1438_fu_37635331_p2.
DSP Report: register data_36_V_read_1_reg_37659724_reg is absorbed into DSP add_ln703_1438_fu_37635331_p2.
DSP Report: operator add_ln703_1438_fu_37635331_p2 is absorbed into DSP add_ln703_1438_fu_37635331_p2.
DSP Report: operator mul_ln1118_1003_fu_4361_p2 is absorbed into DSP add_ln703_1438_fu_37635331_p2.
DSP Report: Generating DSP mul_ln1118_1331_fu_5472_p2, operation Mode is: A''*(B:0x3ff53).
DSP Report: register mul_ln1118_1331_fu_5472_p2 is absorbed into DSP mul_ln1118_1331_fu_5472_p2.
DSP Report: register mul_ln1118_1331_fu_5472_p2 is absorbed into DSP mul_ln1118_1331_fu_5472_p2.
DSP Report: operator mul_ln1118_1331_fu_5472_p2 is absorbed into DSP mul_ln1118_1331_fu_5472_p2.
DSP Report: Generating DSP mul_ln1118_1161_fu_4714_p2, operation Mode is: A''*(B:0x3ff65).
DSP Report: register mul_ln1118_1161_fu_4714_p2 is absorbed into DSP mul_ln1118_1161_fu_4714_p2.
DSP Report: register mul_ln1118_1161_fu_4714_p2 is absorbed into DSP mul_ln1118_1161_fu_4714_p2.
DSP Report: operator mul_ln1118_1161_fu_4714_p2 is absorbed into DSP mul_ln1118_1161_fu_4714_p2.
DSP Report: Generating DSP mul_ln1118_1210_fu_4659_p2, operation Mode is: A''*(B:0x3ff0e).
DSP Report: register mul_ln1118_1210_fu_4659_p2 is absorbed into DSP mul_ln1118_1210_fu_4659_p2.
DSP Report: register mul_ln1118_1210_fu_4659_p2 is absorbed into DSP mul_ln1118_1210_fu_4659_p2.
DSP Report: operator mul_ln1118_1210_fu_4659_p2 is absorbed into DSP mul_ln1118_1210_fu_4659_p2.
DSP Report: Generating DSP mul_ln1118_1063_fu_3995_p2, operation Mode is: A''*(B:0x122).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1063_fu_3995_p2.
DSP Report: register zext_ln1118_768_reg_37660709_reg is absorbed into DSP mul_ln1118_1063_fu_3995_p2.
DSP Report: operator mul_ln1118_1063_fu_3995_p2 is absorbed into DSP mul_ln1118_1063_fu_3995_p2.
DSP Report: Generating DSP add_ln703_1434_fu_37635305_p2, operation Mode is: C+A''*(B:0x3feef).
DSP Report: register add_ln703_1434_fu_37635305_p2 is absorbed into DSP add_ln703_1434_fu_37635305_p2.
DSP Report: register add_ln703_1434_fu_37635305_p2 is absorbed into DSP add_ln703_1434_fu_37635305_p2.
DSP Report: operator add_ln703_1434_fu_37635305_p2 is absorbed into DSP add_ln703_1434_fu_37635305_p2.
DSP Report: operator mul_ln1118_1567_fu_3434_p2 is absorbed into DSP add_ln703_1434_fu_37635305_p2.
DSP Report: Generating DSP mul_ln1118_1919_fu_4635_p2, operation Mode is: A''*(B:0x8a).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1919_fu_4635_p2.
DSP Report: register data_73_V_read_1_reg_37659130_reg is absorbed into DSP mul_ln1118_1919_fu_4635_p2.
DSP Report: operator mul_ln1118_1919_fu_4635_p2 is absorbed into DSP mul_ln1118_1919_fu_4635_p2.
DSP Report: Generating DSP add_ln703_1751_fu_37637373_p2, operation Mode is: PCIN+A''*(B:0xc6).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP add_ln703_1751_fu_37637373_p2.
DSP Report: register data_71_V_read_1_reg_37659162_reg is absorbed into DSP add_ln703_1751_fu_37637373_p2.
DSP Report: operator add_ln703_1751_fu_37637373_p2 is absorbed into DSP add_ln703_1751_fu_37637373_p2.
DSP Report: operator mul_ln1118_1872_fu_6180_p2 is absorbed into DSP add_ln703_1751_fu_37637373_p2.
DSP Report: Generating DSP add_ln703_1751_fu_37637373_p2, operation Mode is: PCIN+A''*(B:0xee).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP add_ln703_1751_fu_37637373_p2.
DSP Report: register data_69_V_read_1_reg_37659196_reg is absorbed into DSP add_ln703_1751_fu_37637373_p2.
DSP Report: operator add_ln703_1751_fu_37637373_p2 is absorbed into DSP add_ln703_1751_fu_37637373_p2.
DSP Report: operator mul_ln1118_1819_fu_5348_p2 is absorbed into DSP add_ln703_1751_fu_37637373_p2.
DSP Report: Generating DSP add_ln703_1751_reg_37663460_reg, operation Mode is: PCIN+A''*(B:0xc3).
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP add_ln703_1751_reg_37663460_reg.
DSP Report: register data_72_V_read_1_reg_37659145_reg is absorbed into DSP add_ln703_1751_reg_37663460_reg.
DSP Report: register add_ln703_1751_reg_37663460_reg is absorbed into DSP add_ln703_1751_reg_37663460_reg.
DSP Report: operator add_ln703_1751_fu_37637373_p2 is absorbed into DSP add_ln703_1751_reg_37663460_reg.
DSP Report: operator mul_ln1118_1899_fu_3880_p2 is absorbed into DSP add_ln703_1751_reg_37663460_reg.
DSP Report: Generating DSP add_ln703_1743_fu_37637311_p2, operation Mode is: C+A''*(B:0xca).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_1743_fu_37637311_p2.
DSP Report: register data_54_V_read_1_reg_37659445_reg is absorbed into DSP add_ln703_1743_fu_37637311_p2.
DSP Report: operator add_ln703_1743_fu_37637311_p2 is absorbed into DSP add_ln703_1743_fu_37637311_p2.
DSP Report: operator mul_ln1118_1442_fu_5280_p2 is absorbed into DSP add_ln703_1743_fu_37637311_p2.
DSP Report: Generating DSP mul_ln1118_1556_fu_3117_p2, operation Mode is: A''*(B:0x3ff6c).
DSP Report: register mul_ln1118_1556_fu_3117_p2 is absorbed into DSP mul_ln1118_1556_fu_3117_p2.
DSP Report: register mul_ln1118_1556_fu_3117_p2 is absorbed into DSP mul_ln1118_1556_fu_3117_p2.
DSP Report: operator mul_ln1118_1556_fu_3117_p2 is absorbed into DSP mul_ln1118_1556_fu_3117_p2.
DSP Report: Generating DSP add_ln703_1742_fu_37637301_p2, operation Mode is: C+A''*(B:0x17d).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_1742_fu_37637301_p2.
DSP Report: register zext_ln1118_1101_reg_37660879_reg is absorbed into DSP add_ln703_1742_fu_37637301_p2.
DSP Report: operator add_ln703_1742_fu_37637301_p2 is absorbed into DSP add_ln703_1742_fu_37637301_p2.
DSP Report: operator mul_ln1118_1473_fu_5369_p2 is absorbed into DSP add_ln703_1742_fu_37637301_p2.
DSP Report: Generating DSP mul_ln1118_1502_fu_4141_p2, operation Mode is: A''*(B:0xd2).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1502_fu_4141_p2.
DSP Report: register data_56_V_read_1_reg_37659414_reg is absorbed into DSP mul_ln1118_1502_fu_4141_p2.
DSP Report: operator mul_ln1118_1502_fu_4141_p2 is absorbed into DSP mul_ln1118_1502_fu_4141_p2.
DSP Report: Generating DSP add_ln703_1748_fu_37637347_p2, operation Mode is: PCIN+A''*(B:0xcd).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_1748_fu_37637347_p2.
DSP Report: register data_57_V_read_1_reg_37659396_reg is absorbed into DSP add_ln703_1748_fu_37637347_p2.
DSP Report: operator add_ln703_1748_fu_37637347_p2 is absorbed into DSP add_ln703_1748_fu_37637347_p2.
DSP Report: operator mul_ln1118_1531_fu_3516_p2 is absorbed into DSP add_ln703_1748_fu_37637347_p2.
DSP Report: Generating DSP mul_ln1118_1719_fu_3337_p2, operation Mode is: A''*(B:0xb9).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1719_fu_3337_p2.
DSP Report: register data_65_V_read_1_reg_37659262_reg is absorbed into DSP mul_ln1118_1719_fu_3337_p2.
DSP Report: operator mul_ln1118_1719_fu_3337_p2 is absorbed into DSP mul_ln1118_1719_fu_3337_p2.
DSP Report: Generating DSP add_ln703_1747_fu_37637337_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1747_fu_37637337_p2 is absorbed into DSP add_ln703_1747_fu_37637337_p2.
DSP Report: register add_ln703_1747_fu_37637337_p2 is absorbed into DSP add_ln703_1747_fu_37637337_p2.
DSP Report: register add_ln703_1747_fu_37637337_p2 is absorbed into DSP add_ln703_1747_fu_37637337_p2.
DSP Report: register add_ln703_1747_fu_37637337_p2 is absorbed into DSP add_ln703_1747_fu_37637337_p2.
DSP Report: register data_64_V_read_1_reg_37659279_reg is absorbed into DSP add_ln703_1747_fu_37637337_p2.
DSP Report: operator add_ln703_1747_fu_37637337_p2 is absorbed into DSP add_ln703_1747_fu_37637337_p2.
DSP Report: Generating DSP mul_ln1118_1198_fu_4342_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_1198_fu_4342_p2 is absorbed into DSP mul_ln1118_1198_fu_4342_p2.
DSP Report: register mul_ln1118_1198_fu_4342_p2 is absorbed into DSP mul_ln1118_1198_fu_4342_p2.
DSP Report: operator mul_ln1118_1198_fu_4342_p2 is absorbed into DSP mul_ln1118_1198_fu_4342_p2.
DSP Report: Generating DSP mul_ln1118_1249_fu_5597_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_1249_fu_5597_p2 is absorbed into DSP mul_ln1118_1249_fu_5597_p2.
DSP Report: register mul_ln1118_1249_fu_5597_p2 is absorbed into DSP mul_ln1118_1249_fu_5597_p2.
DSP Report: operator mul_ln1118_1249_fu_5597_p2 is absorbed into DSP mul_ln1118_1249_fu_5597_p2.
DSP Report: Generating DSP mul_ln1118_1075_fu_5599_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_1075_fu_5599_p2 is absorbed into DSP mul_ln1118_1075_fu_5599_p2.
DSP Report: register mul_ln1118_1075_fu_5599_p2 is absorbed into DSP mul_ln1118_1075_fu_5599_p2.
DSP Report: operator mul_ln1118_1075_fu_5599_p2 is absorbed into DSP mul_ln1118_1075_fu_5599_p2.
DSP Report: Generating DSP mul_ln1118_1045_fu_4027_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_1045_fu_4027_p2 is absorbed into DSP mul_ln1118_1045_fu_4027_p2.
DSP Report: register mul_ln1118_1045_fu_4027_p2 is absorbed into DSP mul_ln1118_1045_fu_4027_p2.
DSP Report: operator mul_ln1118_1045_fu_4027_p2 is absorbed into DSP mul_ln1118_1045_fu_4027_p2.
DSP Report: Generating DSP add_ln703_1183_reg_37662910_reg, operation Mode is: C+A''*(B:0x3ff5e).
DSP Report: register add_ln703_1183_reg_37662910_reg is absorbed into DSP add_ln703_1183_reg_37662910_reg.
DSP Report: register add_ln703_1183_reg_37662910_reg is absorbed into DSP add_ln703_1183_reg_37662910_reg.
DSP Report: register add_ln703_1183_reg_37662910_reg is absorbed into DSP add_ln703_1183_reg_37662910_reg.
DSP Report: operator add_ln703_1183_fu_37633742_p2 is absorbed into DSP add_ln703_1183_reg_37662910_reg.
DSP Report: operator mul_ln1118_883_fu_3842_p2 is absorbed into DSP add_ln703_1183_reg_37662910_reg.
DSP Report: Generating DSP mul_ln1118_1320_fu_4619_p2, operation Mode is: A''*(B:0x25).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1320_fu_4619_p2.
DSP Report: register zext_ln1118_980_reg_37660830_reg is absorbed into DSP mul_ln1118_1320_fu_4619_p2.
DSP Report: operator mul_ln1118_1320_fu_4619_p2 is absorbed into DSP mul_ln1118_1320_fu_4619_p2.
DSP Report: Generating DSP add_ln703_1192_fu_37633800_p2, operation Mode is: PCIN+A''*(B:0x33).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_1192_fu_37633800_p2.
DSP Report: register zext_ln1118_705_reg_37660662_reg is absorbed into DSP add_ln703_1192_fu_37633800_p2.
DSP Report: operator add_ln703_1192_fu_37633800_p2 is absorbed into DSP add_ln703_1192_fu_37633800_p2.
DSP Report: operator mul_ln1118_961_fu_5580_p2 is absorbed into DSP add_ln703_1192_fu_37633800_p2.
DSP Report: Generating DSP mul_ln1118_1013_fu_3568_p2, operation Mode is: A''*(B:0x13).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1013_fu_3568_p2.
DSP Report: register data_37_V_read_1_reg_37659707_reg is absorbed into DSP mul_ln1118_1013_fu_3568_p2.
DSP Report: operator mul_ln1118_1013_fu_3568_p2 is absorbed into DSP mul_ln1118_1013_fu_3568_p2.
DSP Report: Generating DSP add_ln703_1195_fu_37633822_p2, operation Mode is: PCIN-A'':B''-C'.
DSP Report: register add_ln703_1195_fu_37633822_p2 is absorbed into DSP add_ln703_1195_fu_37633822_p2.
DSP Report: register add_ln703_1195_fu_37633822_p2 is absorbed into DSP add_ln703_1195_fu_37633822_p2.
DSP Report: register add_ln703_1195_fu_37633822_p2 is absorbed into DSP add_ln703_1195_fu_37633822_p2.
DSP Report: register add_ln703_1195_fu_37633822_p2 is absorbed into DSP add_ln703_1195_fu_37633822_p2.
DSP Report: register add_ln703_1195_fu_37633822_p2 is absorbed into DSP add_ln703_1195_fu_37633822_p2.
DSP Report: operator add_ln703_1195_fu_37633822_p2 is absorbed into DSP add_ln703_1195_fu_37633822_p2.
DSP Report: Generating DSP mul_ln1118_1274_fu_6078_p2, operation Mode is: A''*(B:0x6c).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1274_fu_6078_p2.
DSP Report: register data_47_V_read_1_reg_37659553_reg is absorbed into DSP mul_ln1118_1274_fu_6078_p2.
DSP Report: operator mul_ln1118_1274_fu_6078_p2 is absorbed into DSP mul_ln1118_1274_fu_6078_p2.
DSP Report: Generating DSP add_ln703_1191_fu_37633790_p2, operation Mode is: PCIN+A''*(B:0x61).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_1191_fu_37633790_p2.
DSP Report: register mul_ln1118_1099_fu_4993_p2 is absorbed into DSP add_ln703_1191_fu_37633790_p2.
DSP Report: operator add_ln703_1191_fu_37633790_p2 is absorbed into DSP add_ln703_1191_fu_37633790_p2.
DSP Report: operator mul_ln1118_1099_fu_4993_p2 is absorbed into DSP add_ln703_1191_fu_37633790_p2.
DSP Report: Generating DSP add_ln703_1191_fu_37633790_p2, operation Mode is: PCIN+A''*(B:0x4d).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_1191_fu_37633790_p2.
DSP Report: register data_45_V_read_1_reg_37659582_reg is absorbed into DSP add_ln703_1191_fu_37633790_p2.
DSP Report: operator add_ln703_1191_fu_37633790_p2 is absorbed into DSP add_ln703_1191_fu_37633790_p2.
DSP Report: operator mul_ln1118_1224_fu_6466_p2 is absorbed into DSP add_ln703_1191_fu_37633790_p2.
DSP Report: Generating DSP mul_ln1118_985_fu_5902_p2, operation Mode is: A''*(B:0x4d).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_985_fu_5902_p2.
DSP Report: register zext_ln1118_726_reg_37660683_reg is absorbed into DSP mul_ln1118_985_fu_5902_p2.
DSP Report: operator mul_ln1118_985_fu_5902_p2 is absorbed into DSP mul_ln1118_985_fu_5902_p2.
DSP Report: Generating DSP add_ln703_1188_fu_37633764_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_1188_fu_37633764_p2 is absorbed into DSP add_ln703_1188_fu_37633764_p2.
DSP Report: operator add_ln703_1188_fu_37633764_p2 is absorbed into DSP add_ln703_1188_fu_37633764_p2.
DSP Report: Generating DSP add_ln703_1191_fu_37633790_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_1191_fu_37633790_p2 is absorbed into DSP add_ln703_1191_fu_37633790_p2.
DSP Report: Generating DSP add_ln703_736_fu_37631147_p2, operation Mode is: C+A''*(B:0x91).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_736_fu_37631147_p2.
DSP Report: register data_28_V_read_1_reg_37659826_reg is absorbed into DSP add_ln703_736_fu_37631147_p2.
DSP Report: operator add_ln703_736_fu_37631147_p2 is absorbed into DSP add_ln703_736_fu_37631147_p2.
DSP Report: operator mul_ln1118_784_fu_3993_p2 is absorbed into DSP add_ln703_736_fu_37631147_p2.
DSP Report: Generating DSP mul_ln1118_800_fu_4785_p2, operation Mode is: A''*(B:0x3ff6a).
DSP Report: register mul_ln1118_800_fu_4785_p2 is absorbed into DSP mul_ln1118_800_fu_4785_p2.
DSP Report: register mul_ln1118_800_fu_4785_p2 is absorbed into DSP mul_ln1118_800_fu_4785_p2.
DSP Report: operator mul_ln1118_800_fu_4785_p2 is absorbed into DSP mul_ln1118_800_fu_4785_p2.
DSP Report: Generating DSP mul_ln1118_1148_fu_3157_p2, operation Mode is: A''*(B:0x147).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1148_fu_3157_p2.
DSP Report: register data_42_V_read_1_reg_37659633_reg is absorbed into DSP mul_ln1118_1148_fu_3157_p2.
DSP Report: operator mul_ln1118_1148_fu_3157_p2 is absorbed into DSP mul_ln1118_1148_fu_3157_p2.
DSP Report: Generating DSP add_ln703_1180_fu_37633716_p2, operation Mode is: PCIN+A''*(B:0x1df).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_1180_fu_37633716_p2.
DSP Report: register data_33_V_read_1_reg_37659763_reg is absorbed into DSP add_ln703_1180_fu_37633716_p2.
DSP Report: operator add_ln703_1180_fu_37633716_p2 is absorbed into DSP add_ln703_1180_fu_37633716_p2.
DSP Report: operator mul_ln1118_908_fu_2845_p2 is absorbed into DSP add_ln703_1180_fu_37633716_p2.
DSP Report: Generating DSP mul_ln1118_1125_fu_5312_p2, operation Mode is: A''*(B:0x3fea0).
DSP Report: register mul_ln1118_1125_fu_5312_p2 is absorbed into DSP mul_ln1118_1125_fu_5312_p2.
DSP Report: register mul_ln1118_1125_fu_5312_p2 is absorbed into DSP mul_ln1118_1125_fu_5312_p2.
DSP Report: operator mul_ln1118_1125_fu_5312_p2 is absorbed into DSP mul_ln1118_1125_fu_5312_p2.
DSP Report: Generating DSP mul_ln1118_1934_fu_4652_p2, operation Mode is: A''*(B:0x2f).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1934_fu_4652_p2.
DSP Report: register data_73_V_read_1_reg_37659130_reg is absorbed into DSP mul_ln1118_1934_fu_4652_p2.
DSP Report: operator mul_ln1118_1934_fu_4652_p2 is absorbed into DSP mul_ln1118_1934_fu_4652_p2.
DSP Report: Generating DSP add_ln703_3783_reg_37665645_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3783_reg_37665645_reg is absorbed into DSP add_ln703_3783_reg_37665645_reg.
DSP Report: operator add_ln703_3783_fu_37649841_p2 is absorbed into DSP add_ln703_3783_reg_37665645_reg.
DSP Report: Generating DSP mul_ln1118_1756_fu_2755_p2, operation Mode is: A''*(B:0x49).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1756_fu_2755_p2.
DSP Report: register data_66_V_read_1_reg_37659244_reg is absorbed into DSP mul_ln1118_1756_fu_2755_p2.
DSP Report: operator mul_ln1118_1756_fu_2755_p2 is absorbed into DSP mul_ln1118_1756_fu_2755_p2.
DSP Report: Generating DSP add_ln703_3773_fu_37649781_p2, operation Mode is: PCIN+A''*(B:0x58).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP add_ln703_3773_fu_37649781_p2.
DSP Report: register data_81_V_read_1_reg_37659001_reg is absorbed into DSP add_ln703_3773_fu_37649781_p2.
DSP Report: operator add_ln703_3773_fu_37649781_p2 is absorbed into DSP add_ln703_3773_fu_37649781_p2.
DSP Report: operator mul_ln1118_2137_fu_6188_p2 is absorbed into DSP add_ln703_3773_fu_37649781_p2.
DSP Report: Generating DSP mul_ln1118_2219_fu_4858_p2, operation Mode is: A''*(B:0x5d).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2219_fu_4858_p2.
DSP Report: register data_84_V_read_1_reg_37658951_reg is absorbed into DSP mul_ln1118_2219_fu_4858_p2.
DSP Report: operator mul_ln1118_2219_fu_4858_p2 is absorbed into DSP mul_ln1118_2219_fu_4858_p2.
DSP Report: Generating DSP add_ln703_3772_fu_37649771_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3772_fu_37649771_p2 is absorbed into DSP add_ln703_3772_fu_37649771_p2.
DSP Report: register add_ln703_3772_fu_37649771_p2 is absorbed into DSP add_ln703_3772_fu_37649771_p2.
DSP Report: register add_ln703_3772_fu_37649771_p2 is absorbed into DSP add_ln703_3772_fu_37649771_p2.
DSP Report: register add_ln703_3772_fu_37649771_p2 is absorbed into DSP add_ln703_3772_fu_37649771_p2.
DSP Report: register add_ln703_3772_fu_37649771_p2 is absorbed into DSP add_ln703_3772_fu_37649771_p2.
DSP Report: operator add_ln703_3772_fu_37649771_p2 is absorbed into DSP add_ln703_3772_fu_37649771_p2.
DSP Report: Generating DSP mul_ln1118_1731_fu_2728_p2, operation Mode is: A''*(B:0x6c).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1731_fu_2728_p2.
DSP Report: register data_65_V_read_1_reg_37659262_reg is absorbed into DSP mul_ln1118_1731_fu_2728_p2.
DSP Report: operator mul_ln1118_1731_fu_2728_p2 is absorbed into DSP mul_ln1118_1731_fu_2728_p2.
DSP Report: Generating DSP add_ln703_3770_fu_37649755_p2, operation Mode is: PCIN+A''*(B:0x49).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP add_ln703_3770_fu_37649755_p2.
DSP Report: register data_56_V_read_1_reg_37659414_reg is absorbed into DSP add_ln703_3770_fu_37649755_p2.
DSP Report: operator add_ln703_3770_fu_37649755_p2 is absorbed into DSP add_ln703_3770_fu_37649755_p2.
DSP Report: operator mul_ln1118_1517_fu_3443_p2 is absorbed into DSP add_ln703_3770_fu_37649755_p2.
DSP Report: Generating DSP add_ln703_3770_reg_37665630_reg, operation Mode is: PCIN+A''*(B:0x7b).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_3770_reg_37665630_reg.
DSP Report: register data_57_V_read_1_reg_37659396_reg is absorbed into DSP add_ln703_3770_reg_37665630_reg.
DSP Report: register add_ln703_3770_reg_37665630_reg is absorbed into DSP add_ln703_3770_reg_37665630_reg.
DSP Report: operator add_ln703_3770_fu_37649755_p2 is absorbed into DSP add_ln703_3770_reg_37665630_reg.
DSP Report: operator mul_ln1118_1541_fu_5219_p2 is absorbed into DSP add_ln703_3770_reg_37665630_reg.
DSP Report: Generating DSP mul_ln1118_1715_fu_4959_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_1715_fu_4959_p2 is absorbed into DSP mul_ln1118_1715_fu_4959_p2.
DSP Report: register mul_ln1118_1715_fu_4959_p2 is absorbed into DSP mul_ln1118_1715_fu_4959_p2.
DSP Report: operator mul_ln1118_1715_fu_4959_p2 is absorbed into DSP mul_ln1118_1715_fu_4959_p2.
DSP Report: Generating DSP mul_ln1118_1891_fu_3873_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_1891_fu_3873_p2 is absorbed into DSP mul_ln1118_1891_fu_3873_p2.
DSP Report: register mul_ln1118_1891_fu_3873_p2 is absorbed into DSP mul_ln1118_1891_fu_3873_p2.
DSP Report: operator mul_ln1118_1891_fu_3873_p2 is absorbed into DSP mul_ln1118_1891_fu_3873_p2.
DSP Report: Generating DSP mul_ln1118_1865_fu_5226_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_1865_fu_5226_p2 is absorbed into DSP mul_ln1118_1865_fu_5226_p2.
DSP Report: register mul_ln1118_1865_fu_5226_p2 is absorbed into DSP mul_ln1118_1865_fu_5226_p2.
DSP Report: operator mul_ln1118_1865_fu_5226_p2 is absorbed into DSP mul_ln1118_1865_fu_5226_p2.
DSP Report: Generating DSP add_ln703_1118_fu_37633357_p2, operation Mode is: C+A''*(B:0x4d).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_1118_fu_37633357_p2.
DSP Report: register mul_ln1118_770_fu_4569_p2 is absorbed into DSP add_ln703_1118_fu_37633357_p2.
DSP Report: operator add_ln703_1118_fu_37633357_p2 is absorbed into DSP add_ln703_1118_fu_37633357_p2.
DSP Report: operator mul_ln1118_770_fu_4569_p2 is absorbed into DSP add_ln703_1118_fu_37633357_p2.
DSP Report: Generating DSP mul_ln1118_892_fu_3164_p2, operation Mode is: A''*(B:0x45).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP mul_ln1118_892_fu_3164_p2.
DSP Report: register add_ln703_1243_fu_37634111_p2 is absorbed into DSP mul_ln1118_892_fu_3164_p2.
DSP Report: operator mul_ln1118_892_fu_3164_p2 is absorbed into DSP mul_ln1118_892_fu_3164_p2.
DSP Report: Generating DSP add_ln703_1120_fu_37633373_p2, operation Mode is: PCIN+A''*(B:0x56).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_1120_fu_37633373_p2.
DSP Report: register zext_ln1118_617_reg_37660541_reg is absorbed into DSP add_ln703_1120_fu_37633373_p2.
DSP Report: operator add_ln703_1120_fu_37633373_p2 is absorbed into DSP add_ln703_1120_fu_37633373_p2.
DSP Report: operator mul_ln1118_871_fu_3174_p2 is absorbed into DSP add_ln703_1120_fu_37633373_p2.
DSP Report: Generating DSP mul_ln1118_971_fu_3529_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_971_fu_3529_p2 is absorbed into DSP mul_ln1118_971_fu_3529_p2.
DSP Report: register mul_ln1118_971_fu_3529_p2 is absorbed into DSP mul_ln1118_971_fu_3529_p2.
DSP Report: operator mul_ln1118_971_fu_3529_p2 is absorbed into DSP mul_ln1118_971_fu_3529_p2.
DSP Report: Generating DSP mul_ln1118_1101_fu_3536_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_1101_fu_3536_p2 is absorbed into DSP mul_ln1118_1101_fu_3536_p2.
DSP Report: register mul_ln1118_1101_fu_3536_p2 is absorbed into DSP mul_ln1118_1101_fu_3536_p2.
DSP Report: operator mul_ln1118_1101_fu_3536_p2 is absorbed into DSP mul_ln1118_1101_fu_3536_p2.
DSP Report: Generating DSP add_ln703_1243_fu_37634111_p2, operation Mode is: C+A''*(B:0x5e).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_1243_fu_37634111_p2.
DSP Report: register add_ln703_1243_fu_37634111_p2 is absorbed into DSP add_ln703_1243_fu_37634111_p2.
DSP Report: operator add_ln703_1243_fu_37634111_p2 is absorbed into DSP add_ln703_1243_fu_37634111_p2.
DSP Report: operator mul_ln1118_886_fu_5675_p2 is absorbed into DSP add_ln703_1243_fu_37634111_p2.
DSP Report: Generating DSP mul_ln1118_1276_fu_3450_p2, operation Mode is: A''*(B:0x8a).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1276_fu_3450_p2.
DSP Report: register zext_ln1118_939_reg_37660788_reg is absorbed into DSP mul_ln1118_1276_fu_3450_p2.
DSP Report: operator mul_ln1118_1276_fu_3450_p2 is absorbed into DSP mul_ln1118_1276_fu_3450_p2.
DSP Report: Generating DSP add_ln703_1232_fu_37634037_p2, operation Mode is: PCIN+A''*(B:0x98).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_1232_fu_37634037_p2.
DSP Report: register zext_ln1118_842_reg_37660757_reg is absorbed into DSP add_ln703_1232_fu_37634037_p2.
DSP Report: operator add_ln703_1232_fu_37634037_p2 is absorbed into DSP add_ln703_1232_fu_37634037_p2.
DSP Report: operator mul_ln1118_1149_fu_4701_p2 is absorbed into DSP add_ln703_1232_fu_37634037_p2.
DSP Report: Generating DSP add_ln703_1232_reg_37662975_reg, operation Mode is: PCIN+A''*(B:0xc8).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_1232_reg_37662975_reg.
DSP Report: register data_45_V_read_1_reg_37659582_reg is absorbed into DSP add_ln703_1232_reg_37662975_reg.
DSP Report: register add_ln703_1232_reg_37662975_reg is absorbed into DSP add_ln703_1232_reg_37662975_reg.
DSP Report: operator add_ln703_1232_fu_37634037_p2 is absorbed into DSP add_ln703_1232_reg_37662975_reg.
DSP Report: operator mul_ln1118_1227_fu_4944_p2 is absorbed into DSP add_ln703_1232_reg_37662975_reg.
DSP Report: Generating DSP mul_ln1118_1199_fu_3501_p2, operation Mode is: A''*(B:0x3ff42).
DSP Report: register mul_ln1118_1199_fu_3501_p2 is absorbed into DSP mul_ln1118_1199_fu_3501_p2.
DSP Report: register mul_ln1118_1199_fu_3501_p2 is absorbed into DSP mul_ln1118_1199_fu_3501_p2.
DSP Report: operator mul_ln1118_1199_fu_3501_p2 is absorbed into DSP mul_ln1118_1199_fu_3501_p2.
DSP Report: Generating DSP mul_ln1118_1278_fu_5825_p2, operation Mode is: A''*(B:0x3ff11).
DSP Report: register mul_ln1118_1278_fu_5825_p2 is absorbed into DSP mul_ln1118_1278_fu_5825_p2.
DSP Report: register mul_ln1118_1278_fu_5825_p2 is absorbed into DSP mul_ln1118_1278_fu_5825_p2.
DSP Report: operator mul_ln1118_1278_fu_5825_p2 is absorbed into DSP mul_ln1118_1278_fu_5825_p2.
DSP Report: Generating DSP mul_ln1118_1822_fu_5446_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_1822_fu_5446_p2 is absorbed into DSP mul_ln1118_1822_fu_5446_p2.
DSP Report: register mul_ln1118_1822_fu_5446_p2 is absorbed into DSP mul_ln1118_1822_fu_5446_p2.
DSP Report: operator mul_ln1118_1822_fu_5446_p2 is absorbed into DSP mul_ln1118_1822_fu_5446_p2.
DSP Report: Generating DSP mul_ln1118_1577_fu_6248_p2, operation Mode is: A''*(B:0x93).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1577_fu_6248_p2.
DSP Report: register data_59_V_read_1_reg_37659360_reg is absorbed into DSP mul_ln1118_1577_fu_6248_p2.
DSP Report: operator mul_ln1118_1577_fu_6248_p2 is absorbed into DSP mul_ln1118_1577_fu_6248_p2.
DSP Report: Generating DSP add_ln703_3266_fu_37646645_p2, operation Mode is: PCIN+A''*(B:0xd5).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_3266_fu_37646645_p2.
DSP Report: register zext_ln1118_842_reg_37660757_reg is absorbed into DSP add_ln703_3266_fu_37646645_p2.
DSP Report: operator add_ln703_3266_fu_37646645_p2 is absorbed into DSP add_ln703_3266_fu_37646645_p2.
DSP Report: operator mul_ln1118_1151_fu_6262_p2 is absorbed into DSP add_ln703_3266_fu_37646645_p2.
DSP Report: Generating DSP add_ln703_3266_fu_37646645_p2, operation Mode is: PCIN+A''*(B:0xe3).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_3266_fu_37646645_p2.
DSP Report: register data_37_V_read_1_reg_37659707_reg is absorbed into DSP add_ln703_3266_fu_37646645_p2.
DSP Report: operator add_ln703_3266_fu_37646645_p2 is absorbed into DSP add_ln703_3266_fu_37646645_p2.
DSP Report: operator mul_ln1118_1018_fu_3996_p2 is absorbed into DSP add_ln703_3266_fu_37646645_p2.
DSP Report: Generating DSP mul_ln1118_1524_fu_5395_p2, operation Mode is: A''*(B:0xad).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1524_fu_5395_p2.
DSP Report: register data_57_V_read_1_reg_37659396_reg is absorbed into DSP mul_ln1118_1524_fu_5395_p2.
DSP Report: operator mul_ln1118_1524_fu_5395_p2 is absorbed into DSP mul_ln1118_1524_fu_5395_p2.
DSP Report: Generating DSP add_ln703_3292_fu_37646809_p2, operation Mode is: C'+A''*(B:0x27).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_3292_fu_37646809_p2.
DSP Report: register add_ln703_3292_fu_37646809_p2 is absorbed into DSP add_ln703_3292_fu_37646809_p2.
DSP Report: register data_40_V_read_1_reg_37659665_reg is absorbed into DSP add_ln703_3292_fu_37646809_p2.
DSP Report: operator add_ln703_3292_fu_37646809_p2 is absorbed into DSP add_ln703_3292_fu_37646809_p2.
DSP Report: operator mul_ln1118_1103_fu_5908_p2 is absorbed into DSP add_ln703_3292_fu_37646809_p2.
DSP Report: Generating DSP mul_ln1118_1876_fu_3082_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_1876_fu_3082_p2 is absorbed into DSP mul_ln1118_1876_fu_3082_p2.
DSP Report: register mul_ln1118_1876_fu_3082_p2 is absorbed into DSP mul_ln1118_1876_fu_3082_p2.
DSP Report: operator mul_ln1118_1876_fu_3082_p2 is absorbed into DSP mul_ln1118_1876_fu_3082_p2.
DSP Report: Generating DSP mul_ln1118_1631_fu_4014_p2, operation Mode is: A''*(B:0xa6).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1631_fu_4014_p2.
DSP Report: register data_61_V_read_1_reg_37659328_reg is absorbed into DSP mul_ln1118_1631_fu_4014_p2.
DSP Report: operator mul_ln1118_1631_fu_4014_p2 is absorbed into DSP mul_ln1118_1631_fu_4014_p2.
DSP Report: Generating DSP add_ln703_3846_fu_37650213_p2, operation Mode is: PCIN+A''*(B:0xad).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_3846_fu_37650213_p2.
DSP Report: register data_57_V_read_1_reg_37659396_reg is absorbed into DSP add_ln703_3846_fu_37650213_p2.
DSP Report: operator add_ln703_3846_fu_37650213_p2 is absorbed into DSP add_ln703_3846_fu_37650213_p2.
DSP Report: operator mul_ln1118_1524_fu_5395_p2 is absorbed into DSP add_ln703_3846_fu_37650213_p2.
DSP Report: Generating DSP add_ln703_3846_reg_37665715_reg, operation Mode is: PCIN+A''*(B:0xd1).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP add_ln703_3846_reg_37665715_reg.
DSP Report: register data_59_V_read_1_reg_37659360_reg is absorbed into DSP add_ln703_3846_reg_37665715_reg.
DSP Report: register add_ln703_3846_reg_37665715_reg is absorbed into DSP add_ln703_3846_reg_37665715_reg.
DSP Report: operator add_ln703_3846_fu_37650213_p2 is absorbed into DSP add_ln703_3846_reg_37665715_reg.
DSP Report: operator mul_ln1118_1588_fu_3934_p2 is absorbed into DSP add_ln703_3846_reg_37665715_reg.
DSP Report: Generating DSP mul_ln1118_1380_fu_6533_p2, operation Mode is: A''*(B:0xad).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1380_fu_6533_p2.
DSP Report: register data_51_V_read_1_reg_37659493_reg is absorbed into DSP mul_ln1118_1380_fu_6533_p2.
DSP Report: operator mul_ln1118_1380_fu_6533_p2 is absorbed into DSP mul_ln1118_1380_fu_6533_p2.
DSP Report: Generating DSP add_ln703_3844_fu_37650197_p2, operation Mode is: PCIN+A''*(B:0x93).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_3844_fu_37650197_p2.
DSP Report: register data_45_V_read_1_reg_37659582_reg is absorbed into DSP add_ln703_3844_fu_37650197_p2.
DSP Report: operator add_ln703_3844_fu_37650197_p2 is absorbed into DSP add_ln703_3844_fu_37650197_p2.
DSP Report: operator mul_ln1118_1237_fu_6164_p2 is absorbed into DSP add_ln703_3844_fu_37650197_p2.
DSP Report: Generating DSP add_ln703_3844_reg_37665710_reg, operation Mode is: PCIN+A''*(B:0xb1).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_3844_reg_37665710_reg.
DSP Report: register data_49_V_read_1_reg_37659525_reg is absorbed into DSP add_ln703_3844_reg_37665710_reg.
DSP Report: register add_ln703_3844_reg_37665710_reg is absorbed into DSP add_ln703_3844_reg_37665710_reg.
DSP Report: operator add_ln703_3844_fu_37650197_p2 is absorbed into DSP add_ln703_3844_reg_37665710_reg.
DSP Report: operator mul_ln1118_1332_fu_2832_p2 is absorbed into DSP add_ln703_3844_reg_37665710_reg.
DSP Report: Generating DSP mul_ln1118_1187_fu_3489_p2, operation Mode is: A''*(B:0xbe).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1187_fu_3489_p2.
DSP Report: register data_43_V_read_1_reg_37659617_reg is absorbed into DSP mul_ln1118_1187_fu_3489_p2.
DSP Report: operator mul_ln1118_1187_fu_3489_p2 is absorbed into DSP mul_ln1118_1187_fu_3489_p2.
DSP Report: Generating DSP add_ln703_3841_fu_37650185_p2, operation Mode is: PCIN+A''*(B:0xee).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_3841_fu_37650185_p2.
DSP Report: register data_37_V_read_1_reg_37659707_reg is absorbed into DSP add_ln703_3841_fu_37650185_p2.
DSP Report: operator add_ln703_3841_fu_37650185_p2 is absorbed into DSP add_ln703_3841_fu_37650185_p2.
DSP Report: operator mul_ln1118_1032_fu_4426_p2 is absorbed into DSP add_ln703_3841_fu_37650185_p2.
DSP Report: Generating DSP add_ln703_3841_reg_37665705_reg, operation Mode is: PCIN+A''*(B:0x95).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_3841_reg_37665705_reg.
DSP Report: register data_39_V_read_1_reg_37659681_reg is absorbed into DSP add_ln703_3841_reg_37665705_reg.
DSP Report: register add_ln703_3841_reg_37665705_reg is absorbed into DSP add_ln703_3841_reg_37665705_reg.
DSP Report: operator add_ln703_3841_fu_37650185_p2 is absorbed into DSP add_ln703_3841_reg_37665705_reg.
DSP Report: operator mul_ln1118_1088_fu_4574_p2 is absorbed into DSP add_ln703_3841_reg_37665705_reg.
DSP Report: Generating DSP mul_ln1118_1394_fu_2884_p2, operation Mode is: A''*(B:0x5b).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1394_fu_2884_p2.
DSP Report: register zext_ln1118_1044_reg_37660870_reg is absorbed into DSP mul_ln1118_1394_fu_2884_p2.
DSP Report: operator mul_ln1118_1394_fu_2884_p2 is absorbed into DSP mul_ln1118_1394_fu_2884_p2.
DSP Report: Generating DSP add_ln703_3285_fu_37646767_p2, operation Mode is: PCIN+A''*(B:0x5c).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_3285_fu_37646767_p2.
DSP Report: register zext_ln1118_980_reg_37660830_reg is absorbed into DSP add_ln703_3285_fu_37646767_p2.
DSP Report: operator add_ln703_3285_fu_37646767_p2 is absorbed into DSP add_ln703_3285_fu_37646767_p2.
DSP Report: operator mul_ln1118_1324_fu_3375_p2 is absorbed into DSP add_ln703_3285_fu_37646767_p2.
DSP Report: Generating DSP add_ln703_3285_fu_37646767_p2, operation Mode is: PCIN+A''*(B:0x45).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP add_ln703_3285_fu_37646767_p2.
DSP Report: register data_44_V_read_1_reg_37659600_reg is absorbed into DSP add_ln703_3285_fu_37646767_p2.
DSP Report: operator add_ln703_3285_fu_37646767_p2 is absorbed into DSP add_ln703_3285_fu_37646767_p2.
DSP Report: operator mul_ln1118_1201_fu_5193_p2 is absorbed into DSP add_ln703_3285_fu_37646767_p2.
DSP Report: Generating DSP mul_ln1118_1923_fu_4087_p2, operation Mode is: A''*(B:0x65).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1923_fu_4087_p2.
DSP Report: register data_73_V_read_1_reg_37659130_reg is absorbed into DSP mul_ln1118_1923_fu_4087_p2.
DSP Report: operator mul_ln1118_1923_fu_4087_p2 is absorbed into DSP mul_ln1118_1923_fu_4087_p2.
DSP Report: Generating DSP add_ln703_3283_fu_37646751_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3283_fu_37646751_p2 is absorbed into DSP add_ln703_3283_fu_37646751_p2.
DSP Report: register add_ln703_3283_fu_37646751_p2 is absorbed into DSP add_ln703_3283_fu_37646751_p2.
DSP Report: register add_ln703_3283_fu_37646751_p2 is absorbed into DSP add_ln703_3283_fu_37646751_p2.
DSP Report: register add_ln703_3283_fu_37646751_p2 is absorbed into DSP add_ln703_3283_fu_37646751_p2.
DSP Report: register add_ln703_3283_fu_37646751_p2 is absorbed into DSP add_ln703_3283_fu_37646751_p2.
DSP Report: operator add_ln703_3283_fu_37646751_p2 is absorbed into DSP add_ln703_3283_fu_37646751_p2.
DSP Report: Generating DSP add_ln703_3285_reg_37665110_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_3285_reg_37665110_reg is absorbed into DSP add_ln703_3285_reg_37665110_reg.
DSP Report: operator add_ln703_3285_fu_37646767_p2 is absorbed into DSP add_ln703_3285_reg_37665110_reg.
DSP Report: Generating DSP mul_ln1118_1327_fu_4626_p2, operation Mode is: A''*(B:0x29).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1327_fu_4626_p2.
DSP Report: register zext_ln1118_980_reg_37660830_reg is absorbed into DSP mul_ln1118_1327_fu_4626_p2.
DSP Report: operator mul_ln1118_1327_fu_4626_p2 is absorbed into DSP mul_ln1118_1327_fu_4626_p2.
DSP Report: Generating DSP mul_ln1118_851_fu_4120_p2, operation Mode is: A''*(B:0x3ff65).
DSP Report: register mul_ln1118_851_fu_4120_p2 is absorbed into DSP mul_ln1118_851_fu_4120_p2.
DSP Report: register mul_ln1118_851_fu_4120_p2 is absorbed into DSP mul_ln1118_851_fu_4120_p2.
DSP Report: operator mul_ln1118_851_fu_4120_p2 is absorbed into DSP mul_ln1118_851_fu_4120_p2.
DSP Report: Generating DSP mul_ln1118_477_fu_5370_p2, operation Mode is: A''*(B:0x3ff50).
DSP Report: register mul_ln1118_477_fu_5370_p2 is absorbed into DSP mul_ln1118_477_fu_5370_p2.
DSP Report: register mul_ln1118_477_fu_5370_p2 is absorbed into DSP mul_ln1118_477_fu_5370_p2.
DSP Report: operator mul_ln1118_477_fu_5370_p2 is absorbed into DSP mul_ln1118_477_fu_5370_p2.
DSP Report: Generating DSP mul_ln1118_751_fu_4245_p2, operation Mode is: A''*(B:0x3ff54).
DSP Report: register mul_ln1118_751_fu_4245_p2 is absorbed into DSP mul_ln1118_751_fu_4245_p2.
DSP Report: register mul_ln1118_751_fu_4245_p2 is absorbed into DSP mul_ln1118_751_fu_4245_p2.
DSP Report: operator mul_ln1118_751_fu_4245_p2 is absorbed into DSP mul_ln1118_751_fu_4245_p2.
DSP Report: Generating DSP mul_ln1118_769_fu_4043_p2, operation Mode is: A2*(B:0x57).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_769_fu_4043_p2.
DSP Report: operator mul_ln1118_769_fu_4043_p2 is absorbed into DSP mul_ln1118_769_fu_4043_p2.
DSP Report: Generating DSP add_ln703_1853_reg_37662219_reg, operation Mode is: PCIN+A2*(B:0x6b).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_1853_reg_37662219_reg.
DSP Report: register add_ln703_1853_reg_37662219_reg is absorbed into DSP add_ln703_1853_reg_37662219_reg.
DSP Report: operator add_ln703_1853_fu_37606602_p2 is absorbed into DSP add_ln703_1853_reg_37662219_reg.
DSP Report: operator mul_ln1118_353_fu_6463_p2 is absorbed into DSP add_ln703_1853_reg_37662219_reg.
DSP Report: Generating DSP mul_ln1118_1256_fu_3717_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_1256_fu_3717_p2 is absorbed into DSP mul_ln1118_1256_fu_3717_p2.
DSP Report: register mul_ln1118_1256_fu_3717_p2 is absorbed into DSP mul_ln1118_1256_fu_3717_p2.
DSP Report: operator mul_ln1118_1256_fu_3717_p2 is absorbed into DSP mul_ln1118_1256_fu_3717_p2.
DSP Report: Generating DSP mul_ln1118_1055_fu_3410_p2, operation Mode is: A''*(B:0x39).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1055_fu_3410_p2.
DSP Report: register zext_ln1118_768_reg_37660709_reg is absorbed into DSP mul_ln1118_1055_fu_3410_p2.
DSP Report: operator mul_ln1118_1055_fu_3410_p2 is absorbed into DSP mul_ln1118_1055_fu_3410_p2.
DSP Report: Generating DSP add_ln703_1541_fu_37636045_p2, operation Mode is: PCIN+A''*(B:0x37).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_1541_fu_37636045_p2.
DSP Report: register data_41_V_read_1_reg_37659648_reg is absorbed into DSP add_ln703_1541_fu_37636045_p2.
DSP Report: operator add_ln703_1541_fu_37636045_p2 is absorbed into DSP add_ln703_1541_fu_37636045_p2.
DSP Report: operator mul_ln1118_1132_fu_5473_p2 is absorbed into DSP add_ln703_1541_fu_37636045_p2.
DSP Report: Generating DSP mul_ln1118_1373_fu_2787_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_1373_fu_2787_p2 is absorbed into DSP mul_ln1118_1373_fu_2787_p2.
DSP Report: register mul_ln1118_1373_fu_2787_p2 is absorbed into DSP mul_ln1118_1373_fu_2787_p2.
DSP Report: operator mul_ln1118_1373_fu_2787_p2 is absorbed into DSP mul_ln1118_1373_fu_2787_p2.
DSP Report: Generating DSP mul_ln1118_1205_fu_5552_p2, operation Mode is: A''*(B:0x3ff5c).
DSP Report: register mul_ln1118_1205_fu_5552_p2 is absorbed into DSP mul_ln1118_1205_fu_5552_p2.
DSP Report: register mul_ln1118_1205_fu_5552_p2 is absorbed into DSP mul_ln1118_1205_fu_5552_p2.
DSP Report: operator mul_ln1118_1205_fu_5552_p2 is absorbed into DSP mul_ln1118_1205_fu_5552_p2.
DSP Report: Generating DSP mul_ln1118_1398_fu_5890_p2, operation Mode is: A''*(B:0x3ff73).
DSP Report: register mul_ln1118_1398_fu_5890_p2 is absorbed into DSP mul_ln1118_1398_fu_5890_p2.
DSP Report: register mul_ln1118_1398_fu_5890_p2 is absorbed into DSP mul_ln1118_1398_fu_5890_p2.
DSP Report: operator mul_ln1118_1398_fu_5890_p2 is absorbed into DSP mul_ln1118_1398_fu_5890_p2.
DSP Report: Generating DSP sub_ln703_2_fu_37635929_p2, operation Mode is: -C'+A''*(B:0x133)+1-1.
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP sub_ln703_2_fu_37635929_p2.
DSP Report: register sub_ln703_2_fu_37635929_p2 is absorbed into DSP sub_ln703_2_fu_37635929_p2.
DSP Report: register data_56_V_read_1_reg_37659414_reg is absorbed into DSP sub_ln703_2_fu_37635929_p2.
DSP Report: operator sub_ln703_2_fu_37635929_p2 is absorbed into DSP sub_ln703_2_fu_37635929_p2.
DSP Report: operator mul_ln1118_1511_fu_5685_p2 is absorbed into DSP sub_ln703_2_fu_37635929_p2.
DSP Report: Generating DSP mul_ln1118_1347_fu_3811_p2, operation Mode is: A''*(B:0x87).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1347_fu_3811_p2.
DSP Report: register data_50_V_read_1_reg_37659509_reg is absorbed into DSP mul_ln1118_1347_fu_3811_p2.
DSP Report: operator mul_ln1118_1347_fu_3811_p2 is absorbed into DSP mul_ln1118_1347_fu_3811_p2.
DSP Report: Generating DSP add_ln703_1529_fu_37635975_p2, operation Mode is: PCIN+A''*(B:0xba).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_1529_fu_37635975_p2.
DSP Report: register data_37_V_read_1_reg_37659707_reg is absorbed into DSP add_ln703_1529_fu_37635975_p2.
DSP Report: operator add_ln703_1529_fu_37635975_p2 is absorbed into DSP add_ln703_1529_fu_37635975_p2.
DSP Report: operator mul_ln1118_1024_fu_4417_p2 is absorbed into DSP add_ln703_1529_fu_37635975_p2.
DSP Report: Generating DSP add_ln703_1529_fu_37635975_p2, operation Mode is: PCIN+A''*(B:0xe5).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_1529_fu_37635975_p2.
DSP Report: register data_36_V_read_1_reg_37659724_reg is absorbed into DSP add_ln703_1529_fu_37635975_p2.
DSP Report: operator add_ln703_1529_fu_37635975_p2 is absorbed into DSP add_ln703_1529_fu_37635975_p2.
DSP Report: operator mul_ln1118_995_fu_4353_p2 is absorbed into DSP add_ln703_1529_fu_37635975_p2.
DSP Report: Generating DSP add_ln703_1529_reg_37663235_reg, operation Mode is: PCIN+A''*(B:0x8d).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_1529_reg_37663235_reg.
DSP Report: register data_39_V_read_1_reg_37659681_reg is absorbed into DSP add_ln703_1529_reg_37663235_reg.
DSP Report: register add_ln703_1529_reg_37663235_reg is absorbed into DSP add_ln703_1529_reg_37663235_reg.
DSP Report: operator add_ln703_1529_fu_37635975_p2 is absorbed into DSP add_ln703_1529_reg_37663235_reg.
DSP Report: operator mul_ln1118_1082_fu_5896_p2 is absorbed into DSP add_ln703_1529_reg_37663235_reg.
DSP Report: Generating DSP mul_ln1118_1138_fu_5480_p2, operation Mode is: A''*(B:0x3ff46).
DSP Report: register mul_ln1118_1138_fu_5480_p2 is absorbed into DSP mul_ln1118_1138_fu_5480_p2.
DSP Report: register mul_ln1118_1138_fu_5480_p2 is absorbed into DSP mul_ln1118_1138_fu_5480_p2.
DSP Report: operator mul_ln1118_1138_fu_5480_p2 is absorbed into DSP mul_ln1118_1138_fu_5480_p2.
DSP Report: Generating DSP mul_ln1118_1188_fu_3490_p2, operation Mode is: A''*(B:0x3ff66).
DSP Report: register mul_ln1118_1188_fu_3490_p2 is absorbed into DSP mul_ln1118_1188_fu_3490_p2.
DSP Report: register mul_ln1118_1188_fu_3490_p2 is absorbed into DSP mul_ln1118_1188_fu_3490_p2.
DSP Report: operator mul_ln1118_1188_fu_3490_p2 is absorbed into DSP mul_ln1118_1188_fu_3490_p2.
DSP Report: Generating DSP mul_ln1118_949_fu_5079_p2, operation Mode is: A''*(B:0x3ff17).
DSP Report: register mul_ln1118_949_fu_5079_p2 is absorbed into DSP mul_ln1118_949_fu_5079_p2.
DSP Report: register mul_ln1118_949_fu_5079_p2 is absorbed into DSP mul_ln1118_949_fu_5079_p2.
DSP Report: operator mul_ln1118_949_fu_5079_p2 is absorbed into DSP mul_ln1118_949_fu_5079_p2.
DSP Report: Generating DSP mul_ln1118_1065_fu_5907_p2, operation Mode is: A''*(B:0x3ff7a).
DSP Report: register mul_ln1118_1065_fu_5907_p2 is absorbed into DSP mul_ln1118_1065_fu_5907_p2.
DSP Report: register mul_ln1118_1065_fu_5907_p2 is absorbed into DSP mul_ln1118_1065_fu_5907_p2.
DSP Report: operator mul_ln1118_1065_fu_5907_p2 is absorbed into DSP mul_ln1118_1065_fu_5907_p2.
DSP Report: Generating DSP mul_ln1118_824_fu_3671_p2, operation Mode is: A''*(B:0x3ff72).
DSP Report: register mul_ln1118_824_fu_3671_p2 is absorbed into DSP mul_ln1118_824_fu_3671_p2.
DSP Report: register mul_ln1118_824_fu_3671_p2 is absorbed into DSP mul_ln1118_824_fu_3671_p2.
DSP Report: operator mul_ln1118_824_fu_3671_p2 is absorbed into DSP mul_ln1118_824_fu_3671_p2.
DSP Report: Generating DSP add_ln703_1252_fu_37634149_p2, operation Mode is: C+A''*(B:0x116).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_1252_fu_37634149_p2.
DSP Report: register data_51_V_read_1_reg_37659493_reg is absorbed into DSP add_ln703_1252_fu_37634149_p2.
DSP Report: operator add_ln703_1252_fu_37634149_p2 is absorbed into DSP add_ln703_1252_fu_37634149_p2.
DSP Report: operator mul_ln1118_1356_fu_5951_p2 is absorbed into DSP add_ln703_1252_fu_37634149_p2.
DSP Report: Generating DSP mul_ln1118_975_fu_5124_p2, operation Mode is: A''*(B:0x122).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_975_fu_5124_p2.
DSP Report: register zext_ln1118_726_reg_37660683_reg is absorbed into DSP mul_ln1118_975_fu_5124_p2.
DSP Report: operator mul_ln1118_975_fu_5124_p2 is absorbed into DSP mul_ln1118_975_fu_5124_p2.
DSP Report: Generating DSP mul_ln1118_1182_fu_4328_p2, operation Mode is: A''*(B:0x3fe52).
DSP Report: register mul_ln1118_1182_fu_4328_p2 is absorbed into DSP mul_ln1118_1182_fu_4328_p2.
DSP Report: register mul_ln1118_1182_fu_4328_p2 is absorbed into DSP mul_ln1118_1182_fu_4328_p2.
DSP Report: operator mul_ln1118_1182_fu_4328_p2 is absorbed into DSP mul_ln1118_1182_fu_4328_p2.
DSP Report: Generating DSP mul_ln1118_1829_fu_4479_p2, operation Mode is: A''*(B:0x3fe68).
DSP Report: register mul_ln1118_1829_fu_4479_p2 is absorbed into DSP mul_ln1118_1829_fu_4479_p2.
DSP Report: register mul_ln1118_1829_fu_4479_p2 is absorbed into DSP mul_ln1118_1829_fu_4479_p2.
DSP Report: operator mul_ln1118_1829_fu_4479_p2 is absorbed into DSP mul_ln1118_1829_fu_4479_p2.
DSP Report: Generating DSP mul_ln1118_2214_fu_5680_p2, operation Mode is: A''*(B:0x3fc5d).
DSP Report: register mul_ln1118_2214_fu_5680_p2 is absorbed into DSP mul_ln1118_2214_fu_5680_p2.
DSP Report: register mul_ln1118_2214_fu_5680_p2 is absorbed into DSP mul_ln1118_2214_fu_5680_p2.
DSP Report: operator mul_ln1118_2214_fu_5680_p2 is absorbed into DSP mul_ln1118_2214_fu_5680_p2.
DSP Report: Generating DSP mul_ln1118_996_fu_5150_p2, operation Mode is: A''*(B:0x3fe0f).
DSP Report: register mul_ln1118_996_fu_5150_p2 is absorbed into DSP mul_ln1118_996_fu_5150_p2.
DSP Report: register mul_ln1118_996_fu_5150_p2 is absorbed into DSP mul_ln1118_996_fu_5150_p2.
DSP Report: operator mul_ln1118_996_fu_5150_p2 is absorbed into DSP mul_ln1118_996_fu_5150_p2.
DSP Report: Generating DSP mul_ln1118_1751_fu_3519_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_1751_fu_3519_p2 is absorbed into DSP mul_ln1118_1751_fu_3519_p2.
DSP Report: register mul_ln1118_1751_fu_3519_p2 is absorbed into DSP mul_ln1118_1751_fu_3519_p2.
DSP Report: operator mul_ln1118_1751_fu_3519_p2 is absorbed into DSP mul_ln1118_1751_fu_3519_p2.
DSP Report: Generating DSP mul_ln1118_2065_fu_5784_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_2065_fu_5784_p2 is absorbed into DSP mul_ln1118_2065_fu_5784_p2.
DSP Report: register mul_ln1118_2065_fu_5784_p2 is absorbed into DSP mul_ln1118_2065_fu_5784_p2.
DSP Report: operator mul_ln1118_2065_fu_5784_p2 is absorbed into DSP mul_ln1118_2065_fu_5784_p2.
DSP Report: Generating DSP add_ln703_1991_fu_37638789_p2, operation Mode is: C+A''*(B:0x65).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_1991_fu_37638789_p2.
DSP Report: register data_46_V_read_1_reg_37659567_reg is absorbed into DSP add_ln703_1991_fu_37638789_p2.
DSP Report: operator add_ln703_1991_fu_37638789_p2 is absorbed into DSP add_ln703_1991_fu_37638789_p2.
DSP Report: operator mul_ln1118_1257_fu_6175_p2 is absorbed into DSP add_ln703_1991_fu_37638789_p2.
DSP Report: Generating DSP mul_ln1118_841_fu_3284_p2, operation Mode is: A''*(B:0x6e).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_841_fu_3284_p2.
DSP Report: register data_30_V_read_1_reg_37659801_reg is absorbed into DSP mul_ln1118_841_fu_3284_p2.
DSP Report: operator mul_ln1118_841_fu_3284_p2 is absorbed into DSP mul_ln1118_841_fu_3284_p2.
DSP Report: Generating DSP add_ln703_1990_fu_37638779_p2, operation Mode is: C+A''*(B:0x3ff92).
DSP Report: register add_ln703_1990_fu_37638779_p2 is absorbed into DSP add_ln703_1990_fu_37638779_p2.
DSP Report: register add_ln703_1990_fu_37638779_p2 is absorbed into DSP add_ln703_1990_fu_37638779_p2.
DSP Report: operator add_ln703_1990_fu_37638779_p2 is absorbed into DSP add_ln703_1990_fu_37638779_p2.
DSP Report: operator mul_ln1118_2134_fu_5638_p2 is absorbed into DSP add_ln703_1990_fu_37638779_p2.
DSP Report: Generating DSP mul_ln1118_1538_fu_5910_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_1538_fu_5910_p2 is absorbed into DSP mul_ln1118_1538_fu_5910_p2.
DSP Report: register mul_ln1118_1538_fu_5910_p2 is absorbed into DSP mul_ln1118_1538_fu_5910_p2.
DSP Report: operator mul_ln1118_1538_fu_5910_p2 is absorbed into DSP mul_ln1118_1538_fu_5910_p2.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mult_190_V_fu_1235_p2, operation Mode is: A''*(B:0x3ff52).
DSP Report: register mult_190_V_fu_1235_p2 is absorbed into DSP mult_190_V_fu_1235_p2.
DSP Report: register mult_190_V_fu_1235_p2 is absorbed into DSP mult_190_V_fu_1235_p2.
DSP Report: operator mult_190_V_fu_1235_p2 is absorbed into DSP mult_190_V_fu_1235_p2.
DSP Report: Generating DSP add_ln703_4100_reg_346382_reg, operation Mode is: C+A''*(B:0x135).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_4100_reg_346382_reg.
DSP Report: register data_32_V_read_2_reg_345875_reg is absorbed into DSP add_ln703_4100_reg_346382_reg.
DSP Report: register add_ln703_4100_reg_346382_reg is absorbed into DSP add_ln703_4100_reg_346382_reg.
DSP Report: operator add_ln703_4100_fu_344473_p2 is absorbed into DSP add_ln703_4100_reg_346382_reg.
DSP Report: operator mult_320_V_fu_976_p2 is absorbed into DSP add_ln703_4100_reg_346382_reg.
DSP Report: Generating DSP add_ln703_4101_fu_345545_p2, operation Mode is: PCIN+A''*(B:0x15b).
DSP Report: register data_30_V_read_2_reg_345895_reg is absorbed into DSP add_ln703_4101_fu_345545_p2.
DSP Report: register data_30_V_read_2_reg_345895_pp0_iter1_reg_reg is absorbed into DSP add_ln703_4101_fu_345545_p2.
DSP Report: operator add_ln703_4101_fu_345545_p2 is absorbed into DSP add_ln703_4101_fu_345545_p2.
DSP Report: operator mult_300_V_fu_1130_p2 is absorbed into DSP add_ln703_4101_fu_345545_p2.
DSP Report: Generating DSP mult_270_V_fu_1042_p2, operation Mode is: A''*(B:0x131).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mult_270_V_fu_1042_p2.
DSP Report: register data_27_V_read_2_reg_345931_reg is absorbed into DSP mult_270_V_fu_1042_p2.
DSP Report: operator mult_270_V_fu_1042_p2 is absorbed into DSP mult_270_V_fu_1042_p2.
DSP Report: Generating DSP add_ln703_4099_fu_344467_p2, operation Mode is: PCIN+A''*(B:0x11a).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_4099_fu_344467_p2.
DSP Report: register data_13_V_read_2_reg_346050_reg is absorbed into DSP add_ln703_4099_fu_344467_p2.
DSP Report: operator add_ln703_4099_fu_344467_p2 is absorbed into DSP add_ln703_4099_fu_344467_p2.
DSP Report: operator mult_130_V_fu_1071_p2 is absorbed into DSP add_ln703_4099_fu_344467_p2.
DSP Report: Generating DSP add_ln703_4099_reg_346377_reg, operation Mode is: PCIN+A''*(B:0x16a).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_4099_reg_346377_reg.
DSP Report: register data_17_V_read_2_reg_346027_reg is absorbed into DSP add_ln703_4099_reg_346377_reg.
DSP Report: register add_ln703_4099_reg_346377_reg is absorbed into DSP add_ln703_4099_reg_346377_reg.
DSP Report: operator add_ln703_4099_fu_344467_p2 is absorbed into DSP add_ln703_4099_reg_346377_reg.
DSP Report: operator mult_170_V_fu_1231_p2 is absorbed into DSP add_ln703_4099_reg_346377_reg.
DSP Report: Generating DSP mult_210_V_fu_1045_p2, operation Mode is: A''*(B:0xea).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mult_210_V_fu_1045_p2.
DSP Report: register data_21_V_read_2_reg_345993_reg is absorbed into DSP mult_210_V_fu_1045_p2.
DSP Report: operator mult_210_V_fu_1045_p2 is absorbed into DSP mult_210_V_fu_1045_p2.
DSP Report: Generating DSP mult_240_V_fu_1064_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mult_240_V_fu_1064_p2 is absorbed into DSP mult_240_V_fu_1064_p2.
DSP Report: register mult_240_V_fu_1064_p2 is absorbed into DSP mult_240_V_fu_1064_p2.
DSP Report: operator mult_240_V_fu_1064_p2 is absorbed into DSP mult_240_V_fu_1064_p2.
DSP Report: Generating DSP mult_250_V_fu_969_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mult_250_V_fu_969_p2 is absorbed into DSP mult_250_V_fu_969_p2.
DSP Report: register mult_250_V_fu_969_p2 is absorbed into DSP mult_250_V_fu_969_p2.
DSP Report: operator mult_250_V_fu_969_p2 is absorbed into DSP mult_250_V_fu_969_p2.
DSP Report: Generating DSP add_ln703_4107_fu_344505_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4107_fu_344505_p2 is absorbed into DSP add_ln703_4107_fu_344505_p2.
DSP Report: Generating DSP mult_180_V_fu_1181_p2, operation Mode is: A2*(B:0x3ffd9).
DSP Report: register mult_180_V_fu_1181_p2 is absorbed into DSP mult_180_V_fu_1181_p2.
DSP Report: operator mult_180_V_fu_1181_p2 is absorbed into DSP mult_180_V_fu_1181_p2.
DSP Report: Generating DSP add_ln703_4111_reg_346322_reg, operation Mode is: C+A2*(B:0x46).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_4111_reg_346322_reg.
DSP Report: register add_ln703_4111_reg_346322_reg is absorbed into DSP add_ln703_4111_reg_346322_reg.
DSP Report: operator add_ln703_4111_fu_342238_p2 is absorbed into DSP add_ln703_4111_reg_346322_reg.
DSP Report: operator mult_340_V_fu_1075_p2 is absorbed into DSP add_ln703_4111_reg_346322_reg.
DSP Report: Generating DSP add_ln703_4113_fu_344540_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4113_fu_344540_p2 is absorbed into DSP add_ln703_4113_fu_344540_p2.
DSP Report: Generating DSP mult_330_V_fu_1054_p2, operation Mode is: A2*(B:0x5d).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mult_330_V_fu_1054_p2.
DSP Report: operator mult_330_V_fu_1054_p2 is absorbed into DSP mult_330_V_fu_1054_p2.
DSP Report: Generating DSP add_ln703_4109_reg_346317_reg, operation Mode is: PCIN+A2*(B:0x7b).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_4109_reg_346317_reg.
DSP Report: register add_ln703_4109_reg_346317_reg is absorbed into DSP add_ln703_4109_reg_346317_reg.
DSP Report: operator add_ln703_4109_fu_342232_p2 is absorbed into DSP add_ln703_4109_reg_346317_reg.
DSP Report: operator mult_290_V_fu_1208_p2 is absorbed into DSP add_ln703_4109_reg_346317_reg.
DSP Report: Generating DSP add_ln703_4110_fu_344524_p2, operation Mode is: PCIN+A''*(B:0x56).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_4110_fu_344524_p2.
DSP Report: register zext_ln703_237_reg_346110_reg is absorbed into DSP add_ln703_4110_fu_344524_p2.
DSP Report: operator add_ln703_4110_fu_344524_p2 is absorbed into DSP add_ln703_4110_fu_344524_p2.
DSP Report: operator mult_160_V_fu_1023_p2 is absorbed into DSP add_ln703_4110_fu_344524_p2.
DSP Report: Generating DSP mult_200_V_fu_916_p2, operation Mode is: A''*(B:0x9d).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mult_200_V_fu_916_p2.
DSP Report: register data_20_V_read_2_reg_346002_reg is absorbed into DSP mult_200_V_fu_916_p2.
DSP Report: operator mult_200_V_fu_916_p2 is absorbed into DSP mult_200_V_fu_916_p2.
DSP Report: Generating DSP add_ln703_4104_fu_344479_p2, operation Mode is: PCIN+A''*(B:0xa4).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_4104_fu_344479_p2.
DSP Report: register data_15_V_read_2_reg_346042_reg is absorbed into DSP add_ln703_4104_fu_344479_p2.
DSP Report: operator add_ln703_4104_fu_344479_p2 is absorbed into DSP add_ln703_4104_fu_344479_p2.
DSP Report: operator mult_150_V_fu_1010_p2 is absorbed into DSP add_ln703_4104_fu_344479_p2.
DSP Report: Generating DSP mult_230_V_fu_1143_p2, operation Mode is: A''*(B:0x3ff17).
DSP Report: register mult_230_V_fu_1143_p2 is absorbed into DSP mult_230_V_fu_1143_p2.
DSP Report: register mult_230_V_fu_1143_p2 is absorbed into DSP mult_230_V_fu_1143_p2.
DSP Report: operator mult_230_V_fu_1143_p2 is absorbed into DSP mult_230_V_fu_1143_p2.
DSP Report: Generating DSP mult_120_V_fu_987_p2, operation Mode is: A''*(B:0x3fd7c).
DSP Report: register mult_120_V_fu_987_p2 is absorbed into DSP mult_120_V_fu_987_p2.
DSP Report: register mult_120_V_fu_987_p2 is absorbed into DSP mult_120_V_fu_987_p2.
DSP Report: operator mult_120_V_fu_987_p2 is absorbed into DSP mult_120_V_fu_987_p2.
DSP Report: Generating DSP mult_350_V_fu_991_p2, operation Mode is: A''*(B:0x3fd6c).
DSP Report: register mult_350_V_fu_991_p2 is absorbed into DSP mult_350_V_fu_991_p2.
DSP Report: register mult_350_V_fu_991_p2 is absorbed into DSP mult_350_V_fu_991_p2.
DSP Report: operator mult_350_V_fu_991_p2 is absorbed into DSP mult_350_V_fu_991_p2.
DSP Report: Generating DSP mult_280_V_fu_1040_p2, operation Mode is: A''*(B:0x3fe0f).
DSP Report: register mult_280_V_fu_1040_p2 is absorbed into DSP mult_280_V_fu_1040_p2.
DSP Report: register mult_280_V_fu_1040_p2 is absorbed into DSP mult_280_V_fu_1040_p2.
DSP Report: operator mult_280_V_fu_1040_p2 is absorbed into DSP mult_280_V_fu_1040_p2.
DSP Report: Generating DSP mult_140_V_fu_1122_p2, operation Mode is: A''*(B:0x3fe7e).
DSP Report: register mult_140_V_fu_1122_p2 is absorbed into DSP mult_140_V_fu_1122_p2.
DSP Report: register mult_140_V_fu_1122_p2 is absorbed into DSP mult_140_V_fu_1122_p2.
DSP Report: operator mult_140_V_fu_1122_p2 is absorbed into DSP mult_140_V_fu_1122_p2.
DSP Report: Generating DSP mult_20_V_fu_1212_p2, operation Mode is: A''*(B:0x3fd6b).
DSP Report: register mult_20_V_fu_1212_p2 is absorbed into DSP mult_20_V_fu_1212_p2.
DSP Report: register mult_20_V_fu_1212_p2 is absorbed into DSP mult_20_V_fu_1212_p2.
DSP Report: operator mult_20_V_fu_1212_p2 is absorbed into DSP mult_20_V_fu_1212_p2.
DSP Report: Generating DSP mult_100_V_fu_932_p2, operation Mode is: A2*(B:0x52).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mult_100_V_fu_932_p2.
DSP Report: operator mult_100_V_fu_932_p2 is absorbed into DSP mult_100_V_fu_932_p2.
DSP Report: Generating DSP add_ln703_3957_fu_341732_p2, operation Mode is: C+A2*(B:0x3ff24).
DSP Report: register add_ln703_3957_fu_341732_p2 is absorbed into DSP add_ln703_3957_fu_341732_p2.
DSP Report: operator add_ln703_3957_fu_341732_p2 is absorbed into DSP add_ln703_3957_fu_341732_p2.
DSP Report: operator mult_90_V_fu_1084_p2 is absorbed into DSP add_ln703_3957_fu_341732_p2.
DSP Report: Generating DSP add_ln703_3957_fu_341732_p2, operation Mode is: PCIN+A2*(B:0x6e).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_3957_fu_341732_p2.
DSP Report: operator add_ln703_3957_fu_341732_p2 is absorbed into DSP add_ln703_3957_fu_341732_p2.
DSP Report: operator mult_80_V_fu_1132_p2 is absorbed into DSP add_ln703_3957_fu_341732_p2.
DSP Report: Generating DSP mult_40_V_fu_1172_p2, operation Mode is: A2*(B:0x3ffc9).
DSP Report: register mult_40_V_fu_1172_p2 is absorbed into DSP mult_40_V_fu_1172_p2.
DSP Report: operator mult_40_V_fu_1172_p2 is absorbed into DSP mult_40_V_fu_1172_p2.
DSP Report: Generating DSP mult_110_V_fu_963_p2, operation Mode is: A2*(B:0x45).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mult_110_V_fu_963_p2.
DSP Report: operator mult_110_V_fu_963_p2 is absorbed into DSP mult_110_V_fu_963_p2.
DSP Report: Generating DSP add_ln703_3961_fu_341754_p2, operation Mode is: C+A2*(B:0x3ffcd).
DSP Report: register add_ln703_3961_fu_341754_p2 is absorbed into DSP add_ln703_3961_fu_341754_p2.
DSP Report: operator add_ln703_3961_fu_341754_p2 is absorbed into DSP add_ln703_3961_fu_341754_p2.
DSP Report: operator mult_70_V_fu_939_p2 is absorbed into DSP add_ln703_3961_fu_341754_p2.
DSP Report: Generating DSP mult_60_V_fu_1158_p2, operation Mode is: A2*(B:0x3ffce).
DSP Report: register mult_60_V_fu_1158_p2 is absorbed into DSP mult_60_V_fu_1158_p2.
DSP Report: operator mult_60_V_fu_1158_p2 is absorbed into DSP mult_60_V_fu_1158_p2.
DSP Report: Generating DSP add_ln703_fu_341308_p2, operation Mode is: (C:0xfffffffe6400)+A2*(B:0x4e).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_fu_341308_p2.
DSP Report: operator add_ln703_fu_341308_p2 is absorbed into DSP add_ln703_fu_341308_p2.
DSP Report: operator mult_0_V_fu_1182_p2 is absorbed into DSP add_ln703_fu_341308_p2.
DSP Report: Generating DSP add_ln703_3908_fu_341400_p2, operation Mode is: PCIN+A2*(B:0x3fe46).
DSP Report: register add_ln703_3908_fu_341400_p2 is absorbed into DSP add_ln703_3908_fu_341400_p2.
DSP Report: operator add_ln703_3908_fu_341400_p2 is absorbed into DSP add_ln703_3908_fu_341400_p2.
DSP Report: operator mult_10_V_fu_1222_p2 is absorbed into DSP add_ln703_3908_fu_341400_p2.
DSP Report: Generating DSP mult_141_V_fu_1239_p2, operation Mode is: A''*(B:0x3febd).
DSP Report: register mult_141_V_fu_1239_p2 is absorbed into DSP mult_141_V_fu_1239_p2.
DSP Report: register mult_141_V_fu_1239_p2 is absorbed into DSP mult_141_V_fu_1239_p2.
DSP Report: operator mult_141_V_fu_1239_p2 is absorbed into DSP mult_141_V_fu_1239_p2.
DSP Report: Generating DSP mult_261_V_fu_1201_p2, operation Mode is: A''*(B:0x3fe69).
DSP Report: register mult_261_V_fu_1201_p2 is absorbed into DSP mult_261_V_fu_1201_p2.
DSP Report: register mult_261_V_fu_1201_p2 is absorbed into DSP mult_261_V_fu_1201_p2.
DSP Report: operator mult_261_V_fu_1201_p2 is absorbed into DSP mult_261_V_fu_1201_p2.
DSP Report: Generating DSP mult_331_V_fu_958_p2, operation Mode is: A''*(B:0x19b).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mult_331_V_fu_958_p2.
DSP Report: register data_33_V_read_2_reg_345866_reg is absorbed into DSP mult_331_V_fu_958_p2.
DSP Report: operator mult_331_V_fu_958_p2 is absorbed into DSP mult_331_V_fu_958_p2.
DSP Report: Generating DSP add_ln703_4124_fu_344619_p2, operation Mode is: PCIN+A''*(B:0x10a).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_4124_fu_344619_p2.
DSP Report: register data_21_V_read_2_reg_345993_reg is absorbed into DSP add_ln703_4124_fu_344619_p2.
DSP Report: operator add_ln703_4124_fu_344619_p2 is absorbed into DSP add_ln703_4124_fu_344619_p2.
DSP Report: operator mult_211_V_fu_1136_p2 is absorbed into DSP add_ln703_4124_fu_344619_p2.
DSP Report: Generating DSP mult_321_V_fu_1203_p2, operation Mode is: A''*(B:0x3feb0).
DSP Report: register mult_321_V_fu_1203_p2 is absorbed into DSP mult_321_V_fu_1203_p2.
DSP Report: register mult_321_V_fu_1203_p2 is absorbed into DSP mult_321_V_fu_1203_p2.
DSP Report: operator mult_321_V_fu_1203_p2 is absorbed into DSP mult_321_V_fu_1203_p2.
DSP Report: Generating DSP mult_131_V_fu_1115_p2, operation Mode is: A''*(B:0x3fe3e).
DSP Report: register mult_131_V_fu_1115_p2 is absorbed into DSP mult_131_V_fu_1115_p2.
DSP Report: register mult_131_V_fu_1115_p2 is absorbed into DSP mult_131_V_fu_1115_p2.
DSP Report: operator mult_131_V_fu_1115_p2 is absorbed into DSP mult_131_V_fu_1115_p2.
DSP Report: Generating DSP add_ln703_4135_reg_346327_reg, operation Mode is: C+A2*(B:0x6c).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_4135_reg_346327_reg.
DSP Report: register add_ln703_4135_reg_346327_reg is absorbed into DSP add_ln703_4135_reg_346327_reg.
DSP Report: operator add_ln703_4135_fu_342244_p2 is absorbed into DSP add_ln703_4135_reg_346327_reg.
DSP Report: operator mult_161_V_fu_917_p2 is absorbed into DSP add_ln703_4135_reg_346327_reg.
DSP Report: Generating DSP mult_281_V_fu_944_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mult_281_V_fu_944_p2 is absorbed into DSP mult_281_V_fu_944_p2.
DSP Report: register mult_281_V_fu_944_p2 is absorbed into DSP mult_281_V_fu_944_p2.
DSP Report: operator mult_281_V_fu_944_p2 is absorbed into DSP mult_281_V_fu_944_p2.
DSP Report: Generating DSP mult_201_V_fu_1232_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mult_201_V_fu_1232_p2 is absorbed into DSP mult_201_V_fu_1232_p2.
DSP Report: register mult_201_V_fu_1232_p2 is absorbed into DSP mult_201_V_fu_1232_p2.
DSP Report: operator mult_201_V_fu_1232_p2 is absorbed into DSP mult_201_V_fu_1232_p2.
DSP Report: Generating DSP add_ln703_4137_fu_344709_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4137_fu_344709_p2 is absorbed into DSP add_ln703_4137_fu_344709_p2.
DSP Report: Generating DSP mult_351_V_fu_1198_p2, operation Mode is: A''*(B:0x97).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mult_351_V_fu_1198_p2.
DSP Report: register data_35_V_read_2_reg_345847_reg is absorbed into DSP mult_351_V_fu_1198_p2.
DSP Report: operator mult_351_V_fu_1198_p2 is absorbed into DSP mult_351_V_fu_1198_p2.
DSP Report: Generating DSP mult_171_V_fu_994_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mult_171_V_fu_994_p2 is absorbed into DSP mult_171_V_fu_994_p2.
DSP Report: register mult_171_V_fu_994_p2 is absorbed into DSP mult_171_V_fu_994_p2.
DSP Report: operator mult_171_V_fu_994_p2 is absorbed into DSP mult_171_V_fu_994_p2.
DSP Report: Generating DSP mult_301_V_fu_1152_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mult_301_V_fu_1152_p2 is absorbed into DSP mult_301_V_fu_1152_p2.
DSP Report: register mult_301_V_fu_1152_p2 is absorbed into DSP mult_301_V_fu_1152_p2.
DSP Report: operator mult_301_V_fu_1152_p2 is absorbed into DSP mult_301_V_fu_1152_p2.
DSP Report: Generating DSP add_ln703_4134_fu_344693_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4134_fu_344693_p2 is absorbed into DSP add_ln703_4134_fu_344693_p2.
DSP Report: Generating DSP mult_221_V_fu_1022_p2, operation Mode is: A''*(B:0xb6).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mult_221_V_fu_1022_p2.
DSP Report: register data_22_V_read_2_reg_345980_reg is absorbed into DSP mult_221_V_fu_1022_p2.
DSP Report: operator mult_221_V_fu_1022_p2 is absorbed into DSP mult_221_V_fu_1022_p2.
DSP Report: Generating DSP add_ln703_4131_fu_344671_p2, operation Mode is: PCIN+A''*(B:0xec).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_4131_fu_344671_p2.
DSP Report: register data_15_V_read_2_reg_346042_reg is absorbed into DSP add_ln703_4131_fu_344671_p2.
DSP Report: operator add_ln703_4131_fu_344671_p2 is absorbed into DSP add_ln703_4131_fu_344671_p2.
DSP Report: operator mult_151_V_fu_1011_p2 is absorbed into DSP add_ln703_4131_fu_344671_p2.
DSP Report: Generating DSP mult_121_V_fu_1145_p2, operation Mode is: A''*(B:0xc5).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mult_121_V_fu_1145_p2.
DSP Report: register zext_ln703_187_reg_346082_reg is absorbed into DSP mult_121_V_fu_1145_p2.
DSP Report: operator mult_121_V_fu_1145_p2 is absorbed into DSP mult_121_V_fu_1145_p2.
DSP Report: Generating DSP add_ln703_4128_fu_344645_p2, operation Mode is: C+A''*(B:0x3ff3d).
DSP Report: register add_ln703_4128_fu_344645_p2 is absorbed into DSP add_ln703_4128_fu_344645_p2.
DSP Report: register add_ln703_4128_fu_344645_p2 is absorbed into DSP add_ln703_4128_fu_344645_p2.
DSP Report: operator add_ln703_4128_fu_344645_p2 is absorbed into DSP add_ln703_4128_fu_344645_p2.
DSP Report: operator mult_311_V_fu_1249_p2 is absorbed into DSP add_ln703_4128_fu_344645_p2.
DSP Report: Generating DSP add_ln703_4129_fu_344655_p2, operation Mode is: C+A''*(B:0x177).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_4129_fu_344655_p2.
DSP Report: register data_34_V_read41_reg_345856_reg is absorbed into DSP add_ln703_4129_fu_344655_p2.
DSP Report: operator add_ln703_4129_fu_344655_p2 is absorbed into DSP add_ln703_4129_fu_344655_p2.
DSP Report: operator mult_341_V_fu_1080_p2 is absorbed into DSP add_ln703_4129_fu_344655_p2.
DSP Report: Generating DSP mult_291_V_fu_1210_p2, operation Mode is: A''*(B:0x3fbe8).
DSP Report: register mult_291_V_fu_1210_p2 is absorbed into DSP mult_291_V_fu_1210_p2.
DSP Report: register mult_291_V_fu_1210_p2 is absorbed into DSP mult_291_V_fu_1210_p2.
DSP Report: operator mult_291_V_fu_1210_p2 is absorbed into DSP mult_291_V_fu_1210_p2.
DSP Report: Generating DSP mult_31_V_fu_1207_p2, operation Mode is: A2*(B:0x3ff06).
DSP Report: register mult_31_V_fu_1207_p2 is absorbed into DSP mult_31_V_fu_1207_p2.
DSP Report: operator mult_31_V_fu_1207_p2 is absorbed into DSP mult_31_V_fu_1207_p2.
DSP Report: Generating DSP mult_11_V_fu_1245_p2, operation Mode is: A2*(B:0x46).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mult_11_V_fu_1245_p2.
DSP Report: operator mult_11_V_fu_1245_p2 is absorbed into DSP mult_11_V_fu_1245_p2.
DSP Report: Generating DSP add_ln703_3911_fu_341428_p2, operation Mode is: PCIN+A2*(B:0xbd).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_3911_fu_341428_p2.
DSP Report: operator add_ln703_3911_fu_341428_p2 is absorbed into DSP add_ln703_3911_fu_341428_p2.
DSP Report: operator mult_21_V_fu_1229_p2 is absorbed into DSP add_ln703_3911_fu_341428_p2.
DSP Report: Generating DSP add_ln703_3899_fu_341318_p2, operation Mode is: (C:0x9400)+A2*(B:0xf4).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_3899_fu_341318_p2.
DSP Report: operator add_ln703_3899_fu_341318_p2 is absorbed into DSP add_ln703_3899_fu_341318_p2.
DSP Report: operator mul_ln703_fu_906_p2 is absorbed into DSP add_ln703_3899_fu_341318_p2.
DSP Report: Generating DSP add_ln703_3911_fu_341428_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_3911_fu_341428_p2 is absorbed into DSP add_ln703_3911_fu_341428_p2.
DSP Report: Generating DSP mult_41_V_reg_187118_reg, operation Mode is: (A2*(B:0x9f))'.
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mult_41_V_reg_187118_reg.
DSP Report: register mult_41_V_reg_187118_reg is absorbed into DSP mult_41_V_reg_187118_reg.
DSP Report: operator mult_41_V_fu_1103_p2 is absorbed into DSP mult_41_V_reg_187118_reg.
DSP Report: Generating DSP mult_111_V_fu_1047_p2, operation Mode is: A2*(B:0x2d).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mult_111_V_fu_1047_p2.
DSP Report: operator mult_111_V_fu_1047_p2 is absorbed into DSP mult_111_V_fu_1047_p2.
DSP Report: Generating DSP add_ln703_3969_fu_341796_p2, operation Mode is: PCIN+A2*(B:0x47).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_3969_fu_341796_p2.
DSP Report: operator add_ln703_3969_fu_341796_p2 is absorbed into DSP add_ln703_3969_fu_341796_p2.
DSP Report: operator mul_ln203_fu_907_p2 is absorbed into DSP add_ln703_3969_fu_341796_p2.
DSP Report: Generating DSP mult_61_V_fu_984_p2, operation Mode is: A2*(B:0xb6).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mult_61_V_fu_984_p2.
DSP Report: operator mult_61_V_fu_984_p2 is absorbed into DSP mult_61_V_fu_984_p2.
DSP Report: Generating DSP add_ln703_3968_fu_341786_p2, operation Mode is: C+A2*(B:0x3ff4c).
DSP Report: register add_ln703_3968_fu_341786_p2 is absorbed into DSP add_ln703_3968_fu_341786_p2.
DSP Report: operator add_ln703_3968_fu_341786_p2 is absorbed into DSP add_ln703_3968_fu_341786_p2.
DSP Report: operator mult_101_V_fu_1188_p2 is absorbed into DSP add_ln703_3968_fu_341786_p2.
DSP Report: Generating DSP add_ln703_4117_fu_344565_p2, operation Mode is: PCIN+A2:B2+C.
DSP Report: register add_ln703_4117_fu_344565_p2 is absorbed into DSP add_ln703_4117_fu_344565_p2.
DSP Report: register add_ln703_4117_fu_344565_p2 is absorbed into DSP add_ln703_4117_fu_344565_p2.
DSP Report: operator add_ln703_4117_fu_344565_p2 is absorbed into DSP add_ln703_4117_fu_344565_p2.
DSP Report: Generating DSP mult_91_V_fu_980_p2, operation Mode is: A2*(B:0x3ff79).
DSP Report: register mult_91_V_fu_980_p2 is absorbed into DSP mult_91_V_fu_980_p2.
DSP Report: operator mult_91_V_fu_980_p2 is absorbed into DSP mult_91_V_fu_980_p2.
DSP Report: Generating DSP add_ln703_3966_reg_346192_reg, operation Mode is: C+A2*(B:0x197).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_3966_reg_346192_reg.
DSP Report: register add_ln703_3966_reg_346192_reg is absorbed into DSP add_ln703_3966_reg_346192_reg.
DSP Report: operator add_ln703_3966_fu_341780_p2 is absorbed into DSP add_ln703_3966_reg_346192_reg.
DSP Report: operator mult_51_V_fu_904_p2 is absorbed into DSP add_ln703_3966_reg_346192_reg.
DSP Report: Generating DSP mult_81_V_fu_954_p2, operation Mode is: A''*(B:0x237).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mult_81_V_fu_954_p2.
DSP Report: register data_8_V_read_2_reg_346060_reg is absorbed into DSP mult_81_V_fu_954_p2.
DSP Report: operator mult_81_V_fu_954_p2 is absorbed into DSP mult_81_V_fu_954_p2.
DSP Report: Generating DSP add_ln703_4117_fu_344565_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4117_fu_344565_p2 is absorbed into DSP add_ln703_4117_fu_344565_p2.
DSP Report: Generating DSP mult_231_V_fu_1226_p2, operation Mode is: A''*(B:0x3fd62).
DSP Report: register mult_231_V_fu_1226_p2 is absorbed into DSP mult_231_V_fu_1226_p2.
DSP Report: register mult_231_V_fu_1226_p2 is absorbed into DSP mult_231_V_fu_1226_p2.
DSP Report: operator mult_231_V_fu_1226_p2 is absorbed into DSP mult_231_V_fu_1226_p2.
DSP Report: Generating DSP mult_271_V_fu_1067_p2, operation Mode is: A''*(B:0x3fd22).
DSP Report: register mult_271_V_fu_1067_p2 is absorbed into DSP mult_271_V_fu_1067_p2.
DSP Report: register mult_271_V_fu_1067_p2 is absorbed into DSP mult_271_V_fu_1067_p2.
DSP Report: operator mult_271_V_fu_1067_p2 is absorbed into DSP mult_271_V_fu_1067_p2.
DSP Report: Generating DSP mult_191_V_fu_1194_p2, operation Mode is: A''*(B:0x3fde2).
DSP Report: register mult_191_V_fu_1194_p2 is absorbed into DSP mult_191_V_fu_1194_p2.
DSP Report: register mult_191_V_fu_1194_p2 is absorbed into DSP mult_191_V_fu_1194_p2.
DSP Report: operator mult_191_V_fu_1194_p2 is absorbed into DSP mult_191_V_fu_1194_p2.
DSP Report: Generating DSP mult_241_V_fu_964_p2, operation Mode is: A''*(B:0x3fb5a).
DSP Report: register mult_241_V_fu_964_p2 is absorbed into DSP mult_241_V_fu_964_p2.
DSP Report: register mult_241_V_fu_964_p2 is absorbed into DSP mult_241_V_fu_964_p2.
DSP Report: operator mult_241_V_fu_964_p2 is absorbed into DSP mult_241_V_fu_964_p2.
DSP Report: Generating DSP mult_222_V_fu_1236_p2, operation Mode is: A''*(B:0xa8).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mult_222_V_fu_1236_p2.
DSP Report: register data_22_V_read_2_reg_345980_reg is absorbed into DSP mult_222_V_fu_1236_p2.
DSP Report: operator mult_222_V_fu_1236_p2 is absorbed into DSP mult_222_V_fu_1236_p2.
DSP Report: Generating DSP add_ln703_4146_fu_344772_p2, operation Mode is: C+A''*(B:0x3ff26).
DSP Report: register add_ln703_4146_fu_344772_p2 is absorbed into DSP add_ln703_4146_fu_344772_p2.
DSP Report: register add_ln703_4146_fu_344772_p2 is absorbed into DSP add_ln703_4146_fu_344772_p2.
DSP Report: operator add_ln703_4146_fu_344772_p2 is absorbed into DSP add_ln703_4146_fu_344772_p2.
DSP Report: operator mult_272_V_fu_1102_p2 is absorbed into DSP add_ln703_4146_fu_344772_p2.
DSP Report: Generating DSP mult_182_V_fu_1243_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mult_182_V_fu_1243_p2 is absorbed into DSP mult_182_V_fu_1243_p2.
DSP Report: register mult_182_V_fu_1243_p2 is absorbed into DSP mult_182_V_fu_1243_p2.
DSP Report: operator mult_182_V_fu_1243_p2 is absorbed into DSP mult_182_V_fu_1243_p2.
DSP Report: Generating DSP mult_312_V_fu_971_p2, operation Mode is: A''*(B:0x17f).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP mult_312_V_fu_971_p2.
DSP Report: register data_31_V_read_2_reg_345885_reg is absorbed into DSP mult_312_V_fu_971_p2.
DSP Report: operator mult_312_V_fu_971_p2 is absorbed into DSP mult_312_V_fu_971_p2.
DSP Report: Generating DSP add_ln703_4145_reg_346412_reg, operation Mode is: PCIN+A''*(B:0x1a6).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_4145_reg_346412_reg.
DSP Report: register data_24_V_read31_reg_345960_reg is absorbed into DSP add_ln703_4145_reg_346412_reg.
DSP Report: register add_ln703_4145_reg_346412_reg is absorbed into DSP add_ln703_4145_reg_346412_reg.
DSP Report: operator add_ln703_4145_fu_344766_p2 is absorbed into DSP add_ln703_4145_reg_346412_reg.
DSP Report: operator mult_242_V_fu_924_p2 is absorbed into DSP add_ln703_4145_reg_346412_reg.
DSP Report: Generating DSP mult_202_V_fu_1189_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mult_202_V_fu_1189_p2 is absorbed into DSP mult_202_V_fu_1189_p2.
DSP Report: register mult_202_V_fu_1189_p2 is absorbed into DSP mult_202_V_fu_1189_p2.
DSP Report: operator mult_202_V_fu_1189_p2 is absorbed into DSP mult_202_V_fu_1189_p2.
DSP Report: Generating DSP mult_292_V_fu_1108_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mult_292_V_fu_1108_p2 is absorbed into DSP mult_292_V_fu_1108_p2.
DSP Report: register mult_292_V_fu_1108_p2 is absorbed into DSP mult_292_V_fu_1108_p2.
DSP Report: operator mult_292_V_fu_1108_p2 is absorbed into DSP mult_292_V_fu_1108_p2.
DSP Report: Generating DSP mult_302_V_fu_930_p2, operation Mode is: A''*(B:0xa3).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mult_302_V_fu_930_p2.
DSP Report: register data_30_V_read_2_reg_345895_reg is absorbed into DSP mult_302_V_fu_930_p2.
DSP Report: operator mult_302_V_fu_930_p2 is absorbed into DSP mult_302_V_fu_930_p2.
DSP Report: Generating DSP add_ln703_4153_fu_344814_p2, operation Mode is: PCIN+A''*(B:0xaa).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_4153_fu_344814_p2.
DSP Report: register data_26_V_read_2_reg_345941_reg is absorbed into DSP add_ln703_4153_fu_344814_p2.
DSP Report: operator add_ln703_4153_fu_344814_p2 is absorbed into DSP add_ln703_4153_fu_344814_p2.
DSP Report: operator mult_262_V_fu_1227_p2 is absorbed into DSP add_ln703_4153_fu_344814_p2.
DSP Report: Generating DSP add_ln703_4153_fu_344814_p2, operation Mode is: PCIN+A''*(B:0xdc).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_4153_fu_344814_p2.
DSP Report: register data_23_V_read_2_reg_345972_reg is absorbed into DSP add_ln703_4153_fu_344814_p2.
DSP Report: operator add_ln703_4153_fu_344814_p2 is absorbed into DSP add_ln703_4153_fu_344814_p2.
DSP Report: operator mult_232_V_fu_931_p2 is absorbed into DSP add_ln703_4153_fu_344814_p2.
DSP Report: Generating DSP add_ln703_4153_fu_344814_p2, operation Mode is: PCIN+A''*(B:0x87).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_4153_fu_344814_p2.
DSP Report: register data_35_V_read_2_reg_345847_reg is absorbed into DSP add_ln703_4153_fu_344814_p2.
DSP Report: operator add_ln703_4153_fu_344814_p2 is absorbed into DSP add_ln703_4153_fu_344814_p2.
DSP Report: operator mult_352_V_fu_1129_p2 is absorbed into DSP add_ln703_4153_fu_344814_p2.
DSP Report: Generating DSP add_ln703_4153_fu_344814_p2, operation Mode is: PCIN+A''*(B:0xe4).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_4153_fu_344814_p2.
DSP Report: register data_32_V_read_2_reg_345875_reg is absorbed into DSP add_ln703_4153_fu_344814_p2.
DSP Report: operator add_ln703_4153_fu_344814_p2 is absorbed into DSP add_ln703_4153_fu_344814_p2.
DSP Report: operator mult_322_V_fu_1156_p2 is absorbed into DSP add_ln703_4153_fu_344814_p2.
DSP Report: Generating DSP mult_162_V_fu_1065_p2, operation Mode is: A2*(B:0x2d).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mult_162_V_fu_1065_p2.
DSP Report: operator mult_162_V_fu_1065_p2 is absorbed into DSP mult_162_V_fu_1065_p2.
DSP Report: Generating DSP add_ln703_4011_reg_346257_reg, operation Mode is: PCIN+A2*(B:0x3a).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_4011_reg_346257_reg.
DSP Report: register add_ln703_4011_reg_346257_reg is absorbed into DSP add_ln703_4011_reg_346257_reg.
DSP Report: operator add_ln703_4011_fu_341990_p2 is absorbed into DSP add_ln703_4011_reg_346257_reg.
DSP Report: operator mult_142_V_fu_926_p2 is absorbed into DSP add_ln703_4011_reg_346257_reg.
DSP Report: Generating DSP mult_102_V_fu_1178_p2, operation Mode is: A2*(B:0xb1).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mult_102_V_fu_1178_p2.
DSP Report: operator mult_102_V_fu_1178_p2 is absorbed into DSP mult_102_V_fu_1178_p2.
DSP Report: Generating DSP mult_72_V_fu_1068_p2, operation Mode is: A2*(B:0x3ffbd).
DSP Report: register mult_72_V_fu_1068_p2 is absorbed into DSP mult_72_V_fu_1068_p2.
DSP Report: operator mult_72_V_fu_1068_p2 is absorbed into DSP mult_72_V_fu_1068_p2.
DSP Report: Generating DSP mult_112_V_fu_1153_p2, operation Mode is: A2*(B:0x3ff97).
DSP Report: register mult_112_V_fu_1153_p2 is absorbed into DSP mult_112_V_fu_1153_p2.
DSP Report: operator mult_112_V_fu_1153_p2 is absorbed into DSP mult_112_V_fu_1153_p2.
DSP Report: Generating DSP add_ln703_4010_reg_346252_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_4010_reg_346252_reg is absorbed into DSP add_ln703_4010_reg_346252_reg.
DSP Report: operator add_ln703_4010_fu_341984_p2 is absorbed into DSP add_ln703_4010_reg_346252_reg.
DSP Report: Generating DSP mult_32_V_fu_928_p2, operation Mode is: A2*(B:0x3fe60).
DSP Report: register mult_32_V_fu_928_p2 is absorbed into DSP mult_32_V_fu_928_p2.
DSP Report: operator mult_32_V_fu_928_p2 is absorbed into DSP mult_32_V_fu_928_p2.
DSP Report: Generating DSP add_ln703_3927_fu_341546_p2, operation Mode is: C'+A2*(B:0x17).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_3927_fu_341546_p2.
DSP Report: register add_ln703_3927_fu_341546_p2 is absorbed into DSP add_ln703_3927_fu_341546_p2.
DSP Report: operator add_ln703_3927_fu_341546_p2 is absorbed into DSP add_ln703_3927_fu_341546_p2.
DSP Report: operator mult_62_V_fu_1055_p2 is absorbed into DSP add_ln703_3927_fu_341546_p2.
DSP Report: Generating DSP add_ln703_3928_fu_341556_p2, operation Mode is: C+A2*(B:0xb3).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_3928_fu_341556_p2.
DSP Report: operator add_ln703_3928_fu_341556_p2 is absorbed into DSP add_ln703_3928_fu_341556_p2.
DSP Report: operator mult_52_V_fu_1013_p2 is absorbed into DSP add_ln703_3928_fu_341556_p2.
DSP Report: Generating DSP mult_22_V_fu_1247_p2, operation Mode is: A2*(B:0x3fe4d).
DSP Report: register mult_22_V_fu_1247_p2 is absorbed into DSP mult_22_V_fu_1247_p2.
DSP Report: operator mult_22_V_fu_1247_p2 is absorbed into DSP mult_22_V_fu_1247_p2.
DSP Report: Generating DSP add_ln703_3900_fu_341328_p2, operation Mode is: (C:0xfffffffffc00)+A2*(B:0xc3).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_3900_fu_341328_p2.
DSP Report: operator add_ln703_3900_fu_341328_p2 is absorbed into DSP add_ln703_3900_fu_341328_p2.
DSP Report: operator mult_2_V_fu_1133_p2 is absorbed into DSP add_ln703_3900_fu_341328_p2.
DSP Report: Generating DSP add_ln703_3913_fu_341444_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3913_fu_341444_p2 is absorbed into DSP add_ln703_3913_fu_341444_p2.
DSP Report: Generating DSP add_ln703_4006_fu_343942_p2, operation Mode is: C'+(A2*(B:0x3ff21))'.
DSP Report: register add_ln703_4006_fu_343942_p2 is absorbed into DSP add_ln703_4006_fu_343942_p2.
DSP Report: register add_ln703_4006_fu_343942_p2 is absorbed into DSP add_ln703_4006_fu_343942_p2.
DSP Report: register mult_92_V_reg_187231_reg is absorbed into DSP add_ln703_4006_fu_343942_p2.
DSP Report: operator mult_92_V_fu_1001_p2 is absorbed into DSP add_ln703_4006_fu_343942_p2.
DSP Report: operator add_ln703_4006_fu_343942_p2 is absorbed into DSP add_ln703_4006_fu_343942_p2.
DSP Report: Generating DSP add_ln703_4007_fu_343952_p2, operation Mode is: C+A''*(B:0x11c).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_4007_fu_343952_p2.
DSP Report: register data_13_V_read_2_reg_346050_reg is absorbed into DSP add_ln703_4007_fu_343952_p2.
DSP Report: operator add_ln703_4007_fu_343952_p2 is absorbed into DSP add_ln703_4007_fu_343952_p2.
DSP Report: operator mult_132_V_fu_946_p2 is absorbed into DSP add_ln703_4007_fu_343952_p2.
DSP Report: Generating DSP mult_122_V_fu_1097_p2, operation Mode is: A''*(B:0x3fe93).
DSP Report: register mult_122_V_fu_1097_p2 is absorbed into DSP mult_122_V_fu_1097_p2.
DSP Report: register mult_122_V_fu_1097_p2 is absorbed into DSP mult_122_V_fu_1097_p2.
DSP Report: operator mult_122_V_fu_1097_p2 is absorbed into DSP mult_122_V_fu_1097_p2.
DSP Report: Generating DSP mult_192_V_fu_1026_p2, operation Mode is: A''*(B:0x123).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mult_192_V_fu_1026_p2.
DSP Report: register data_19_V_read_2_reg_346010_reg is absorbed into DSP mult_192_V_fu_1026_p2.
DSP Report: operator mult_192_V_fu_1026_p2 is absorbed into DSP mult_192_V_fu_1026_p2.
DSP Report: Generating DSP add_ln703_4142_fu_344740_p2, operation Mode is: C+A''*(B:0x3fe3b).
DSP Report: register add_ln703_4142_fu_344740_p2 is absorbed into DSP add_ln703_4142_fu_344740_p2.
DSP Report: register add_ln703_4142_fu_344740_p2 is absorbed into DSP add_ln703_4142_fu_344740_p2.
DSP Report: operator add_ln703_4142_fu_344740_p2 is absorbed into DSP add_ln703_4142_fu_344740_p2.
DSP Report: operator mult_282_V_fu_1161_p2 is absorbed into DSP add_ln703_4142_fu_344740_p2.
DSP Report: Generating DSP mult_252_V_fu_1252_p2, operation Mode is: A''*(B:0x3fdb3).
DSP Report: register mult_252_V_fu_1252_p2 is absorbed into DSP mult_252_V_fu_1252_p2.
DSP Report: register mult_252_V_fu_1252_p2 is absorbed into DSP mult_252_V_fu_1252_p2.
DSP Report: operator mult_252_V_fu_1252_p2 is absorbed into DSP mult_252_V_fu_1252_p2.
DSP Report: Generating DSP mult_172_V_fu_1200_p2, operation Mode is: A''*(B:0x3fd97).
DSP Report: register mult_172_V_fu_1200_p2 is absorbed into DSP mult_172_V_fu_1200_p2.
DSP Report: register mult_172_V_fu_1200_p2 is absorbed into DSP mult_172_V_fu_1200_p2.
DSP Report: operator mult_172_V_fu_1200_p2 is absorbed into DSP mult_172_V_fu_1200_p2.
DSP Report: Generating DSP mult_343_V_fu_977_p2, operation Mode is: A''*(B:0x26).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mult_343_V_fu_977_p2.
DSP Report: register data_34_V_read41_reg_345856_reg is absorbed into DSP mult_343_V_fu_977_p2.
DSP Report: operator mult_343_V_fu_977_p2 is absorbed into DSP mult_343_V_fu_977_p2.
DSP Report: Generating DSP add_ln703_4167_fu_344900_p2, operation Mode is: PCIN+A''*(B:0x39).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_4167_fu_344900_p2.
DSP Report: register data_32_V_read_2_reg_345875_reg is absorbed into DSP add_ln703_4167_fu_344900_p2.
DSP Report: operator add_ln703_4167_fu_344900_p2 is absorbed into DSP add_ln703_4167_fu_344900_p2.
DSP Report: operator mult_323_V_fu_935_p2 is absorbed into DSP add_ln703_4167_fu_344900_p2.
DSP Report: Generating DSP mult_293_V_fu_921_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mult_293_V_fu_921_p2 is absorbed into DSP mult_293_V_fu_921_p2.
DSP Report: register mult_293_V_fu_921_p2 is absorbed into DSP mult_293_V_fu_921_p2.
DSP Report: operator mult_293_V_fu_921_p2 is absorbed into DSP mult_293_V_fu_921_p2.
DSP Report: Generating DSP mult_303_V_fu_953_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mult_303_V_fu_953_p2 is absorbed into DSP mult_303_V_fu_953_p2.
DSP Report: register mult_303_V_fu_953_p2 is absorbed into DSP mult_303_V_fu_953_p2.
DSP Report: operator mult_303_V_fu_953_p2 is absorbed into DSP mult_303_V_fu_953_p2.
DSP Report: Generating DSP mult_263_V_fu_1124_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mult_263_V_fu_1124_p2 is absorbed into DSP mult_263_V_fu_1124_p2.
DSP Report: register mult_263_V_fu_1124_p2 is absorbed into DSP mult_263_V_fu_1124_p2.
DSP Report: operator mult_263_V_fu_1124_p2 is absorbed into DSP mult_263_V_fu_1124_p2.
DSP Report: Generating DSP mult_253_V_fu_1148_p2, operation Mode is: A''*(B:0x14e).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mult_253_V_fu_1148_p2.
DSP Report: register data_25_V_read_2_reg_345951_reg is absorbed into DSP mult_253_V_fu_1148_p2.
DSP Report: operator mult_253_V_fu_1148_p2 is absorbed into DSP mult_253_V_fu_1148_p2.
DSP Report: Generating DSP add_ln703_4160_fu_344866_p2, operation Mode is: C+A''*(B:0x3fe9a).
DSP Report: register add_ln703_4160_fu_344866_p2 is absorbed into DSP add_ln703_4160_fu_344866_p2.
DSP Report: register add_ln703_4160_fu_344866_p2 is absorbed into DSP add_ln703_4160_fu_344866_p2.
DSP Report: operator add_ln703_4160_fu_344866_p2 is absorbed into DSP add_ln703_4160_fu_344866_p2.
DSP Report: operator mult_333_V_fu_1211_p2 is absorbed into DSP add_ln703_4160_fu_344866_p2.
DSP Report: Generating DSP mult_273_V_fu_1051_p2, operation Mode is: A''*(B:0x9f).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mult_273_V_fu_1051_p2.
DSP Report: register data_27_V_read_2_reg_345931_reg is absorbed into DSP mult_273_V_fu_1051_p2.
DSP Report: operator mult_273_V_fu_1051_p2 is absorbed into DSP mult_273_V_fu_1051_p2.
DSP Report: Generating DSP add_ln703_4163_fu_344882_p2, operation Mode is: PCIN+A''*(B:0x17a).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_4163_fu_344882_p2.
DSP Report: register data_31_V_read_2_reg_345885_reg is absorbed into DSP add_ln703_4163_fu_344882_p2.
DSP Report: operator add_ln703_4163_fu_344882_p2 is absorbed into DSP add_ln703_4163_fu_344882_p2.
DSP Report: operator mult_313_V_fu_908_p2 is absorbed into DSP add_ln703_4163_fu_344882_p2.
DSP Report: Generating DSP add_ln703_4163_reg_346432_reg, operation Mode is: PCIN+A''*(B:0x87).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_4163_reg_346432_reg.
DSP Report: register data_35_V_read_2_reg_345847_reg is absorbed into DSP add_ln703_4163_reg_346432_reg.
DSP Report: register add_ln703_4163_reg_346432_reg is absorbed into DSP add_ln703_4163_reg_346432_reg.
DSP Report: operator add_ln703_4163_fu_344882_p2 is absorbed into DSP add_ln703_4163_reg_346432_reg.
DSP Report: operator mult_352_V_fu_1129_p2 is absorbed into DSP add_ln703_4163_reg_346432_reg.
DSP Report: Generating DSP mult_203_V_fu_1214_p2, operation Mode is: A''*(B:0x3ff27).
DSP Report: register mult_203_V_fu_1214_p2 is absorbed into DSP mult_203_V_fu_1214_p2.
DSP Report: register mult_203_V_fu_1214_p2 is absorbed into DSP mult_203_V_fu_1214_p2.
DSP Report: operator mult_203_V_fu_1214_p2 is absorbed into DSP mult_203_V_fu_1214_p2.
DSP Report: Generating DSP mult_233_V_fu_1020_p2, operation Mode is: A''*(B:0x72).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mult_233_V_fu_1020_p2.
DSP Report: register data_23_V_read_2_reg_345972_reg is absorbed into DSP mult_233_V_fu_1020_p2.
DSP Report: operator mult_233_V_fu_1020_p2 is absorbed into DSP mult_233_V_fu_1020_p2.
DSP Report: Generating DSP add_ln703_4064_fu_344199_p2, operation Mode is: PCIN-A'':B''-C'.
DSP Report: register add_ln703_4064_fu_344199_p2 is absorbed into DSP add_ln703_4064_fu_344199_p2.
DSP Report: register add_ln703_4064_fu_344199_p2 is absorbed into DSP add_ln703_4064_fu_344199_p2.
DSP Report: register data_21_V_read_2_reg_345993_reg is absorbed into DSP add_ln703_4064_fu_344199_p2.
DSP Report: register add_ln703_4064_fu_344199_p2 is absorbed into DSP add_ln703_4064_fu_344199_p2.
DSP Report: register add_ln703_4064_fu_344199_p2 is absorbed into DSP add_ln703_4064_fu_344199_p2.
DSP Report: operator add_ln703_4064_fu_344199_p2 is absorbed into DSP add_ln703_4064_fu_344199_p2.
DSP Report: Generating DSP mult_33_V_reg_187096_reg, operation Mode is: (A2*(B:0x3fecb))'.
DSP Report: register mult_33_V_reg_187096_reg is absorbed into DSP mult_33_V_reg_187096_reg.
DSP Report: register mult_33_V_reg_187096_reg is absorbed into DSP mult_33_V_reg_187096_reg.
DSP Report: operator mult_33_V_fu_1197_p2 is absorbed into DSP mult_33_V_reg_187096_reg.
DSP Report: Generating DSP mult_103_V_fu_1179_p2, operation Mode is: A2*(B:0x9b).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mult_103_V_fu_1179_p2.
DSP Report: operator mult_103_V_fu_1179_p2 is absorbed into DSP mult_103_V_fu_1179_p2.
DSP Report: Generating DSP add_ln703_3948_reg_346172_reg, operation Mode is: PCIN+A2*(B:0xbe).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_3948_reg_346172_reg.
DSP Report: register add_ln703_3948_reg_346172_reg is absorbed into DSP add_ln703_3948_reg_346172_reg.
DSP Report: operator add_ln703_3948_fu_341688_p2 is absorbed into DSP add_ln703_3948_reg_346172_reg.
DSP Report: operator mult_63_V_fu_1096_p2 is absorbed into DSP add_ln703_3948_reg_346172_reg.
DSP Report: Generating DSP add_ln703_3951_fu_341700_p2, operation Mode is: C'+A2*(B:0x3ffd9).
DSP Report: register add_ln703_3951_fu_341700_p2 is absorbed into DSP add_ln703_3951_fu_341700_p2.
DSP Report: register add_ln703_3951_fu_341700_p2 is absorbed into DSP add_ln703_3951_fu_341700_p2.
DSP Report: operator add_ln703_3951_fu_341700_p2 is absorbed into DSP add_ln703_3951_fu_341700_p2.
DSP Report: operator mult_73_V_fu_1233_p2 is absorbed into DSP add_ln703_3951_fu_341700_p2.
DSP Report: Generating DSP mult_53_V_fu_952_p2, operation Mode is: A2*(B:0x3ff8e).
DSP Report: register mult_53_V_fu_952_p2 is absorbed into DSP mult_53_V_fu_952_p2.
DSP Report: operator mult_53_V_fu_952_p2 is absorbed into DSP mult_53_V_fu_952_p2.
DSP Report: Generating DSP mult_43_V_fu_1093_p2, operation Mode is: A2*(B:0x73).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mult_43_V_fu_1093_p2.
DSP Report: operator mult_43_V_fu_1093_p2 is absorbed into DSP mult_43_V_fu_1093_p2.
DSP Report: Generating DSP add_ln703_3909_fu_341406_p2, operation Mode is: C+A2*(B:0x52).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_3909_fu_341406_p2.
DSP Report: operator add_ln703_3909_fu_341406_p2 is absorbed into DSP add_ln703_3909_fu_341406_p2.
DSP Report: operator mult_13_V_fu_1126_p2 is absorbed into DSP add_ln703_3909_fu_341406_p2.
DSP Report: Generating DSP add_ln703_3914_reg_346132_reg, operation Mode is: PCIN+A2*(B:0x3fe7d).
DSP Report: register add_ln703_3914_reg_346132_reg is absorbed into DSP add_ln703_3914_reg_346132_reg.
DSP Report: register add_ln703_3914_reg_346132_reg is absorbed into DSP add_ln703_3914_reg_346132_reg.
DSP Report: operator add_ln703_3914_fu_341454_p2 is absorbed into DSP add_ln703_3914_reg_346132_reg.
DSP Report: operator mult_23_V_fu_1113_p2 is absorbed into DSP add_ln703_3914_reg_346132_reg.
DSP Report: Generating DSP add_ln703_4016_fu_344020_p2, operation Mode is: C'+A''*(B:0x158).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_4016_fu_344020_p2.
DSP Report: register zext_ln703_187_reg_346082_reg is absorbed into DSP add_ln703_4016_fu_344020_p2.
DSP Report: register add_ln703_4016_fu_344020_p2 is absorbed into DSP add_ln703_4016_fu_344020_p2.
DSP Report: operator add_ln703_4016_fu_344020_p2 is absorbed into DSP add_ln703_4016_fu_344020_p2.
DSP Report: operator mult_123_V_fu_990_p2 is absorbed into DSP add_ln703_4016_fu_344020_p2.
DSP Report: Generating DSP mult_153_V_fu_1149_p2, operation Mode is: A2*(B:0x3b).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mult_153_V_fu_1149_p2.
DSP Report: operator mult_153_V_fu_1149_p2 is absorbed into DSP mult_153_V_fu_1149_p2.
DSP Report: Generating DSP add_ln703_4019_fu_342006_p2, operation Mode is: PCIN+A2*(B:0x3d).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_4019_fu_342006_p2.
DSP Report: operator add_ln703_4019_fu_342006_p2 is absorbed into DSP add_ln703_4019_fu_342006_p2.
DSP Report: operator mult_173_V_fu_1048_p2 is absorbed into DSP add_ln703_4019_fu_342006_p2.
DSP Report: Generating DSP mult_163_V_fu_1146_p2, operation Mode is: A2*(B:0xc8).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mult_163_V_fu_1146_p2.
DSP Report: operator mult_163_V_fu_1146_p2 is absorbed into DSP mult_163_V_fu_1146_p2.
DSP Report: Generating DSP add_ln703_4018_fu_341996_p2, operation Mode is: C+A2*(B:0x3ff3f).
DSP Report: register add_ln703_4018_fu_341996_p2 is absorbed into DSP add_ln703_4018_fu_341996_p2.
DSP Report: operator add_ln703_4018_fu_341996_p2 is absorbed into DSP add_ln703_4018_fu_341996_p2.
DSP Report: operator mult_143_V_fu_1017_p2 is absorbed into DSP add_ln703_4018_fu_341996_p2.
DSP Report: Generating DSP mult_113_V_fu_967_p2, operation Mode is: A''*(B:0x3fef1).
DSP Report: register mult_113_V_fu_967_p2 is absorbed into DSP mult_113_V_fu_967_p2.
DSP Report: register mult_113_V_fu_967_p2 is absorbed into DSP mult_113_V_fu_967_p2.
DSP Report: operator mult_113_V_fu_967_p2 is absorbed into DSP mult_113_V_fu_967_p2.
DSP Report: Generating DSP mult_223_V_fu_996_p2, operation Mode is: A''*(B:0x3fee9).
DSP Report: register mult_223_V_fu_996_p2 is absorbed into DSP mult_223_V_fu_996_p2.
DSP Report: register mult_223_V_fu_996_p2 is absorbed into DSP mult_223_V_fu_996_p2.
DSP Report: operator mult_223_V_fu_996_p2 is absorbed into DSP mult_223_V_fu_996_p2.
DSP Report: Generating DSP add_ln703_4061_fu_344173_p2, operation Mode is: C+A''*(B:0x3fdcb).
DSP Report: register add_ln703_4061_fu_344173_p2 is absorbed into DSP add_ln703_4061_fu_344173_p2.
DSP Report: register add_ln703_4061_fu_344173_p2 is absorbed into DSP add_ln703_4061_fu_344173_p2.
DSP Report: operator add_ln703_4061_fu_344173_p2 is absorbed into DSP add_ln703_4061_fu_344173_p2.
DSP Report: operator mult_183_V_fu_955_p2 is absorbed into DSP add_ln703_4061_fu_344173_p2.
DSP Report: Generating DSP mult_164_V_fu_1164_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mult_164_V_fu_1164_p2 is absorbed into DSP mult_164_V_fu_1164_p2.
DSP Report: register mult_164_V_fu_1164_p2 is absorbed into DSP mult_164_V_fu_1164_p2.
DSP Report: operator mult_164_V_fu_1164_p2 is absorbed into DSP mult_164_V_fu_1164_p2.
DSP Report: Generating DSP mult_174_V_fu_905_p2, operation Mode is: A''*(B:0x6b).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mult_174_V_fu_905_p2.
DSP Report: register data_17_V_read_2_reg_346027_reg is absorbed into DSP mult_174_V_fu_905_p2.
DSP Report: operator mult_174_V_fu_905_p2 is absorbed into DSP mult_174_V_fu_905_p2.
DSP Report: Generating DSP add_ln703_4086_fu_344387_p2, operation Mode is: PCIN+A''*(B:0x26).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_4086_fu_344387_p2.
DSP Report: register data_20_V_read_2_reg_346002_reg is absorbed into DSP add_ln703_4086_fu_344387_p2.
DSP Report: operator add_ln703_4086_fu_344387_p2 is absorbed into DSP add_ln703_4086_fu_344387_p2.
DSP Report: operator mult_204_V_fu_1114_p2 is absorbed into DSP add_ln703_4086_fu_344387_p2.
DSP Report: Generating DSP mult_234_V_fu_1106_p2, operation Mode is: A''*(B:0x3ff55).
DSP Report: register mult_234_V_fu_1106_p2 is absorbed into DSP mult_234_V_fu_1106_p2.
DSP Report: register mult_234_V_fu_1106_p2 is absorbed into DSP mult_234_V_fu_1106_p2.
DSP Report: operator mult_234_V_fu_1106_p2 is absorbed into DSP mult_234_V_fu_1106_p2.
DSP Report: Generating DSP mult_244_V_fu_1204_p2, operation Mode is: A''*(B:0xad).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mult_244_V_fu_1204_p2.
DSP Report: register data_24_V_read31_reg_345960_reg is absorbed into DSP mult_244_V_fu_1204_p2.
DSP Report: operator mult_244_V_fu_1204_p2 is absorbed into DSP mult_244_V_fu_1204_p2.
DSP Report: Generating DSP add_ln703_4083_fu_344361_p2, operation Mode is: PCIN+A''*(B:0xe8).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_4083_fu_344361_p2.
DSP Report: register data_27_V_read_2_reg_345931_reg is absorbed into DSP add_ln703_4083_fu_344361_p2.
DSP Report: operator add_ln703_4083_fu_344361_p2 is absorbed into DSP add_ln703_4083_fu_344361_p2.
DSP Report: operator mult_274_V_fu_957_p2 is absorbed into DSP add_ln703_4083_fu_344361_p2.
DSP Report: Generating DSP mult_264_V_fu_959_p2, operation Mode is: A''*(B:0x3ff1d).
DSP Report: register mult_264_V_fu_959_p2 is absorbed into DSP mult_264_V_fu_959_p2.
DSP Report: register mult_264_V_fu_959_p2 is absorbed into DSP mult_264_V_fu_959_p2.
DSP Report: operator mult_264_V_fu_959_p2 is absorbed into DSP mult_264_V_fu_959_p2.
DSP Report: Generating DSP mult_334_V_fu_1140_p2, operation Mode is: A''*(B:0x211).
DSP Report: register data_33_V_read_2_reg_345866_reg is absorbed into DSP mult_334_V_fu_1140_p2.
DSP Report: register data_33_V_read_2_reg_345866_pp0_iter1_reg_reg is absorbed into DSP mult_334_V_fu_1140_p2.
DSP Report: operator mult_334_V_fu_1140_p2 is absorbed into DSP mult_334_V_fu_1140_p2.
DSP Report: Generating DSP add_ln703_4171_fu_345666_p2, operation Mode is: C+A''*(B:0x3fd61).
DSP Report: register add_ln703_4171_fu_345666_p2 is absorbed into DSP add_ln703_4171_fu_345666_p2.
DSP Report: register add_ln703_4171_fu_345666_p2 is absorbed into DSP add_ln703_4171_fu_345666_p2.
DSP Report: operator add_ln703_4171_fu_345666_p2 is absorbed into DSP add_ln703_4171_fu_345666_p2.
DSP Report: operator mult_324_V_fu_974_p2 is absorbed into DSP add_ln703_4171_fu_345666_p2.
DSP Report: Generating DSP mult_344_V_fu_1099_p2, operation Mode is: A''*(B:0x3fe82).
DSP Report: register mult_344_V_fu_1099_p2 is absorbed into DSP mult_344_V_fu_1099_p2.
DSP Report: register mult_344_V_fu_1099_p2 is absorbed into DSP mult_344_V_fu_1099_p2.
DSP Report: operator mult_344_V_fu_1099_p2 is absorbed into DSP mult_344_V_fu_1099_p2.
DSP Report: Generating DSP add_ln703_4174_fu_344922_p2, operation Mode is: C+A''*(B:0x49).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_4174_fu_344922_p2.
DSP Report: register data_35_V_read_2_reg_345847_reg is absorbed into DSP add_ln703_4174_fu_344922_p2.
DSP Report: operator add_ln703_4174_fu_344922_p2 is absorbed into DSP add_ln703_4174_fu_344922_p2.
DSP Report: operator mult_354_V_fu_1151_p2 is absorbed into DSP add_ln703_4174_fu_344922_p2.
DSP Report: Generating DSP mult_314_V_fu_938_p2, operation Mode is: A''*(B:0x3ff2d).
DSP Report: register mult_314_V_fu_938_p2 is absorbed into DSP mult_314_V_fu_938_p2.
DSP Report: register mult_314_V_fu_938_p2 is absorbed into DSP mult_314_V_fu_938_p2.
DSP Report: operator mult_314_V_fu_938_p2 is absorbed into DSP mult_314_V_fu_938_p2.
DSP Report: Generating DSP mult_214_V_fu_1101_p2, operation Mode is: A''*(B:0x3ff4d).
DSP Report: register mult_214_V_fu_1101_p2 is absorbed into DSP mult_214_V_fu_1101_p2.
DSP Report: register mult_214_V_fu_1101_p2 is absorbed into DSP mult_214_V_fu_1101_p2.
DSP Report: operator mult_214_V_fu_1101_p2 is absorbed into DSP mult_214_V_fu_1101_p2.
DSP Report: Generating DSP add_ln703_4078_fu_344319_p2, operation Mode is: C+A''*(B:0x1bb).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_4078_fu_344319_p2.
DSP Report: register data_28_V_read_2_reg_345921_reg is absorbed into DSP add_ln703_4078_fu_344319_p2.
DSP Report: operator add_ln703_4078_fu_344319_p2 is absorbed into DSP add_ln703_4078_fu_344319_p2.
DSP Report: operator mult_284_V_fu_968_p2 is absorbed into DSP add_ln703_4078_fu_344319_p2.
DSP Report: Generating DSP mult_194_V_fu_1241_p2, operation Mode is: A''*(B:0x11e).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mult_194_V_fu_1241_p2.
DSP Report: register data_19_V_read_2_reg_346010_reg is absorbed into DSP mult_194_V_fu_1241_p2.
DSP Report: operator mult_194_V_fu_1241_p2 is absorbed into DSP mult_194_V_fu_1241_p2.
DSP Report: Generating DSP add_ln703_4077_fu_344309_p2, operation Mode is: PCIN+(A:0x137)*B''.
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_4077_fu_344309_p2.
DSP Report: register data_18_V_read_2_reg_346019_reg is absorbed into DSP add_ln703_4077_fu_344309_p2.
DSP Report: operator add_ln703_4077_fu_344309_p2 is absorbed into DSP add_ln703_4077_fu_344309_p2.
DSP Report: operator mult_184_V_fu_1049_p2 is absorbed into DSP add_ln703_4077_fu_344309_p2.
DSP Report: Generating DSP mult_64_V_fu_1000_p2, operation Mode is: A2*(B:0x3ffa3).
DSP Report: register mult_64_V_fu_1000_p2 is absorbed into DSP mult_64_V_fu_1000_p2.
DSP Report: operator mult_64_V_fu_1000_p2 is absorbed into DSP mult_64_V_fu_1000_p2.
DSP Report: Generating DSP mult_74_V_fu_1014_p2, operation Mode is: A2*(B:0x3ffa9).
DSP Report: register mult_74_V_fu_1014_p2 is absorbed into DSP mult_74_V_fu_1014_p2.
DSP Report: operator mult_74_V_fu_1014_p2 is absorbed into DSP mult_74_V_fu_1014_p2.
DSP Report: Generating DSP mult_44_V_fu_1134_p2, operation Mode is: A2*(B:0x3ff93).
DSP Report: register mult_44_V_fu_1134_p2 is absorbed into DSP mult_44_V_fu_1134_p2.
DSP Report: operator mult_44_V_fu_1134_p2 is absorbed into DSP mult_44_V_fu_1134_p2.
DSP Report: Generating DSP add_ln703_3941_fu_341646_p2, operation Mode is: C+A2*(B:0x8f).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_3941_fu_341646_p2.
DSP Report: operator add_ln703_3941_fu_341646_p2 is absorbed into DSP add_ln703_3941_fu_341646_p2.
DSP Report: operator mult_34_V_fu_988_p2 is absorbed into DSP add_ln703_3941_fu_341646_p2.
DSP Report: Generating DSP add_ln703_3902_fu_341348_p2, operation Mode is: (C:0xffffffff9c00)+A2*(B:0xbd).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_3902_fu_341348_p2.
DSP Report: operator add_ln703_3902_fu_341348_p2 is absorbed into DSP add_ln703_3902_fu_341348_p2.
DSP Report: operator mult_4_V_fu_1223_p2 is absorbed into DSP add_ln703_3902_fu_341348_p2.
DSP Report: Generating DSP add_ln703_3939_fu_341630_p2, operation Mode is: PCIN+A2*(B:0xf9).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_3939_fu_341630_p2.
DSP Report: operator add_ln703_3939_fu_341630_p2 is absorbed into DSP add_ln703_3939_fu_341630_p2.
DSP Report: operator mult_24_V_fu_1004_p2 is absorbed into DSP add_ln703_3939_fu_341630_p2.
DSP Report: Generating DSP add_ln703_3938_fu_341620_p2, operation Mode is: C+A2*(B:0x165).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_3938_fu_341620_p2.
DSP Report: operator add_ln703_3938_fu_341620_p2 is absorbed into DSP add_ln703_3938_fu_341620_p2.
DSP Report: operator mult_14_V_fu_1087_p2 is absorbed into DSP add_ln703_3938_fu_341620_p2.
DSP Report: Generating DSP mult_104_V_fu_920_p2, operation Mode is: A2*(B:0x3ff2b).
DSP Report: register mult_104_V_fu_920_p2 is absorbed into DSP mult_104_V_fu_920_p2.
DSP Report: operator mult_104_V_fu_920_p2 is absorbed into DSP mult_104_V_fu_920_p2.
DSP Report: Generating DSP add_ln703_3982_reg_346217_reg, operation Mode is: C+A2*(B:0x168).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_3982_reg_346217_reg.
DSP Report: register add_ln703_3982_reg_346217_reg is absorbed into DSP add_ln703_3982_reg_346217_reg.
DSP Report: operator add_ln703_3982_fu_341870_p2 is absorbed into DSP add_ln703_3982_reg_346217_reg.
DSP Report: operator mult_84_V_fu_1216_p2 is absorbed into DSP add_ln703_3982_reg_346217_reg.
DSP Report: Generating DSP add_ln703_3985_fu_341886_p2, operation Mode is: C+A2*(B:0x3ff8e).
DSP Report: register add_ln703_3985_fu_341886_p2 is absorbed into DSP add_ln703_3985_fu_341886_p2.
DSP Report: operator add_ln703_3985_fu_341886_p2 is absorbed into DSP add_ln703_3985_fu_341886_p2.
DSP Report: operator mult_114_V_fu_1244_p2 is absorbed into DSP add_ln703_3985_fu_341886_p2.
DSP Report: Generating DSP mult_144_V_fu_1166_p2, operation Mode is: A2*(B:0xca).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mult_144_V_fu_1166_p2.
DSP Report: operator mult_144_V_fu_1166_p2 is absorbed into DSP mult_144_V_fu_1166_p2.
DSP Report: Generating DSP add_ln703_3984_fu_341876_p2, operation Mode is: C+A2*(B:0x3ff67).
DSP Report: register add_ln703_3984_fu_341876_p2 is absorbed into DSP add_ln703_3984_fu_341876_p2.
DSP Report: operator add_ln703_3984_fu_341876_p2 is absorbed into DSP add_ln703_3984_fu_341876_p2.
DSP Report: operator mult_124_V_fu_1167_p2 is absorbed into DSP add_ln703_3984_fu_341876_p2.
DSP Report: Generating DSP mult_94_V_fu_1139_p2, operation Mode is: A''*(B:0x3fe3c).
DSP Report: register mult_94_V_fu_1139_p2 is absorbed into DSP mult_94_V_fu_1139_p2.
DSP Report: register mult_94_V_fu_1139_p2 is absorbed into DSP mult_94_V_fu_1139_p2.
DSP Report: operator mult_94_V_fu_1139_p2 is absorbed into DSP mult_94_V_fu_1139_p2.
DSP Report: Generating DSP mult_254_V_fu_1044_p2, operation Mode is: A''*(B:0x3fef7).
DSP Report: register mult_254_V_fu_1044_p2 is absorbed into DSP mult_254_V_fu_1044_p2.
DSP Report: register mult_254_V_fu_1044_p2 is absorbed into DSP mult_254_V_fu_1044_p2.
DSP Report: operator mult_254_V_fu_1044_p2 is absorbed into DSP mult_254_V_fu_1044_p2.
DSP Report: Generating DSP add_ln703_4075_fu_344293_p2, operation Mode is: C+A''*(B:0x3fd79).
DSP Report: register add_ln703_4075_fu_344293_p2 is absorbed into DSP add_ln703_4075_fu_344293_p2.
DSP Report: register add_ln703_4075_fu_344293_p2 is absorbed into DSP add_ln703_4075_fu_344293_p2.
DSP Report: operator add_ln703_4075_fu_344293_p2 is absorbed into DSP add_ln703_4075_fu_344293_p2.
DSP Report: operator mult_154_V_fu_1127_p2 is absorbed into DSP add_ln703_4075_fu_344293_p2.
DSP Report: Generating DSP add_ln703_4181_fu_344966_p2, operation Mode is: C'+A''*(B:0x3ff73).
DSP Report: register add_ln703_4181_fu_344966_p2 is absorbed into DSP add_ln703_4181_fu_344966_p2.
DSP Report: register add_ln703_4181_fu_344966_p2 is absorbed into DSP add_ln703_4181_fu_344966_p2.
DSP Report: register add_ln703_4181_fu_344966_p2 is absorbed into DSP add_ln703_4181_fu_344966_p2.
DSP Report: operator add_ln703_4181_fu_344966_p2 is absorbed into DSP add_ln703_4181_fu_344966_p2.
DSP Report: operator mult_245_V_fu_1237_p2 is absorbed into DSP add_ln703_4181_fu_344966_p2.
DSP Report: Generating DSP mult_215_V_fu_1125_p2, operation Mode is: A''*(B:0x3ff26).
DSP Report: register mult_215_V_fu_1125_p2 is absorbed into DSP mult_215_V_fu_1125_p2.
DSP Report: register mult_215_V_fu_1125_p2 is absorbed into DSP mult_215_V_fu_1125_p2.
DSP Report: operator mult_215_V_fu_1125_p2 is absorbed into DSP mult_215_V_fu_1125_p2.
DSP Report: Generating DSP mult_265_V_fu_999_p2, operation Mode is: A''*(B:0x66).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mult_265_V_fu_999_p2.
DSP Report: register data_26_V_read_2_reg_345941_reg is absorbed into DSP mult_265_V_fu_999_p2.
DSP Report: operator mult_265_V_fu_999_p2 is absorbed into DSP mult_265_V_fu_999_p2.
DSP Report: Generating DSP add_ln703_4189_fu_345024_p2, operation Mode is: PCIN+A''*(B:0x54).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_4189_fu_345024_p2.
DSP Report: register data_23_V_read_2_reg_345972_reg is absorbed into DSP add_ln703_4189_fu_345024_p2.
DSP Report: operator add_ln703_4189_fu_345024_p2 is absorbed into DSP add_ln703_4189_fu_345024_p2.
DSP Report: operator mult_235_V_fu_1224_p2 is absorbed into DSP add_ln703_4189_fu_345024_p2.
DSP Report: Generating DSP mult_205_V_fu_1043_p2, operation Mode is: A''*(B:0x66).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mult_205_V_fu_1043_p2.
DSP Report: register zext_ln703_282_reg_346116_reg is absorbed into DSP mult_205_V_fu_1043_p2.
DSP Report: operator mult_205_V_fu_1043_p2 is absorbed into DSP mult_205_V_fu_1043_p2.
DSP Report: Generating DSP add_ln703_4187_fu_345008_p2, operation Mode is: PCIN+A''*(B:0x8e).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_4187_fu_345008_p2.
DSP Report: register data_34_V_read41_reg_345856_reg is absorbed into DSP add_ln703_4187_fu_345008_p2.
DSP Report: operator add_ln703_4187_fu_345008_p2 is absorbed into DSP add_ln703_4187_fu_345008_p2.
DSP Report: operator mult_345_V_fu_1176_p2 is absorbed into DSP add_ln703_4187_fu_345008_p2.
DSP Report: Generating DSP add_ln703_4187_fu_345008_p2, operation Mode is: PCIN+A''*(B:0xb9).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_4187_fu_345008_p2.
DSP Report: register data_35_V_read_2_reg_345847_reg is absorbed into DSP add_ln703_4187_fu_345008_p2.
DSP Report: operator add_ln703_4187_fu_345008_p2 is absorbed into DSP add_ln703_4187_fu_345008_p2.
DSP Report: operator mult_355_V_fu_1173_p2 is absorbed into DSP add_ln703_4187_fu_345008_p2.
DSP Report: Generating DSP mult_255_V_fu_1091_p2, operation Mode is: A''*(B:0xa8).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mult_255_V_fu_1091_p2.
DSP Report: register data_25_V_read_2_reg_345951_reg is absorbed into DSP mult_255_V_fu_1091_p2.
DSP Report: operator mult_255_V_fu_1091_p2 is absorbed into DSP mult_255_V_fu_1091_p2.
DSP Report: Generating DSP add_ln703_4185_fu_344992_p2, operation Mode is: C+A''*(B:0x3ff1d).
DSP Report: register add_ln703_4185_fu_344992_p2 is absorbed into DSP add_ln703_4185_fu_344992_p2.
DSP Report: register add_ln703_4185_fu_344992_p2 is absorbed into DSP add_ln703_4185_fu_344992_p2.
DSP Report: operator add_ln703_4185_fu_344992_p2 is absorbed into DSP add_ln703_4185_fu_344992_p2.
DSP Report: operator mult_335_V_fu_1109_p2 is absorbed into DSP add_ln703_4185_fu_344992_p2.
DSP Report: Generating DSP mult_195_V_fu_1138_p2, operation Mode is: A''*(B:0x3fd79).
DSP Report: register mult_195_V_fu_1138_p2 is absorbed into DSP mult_195_V_fu_1138_p2.
DSP Report: register mult_195_V_fu_1138_p2 is absorbed into DSP mult_195_V_fu_1138_p2.
DSP Report: operator mult_195_V_fu_1138_p2 is absorbed into DSP mult_195_V_fu_1138_p2.
DSP Report: Generating DSP mult_315_V_fu_1085_p2, operation Mode is: A''*(B:0x3fd21).
DSP Report: register mult_315_V_fu_1085_p2 is absorbed into DSP mult_315_V_fu_1085_p2.
DSP Report: register mult_315_V_fu_1085_p2 is absorbed into DSP mult_315_V_fu_1085_p2.
DSP Report: operator mult_315_V_fu_1085_p2 is absorbed into DSP mult_315_V_fu_1085_p2.
DSP Report: Generating DSP mult_55_V_fu_1228_p2, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register mult_55_V_fu_1228_p2 is absorbed into DSP mult_55_V_fu_1228_p2.
DSP Report: operator mult_55_V_fu_1228_p2 is absorbed into DSP mult_55_V_fu_1228_p2.
DSP Report: Generating DSP mult_175_V_fu_1089_p2, operation Mode is: A2*(B:0x2b).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mult_175_V_fu_1089_p2.
DSP Report: operator mult_175_V_fu_1089_p2 is absorbed into DSP mult_175_V_fu_1089_p2.
DSP Report: Generating DSP add_ln703_4033_fu_342088_p2, operation Mode is: PCIN+A2*(B:0x37).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_4033_fu_342088_p2.
DSP Report: operator add_ln703_4033_fu_342088_p2 is absorbed into DSP add_ln703_4033_fu_342088_p2.
DSP Report: operator mult_165_V_fu_1050_p2 is absorbed into DSP add_ln703_4033_fu_342088_p2.
DSP Report: Generating DSP mult_75_V_fu_1015_p2, operation Mode is: A2*(B:0x32).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mult_75_V_fu_1015_p2.
DSP Report: operator mult_75_V_fu_1015_p2 is absorbed into DSP mult_75_V_fu_1015_p2.
DSP Report: Generating DSP add_ln703_4032_fu_342082_p2, operation Mode is: PCIN+A2*(B:0x58).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_4032_fu_342082_p2.
DSP Report: operator add_ln703_4032_fu_342082_p2 is absorbed into DSP add_ln703_4032_fu_342082_p2.
DSP Report: operator mult_45_V_fu_1002_p2 is absorbed into DSP add_ln703_4032_fu_342082_p2.
DSP Report: Generating DSP add_ln703_4032_fu_342082_p2, operation Mode is: PCIN+A2*(B:0xb4).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_4032_fu_342082_p2.
DSP Report: operator add_ln703_4032_fu_342082_p2 is absorbed into DSP add_ln703_4032_fu_342082_p2.
DSP Report: operator mult_35_V_fu_1119_p2 is absorbed into DSP add_ln703_4032_fu_342082_p2.
DSP Report: Generating DSP add_ln703_4032_reg_346282_reg, operation Mode is: PCIN+A2*(B:0x55).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_4032_reg_346282_reg.
DSP Report: register add_ln703_4032_reg_346282_reg is absorbed into DSP add_ln703_4032_reg_346282_reg.
DSP Report: operator add_ln703_4032_fu_342082_p2 is absorbed into DSP add_ln703_4032_reg_346282_reg.
DSP Report: operator mult_105_V_fu_1036_p2 is absorbed into DSP add_ln703_4032_reg_346282_reg.
DSP Report: Generating DSP mult_25_V_fu_925_p2, operation Mode is: A2*(B:0xd2).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mult_25_V_fu_925_p2.
DSP Report: operator mult_25_V_fu_925_p2 is absorbed into DSP mult_25_V_fu_925_p2.
DSP Report: Generating DSP add_ln703_4026_fu_342050_p2, operation Mode is: C+A2*(B:0x3ff49).
DSP Report: register add_ln703_4026_fu_342050_p2 is absorbed into DSP add_ln703_4026_fu_342050_p2.
DSP Report: operator add_ln703_4026_fu_342050_p2 is absorbed into DSP add_ln703_4026_fu_342050_p2.
DSP Report: operator mult_135_V_fu_1183_p2 is absorbed into DSP add_ln703_4026_fu_342050_p2.
DSP Report: Generating DSP add_ln703_4027_reg_346277_reg, operation Mode is: C+A2*(B:0x12a).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_4027_reg_346277_reg.
DSP Report: register add_ln703_4027_reg_346277_reg is absorbed into DSP add_ln703_4027_reg_346277_reg.
DSP Report: operator add_ln703_4027_fu_342060_p2 is absorbed into DSP add_ln703_4027_reg_346277_reg.
DSP Report: operator mult_155_V_fu_1070_p2 is absorbed into DSP add_ln703_4027_reg_346277_reg.
DSP Report: Generating DSP mult_145_V_fu_927_p2, operation Mode is: A2*(B:0x121).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mult_145_V_fu_927_p2.
DSP Report: operator mult_145_V_fu_927_p2 is absorbed into DSP mult_145_V_fu_927_p2.
DSP Report: Generating DSP add_ln703_4025_reg_346272_reg, operation Mode is: PCIN+A2*(B:0x185).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_4025_reg_346272_reg.
DSP Report: register add_ln703_4025_reg_346272_reg is absorbed into DSP add_ln703_4025_reg_346272_reg.
DSP Report: operator add_ln703_4025_fu_342044_p2 is absorbed into DSP add_ln703_4025_reg_346272_reg.
DSP Report: operator mult_125_V_fu_1008_p2 is absorbed into DSP add_ln703_4025_reg_346272_reg.
DSP Report: Generating DSP mult_95_V_fu_912_p2, operation Mode is: A2*(B:0x130).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mult_95_V_fu_912_p2.
DSP Report: operator mult_95_V_fu_912_p2 is absorbed into DSP mult_95_V_fu_912_p2.
DSP Report: Generating DSP add_ln703_4023_fu_342028_p2, operation Mode is: C+A2*(B:0x3fe52).
DSP Report: register add_ln703_4023_fu_342028_p2 is absorbed into DSP add_ln703_4023_fu_342028_p2.
DSP Report: operator add_ln703_4023_fu_342028_p2 is absorbed into DSP add_ln703_4023_fu_342028_p2.
DSP Report: operator mult_85_V_fu_997_p2 is absorbed into DSP add_ln703_4023_fu_342028_p2.
DSP Report: Generating DSP add_ln703_3903_fu_341358_p2, operation Mode is: (C:0xffffffff9800)+A2*(B:0x3fcd1).
DSP Report: register add_ln703_3903_fu_341358_p2 is absorbed into DSP add_ln703_3903_fu_341358_p2.
DSP Report: operator add_ln703_3903_fu_341358_p2 is absorbed into DSP add_ln703_3903_fu_341358_p2.
DSP Report: operator mult_5_V_fu_937_p2 is absorbed into DSP add_ln703_3903_fu_341358_p2.
DSP Report: Generating DSP mult_185_V_fu_1144_p2, operation Mode is: A''*(B:0x3fd3a).
DSP Report: register mult_185_V_fu_1144_p2 is absorbed into DSP mult_185_V_fu_1144_p2.
DSP Report: register mult_185_V_fu_1144_p2 is absorbed into DSP mult_185_V_fu_1144_p2.
DSP Report: operator mult_185_V_fu_1144_p2 is absorbed into DSP mult_185_V_fu_1144_p2.
DSP Report: Generating DSP mult_256_V_fu_1024_p2, operation Mode is: A''*(B:0x119).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mult_256_V_fu_1024_p2.
DSP Report: register data_25_V_read_2_reg_345951_reg is absorbed into DSP mult_256_V_fu_1024_p2.
DSP Report: operator mult_256_V_fu_1024_p2 is absorbed into DSP mult_256_V_fu_1024_p2.
DSP Report: Generating DSP add_ln703_4200_fu_345108_p2, operation Mode is: PCIN+A''*(B:0x13e).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_4200_fu_345108_p2.
DSP Report: register data_21_V_read_2_reg_345993_reg is absorbed into DSP add_ln703_4200_fu_345108_p2.
DSP Report: operator add_ln703_4200_fu_345108_p2 is absorbed into DSP add_ln703_4200_fu_345108_p2.
DSP Report: operator mult_216_V_fu_1255_p2 is absorbed into DSP add_ln703_4200_fu_345108_p2.
DSP Report: Generating DSP mult_356_V_fu_1077_p2, operation Mode is: A''*(B:0x3fe68).
DSP Report: register mult_356_V_fu_1077_p2 is absorbed into DSP mult_356_V_fu_1077_p2.
DSP Report: register mult_356_V_fu_1077_p2 is absorbed into DSP mult_356_V_fu_1077_p2.
DSP Report: operator mult_356_V_fu_1077_p2 is absorbed into DSP mult_356_V_fu_1077_p2.
DSP Report: Generating DSP mult_176_V_fu_1028_p2, operation Mode is: A''*(B:0x3fe09).
DSP Report: register mult_176_V_fu_1028_p2 is absorbed into DSP mult_176_V_fu_1028_p2.
DSP Report: register mult_176_V_fu_1028_p2 is absorbed into DSP mult_176_V_fu_1028_p2.
DSP Report: operator mult_176_V_fu_1028_p2 is absorbed into DSP mult_176_V_fu_1028_p2.
DSP Report: Generating DSP mult_316_V_fu_923_p2, operation Mode is: A''*(B:0x3fee7).
DSP Report: register mult_316_V_fu_923_p2 is absorbed into DSP mult_316_V_fu_923_p2.
DSP Report: register mult_316_V_fu_923_p2 is absorbed into DSP mult_316_V_fu_923_p2.
DSP Report: operator mult_316_V_fu_923_p2 is absorbed into DSP mult_316_V_fu_923_p2.
DSP Report: Generating DSP add_ln703_4205_fu_345134_p2, operation Mode is: C'+A''*(B:0x3ff5b).
DSP Report: register add_ln703_4205_fu_345134_p2 is absorbed into DSP add_ln703_4205_fu_345134_p2.
DSP Report: register add_ln703_4205_fu_345134_p2 is absorbed into DSP add_ln703_4205_fu_345134_p2.
DSP Report: register add_ln703_4205_fu_345134_p2 is absorbed into DSP add_ln703_4205_fu_345134_p2.
DSP Report: operator add_ln703_4205_fu_345134_p2 is absorbed into DSP add_ln703_4205_fu_345134_p2.
DSP Report: operator mult_286_V_fu_1035_p2 is absorbed into DSP add_ln703_4205_fu_345134_p2.
DSP Report: Generating DSP mult_206_V_fu_1116_p2, operation Mode is: A''*(B:0x3ff33).
DSP Report: register mult_206_V_fu_1116_p2 is absorbed into DSP mult_206_V_fu_1116_p2.
DSP Report: register mult_206_V_fu_1116_p2 is absorbed into DSP mult_206_V_fu_1116_p2.
DSP Report: operator mult_206_V_fu_1116_p2 is absorbed into DSP mult_206_V_fu_1116_p2.
DSP Report: Generating DSP mult_186_V_fu_1257_p2, operation Mode is: A2*(B:0x3ffd6).
DSP Report: register mult_186_V_fu_1257_p2 is absorbed into DSP mult_186_V_fu_1257_p2.
DSP Report: operator mult_186_V_fu_1257_p2 is absorbed into DSP mult_186_V_fu_1257_p2.
DSP Report: Generating DSP mult_236_V_fu_1082_p2, operation Mode is: A2*(B:0x3ffd5).
DSP Report: register mult_236_V_fu_1082_p2 is absorbed into DSP mult_236_V_fu_1082_p2.
DSP Report: operator mult_236_V_fu_1082_p2 is absorbed into DSP mult_236_V_fu_1082_p2.
DSP Report: Generating DSP mult_276_V_fu_1221_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mult_276_V_fu_1221_p2 is absorbed into DSP mult_276_V_fu_1221_p2.
DSP Report: register mult_276_V_fu_1221_p2 is absorbed into DSP mult_276_V_fu_1221_p2.
DSP Report: operator mult_276_V_fu_1221_p2 is absorbed into DSP mult_276_V_fu_1221_p2.
DSP Report: Generating DSP mult_336_V_fu_1259_p2, operation Mode is: A''*(B:0xb1).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mult_336_V_fu_1259_p2.
DSP Report: register data_33_V_read_2_reg_345866_reg is absorbed into DSP mult_336_V_fu_1259_p2.
DSP Report: operator mult_336_V_fu_1259_p2 is absorbed into DSP mult_336_V_fu_1259_p2.
DSP Report: Generating DSP add_ln703_4208_fu_345160_p2, operation Mode is: PCIN+A''*(B:0x83).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_4208_fu_345160_p2.
DSP Report: register data_26_V_read_2_reg_345941_reg is absorbed into DSP add_ln703_4208_fu_345160_p2.
DSP Report: operator add_ln703_4208_fu_345160_p2 is absorbed into DSP add_ln703_4208_fu_345160_p2.
DSP Report: operator mult_266_V_fu_1165_p2 is absorbed into DSP add_ln703_4208_fu_345160_p2.
DSP Report: Generating DSP mult_326_V_fu_1060_p2, operation Mode is: A''*(B:0x3ff53).
DSP Report: register mult_326_V_fu_1060_p2 is absorbed into DSP mult_326_V_fu_1060_p2.
DSP Report: register mult_326_V_fu_1060_p2 is absorbed into DSP mult_326_V_fu_1060_p2.
DSP Report: operator mult_326_V_fu_1060_p2 is absorbed into DSP mult_326_V_fu_1060_p2.
DSP Report: Generating DSP mult_196_V_fu_1230_p2, operation Mode is: A''*(B:0x3ff3f).
DSP Report: register mult_196_V_fu_1230_p2 is absorbed into DSP mult_196_V_fu_1230_p2.
DSP Report: register mult_196_V_fu_1230_p2 is absorbed into DSP mult_196_V_fu_1230_p2.
DSP Report: operator mult_196_V_fu_1230_p2 is absorbed into DSP mult_196_V_fu_1230_p2.
DSP Report: Generating DSP add_ln703_4204_fu_345124_p2, operation Mode is: C+A''*(B:0x196).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_4204_fu_345124_p2.
DSP Report: register data_34_V_read41_reg_345856_reg is absorbed into DSP add_ln703_4204_fu_345124_p2.
DSP Report: operator add_ln703_4204_fu_345124_p2 is absorbed into DSP add_ln703_4204_fu_345124_p2.
DSP Report: operator mult_346_V_fu_1079_p2 is absorbed into DSP add_ln703_4204_fu_345124_p2.
DSP Report: Generating DSP mult_136_V_fu_965_p2, operation Mode is: A''*(B:0x1ac).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mult_136_V_fu_965_p2.
DSP Report: register data_13_V_read_2_reg_346050_reg is absorbed into DSP mult_136_V_fu_965_p2.
DSP Report: operator mult_136_V_fu_965_p2 is absorbed into DSP mult_136_V_fu_965_p2.
DSP Report: Generating DSP add_ln703_3988_fu_343867_p2, operation Mode is: C+A''*(B:0x3fdd2).
DSP Report: register add_ln703_3988_fu_343867_p2 is absorbed into DSP add_ln703_3988_fu_343867_p2.
DSP Report: register add_ln703_3988_fu_343867_p2 is absorbed into DSP add_ln703_3988_fu_343867_p2.
DSP Report: operator add_ln703_3988_fu_343867_p2 is absorbed into DSP add_ln703_3988_fu_343867_p2.
DSP Report: operator mult_126_V_fu_1157_p2 is absorbed into DSP add_ln703_3988_fu_343867_p2.
DSP Report: Generating DSP mult_116_V_fu_1105_p2, operation Mode is: A2*(B:0x3ff96).
DSP Report: register mult_116_V_fu_1105_p2 is absorbed into DSP mult_116_V_fu_1105_p2.
DSP Report: operator mult_116_V_fu_1105_p2 is absorbed into DSP mult_116_V_fu_1105_p2.
DSP Report: Generating DSP mult_106_V_fu_1112_p2, operation Mode is: A2*(B:0x3ff34).
DSP Report: register mult_106_V_fu_1112_p2 is absorbed into DSP mult_106_V_fu_1112_p2.
DSP Report: operator mult_106_V_fu_1112_p2 is absorbed into DSP mult_106_V_fu_1112_p2.
DSP Report: Generating DSP add_ln703_3990_fu_341902_p2, operation Mode is: C+A2*(B:0x103).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_3990_fu_341902_p2.
DSP Report: operator add_ln703_3990_fu_341902_p2 is absorbed into DSP add_ln703_3990_fu_341902_p2.
DSP Report: operator mult_146_V_fu_1063_p2 is absorbed into DSP add_ln703_3990_fu_341902_p2.
DSP Report: Generating DSP add_ln703_3945_reg_346167_reg, operation Mode is: C+A2*(B:0x1ad).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_3945_reg_346167_reg.
DSP Report: register add_ln703_3945_reg_346167_reg is absorbed into DSP add_ln703_3945_reg_346167_reg.
DSP Report: operator add_ln703_3945_fu_341682_p2 is absorbed into DSP add_ln703_3945_reg_346167_reg.
DSP Report: operator mult_96_V_fu_972_p2 is absorbed into DSP add_ln703_3945_reg_346167_reg.
DSP Report: Generating DSP mult_6_V_fu_1186_p2, operation Mode is: A2*(B:0x3fe28).
DSP Report: register mult_6_V_fu_1186_p2 is absorbed into DSP mult_6_V_fu_1186_p2.
DSP Report: operator mult_6_V_fu_1186_p2 is absorbed into DSP mult_6_V_fu_1186_p2.
DSP Report: Generating DSP add_ln703_3930_fu_341572_p2, operation Mode is: C+A2*(B:0x91).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_3930_fu_341572_p2.
DSP Report: operator add_ln703_3930_fu_341572_p2 is absorbed into DSP add_ln703_3930_fu_341572_p2.
DSP Report: operator mult_36_V_fu_1110_p2 is absorbed into DSP add_ln703_3930_fu_341572_p2.
DSP Report: Generating DSP mult_26_V_fu_992_p2, operation Mode is: A2*(B:0x3fef3).
DSP Report: register mult_26_V_fu_992_p2 is absorbed into DSP mult_26_V_fu_992_p2.
DSP Report: operator mult_26_V_fu_992_p2 is absorbed into DSP mult_26_V_fu_992_p2.
DSP Report: Generating DSP mult_166_V_fu_1135_p2, operation Mode is: A''*(B:0x3fe26).
DSP Report: register mult_166_V_fu_1135_p2 is absorbed into DSP mult_166_V_fu_1135_p2.
DSP Report: register mult_166_V_fu_1135_p2 is absorbed into DSP mult_166_V_fu_1135_p2.
DSP Report: operator mult_166_V_fu_1135_p2 is absorbed into DSP mult_166_V_fu_1135_p2.
DSP Report: Generating DSP add_ln703_4196_fu_345076_p2, operation Mode is: C+A''*(B:0x2cc).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_4196_fu_345076_p2.
DSP Report: register data_29_V_read_2_reg_345909_reg is absorbed into DSP add_ln703_4196_fu_345076_p2.
DSP Report: operator add_ln703_4196_fu_345076_p2 is absorbed into DSP add_ln703_4196_fu_345076_p2.
DSP Report: operator mult_296_V_fu_979_p2 is absorbed into DSP add_ln703_4196_fu_345076_p2.
DSP Report: Generating DSP mult_306_V_fu_1160_p2, operation Mode is: A''*(B:0x3fd4c).
DSP Report: register mult_306_V_fu_1160_p2 is absorbed into DSP mult_306_V_fu_1160_p2.
DSP Report: register mult_306_V_fu_1160_p2 is absorbed into DSP mult_306_V_fu_1160_p2.
DSP Report: operator mult_306_V_fu_1160_p2 is absorbed into DSP mult_306_V_fu_1160_p2.
DSP Report: Generating DSP mult_226_V_fu_1027_p2, operation Mode is: A''*(B:0x3fd92).
DSP Report: register mult_226_V_fu_1027_p2 is absorbed into DSP mult_226_V_fu_1027_p2.
DSP Report: register mult_226_V_fu_1027_p2 is absorbed into DSP mult_226_V_fu_1027_p2.
DSP Report: operator mult_226_V_fu_1027_p2 is absorbed into DSP mult_226_V_fu_1027_p2.
DSP Report: Generating DSP mult_297_V_fu_1185_p2, operation Mode is: A''*(B:0x2c).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mult_297_V_fu_1185_p2.
DSP Report: register data_29_V_read_2_reg_345909_reg is absorbed into DSP mult_297_V_fu_1185_p2.
DSP Report: operator mult_297_V_fu_1185_p2 is absorbed into DSP mult_297_V_fu_1185_p2.
DSP Report: Generating DSP add_ln703_4090_fu_344403_p2, operation Mode is: PCIN+A''*(B:0xd2).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_4090_fu_344403_p2.
DSP Report: register data_28_V_read_2_reg_345921_reg is absorbed into DSP add_ln703_4090_fu_344403_p2.
DSP Report: operator add_ln703_4090_fu_344403_p2 is absorbed into DSP add_ln703_4090_fu_344403_p2.
DSP Report: operator mul_ln203_9_fu_909_p2 is absorbed into DSP add_ln703_4090_fu_344403_p2.
DSP Report: Generating DSP add_ln703_4091_reg_346367_reg, operation Mode is: C+A''*(B:0x3fea7).
DSP Report: register add_ln703_4091_reg_346367_reg is absorbed into DSP add_ln703_4091_reg_346367_reg.
DSP Report: register add_ln703_4091_reg_346367_reg is absorbed into DSP add_ln703_4091_reg_346367_reg.
DSP Report: register add_ln703_4091_reg_346367_reg is absorbed into DSP add_ln703_4091_reg_346367_reg.
DSP Report: operator add_ln703_4091_fu_344413_p2 is absorbed into DSP add_ln703_4091_reg_346367_reg.
DSP Report: operator mult_277_V_fu_983_p2 is absorbed into DSP add_ln703_4091_reg_346367_reg.
DSP Report: Generating DSP mult_337_V_fu_1029_p2, operation Mode is: A''*(B:0x3fdef).
DSP Report: register mult_337_V_fu_1029_p2 is absorbed into DSP mult_337_V_fu_1029_p2.
DSP Report: register mult_337_V_fu_1029_p2 is absorbed into DSP mult_337_V_fu_1029_p2.
DSP Report: operator mult_337_V_fu_1029_p2 is absorbed into DSP mult_337_V_fu_1029_p2.
DSP Report: Generating DSP mult_187_V_fu_1174_p2, operation Mode is: A''*(B:0x3feb6).
DSP Report: register mult_187_V_fu_1174_p2 is absorbed into DSP mult_187_V_fu_1174_p2.
DSP Report: register mult_187_V_fu_1174_p2 is absorbed into DSP mult_187_V_fu_1174_p2.
DSP Report: operator mult_187_V_fu_1174_p2 is absorbed into DSP mult_187_V_fu_1174_p2.
DSP Report: Generating DSP mult_217_V_fu_1059_p2, operation Mode is: A''*(B:0x3fe8a).
DSP Report: register mult_217_V_fu_1059_p2 is absorbed into DSP mult_217_V_fu_1059_p2.
DSP Report: register mult_217_V_fu_1059_p2 is absorbed into DSP mult_217_V_fu_1059_p2.
DSP Report: operator mult_217_V_fu_1059_p2 is absorbed into DSP mult_217_V_fu_1059_p2.
DSP Report: Generating DSP mult_247_V_fu_910_p2, operation Mode is: A''*(B:0x238).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mult_247_V_fu_910_p2.
DSP Report: register data_24_V_read31_reg_345960_reg is absorbed into DSP mult_247_V_fu_910_p2.
DSP Report: operator mult_247_V_fu_910_p2 is absorbed into DSP mult_247_V_fu_910_p2.
DSP Report: Generating DSP mult_227_V_reg_187398_reg, operation Mode is: (A2*(B:0x74))'.
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mult_227_V_reg_187398_reg.
DSP Report: register mult_227_V_reg_187398_reg is absorbed into DSP mult_227_V_reg_187398_reg.
DSP Report: operator mult_227_V_fu_1037_p2 is absorbed into DSP mult_227_V_reg_187398_reg.
DSP Report: Generating DSP add_ln703_4072_fu_344267_p2, operation Mode is: C+A''*(B:0xe9).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_4072_fu_344267_p2.
DSP Report: register data_20_V_read_2_reg_346002_reg is absorbed into DSP add_ln703_4072_fu_344267_p2.
DSP Report: operator add_ln703_4072_fu_344267_p2 is absorbed into DSP add_ln703_4072_fu_344267_p2.
DSP Report: operator mult_207_V_fu_919_p2 is absorbed into DSP add_ln703_4072_fu_344267_p2.
DSP Report: Generating DSP mult_197_V_fu_1100_p2, operation Mode is: A''*(B:0x13c).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mult_197_V_fu_1100_p2.
DSP Report: register data_19_V_read_2_reg_346010_reg is absorbed into DSP mult_197_V_fu_1100_p2.
DSP Report: operator mult_197_V_fu_1100_p2 is absorbed into DSP mult_197_V_fu_1100_p2.
DSP Report: Generating DSP add_ln703_4070_fu_344247_p2, operation Mode is: C+A''*(B:0x3fe8c).
DSP Report: register add_ln703_4070_fu_344247_p2 is absorbed into DSP add_ln703_4070_fu_344247_p2.
DSP Report: register add_ln703_4070_fu_344247_p2 is absorbed into DSP add_ln703_4070_fu_344247_p2.
DSP Report: operator add_ln703_4070_fu_344247_p2 is absorbed into DSP add_ln703_4070_fu_344247_p2.
DSP Report: operator mult_237_V_fu_1094_p2 is absorbed into DSP add_ln703_4070_fu_344247_p2.
DSP Report: Generating DSP mult_67_V_fu_1142_p2, operation Mode is: A2*(B:0x2e).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mult_67_V_fu_1142_p2.
DSP Report: operator mult_67_V_fu_1142_p2 is absorbed into DSP mult_67_V_fu_1142_p2.
DSP Report: Generating DSP add_ln703_4001_fu_341962_p2, operation Mode is: C+A2*(B:0x3ffc5).
DSP Report: register add_ln703_4001_fu_341962_p2 is absorbed into DSP add_ln703_4001_fu_341962_p2.
DSP Report: operator add_ln703_4001_fu_341962_p2 is absorbed into DSP add_ln703_4001_fu_341962_p2.
DSP Report: operator mult_107_V_fu_1202_p2 is absorbed into DSP add_ln703_4001_fu_341962_p2.
DSP Report: Generating DSP mult_97_V_fu_1256_p2, operation Mode is: A2*(B:0xda).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mult_97_V_fu_1256_p2.
DSP Report: operator mult_97_V_fu_1256_p2 is absorbed into DSP mult_97_V_fu_1256_p2.
DSP Report: Generating DSP mult_117_V_fu_1006_p2, operation Mode is: A2*(B:0x9e).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mult_117_V_fu_1006_p2.
DSP Report: operator mult_117_V_fu_1006_p2 is absorbed into DSP mult_117_V_fu_1006_p2.
DSP Report: Generating DSP add_ln703_4000_fu_341956_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4000_fu_341956_p2 is absorbed into DSP add_ln703_4000_fu_341956_p2.
DSP Report: Generating DSP mult_17_V_fu_1072_p2, operation Mode is: A2*(B:0x116).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mult_17_V_fu_1072_p2.
DSP Report: operator mult_17_V_fu_1072_p2 is absorbed into DSP mult_17_V_fu_1072_p2.
DSP Report: Generating DSP mult_147_V_fu_1217_p2, operation Mode is: A2*(B:0x3fe37).
DSP Report: register mult_147_V_fu_1217_p2 is absorbed into DSP mult_147_V_fu_1217_p2.
DSP Report: operator mult_147_V_fu_1217_p2 is absorbed into DSP mult_147_V_fu_1217_p2.
DSP Report: Generating DSP add_ln703_3994_fu_341928_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3994_fu_341928_p2 is absorbed into DSP add_ln703_3994_fu_341928_p2.
DSP Report: Generating DSP mult_47_V_fu_913_p2, operation Mode is: A2*(B:0x3ff8a).
DSP Report: register mult_47_V_fu_913_p2 is absorbed into DSP mult_47_V_fu_913_p2.
DSP Report: operator mult_47_V_fu_913_p2 is absorbed into DSP mult_47_V_fu_913_p2.
DSP Report: Generating DSP add_ln703_3923_fu_341514_p2, operation Mode is: C+A2*(B:0xd9).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_3923_fu_341514_p2.
DSP Report: operator add_ln703_3923_fu_341514_p2 is absorbed into DSP add_ln703_3923_fu_341514_p2.
DSP Report: operator mult_37_V_fu_1191_p2 is absorbed into DSP add_ln703_3923_fu_341514_p2.
DSP Report: Generating DSP add_ln703_3924_fu_341524_p2, operation Mode is: PCIN+A2*(B:0xda).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_3924_fu_341524_p2.
DSP Report: operator add_ln703_3924_fu_341524_p2 is absorbed into DSP add_ln703_3924_fu_341524_p2.
DSP Report: operator mult_27_V_fu_1177_p2 is absorbed into DSP add_ln703_3924_fu_341524_p2.
DSP Report: Generating DSP add_ln703_3994_reg_346232_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_3994_reg_346232_reg is absorbed into DSP add_ln703_3994_reg_346232_reg.
DSP Report: operator add_ln703_3994_fu_341928_p2 is absorbed into DSP add_ln703_3994_reg_346232_reg.
DSP Report: Generating DSP mult_57_V_fu_1032_p2, operation Mode is: A2*(B:0xa7).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mult_57_V_fu_1032_p2.
DSP Report: operator mult_57_V_fu_1032_p2 is absorbed into DSP mult_57_V_fu_1032_p2.
DSP Report: Generating DSP add_ln703_3996_fu_341934_p2, operation Mode is: PCIN+A2*(B:0x15e).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_3996_fu_341934_p2.
DSP Report: operator add_ln703_3996_fu_341934_p2 is absorbed into DSP add_ln703_3996_fu_341934_p2.
DSP Report: operator mult_87_V_fu_1253_p2 is absorbed into DSP add_ln703_3996_fu_341934_p2.
DSP Report: Generating DSP mult_157_V_fu_1046_p2, operation Mode is: A2*(B:0x3fe5d).
DSP Report: register mult_157_V_fu_1046_p2 is absorbed into DSP mult_157_V_fu_1046_p2.
DSP Report: operator mult_157_V_fu_1046_p2 is absorbed into DSP mult_157_V_fu_1046_p2.
DSP Report: Generating DSP mult_127_V_reg_187307_reg, operation Mode is: (A2*(B:0x3fde8))'.
DSP Report: register mult_127_V_reg_187307_reg is absorbed into DSP mult_127_V_reg_187307_reg.
DSP Report: register mult_127_V_reg_187307_reg is absorbed into DSP mult_127_V_reg_187307_reg.
DSP Report: operator mult_127_V_fu_1076_p2 is absorbed into DSP mult_127_V_reg_187307_reg.
DSP Report: Generating DSP mult_267_V_fu_1219_p2, operation Mode is: A''*(B:0x3fe4a).
DSP Report: register mult_267_V_fu_1219_p2 is absorbed into DSP mult_267_V_fu_1219_p2.
DSP Report: register mult_267_V_fu_1219_p2 is absorbed into DSP mult_267_V_fu_1219_p2.
DSP Report: operator mult_267_V_fu_1219_p2 is absorbed into DSP mult_267_V_fu_1219_p2.
DSP Report: Generating DSP mult_347_V_fu_1234_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mult_347_V_fu_1234_p2 is absorbed into DSP mult_347_V_fu_1234_p2.
DSP Report: register mult_347_V_fu_1234_p2 is absorbed into DSP mult_347_V_fu_1234_p2.
DSP Report: operator mult_347_V_fu_1234_p2 is absorbed into DSP mult_347_V_fu_1234_p2.
DSP Report: Generating DSP add_ln703_4216_fu_345205_p2, operation Mode is: C+A''*(B:0x133).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_4216_fu_345205_p2.
DSP Report: register data_35_V_read_2_reg_345847_reg is absorbed into DSP add_ln703_4216_fu_345205_p2.
DSP Report: operator add_ln703_4216_fu_345205_p2 is absorbed into DSP add_ln703_4216_fu_345205_p2.
DSP Report: operator mult_357_V_fu_1111_p2 is absorbed into DSP add_ln703_4216_fu_345205_p2.
DSP Report: Generating DSP add_ln703_4217_reg_346487_reg, operation Mode is: PCIN+A''*(B:0x184).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_4217_reg_346487_reg.
DSP Report: register data_31_V_read_2_reg_345885_reg is absorbed into DSP add_ln703_4217_reg_346487_reg.
DSP Report: register add_ln703_4217_reg_346487_reg is absorbed into DSP add_ln703_4217_reg_346487_reg.
DSP Report: operator add_ln703_4217_fu_345215_p2 is absorbed into DSP add_ln703_4217_reg_346487_reg.
DSP Report: operator mult_317_V_fu_1246_p2 is absorbed into DSP add_ln703_4217_reg_346487_reg.
DSP Report: Generating DSP mult_348_V_fu_945_p2, operation Mode is: A''*(B:0x106).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mult_348_V_fu_945_p2.
DSP Report: register data_34_V_read41_reg_345856_reg is absorbed into DSP mult_348_V_fu_945_p2.
DSP Report: operator mult_348_V_fu_945_p2 is absorbed into DSP mult_348_V_fu_945_p2.
DSP Report: Generating DSP add_ln703_4223_fu_345253_p2, operation Mode is: PCIN+A''*(B:0x197).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_4223_fu_345253_p2.
DSP Report: register data_26_V_read_2_reg_345941_reg is absorbed into DSP add_ln703_4223_fu_345253_p2.
DSP Report: operator add_ln703_4223_fu_345253_p2 is absorbed into DSP add_ln703_4223_fu_345253_p2.
DSP Report: operator mult_268_V_fu_1074_p2 is absorbed into DSP add_ln703_4223_fu_345253_p2.
DSP Report: Generating DSP mult_238_V_fu_1058_p2, operation Mode is: A''*(B:0x109).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mult_238_V_fu_1058_p2.
DSP Report: register data_23_V_read_2_reg_345972_reg is absorbed into DSP mult_238_V_fu_1058_p2.
DSP Report: operator mult_238_V_fu_1058_p2 is absorbed into DSP mult_238_V_fu_1058_p2.
DSP Report: Generating DSP add_ln703_4222_fu_345243_p2, operation Mode is: C+A''*(B:0x3fe39).
DSP Report: register add_ln703_4222_fu_345243_p2 is absorbed into DSP add_ln703_4222_fu_345243_p2.
DSP Report: register add_ln703_4222_fu_345243_p2 is absorbed into DSP add_ln703_4222_fu_345243_p2.
DSP Report: operator add_ln703_4222_fu_345243_p2 is absorbed into DSP add_ln703_4222_fu_345243_p2.
DSP Report: operator mult_358_V_fu_1170_p2 is absorbed into DSP add_ln703_4222_fu_345243_p2.
DSP Report: Generating DSP mult_288_V_fu_1155_p2, operation Mode is: A''*(B:0xd).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mult_288_V_fu_1155_p2.
DSP Report: register data_28_V_read_2_reg_345921_reg is absorbed into DSP mult_288_V_fu_1155_p2.
DSP Report: operator mult_288_V_fu_1155_p2 is absorbed into DSP mult_288_V_fu_1155_p2.
DSP Report: Generating DSP add_ln703_4232_fu_345321_p2, operation Mode is: PCIN+A''*(B:0x5a).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_4232_fu_345321_p2.
DSP Report: register zext_ln703_445_reg_346122_reg is absorbed into DSP add_ln703_4232_fu_345321_p2.
DSP Report: operator add_ln703_4232_fu_345321_p2 is absorbed into DSP add_ln703_4232_fu_345321_p2.
DSP Report: operator mult_338_V_fu_966_p2 is absorbed into DSP add_ln703_4232_fu_345321_p2.
DSP Report: Generating DSP add_ln703_4232_fu_345321_p2, operation Mode is: PCIN+A''*(B:0x68).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_4232_fu_345321_p2.
DSP Report: register data_31_V_read_2_reg_345885_reg is absorbed into DSP add_ln703_4232_fu_345321_p2.
DSP Report: operator add_ln703_4232_fu_345321_p2 is absorbed into DSP add_ln703_4232_fu_345321_p2.
DSP Report: operator mult_318_V_fu_1083_p2 is absorbed into DSP add_ln703_4232_fu_345321_p2.
DSP Report: Generating DSP add_ln703_4232_fu_345321_p2, operation Mode is: PCIN+A''*(B:0x3b).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_4232_fu_345321_p2.
DSP Report: register data_22_V_read_2_reg_345980_reg is absorbed into DSP add_ln703_4232_fu_345321_p2.
DSP Report: operator add_ln703_4232_fu_345321_p2 is absorbed into DSP add_ln703_4232_fu_345321_p2.
DSP Report: operator mult_228_V_fu_1041_p2 is absorbed into DSP add_ln703_4232_fu_345321_p2.
DSP Report: Generating DSP mult_218_V_fu_1196_p2, operation Mode is: A''*(B:0x3ff5e).
DSP Report: register mult_218_V_fu_1196_p2 is absorbed into DSP mult_218_V_fu_1196_p2.
DSP Report: register mult_218_V_fu_1196_p2 is absorbed into DSP mult_218_V_fu_1196_p2.
DSP Report: operator mult_218_V_fu_1196_p2 is absorbed into DSP mult_218_V_fu_1196_p2.
DSP Report: Generating DSP mult_298_V_fu_1168_p2, operation Mode is: A''*(B:0x3ff64).
DSP Report: register mult_298_V_fu_1168_p2 is absorbed into DSP mult_298_V_fu_1168_p2.
DSP Report: register mult_298_V_fu_1168_p2 is absorbed into DSP mult_298_V_fu_1168_p2.
DSP Report: operator mult_298_V_fu_1168_p2 is absorbed into DSP mult_298_V_fu_1168_p2.
DSP Report: Generating DSP add_ln703_4232_fu_345321_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4232_fu_345321_p2 is absorbed into DSP add_ln703_4232_fu_345321_p2.
DSP Report: Generating DSP mult_258_V_fu_934_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mult_258_V_fu_934_p2 is absorbed into DSP mult_258_V_fu_934_p2.
DSP Report: register mult_258_V_fu_934_p2 is absorbed into DSP mult_258_V_fu_934_p2.
DSP Report: operator mult_258_V_fu_934_p2 is absorbed into DSP mult_258_V_fu_934_p2.
DSP Report: Generating DSP add_ln703_4227_fu_345275_p2, operation Mode is: C+A''*(B:0xde).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_4227_fu_345275_p2.
DSP Report: register data_32_V_read_2_reg_345875_reg is absorbed into DSP add_ln703_4227_fu_345275_p2.
DSP Report: operator add_ln703_4227_fu_345275_p2 is absorbed into DSP add_ln703_4227_fu_345275_p2.
DSP Report: operator mult_328_V_fu_941_p2 is absorbed into DSP add_ln703_4227_fu_345275_p2.
DSP Report: Generating DSP add_ln703_4232_reg_346502_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_4232_reg_346502_reg is absorbed into DSP add_ln703_4232_reg_346502_reg.
DSP Report: operator add_ln703_4232_fu_345321_p2 is absorbed into DSP add_ln703_4232_reg_346502_reg.
DSP Report: Generating DSP mult_248_V_fu_973_p2, operation Mode is: A''*(B:0x3fed7).
DSP Report: register mult_248_V_fu_973_p2 is absorbed into DSP mult_248_V_fu_973_p2.
DSP Report: register mult_248_V_fu_973_p2 is absorbed into DSP mult_248_V_fu_973_p2.
DSP Report: operator mult_248_V_fu_973_p2 is absorbed into DSP mult_248_V_fu_973_p2.
DSP Report: Generating DSP mult_278_V_fu_1248_p2, operation Mode is: A''*(B:0x3fe47).
DSP Report: register mult_278_V_fu_1248_p2 is absorbed into DSP mult_278_V_fu_1248_p2.
DSP Report: register mult_278_V_fu_1248_p2 is absorbed into DSP mult_278_V_fu_1248_p2.
DSP Report: operator mult_278_V_fu_1248_p2 is absorbed into DSP mult_278_V_fu_1248_p2.
DSP Report: Generating DSP mult_188_V_fu_1215_p2, operation Mode is: A''*(B:0x3fd5d).
DSP Report: register mult_188_V_fu_1215_p2 is absorbed into DSP mult_188_V_fu_1215_p2.
DSP Report: register mult_188_V_fu_1215_p2 is absorbed into DSP mult_188_V_fu_1215_p2.
DSP Report: operator mult_188_V_fu_1215_p2 is absorbed into DSP mult_188_V_fu_1215_p2.
DSP Report: Generating DSP mult_148_V_fu_1118_p2, operation Mode is: A2*(B:0xbd).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mult_148_V_fu_1118_p2.
DSP Report: operator mult_148_V_fu_1118_p2 is absorbed into DSP mult_148_V_fu_1118_p2.
DSP Report: Generating DSP add_ln703_4053_fu_342184_p2, operation Mode is: PCIN+A2*(B:0x85).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_4053_fu_342184_p2.
DSP Report: operator add_ln703_4053_fu_342184_p2 is absorbed into DSP add_ln703_4053_fu_342184_p2.
DSP Report: operator mult_128_V_fu_1162_p2 is absorbed into DSP add_ln703_4053_fu_342184_p2.
DSP Report: Generating DSP mult_138_V_fu_1184_p2, operation Mode is: A2*(B:0x3ff1a).
DSP Report: register mult_138_V_fu_1184_p2 is absorbed into DSP mult_138_V_fu_1184_p2.
DSP Report: operator mult_138_V_fu_1184_p2 is absorbed into DSP mult_138_V_fu_1184_p2.
DSP Report: Generating DSP add_ln703_4057_fu_342206_p2, operation Mode is: C+A2*(B:0x3b).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_4057_fu_342206_p2.
DSP Report: operator add_ln703_4057_fu_342206_p2 is absorbed into DSP add_ln703_4057_fu_342206_p2.
DSP Report: operator mult_153_V_fu_1149_p2 is absorbed into DSP add_ln703_4057_fu_342206_p2.
DSP Report: Generating DSP add_ln703_4058_fu_342216_p2, operation Mode is: PCIN+A2*(B:0x3ffb5).
DSP Report: register add_ln703_4058_fu_342216_p2 is absorbed into DSP add_ln703_4058_fu_342216_p2.
DSP Report: operator add_ln703_4058_fu_342216_p2 is absorbed into DSP add_ln703_4058_fu_342216_p2.
DSP Report: operator mult_208_V_fu_1192_p2 is absorbed into DSP add_ln703_4058_fu_342216_p2.
DSP Report: Generating DSP mult_168_V_fu_1007_p2, operation Mode is: A2*(B:0xc2).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mult_168_V_fu_1007_p2.
DSP Report: operator mult_168_V_fu_1007_p2 is absorbed into DSP mult_168_V_fu_1007_p2.
DSP Report: Generating DSP mult_198_V_fu_1018_p2, operation Mode is: A2*(B:0x3ff99).
DSP Report: register mult_198_V_fu_1018_p2 is absorbed into DSP mult_198_V_fu_1018_p2.
DSP Report: operator mult_198_V_fu_1018_p2 is absorbed into DSP mult_198_V_fu_1018_p2.
DSP Report: Generating DSP mult_98_V_fu_903_p2, operation Mode is: A2*(B:0x3ff9c).
DSP Report: register mult_98_V_fu_903_p2 is absorbed into DSP mult_98_V_fu_903_p2.
DSP Report: operator mult_98_V_fu_903_p2 is absorbed into DSP mult_98_V_fu_903_p2.
DSP Report: Generating DSP mult_28_V_fu_947_p2, operation Mode is: A2*(B:0x73).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mult_28_V_fu_947_p2.
DSP Report: operator mult_28_V_fu_947_p2 is absorbed into DSP mult_28_V_fu_947_p2.
DSP Report: Generating DSP add_ln703_3915_fu_341460_p2, operation Mode is: PCIN+A:B+(C:0x3e000).
DSP Report: operator add_ln703_3915_fu_341460_p2 is absorbed into DSP add_ln703_3915_fu_341460_p2.
DSP Report: Generating DSP add_ln703_3916_fu_341470_p2, operation Mode is: C+A2*(B:0x12d).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_3916_fu_341470_p2.
DSP Report: operator add_ln703_3916_fu_341470_p2 is absorbed into DSP add_ln703_3916_fu_341470_p2.
DSP Report: operator mult_18_V_fu_1073_p2 is absorbed into DSP add_ln703_3916_fu_341470_p2.
DSP Report: Generating DSP mult_108_V_fu_922_p2, operation Mode is: A2*(B:0x3ffe9).
DSP Report: register mult_108_V_fu_922_p2 is absorbed into DSP mult_108_V_fu_922_p2.
DSP Report: operator mult_108_V_fu_922_p2 is absorbed into DSP mult_108_V_fu_922_p2.
DSP Report: Generating DSP add_ln703_3978_fu_341854_p2, operation Mode is: C+A2*(B:0x79).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_3978_fu_341854_p2.
DSP Report: operator add_ln703_3978_fu_341854_p2 is absorbed into DSP add_ln703_3978_fu_341854_p2.
DSP Report: operator mult_118_V_fu_1086_p2 is absorbed into DSP add_ln703_3978_fu_341854_p2.
DSP Report: Generating DSP mult_68_V_fu_1218_p2, operation Mode is: A2*(B:0x59).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mult_68_V_fu_1218_p2.
DSP Report: operator mult_68_V_fu_1218_p2 is absorbed into DSP mult_68_V_fu_1218_p2.
DSP Report: Generating DSP add_ln703_3976_fu_341834_p2, operation Mode is: PCIN+A2*(B:0x7a).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_3976_fu_341834_p2.
DSP Report: operator add_ln703_3976_fu_341834_p2 is absorbed into DSP add_ln703_3976_fu_341834_p2.
DSP Report: operator mult_48_V_fu_929_p2 is absorbed into DSP add_ln703_3976_fu_341834_p2.
DSP Report: Generating DSP mult_58_V_fu_1213_p2, operation Mode is: A2*(B:0x3feda).
DSP Report: register mult_58_V_fu_1213_p2 is absorbed into DSP mult_58_V_fu_1213_p2.
DSP Report: operator mult_58_V_fu_1213_p2 is absorbed into DSP mult_58_V_fu_1213_p2.
DSP Report: Generating DSP mult_88_V_fu_1107_p2, operation Mode is: A2*(B:0x3fe3e).
DSP Report: register mult_88_V_fu_1107_p2 is absorbed into DSP mult_88_V_fu_1107_p2.
DSP Report: operator mult_88_V_fu_1107_p2 is absorbed into DSP mult_88_V_fu_1107_p2.
DSP Report: Generating DSP mult_308_V_fu_995_p2, operation Mode is: A''*(B:0x3fdbe).
DSP Report: register mult_308_V_fu_995_p2 is absorbed into DSP mult_308_V_fu_995_p2.
DSP Report: register mult_308_V_fu_995_p2 is absorbed into DSP mult_308_V_fu_995_p2.
DSP Report: operator mult_308_V_fu_995_p2 is absorbed into DSP mult_308_V_fu_995_p2.
DSP Report: Generating DSP mult_289_V_fu_1053_p2, operation Mode is: A''*(B:0x3ff2a).
DSP Report: register mult_289_V_fu_1053_p2 is absorbed into DSP mult_289_V_fu_1053_p2.
DSP Report: register mult_289_V_fu_1053_p2 is absorbed into DSP mult_289_V_fu_1053_p2.
DSP Report: operator mult_289_V_fu_1053_p2 is absorbed into DSP mult_289_V_fu_1053_p2.
DSP Report: Generating DSP add_ln703_4238_fu_345359_p2, operation Mode is: C+A''*(B:0x1d0).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_4238_fu_345359_p2.
DSP Report: register data_29_V_read_2_reg_345909_reg is absorbed into DSP add_ln703_4238_fu_345359_p2.
DSP Report: operator add_ln703_4238_fu_345359_p2 is absorbed into DSP add_ln703_4238_fu_345359_p2.
DSP Report: operator mult_299_V_fu_942_p2 is absorbed into DSP add_ln703_4238_fu_345359_p2.
DSP Report: Generating DSP mult_239_V_fu_1205_p2, operation Mode is: A''*(B:0x121).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mult_239_V_fu_1205_p2.
DSP Report: register data_23_V_read_2_reg_345972_reg is absorbed into DSP mult_239_V_fu_1205_p2.
DSP Report: operator mult_239_V_fu_1205_p2 is absorbed into DSP mult_239_V_fu_1205_p2.
DSP Report: Generating DSP add_ln703_4237_fu_345349_p2, operation Mode is: PCIN+A''*(B:0x12f).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_4237_fu_345349_p2.
DSP Report: register data_22_V_read_2_reg_345980_reg is absorbed into DSP add_ln703_4237_fu_345349_p2.
DSP Report: operator add_ln703_4237_fu_345349_p2 is absorbed into DSP add_ln703_4237_fu_345349_p2.
DSP Report: operator mult_229_V_fu_1141_p2 is absorbed into DSP add_ln703_4237_fu_345349_p2.
DSP Report: Generating DSP mult_279_V_fu_1019_p2, operation Mode is: A''*(B:0xaf).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mult_279_V_fu_1019_p2.
DSP Report: register data_27_V_read_2_reg_345931_reg is absorbed into DSP mult_279_V_fu_1019_p2.
DSP Report: operator mult_279_V_fu_1019_p2 is absorbed into DSP mult_279_V_fu_1019_p2.
DSP Report: Generating DSP add_ln703_4242_fu_345385_p2, operation Mode is: PCIN+A''*(B:0x9b).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_4242_fu_345385_p2.
DSP Report: register data_25_V_read_2_reg_345951_reg is absorbed into DSP add_ln703_4242_fu_345385_p2.
DSP Report: operator add_ln703_4242_fu_345385_p2 is absorbed into DSP add_ln703_4242_fu_345385_p2.
DSP Report: operator mult_259_V_fu_1242_p2 is absorbed into DSP add_ln703_4242_fu_345385_p2.
DSP Report: Generating DSP mult_319_V_fu_956_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mult_319_V_fu_956_p2 is absorbed into DSP mult_319_V_fu_956_p2.
DSP Report: register mult_319_V_fu_956_p2 is absorbed into DSP mult_319_V_fu_956_p2.
DSP Report: operator mult_319_V_fu_956_p2 is absorbed into DSP mult_319_V_fu_956_p2.
DSP Report: Generating DSP add_ln703_4245_fu_345407_p2, operation Mode is: C'+A''*(B:0x16).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_4245_fu_345407_p2.
DSP Report: register add_ln703_4245_fu_345407_p2 is absorbed into DSP add_ln703_4245_fu_345407_p2.
DSP Report: register data_26_V_read_2_reg_345941_reg is absorbed into DSP add_ln703_4245_fu_345407_p2.
DSP Report: operator add_ln703_4245_fu_345407_p2 is absorbed into DSP add_ln703_4245_fu_345407_p2.
DSP Report: operator mul_ln203_8_fu_1090_p2 is absorbed into DSP add_ln703_4245_fu_345407_p2.
DSP Report: Generating DSP mult_359_V_fu_951_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mult_359_V_fu_951_p2 is absorbed into DSP mult_359_V_fu_951_p2.
DSP Report: register mult_359_V_fu_951_p2 is absorbed into DSP mult_359_V_fu_951_p2.
DSP Report: operator mult_359_V_fu_951_p2 is absorbed into DSP mult_359_V_fu_951_p2.
DSP Report: Generating DSP mult_219_V_fu_1190_p2, operation Mode is: A''*(B:0xee).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mult_219_V_fu_1190_p2.
DSP Report: register data_21_V_read_2_reg_345993_reg is absorbed into DSP mult_219_V_fu_1190_p2.
DSP Report: operator mult_219_V_fu_1190_p2 is absorbed into DSP mult_219_V_fu_1190_p2.
DSP Report: Generating DSP add_ln703_4241_fu_345375_p2, operation Mode is: C+A''*(B:0x3ff42).
DSP Report: register add_ln703_4241_fu_345375_p2 is absorbed into DSP add_ln703_4241_fu_345375_p2.
DSP Report: register add_ln703_4241_fu_345375_p2 is absorbed into DSP add_ln703_4241_fu_345375_p2.
DSP Report: operator add_ln703_4241_fu_345375_p2 is absorbed into DSP add_ln703_4241_fu_345375_p2.
DSP Report: operator mult_329_V_fu_1199_p2 is absorbed into DSP add_ln703_4241_fu_345375_p2.
DSP Report: Generating DSP add_ln703_3907_fu_341390_p2, operation Mode is: (C:0xffffffff1000)+A2*(B:0x77).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_3907_fu_341390_p2.
DSP Report: operator add_ln703_3907_fu_341390_p2 is absorbed into DSP add_ln703_3907_fu_341390_p2.
DSP Report: operator mult_9_V_fu_1206_p2 is absorbed into DSP add_ln703_3907_fu_341390_p2.
DSP Report: Generating DSP add_ln703_3919_fu_341492_p2, operation Mode is: PCIN+A2*(B:0x19).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_3919_fu_341492_p2.
DSP Report: operator add_ln703_3919_fu_341492_p2 is absorbed into DSP add_ln703_3919_fu_341492_p2.
DSP Report: operator mult_39_V_fu_1095_p2 is absorbed into DSP add_ln703_3919_fu_341492_p2.
DSP Report: Generating DSP add_ln703_3920_fu_341502_p2, operation Mode is: PCIN+A2*(B:0x3fe6c).
DSP Report: register add_ln703_3920_fu_341502_p2 is absorbed into DSP add_ln703_3920_fu_341502_p2.
DSP Report: operator add_ln703_3920_fu_341502_p2 is absorbed into DSP add_ln703_3920_fu_341502_p2.
DSP Report: operator mult_19_V_fu_1175_p2 is absorbed into DSP add_ln703_3920_fu_341502_p2.
DSP Report: Generating DSP add_ln703_3920_reg_346142_reg, operation Mode is: PCIN+A2*(B:0xa6).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_3920_reg_346142_reg.
DSP Report: register add_ln703_3920_reg_346142_reg is absorbed into DSP add_ln703_3920_reg_346142_reg.
DSP Report: operator add_ln703_3920_fu_341502_p2 is absorbed into DSP add_ln703_3920_reg_346142_reg.
DSP Report: operator mult_29_V_fu_1038_p2 is absorbed into DSP add_ln703_3920_reg_346142_reg.
DSP Report: Generating DSP mult_69_V_fu_998_p2, operation Mode is: A2*(B:0xc6).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mult_69_V_fu_998_p2.
DSP Report: operator mult_69_V_fu_998_p2 is absorbed into DSP mult_69_V_fu_998_p2.
DSP Report: Generating DSP add_ln703_3936_reg_346157_reg, operation Mode is: C+A2*(B:0x3ff3d).
DSP Report: register add_ln703_3936_reg_346157_reg is absorbed into DSP add_ln703_3936_reg_346157_reg.
DSP Report: register add_ln703_3936_reg_346157_reg is absorbed into DSP add_ln703_3936_reg_346157_reg.
DSP Report: operator add_ln703_3936_fu_341614_p2 is absorbed into DSP add_ln703_3936_reg_346157_reg.
DSP Report: operator mult_49_V_fu_940_p2 is absorbed into DSP add_ln703_3936_reg_346157_reg.
DSP Report: Generating DSP mult_59_V_reg_187158_reg, operation Mode is: (A2*(B:0x3fe86))'.
DSP Report: register mult_59_V_reg_187158_reg is absorbed into DSP mult_59_V_reg_187158_reg.
DSP Report: register mult_59_V_reg_187158_reg is absorbed into DSP mult_59_V_reg_187158_reg.
DSP Report: operator mult_59_V_fu_989_p2 is absorbed into DSP mult_59_V_reg_187158_reg.
DSP Report: Generating DSP mult_129_V_fu_1088_p2, operation Mode is: A2*(B:0x10b).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mult_129_V_fu_1088_p2.
DSP Report: operator mult_129_V_fu_1088_p2 is absorbed into DSP mult_129_V_fu_1088_p2.
DSP Report: Generating DSP add_ln703_4039_reg_346292_reg, operation Mode is: PCIN+A2*(B:0x21f).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_4039_reg_346292_reg.
DSP Report: register add_ln703_4039_reg_346292_reg is absorbed into DSP add_ln703_4039_reg_346292_reg.
DSP Report: operator add_ln703_4039_fu_342124_p2 is absorbed into DSP add_ln703_4039_reg_346292_reg.
DSP Report: operator mul_ln203_7_fu_1240_p2 is absorbed into DSP add_ln703_4039_reg_346292_reg.
DSP Report: Generating DSP mult_119_V_fu_1012_p2, operation Mode is: A2*(B:0x3ff7d).
DSP Report: register mult_119_V_fu_1012_p2 is absorbed into DSP mult_119_V_fu_1012_p2.
DSP Report: operator mult_119_V_fu_1012_p2 is absorbed into DSP mult_119_V_fu_1012_p2.
DSP Report: Generating DSP mult_139_V_fu_985_p2, operation Mode is: A2*(B:0x3ff4e).
DSP Report: register mult_139_V_fu_985_p2 is absorbed into DSP mult_139_V_fu_985_p2.
DSP Report: operator mult_139_V_fu_985_p2 is absorbed into DSP mult_139_V_fu_985_p2.
DSP Report: Generating DSP mult_89_V_fu_933_p2, operation Mode is: A2*(B:0x3ff4c).
DSP Report: register mult_89_V_fu_933_p2 is absorbed into DSP mult_89_V_fu_933_p2.
DSP Report: operator mult_89_V_fu_933_p2 is absorbed into DSP mult_89_V_fu_933_p2.
DSP Report: Generating DSP add_ln703_4046_fu_342158_p2, operation Mode is: C'+A2*(B:0x3ffcb).
DSP Report: register add_ln703_4046_fu_342158_p2 is absorbed into DSP add_ln703_4046_fu_342158_p2.
DSP Report: register add_ln703_4046_fu_342158_p2 is absorbed into DSP add_ln703_4046_fu_342158_p2.
DSP Report: operator add_ln703_4046_fu_342158_p2 is absorbed into DSP add_ln703_4046_fu_342158_p2.
DSP Report: operator mult_79_V_fu_918_p2 is absorbed into DSP add_ln703_4046_fu_342158_p2.
DSP Report: Generating DSP mult_169_V_fu_1193_p2, operation Mode is: A2*(B:0x3ff83).
DSP Report: register mult_169_V_fu_1193_p2 is absorbed into DSP mult_169_V_fu_1193_p2.
DSP Report: operator mult_169_V_fu_1193_p2 is absorbed into DSP mult_169_V_fu_1193_p2.
DSP Report: Generating DSP mult_179_V_fu_1033_p2, operation Mode is: A2*(B:0xc8).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mult_179_V_fu_1033_p2.
DSP Report: operator mult_179_V_fu_1033_p2 is absorbed into DSP mult_179_V_fu_1033_p2.
DSP Report: Generating DSP mult_159_V_fu_1066_p2, operation Mode is: A2*(B:0x3ff95).
DSP Report: register mult_159_V_fu_1066_p2 is absorbed into DSP mult_159_V_fu_1066_p2.
DSP Report: operator mult_159_V_fu_1066_p2 is absorbed into DSP mult_159_V_fu_1066_p2.
DSP Report: Generating DSP add_ln703_4045_fu_342148_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4045_fu_342148_p2 is absorbed into DSP add_ln703_4045_fu_342148_p2.
DSP Report: Generating DSP mult_249_V_fu_914_p2, operation Mode is: A''*(B:0x3fe12).
DSP Report: register mult_249_V_fu_914_p2 is absorbed into DSP mult_249_V_fu_914_p2.
DSP Report: register mult_249_V_fu_914_p2 is absorbed into DSP mult_249_V_fu_914_p2.
DSP Report: operator mult_249_V_fu_914_p2 is absorbed into DSP mult_249_V_fu_914_p2.
DSP Report: Generating DSP mult_339_V_fu_1171_p2, operation Mode is: A''*(B:0x3fed4).
DSP Report: register mult_339_V_fu_1171_p2 is absorbed into DSP mult_339_V_fu_1171_p2.
DSP Report: register mult_339_V_fu_1171_p2 is absorbed into DSP mult_339_V_fu_1171_p2.
DSP Report: operator mult_339_V_fu_1171_p2 is absorbed into DSP mult_339_V_fu_1171_p2.
DSP Report: Generating DSP mult_199_V_fu_1030_p2, operation Mode is: A''*(B:0x117).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mult_199_V_fu_1030_p2.
DSP Report: register data_19_V_read_2_reg_346010_reg is absorbed into DSP mult_199_V_fu_1030_p2.
DSP Report: operator mult_199_V_fu_1030_p2 is absorbed into DSP mult_199_V_fu_1030_p2.
DSP Report: Generating DSP add_ln703_4050_fu_344123_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_4050_fu_344123_p2.
DSP Report: register add_ln703_4050_fu_344123_p2 is absorbed into DSP add_ln703_4050_fu_344123_p2.
DSP Report: register data_18_V_read_2_reg_346019_reg is absorbed into DSP add_ln703_4050_fu_344123_p2.
DSP Report: operator add_ln703_4050_fu_344123_p2 is absorbed into DSP add_ln703_4050_fu_344123_p2.
DSP Report: Generating DSP mult_349_V_fu_1098_p2, operation Mode is: A''*(B:0x3fd6c).
DSP Report: register mult_349_V_fu_1098_p2 is absorbed into DSP mult_349_V_fu_1098_p2.
DSP Report: register mult_349_V_fu_1098_p2 is absorbed into DSP mult_349_V_fu_1098_p2.
DSP Report: operator mult_349_V_fu_1098_p2 is absorbed into DSP mult_349_V_fu_1098_p2.
WARNING: [Synth 8-7129] Port ap_rst in module dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln703_4307_reg_20625_reg' and it is trimmed from '27' to '18' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0.v:522]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln703_4260_reg_20570_reg' and it is trimmed from '28' to '18' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0.v:511]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln703_4266_reg_20575_reg' and it is trimmed from '27' to '18' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0.v:512]
DSP Report: Generating DSP mul_ln1118_2880_reg_18753_reg, operation Mode is: (A*(B:0x23f))'.
DSP Report: register mul_ln1118_2880_reg_18753_reg is absorbed into DSP mul_ln1118_2880_reg_18753_reg.
DSP Report: operator mul_ln1118_2880_fu_409_p2 is absorbed into DSP mul_ln1118_2880_reg_18753_reg.
DSP Report: Generating DSP mul_ln1118_2877_reg_18743_reg, operation Mode is: (A*(B:0x3fd74))'.
DSP Report: register mul_ln1118_2877_reg_18743_reg is absorbed into DSP mul_ln1118_2877_reg_18743_reg.
DSP Report: operator mul_ln1118_2877_fu_450_p2 is absorbed into DSP mul_ln1118_2877_reg_18743_reg.
DSP Report: Generating DSP mul_ln1118_2874_fu_426_p2, operation Mode is: A*(B:0x3fe89).
DSP Report: operator mul_ln1118_2874_fu_426_p2 is absorbed into DSP mul_ln1118_2874_fu_426_p2.
DSP Report: Generating DSP add_ln703_4271_fu_20019_p2, operation Mode is: C+A*(B:0xa3).
DSP Report: operator add_ln703_4271_fu_20019_p2 is absorbed into DSP add_ln703_4271_fu_20019_p2.
DSP Report: operator mul_ln1118_2872_fu_446_p2 is absorbed into DSP add_ln703_4271_fu_20019_p2.
DSP Report: Generating DSP add_ln703_4271_fu_20019_p2, operation Mode is: PCIN+A*(B:0xe6).
DSP Report: operator add_ln703_4271_fu_20019_p2 is absorbed into DSP add_ln703_4271_fu_20019_p2.
DSP Report: operator mul_ln1118_2883_fu_417_p2 is absorbed into DSP add_ln703_4271_fu_20019_p2.
DSP Report: Generating DSP add_ln703_4271_reg_20580_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_4271_reg_20580_reg is absorbed into DSP add_ln703_4271_reg_20580_reg.
DSP Report: operator add_ln703_4271_fu_20019_p2 is absorbed into DSP add_ln703_4271_reg_20580_reg.
DSP Report: Generating DSP add_ln703_4272_fu_20317_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4272_fu_20317_p2 is absorbed into DSP add_ln703_4272_fu_20317_p2.
DSP Report: Generating DSP mul_ln1118_2865_fu_398_p2, operation Mode is: A*(B:0x3fd87).
DSP Report: operator mul_ln1118_2865_fu_398_p2 is absorbed into DSP mul_ln1118_2865_fu_398_p2.
DSP Report: Generating DSP mul_ln1118_2867_fu_397_p2, operation Mode is: A*(B:0x217).
DSP Report: operator mul_ln1118_2867_fu_397_p2 is absorbed into DSP mul_ln1118_2867_fu_397_p2.
DSP Report: Generating DSP add_ln703_fu_19841_p2, operation Mode is: (C:0x400)+A*(B:0x3ff3c).
DSP Report: operator add_ln703_fu_19841_p2 is absorbed into DSP add_ln703_fu_19841_p2.
DSP Report: operator mul_ln1118_fu_425_p2 is absorbed into DSP add_ln703_fu_19841_p2.
DSP Report: Generating DSP add_ln703_4254_fu_19893_p2, operation Mode is: C+A*(B:0x192).
DSP Report: operator add_ln703_4254_fu_19893_p2 is absorbed into DSP add_ln703_4254_fu_19893_p2.
DSP Report: operator mul_ln1118_2870_fu_435_p2 is absorbed into DSP add_ln703_4254_fu_19893_p2.
DSP Report: Generating DSP add_ln703_4255_reg_20565_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_4255_reg_20565_reg is absorbed into DSP add_ln703_4255_reg_20565_reg.
DSP Report: operator add_ln703_4255_fu_19903_p2 is absorbed into DSP add_ln703_4255_reg_20565_reg.
DSP Report: Generating DSP add_ln703_4272_fu_20317_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_4272_fu_20317_p2 is absorbed into DSP add_ln703_4272_fu_20317_p2.
DSP Report: Generating DSP mul_ln1118_2899_fu_391_p2, operation Mode is: A*(B:0x21a).
DSP Report: operator mul_ln1118_2899_fu_391_p2 is absorbed into DSP mul_ln1118_2899_fu_391_p2.
DSP Report: Generating DSP add_ln703_4277_fu_20031_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4277_fu_20031_p2 is absorbed into DSP add_ln703_4277_fu_20031_p2.
DSP Report: Generating DSP mul_ln1118_2896_fu_440_p2, operation Mode is: A*(B:0x3fdb9).
DSP Report: operator mul_ln1118_2896_fu_440_p2 is absorbed into DSP mul_ln1118_2896_fu_440_p2.
DSP Report: Generating DSP mul_ln1118_2888_fu_445_p2, operation Mode is: A*(B:0x3fed7).
DSP Report: operator mul_ln1118_2888_fu_445_p2 is absorbed into DSP mul_ln1118_2888_fu_445_p2.
DSP Report: Generating DSP mul_ln1118_2890_fu_407_p2, operation Mode is: A*(B:0x3fe76).
DSP Report: operator mul_ln1118_2890_fu_407_p2 is absorbed into DSP mul_ln1118_2890_fu_407_p2.
DSP Report: Generating DSP mul_ln1118_2907_fu_410_p2, operation Mode is: A*(B:0x5f).
DSP Report: operator mul_ln1118_2907_fu_410_p2 is absorbed into DSP mul_ln1118_2907_fu_410_p2.
DSP Report: Generating DSP add_ln703_4282_fu_20059_p2, operation Mode is: C+A*(B:0x3ff9a).
DSP Report: operator add_ln703_4282_fu_20059_p2 is absorbed into DSP add_ln703_4282_fu_20059_p2.
DSP Report: operator mul_ln1118_2904_fu_448_p2 is absorbed into DSP add_ln703_4282_fu_20059_p2.
DSP Report: Generating DSP add_ln703_4283_fu_20069_p2, operation Mode is: C+A*(B:0x13f).
DSP Report: operator add_ln703_4283_fu_20069_p2 is absorbed into DSP add_ln703_4283_fu_20069_p2.
DSP Report: operator mul_ln1118_2902_fu_443_p2 is absorbed into DSP add_ln703_4283_fu_20069_p2.
DSP Report: Generating DSP mul_ln1118_2910_fu_430_p2, operation Mode is: A*(B:0x24e).
DSP Report: operator mul_ln1118_2910_fu_430_p2 is absorbed into DSP mul_ln1118_2910_fu_430_p2.
DSP Report: Generating DSP mul_ln1118_2893_fu_395_p2, operation Mode is: A2*(B:0x3fdee).
DSP Report: register mul_ln1118_2893_fu_395_p2 is absorbed into DSP mul_ln1118_2893_fu_395_p2.
DSP Report: operator mul_ln1118_2893_fu_395_p2 is absorbed into DSP mul_ln1118_2893_fu_395_p2.
DSP Report: Generating DSP mul_ln1118_2918_fu_394_p2, operation Mode is: A2*(B:0x14e).
DSP Report: register data_22_V_read_3_reg_20544_reg is absorbed into DSP mul_ln1118_2918_fu_394_p2.
DSP Report: operator mul_ln1118_2918_fu_394_p2 is absorbed into DSP mul_ln1118_2918_fu_394_p2.
DSP Report: Generating DSP add_ln703_4296_fu_20411_p2, operation Mode is: C+A2*(B:0x3fe77).
DSP Report: register add_ln703_4296_fu_20411_p2 is absorbed into DSP add_ln703_4296_fu_20411_p2.
DSP Report: operator add_ln703_4296_fu_20411_p2 is absorbed into DSP add_ln703_4296_fu_20411_p2.
DSP Report: operator mul_ln1118_2913_fu_411_p2 is absorbed into DSP add_ln703_4296_fu_20411_p2.
DSP Report: Generating DSP mul_ln1118_2916_fu_429_p2, operation Mode is: A*(B:0x3d).
DSP Report: operator mul_ln1118_2916_fu_429_p2 is absorbed into DSP mul_ln1118_2916_fu_429_p2.
DSP Report: Generating DSP add_ln703_4299_fu_20139_p2, operation Mode is: PCIN+A*(B:0x97).
DSP Report: operator add_ln703_4299_fu_20139_p2 is absorbed into DSP add_ln703_4299_fu_20139_p2.
DSP Report: operator mul_ln1118_2921_fu_420_p2 is absorbed into DSP add_ln703_4299_fu_20139_p2.
DSP Report: Generating DSP add_ln703_4299_reg_20615_reg, operation Mode is: PCIN+A*(B:0x6e).
DSP Report: register add_ln703_4299_reg_20615_reg is absorbed into DSP add_ln703_4299_reg_20615_reg.
DSP Report: operator add_ln703_4299_fu_20139_p2 is absorbed into DSP add_ln703_4299_reg_20615_reg.
DSP Report: operator mul_ln1118_2924_fu_458_p2 is absorbed into DSP add_ln703_4299_reg_20615_reg.
DSP Report: Generating DSP mul_ln1118_2866_fu_433_p2, operation Mode is: A*(B:0x3fd0f).
DSP Report: operator mul_ln1118_2866_fu_433_p2 is absorbed into DSP mul_ln1118_2866_fu_433_p2.
DSP Report: Generating DSP add_ln703_4256_fu_19909_p2, operation Mode is: C+A*(B:0x228).
DSP Report: operator add_ln703_4256_fu_19909_p2 is absorbed into DSP add_ln703_4256_fu_19909_p2.
DSP Report: operator mul_ln1118_2875_fu_396_p2 is absorbed into DSP add_ln703_4256_fu_19909_p2.
DSP Report: Generating DSP add_ln703_4249_fu_19851_p2, operation Mode is: (C:0xfffffffff000)+A*(B:0x1c2).
DSP Report: operator add_ln703_4249_fu_19851_p2 is absorbed into DSP add_ln703_4249_fu_19851_p2.
DSP Report: operator mul_ln1118_2864_fu_444_p2 is absorbed into DSP add_ln703_4249_fu_19851_p2.
DSP Report: Generating DSP add_ln703_4256_fu_19909_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_4256_fu_19909_p2 is absorbed into DSP add_ln703_4256_fu_19909_p2.
DSP Report: Generating DSP add_ln703_4259_fu_19935_p2, operation Mode is: C+A*(B:0x28c).
DSP Report: operator add_ln703_4259_fu_19935_p2 is absorbed into DSP add_ln703_4259_fu_19935_p2.
DSP Report: operator mul_ln1118_2878_fu_404_p2 is absorbed into DSP add_ln703_4259_fu_19935_p2.
DSP Report: Generating DSP mul_ln1118_2868_fu_436_p2, operation Mode is: A*(B:0x3fdb8).
DSP Report: operator mul_ln1118_2868_fu_436_p2 is absorbed into DSP mul_ln1118_2868_fu_436_p2.
DSP Report: Generating DSP add_ln703_4305_fu_20157_p2, operation Mode is: C+A*(B:0xc5).
DSP Report: operator add_ln703_4305_fu_20157_p2 is absorbed into DSP add_ln703_4305_fu_20157_p2.
DSP Report: operator mul_ln1118_2884_fu_434_p2 is absorbed into DSP add_ln703_4305_fu_20157_p2.
DSP Report: Generating DSP mul_ln1118_2908_fu_414_p2, operation Mode is: A*(B:0x3fe4e).
DSP Report: operator mul_ln1118_2908_fu_414_p2 is absorbed into DSP mul_ln1118_2908_fu_414_p2.
DSP Report: Generating DSP mul_ln1118_2922_fu_392_p2, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_ln1118_2922_fu_392_p2 is absorbed into DSP mul_ln1118_2922_fu_392_p2.
DSP Report: Generating DSP mul_ln1118_2917_fu_455_p2, operation Mode is: A*(B:0x3feec).
DSP Report: operator mul_ln1118_2917_fu_455_p2 is absorbed into DSP mul_ln1118_2917_fu_455_p2.
DSP Report: Generating DSP mul_ln1118_2881_fu_459_p2, operation Mode is: A2*(B:0x2a3).
DSP Report: register zext_ln1116_114_cast_reg_20560_reg is absorbed into DSP mul_ln1118_2881_fu_459_p2.
DSP Report: operator mul_ln1118_2881_fu_459_p2 is absorbed into DSP mul_ln1118_2881_fu_459_p2.
DSP Report: Generating DSP add_ln703_4314_fu_20217_p2, operation Mode is: C+A*(B:0x3ffdb).
DSP Report: operator add_ln703_4314_fu_20217_p2 is absorbed into DSP add_ln703_4314_fu_20217_p2.
DSP Report: operator mul_ln1118_2897_fu_431_p2 is absorbed into DSP add_ln703_4314_fu_20217_p2.
DSP Report: Generating DSP mul_ln1118_2911_fu_454_p2, operation Mode is: A*(B:0x3ff9b).
DSP Report: operator mul_ln1118_2911_fu_454_p2 is absorbed into DSP mul_ln1118_2911_fu_454_p2.
DSP Report: Generating DSP mul_ln1118_2894_fu_427_p2, operation Mode is: A*(B:0x3ff87).
DSP Report: operator mul_ln1118_2894_fu_427_p2 is absorbed into DSP mul_ln1118_2894_fu_427_p2.
DSP Report: Generating DSP mul_ln1118_2914_fu_439_p2, operation Mode is: A*(B:0xd1).
DSP Report: operator mul_ln1118_2914_fu_439_p2 is absorbed into DSP mul_ln1118_2914_fu_439_p2.
DSP Report: Generating DSP add_ln703_4312_fu_20205_p2, operation Mode is: PCIN+A*(B:0xda).
DSP Report: operator add_ln703_4312_fu_20205_p2 is absorbed into DSP add_ln703_4312_fu_20205_p2.
DSP Report: operator mul_ln1118_2900_fu_389_p2 is absorbed into DSP add_ln703_4312_fu_20205_p2.
DSP Report: Generating DSP add_ln703_4312_fu_20205_p2, operation Mode is: PCIN+A*(B:0xcc).
DSP Report: operator add_ln703_4312_fu_20205_p2 is absorbed into DSP add_ln703_4312_fu_20205_p2.
DSP Report: operator mul_ln1118_2886_fu_399_p2 is absorbed into DSP add_ln703_4312_fu_20205_p2.
DSP Report: Generating DSP add_ln703_4312_fu_20205_p2, operation Mode is: PCIN+A*(B:0xab).
DSP Report: operator add_ln703_4312_fu_20205_p2 is absorbed into DSP add_ln703_4312_fu_20205_p2.
DSP Report: operator mul_ln1118_2925_fu_421_p2 is absorbed into DSP add_ln703_4312_fu_20205_p2.
DSP Report: Generating DSP add_ln703_4312_reg_20630_reg, operation Mode is: PCIN+A*(B:0x9c).
DSP Report: register add_ln703_4312_reg_20630_reg is absorbed into DSP add_ln703_4312_reg_20630_reg.
DSP Report: operator add_ln703_4312_fu_20205_p2 is absorbed into DSP add_ln703_4312_reg_20630_reg.
DSP Report: operator mul_ln1118_2919_fu_460_p2 is absorbed into DSP add_ln703_4312_reg_20630_reg.
DSP Report: Generating DSP mul_ln1118_2891_fu_457_p2, operation Mode is: A*(B:0x3fefa).
DSP Report: operator mul_ln1118_2891_fu_457_p2 is absorbed into DSP mul_ln1118_2891_fu_457_p2.
DSP Report: Generating DSP mul_ln1118_2905_fu_451_p2, operation Mode is: A*(B:0x3fe63).
DSP Report: operator mul_ln1118_2905_fu_451_p2 is absorbed into DSP mul_ln1118_2905_fu_451_p2.
DSP Report: Generating DSP mul_ln1118_2915_fu_401_p2, operation Mode is: A*(B:0xea).
DSP Report: operator mul_ln1118_2915_fu_401_p2 is absorbed into DSP mul_ln1118_2915_fu_401_p2.
DSP Report: Generating DSP add_ln703_4293_fu_20123_p2, operation Mode is: PCIN+A*(B:0x13d).
DSP Report: operator add_ln703_4293_fu_20123_p2 is absorbed into DSP add_ln703_4293_fu_20123_p2.
DSP Report: operator mul_ln1118_2898_fu_390_p2 is absorbed into DSP add_ln703_4293_fu_20123_p2.
DSP Report: Generating DSP add_ln703_4293_reg_20610_reg, operation Mode is: PCIN+A*(B:0xab).
DSP Report: register add_ln703_4293_reg_20610_reg is absorbed into DSP add_ln703_4293_reg_20610_reg.
DSP Report: operator add_ln703_4293_fu_20123_p2 is absorbed into DSP add_ln703_4293_reg_20610_reg.
DSP Report: operator mul_ln1118_2901_fu_419_p2 is absorbed into DSP add_ln703_4293_reg_20610_reg.
DSP Report: Generating DSP mul_ln1118_2892_fu_416_p2, operation Mode is: A*(B:0x1df).
DSP Report: operator mul_ln1118_2892_fu_416_p2 is absorbed into DSP mul_ln1118_2892_fu_416_p2.
DSP Report: Generating DSP add_ln703_4290_fu_20097_p2, operation Mode is: PCIN+A*(B:0x1c1).
DSP Report: operator add_ln703_4290_fu_20097_p2 is absorbed into DSP add_ln703_4290_fu_20097_p2.
DSP Report: operator mul_ln1118_2889_fu_400_p2 is absorbed into DSP add_ln703_4290_fu_20097_p2.
DSP Report: Generating DSP mul_ln1118_2912_fu_438_p2, operation Mode is: A*(B:0x3fecf).
DSP Report: operator mul_ln1118_2912_fu_438_p2 is absorbed into DSP mul_ln1118_2912_fu_438_p2.
DSP Report: Generating DSP mul_ln1118_2903_fu_456_p2, operation Mode is: A*(B:0x316).
DSP Report: operator mul_ln1118_2903_fu_456_p2 is absorbed into DSP mul_ln1118_2903_fu_456_p2.
DSP Report: Generating DSP mul_ln1118_2895_fu_428_p2, operation Mode is: A*(B:0x3fece).
DSP Report: operator mul_ln1118_2895_fu_428_p2 is absorbed into DSP mul_ln1118_2895_fu_428_p2.
DSP Report: Generating DSP mul_ln1118_2909_fu_406_p2, operation Mode is: A*(B:0x3fe31).
DSP Report: operator mul_ln1118_2909_fu_406_p2 is absorbed into DSP mul_ln1118_2909_fu_406_p2.
DSP Report: Generating DSP add_ln703_4288_reg_20600_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_4288_reg_20600_reg is absorbed into DSP add_ln703_4288_reg_20600_reg.
DSP Report: operator add_ln703_4288_fu_20091_p2 is absorbed into DSP add_ln703_4288_reg_20600_reg.
DSP Report: Generating DSP mul_ln1118_2871_fu_418_p2, operation Mode is: A*(B:0x3ff9b).
DSP Report: operator mul_ln1118_2871_fu_418_p2 is absorbed into DSP mul_ln1118_2871_fu_418_p2.
DSP Report: Generating DSP mul_ln1118_2876_fu_405_p2, operation Mode is: A*(B:0xb).
DSP Report: operator mul_ln1118_2876_fu_405_p2 is absorbed into DSP mul_ln1118_2876_fu_405_p2.
DSP Report: Generating DSP add_ln703_4264_fu_19977_p2, operation Mode is: C+A*(B:0x3ff97).
DSP Report: operator add_ln703_4264_fu_19977_p2 is absorbed into DSP add_ln703_4264_fu_19977_p2.
DSP Report: operator mul_ln1118_2879_fu_437_p2 is absorbed into DSP add_ln703_4264_fu_19977_p2.
DSP Report: Generating DSP mul_ln1118_2882_fu_415_p2, operation Mode is: A*(B:0x1cc).
DSP Report: operator mul_ln1118_2882_fu_415_p2 is absorbed into DSP mul_ln1118_2882_fu_415_p2.
DSP Report: Generating DSP add_ln703_4261_fu_19951_p2, operation Mode is: PCIN+A*(B:0x117).
DSP Report: operator add_ln703_4261_fu_19951_p2 is absorbed into DSP add_ln703_4261_fu_19951_p2.
DSP Report: operator mul_ln1118_2873_fu_388_p2 is absorbed into DSP add_ln703_4261_fu_19951_p2.
DSP Report: Generating DSP mul_ln1118_2869_fu_422_p2, operation Mode is: A*(B:0x3fe61).
DSP Report: operator mul_ln1118_2869_fu_422_p2 is absorbed into DSP mul_ln1118_2869_fu_422_p2.
DSP Report: Generating DSP mul_ln1118_2885_reg_18766_reg, operation Mode is: (A*(B:0x199))'.
DSP Report: register mul_ln1118_2885_reg_18766_reg is absorbed into DSP mul_ln1118_2885_reg_18766_reg.
DSP Report: operator mul_ln1118_2885_fu_423_p2 is absorbed into DSP mul_ln1118_2885_reg_18766_reg.
DSP Report: Generating DSP mul_ln1118_2906_reg_18830_reg, operation Mode is: (A*(B:0x3fddc))'.
DSP Report: register mul_ln1118_2906_reg_18830_reg is absorbed into DSP mul_ln1118_2906_reg_18830_reg.
DSP Report: operator mul_ln1118_2906_fu_447_p2 is absorbed into DSP mul_ln1118_2906_reg_18830_reg.
DSP Report: Generating DSP mul_ln1118_2887_fu_413_p2, operation Mode is: A*(B:0xaf).
DSP Report: operator mul_ln1118_2887_fu_413_p2 is absorbed into DSP mul_ln1118_2887_fu_413_p2.
DSP Report: Generating DSP add_ln703_4274_reg_20585_reg, operation Mode is: PCIN+A*(B:0x125).
DSP Report: register add_ln703_4274_reg_20585_reg is absorbed into DSP add_ln703_4274_reg_20585_reg.
DSP Report: operator add_ln703_4274_fu_20025_p2 is absorbed into DSP add_ln703_4274_reg_20585_reg.
DSP Report: operator mul_ln1118_2954_fu_408_p2 is absorbed into DSP add_ln703_4274_reg_20585_reg.
DSP Report: Generating DSP mul_ln1118_2920_fu_387_p2, operation Mode is: A2*(B:0x3fd6d).
DSP Report: register mul_ln1118_2920_fu_387_p2 is absorbed into DSP mul_ln1118_2920_fu_387_p2.
DSP Report: operator mul_ln1118_2920_fu_387_p2 is absorbed into DSP mul_ln1118_2920_fu_387_p2.
DSP Report: Generating DSP add_ln703_4320_fu_20233_p2, operation Mode is: C+A*(B:0x55).
DSP Report: operator add_ln703_4320_fu_20233_p2 is absorbed into DSP add_ln703_4320_fu_20233_p2.
DSP Report: operator mul_ln1118_2926_fu_386_p2 is absorbed into DSP add_ln703_4320_fu_20233_p2.
DSP Report: Generating DSP mul_ln1118_2923_fu_449_p2, operation Mode is: A*(B:0x3ffaa).
DSP Report: operator mul_ln1118_2923_fu_449_p2 is absorbed into DSP mul_ln1118_2923_fu_449_p2.
DSP Report: Generating DSP mul_ln1118_fu_464_p2, operation Mode is: A''*B.
DSP Report: register mul_ln1118_fu_464_p2 is absorbed into DSP mul_ln1118_fu_464_p2.
DSP Report: register mul_ln1118_fu_464_p2 is absorbed into DSP mul_ln1118_fu_464_p2.
DSP Report: operator mul_ln1118_fu_464_p2 is absorbed into DSP mul_ln1118_fu_464_p2.
DSP Report: Generating DSP mul_ln1118_1_fu_471_p2, operation Mode is: A''*B.
DSP Report: register mul_ln1118_1_fu_471_p2 is absorbed into DSP mul_ln1118_1_fu_471_p2.
DSP Report: register mul_ln1118_1_fu_471_p2 is absorbed into DSP mul_ln1118_1_fu_471_p2.
DSP Report: operator mul_ln1118_1_fu_471_p2 is absorbed into DSP mul_ln1118_1_fu_471_p2.
DSP Report: Generating DSP mul_ln1118_2_fu_465_p2, operation Mode is: A''*B.
DSP Report: register mul_ln1118_2_fu_465_p2 is absorbed into DSP mul_ln1118_2_fu_465_p2.
DSP Report: register mul_ln1118_2_fu_465_p2 is absorbed into DSP mul_ln1118_2_fu_465_p2.
DSP Report: operator mul_ln1118_2_fu_465_p2 is absorbed into DSP mul_ln1118_2_fu_465_p2.
DSP Report: Generating DSP mul_ln1118_3_fu_468_p2, operation Mode is: A''*B.
DSP Report: register mul_ln1118_3_fu_468_p2 is absorbed into DSP mul_ln1118_3_fu_468_p2.
DSP Report: register mul_ln1118_3_fu_468_p2 is absorbed into DSP mul_ln1118_3_fu_468_p2.
DSP Report: operator mul_ln1118_3_fu_468_p2 is absorbed into DSP mul_ln1118_3_fu_468_p2.
DSP Report: Generating DSP mul_ln1118_4_fu_466_p2, operation Mode is: A''*B.
DSP Report: register mul_ln1118_4_fu_466_p2 is absorbed into DSP mul_ln1118_4_fu_466_p2.
DSP Report: register mul_ln1118_4_fu_466_p2 is absorbed into DSP mul_ln1118_4_fu_466_p2.
DSP Report: operator mul_ln1118_4_fu_466_p2 is absorbed into DSP mul_ln1118_4_fu_466_p2.
DSP Report: Generating DSP mul_ln1118_5_fu_470_p2, operation Mode is: A''*B.
DSP Report: register mul_ln1118_5_fu_470_p2 is absorbed into DSP mul_ln1118_5_fu_470_p2.
DSP Report: register mul_ln1118_5_fu_470_p2 is absorbed into DSP mul_ln1118_5_fu_470_p2.
DSP Report: operator mul_ln1118_5_fu_470_p2 is absorbed into DSP mul_ln1118_5_fu_470_p2.
DSP Report: Generating DSP mul_ln1118_6_fu_467_p2, operation Mode is: A''*B.
DSP Report: register mul_ln1118_6_fu_467_p2 is absorbed into DSP mul_ln1118_6_fu_467_p2.
DSP Report: register mul_ln1118_6_fu_467_p2 is absorbed into DSP mul_ln1118_6_fu_467_p2.
DSP Report: operator mul_ln1118_6_fu_467_p2 is absorbed into DSP mul_ln1118_6_fu_467_p2.
DSP Report: Generating DSP mul_ln1118_7_fu_469_p2, operation Mode is: A''*B.
DSP Report: register mul_ln1118_7_fu_469_p2 is absorbed into DSP mul_ln1118_7_fu_469_p2.
DSP Report: register mul_ln1118_7_fu_469_p2 is absorbed into DSP mul_ln1118_7_fu_469_p2.
DSP Report: operator mul_ln1118_7_fu_469_p2 is absorbed into DSP mul_ln1118_7_fu_469_p2.
DSP Report: Generating DSP mul_ln1118_8_fu_472_p2, operation Mode is: A''*B.
DSP Report: register mul_ln1118_8_fu_472_p2 is absorbed into DSP mul_ln1118_8_fu_472_p2.
DSP Report: register mul_ln1118_8_fu_472_p2 is absorbed into DSP mul_ln1118_8_fu_472_p2.
DSP Report: operator mul_ln1118_8_fu_472_p2 is absorbed into DSP mul_ln1118_8_fu_472_p2.
DSP Report: Generating DSP mul_ln1118_9_fu_473_p2, operation Mode is: A''*B.
DSP Report: register mul_ln1118_9_fu_473_p2 is absorbed into DSP mul_ln1118_9_fu_473_p2.
DSP Report: register mul_ln1118_9_fu_473_p2 is absorbed into DSP mul_ln1118_9_fu_473_p2.
DSP Report: operator mul_ln1118_9_fu_473_p2 is absorbed into DSP mul_ln1118_9_fu_473_p2.
WARNING: [Synth 8-7129] Port ap_rst in module dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0 is either unconnected or has no load
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer5_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer5_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer18_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer18_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer8_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer8_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer8_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer8_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer8_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer8_out_V_data_2_V_U/mem_reg"
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4340_reg_9446_pp0_iter1_reg_reg' and it is trimmed from '27' to '17' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0.v:439]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4340_reg_9446_reg' and it is trimmed from '27' to '17' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0.v:438]
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2963_fu_547_p2, operation Mode is: A''*(B:0x3fae2).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_44_ret_reg_1317_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2963_fu_547_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_44_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2963_fu_547_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2963_fu_547_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2963_fu_547_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4366_fu_9127_p2, operation Mode is: PCIN+A''*(B:0x3f7d0).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_45_ret_reg_1322_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4366_fu_9127_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_45_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4366_fu_9127_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4366_fu_9127_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4366_fu_9127_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3039_fu_537_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4366_fu_9127_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4368_fu_9133_p2, operation Mode is: C+A''*(B:0xd).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_47_ret_reg_1332_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4368_fu_9133_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_47_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4368_fu_9133_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4368_fu_9133_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4368_fu_9133_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2964_fu_568_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4368_fu_9133_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4369_reg_9496_reg, operation Mode is: C+A''*(B:0xab).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_46_ret_reg_1327_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4369_reg_9496_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_46_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4369_reg_9496_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4369_reg_9496_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4369_reg_9496_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4369_fu_9143_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4369_reg_9496_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3040_fu_545_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4369_reg_9496_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2945_fu_559_p2, operation Mode is: A''*(B:0xab5).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_24_V_read_3_reg_9396_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2945_fu_559_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_24_V_read_3_reg_9396_pp0_iter1_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2945_fu_559_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2945_fu_559_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2945_fu_559_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2959_fu_541_p2, operation Mode is: A''*(B:0x35b).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_38_ret_reg_1292_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2959_fu_541_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_38_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2959_fu_541_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2959_fu_541_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2959_fu_541_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4351_fu_9061_p2, operation Mode is: PCIN+A''*(B:0x337).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_27_ret_reg_1247_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4351_fu_9061_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_27_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4351_fu_9061_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4351_fu_9061_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4351_fu_9061_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2948_fu_571_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4351_fu_9061_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4352_reg_9466_reg, operation Mode is: C+A''*(B:0x56a).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_37_ret_reg_1287_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4352_reg_9466_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_37_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4352_reg_9466_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4352_reg_9466_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4352_reg_9466_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4352_fu_9071_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4352_reg_9466_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2958_fu_549_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4352_reg_9466_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2953_fu_543_p2, operation Mode is: A''*(B:0x542).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_32_ret_reg_1267_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2953_fu_543_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_32_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2953_fu_543_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2953_fu_543_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2953_fu_543_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4350_reg_9461_reg, operation Mode is: PCIN+A''*(B:0x467).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_31_ret_reg_1262_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4350_reg_9461_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_31_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4350_reg_9461_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4350_reg_9461_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4350_reg_9461_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4350_fu_9055_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4350_reg_9461_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2952_fu_538_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4350_reg_9461_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2962_fu_563_p2, operation Mode is: A''*(B:0x3fe0e).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_43_ret_reg_1312_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2962_fu_563_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_43_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2962_fu_563_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2962_fu_563_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2962_fu_563_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4357_fu_9089_p2, operation Mode is: PCIN+A''*(B:0xc2).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_33_ret_reg_1272_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4357_fu_9089_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_33_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4357_fu_9089_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4357_fu_9089_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4357_fu_9089_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2954_fu_548_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4357_fu_9089_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4361_fu_9111_p2, operation Mode is: C'+A''*(B:0x3ffe7).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_36_ret_reg_1282_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4361_fu_9111_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_36_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4361_fu_9111_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4361_fu_9111_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4361_fu_9111_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4361_fu_9111_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4361_fu_9111_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2957_fu_552_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4361_fu_9111_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4362_reg_9486_reg, operation Mode is: C+A''*(B:0x17).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_34_ret_reg_1277_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4362_reg_9486_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_34_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4362_reg_9486_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4362_reg_9486_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4362_reg_9486_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4362_fu_9121_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4362_reg_9486_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2955_fu_542_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4362_reg_9486_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2949_fu_561_p2, operation Mode is: A''*(B:0x29).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_28_ret_reg_1107_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2949_fu_561_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_28_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2949_fu_561_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2949_fu_561_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2949_fu_561_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4359_fu_9095_p2, operation Mode is: PCIN+A''*(B:0x36).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_26_ret_reg_1242_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4359_fu_9095_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_26_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4359_fu_9095_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4359_fu_9095_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4359_fu_9095_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2947_fu_531_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4359_fu_9095_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4360_reg_9481_reg, operation Mode is: C+A''*(B:0x56).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_35_ret_reg_1102_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4360_reg_9481_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_35_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4360_reg_9481_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4360_reg_9481_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4360_reg_9481_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4360_fu_9105_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4360_reg_9481_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2956_fu_526_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4360_reg_9481_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4363_fu_9282_p2, operation Mode is: PCIN+A:B.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4363_fu_9282_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4363_fu_9282_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2961_fu_569_p2, operation Mode is: A''*(B:0x3fdda).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_42_ret_reg_1097_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2961_fu_569_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_42_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2961_fu_569_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2961_fu_569_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2961_fu_569_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4355_reg_9471_reg, operation Mode is: PCIN+A''*(B:0x273).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_39_ret_reg_1297_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4355_reg_9471_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_39_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4355_reg_9471_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4355_reg_9471_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4355_reg_9471_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4355_fu_9077_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4355_reg_9471_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2960_fu_564_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4355_reg_9471_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4365_fu_9368_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4364_reg_9511_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4365_fu_9368_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4365_fu_9368_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4365_fu_9368_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4365_fu_9368_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4365_fu_9368_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4365_fu_9368_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4365_fu_9368_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2944_reg_8182_reg, operation Mode is: (A''*(B:0xbe7))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_23_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2944_reg_8182_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_23_V_read_4_reg_9401_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2944_reg_8182_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2944_reg_8182_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2944_reg_8182_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2944_fu_528_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2944_reg_8182_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2941_fu_534_p2, operation Mode is: A''*(B:0x96).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_19_ret_reg_1212_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2941_fu_534_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_19_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2941_fu_534_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2941_fu_534_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2941_fu_534_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4343_fu_9023_p2, operation Mode is: PCIN+A''*(B:0x286).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_22_ret_reg_1222_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4343_fu_9023_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_22_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4343_fu_9023_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4343_fu_9023_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4343_fu_9023_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3017_fu_556_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4343_fu_9023_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2943_fu_540_p2, operation Mode is: A''*(B:0x3b8).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_21_ret_reg_1112_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2943_fu_540_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_21_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2943_fu_540_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2943_fu_540_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2943_fu_540_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4342_fu_9013_p2, operation Mode is: PCIN+A''*(B:0x3fdae).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_20_ret_reg_1217_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4342_fu_9013_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_20_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4342_fu_9013_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4342_fu_9013_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4342_fu_9013_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2942_fu_524_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4342_fu_9013_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2940_fu_536_p2, operation Mode is: A''*(B:0x6ce).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_18_ret_reg_1207_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2940_fu_536_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_18_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2940_fu_536_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2940_fu_536_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2940_fu_536_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4340_fu_9007_p2, operation Mode is: PCIN+A''*(B:0x508).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_17_ret_reg_1202_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4340_fu_9007_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_17_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4340_fu_9007_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4340_fu_9007_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4340_fu_9007_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2939_fu_527_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4340_fu_9007_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4345_fu_9331_p2, operation Mode is: PCIN+A'':B+C.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4345_fu_9331_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4345_fu_9331_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4345_fu_9331_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4345_fu_9331_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4345_fu_9331_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4345_fu_9331_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2937_fu_562_p2, operation Mode is: A''*(B:0x3fa0f).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_15_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2937_fu_562_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_15_V_read_4_reg_9406_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2937_fu_562_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2937_fu_562_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2937_fu_562_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2936_fu_557_p2, operation Mode is: A''*(B:0x1f3).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_14_ret_reg_1117_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2936_fu_557_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_14_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2936_fu_557_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2936_fu_557_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2936_fu_557_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4337_reg_9441_reg, operation Mode is: PCIN+A''*(B:0x77c).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_16_ret_reg_1197_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4337_reg_9441_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_16_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4337_reg_9441_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4337_reg_9441_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4337_reg_9441_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4337_fu_9001_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4337_reg_9441_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2938_fu_533_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4337_reg_9441_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2935_fu_551_p2, operation Mode is: A''*(B:0x3fddb).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_13_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2935_fu_551_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_13_V_read_4_reg_9411_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2935_fu_551_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2935_fu_551_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2935_fu_551_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4335_fu_9227_p2, operation Mode is: PCIN+A''*(B:0x20b).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_9_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4335_fu_9227_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_9_V_read_4_reg_9416_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4335_fu_9227_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4335_fu_9227_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4335_fu_9227_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2931_fu_544_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4335_fu_9227_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_fu_8941_p2, operation Mode is: (C:0xfffffffff800)+A''*(B:0x3fe8c).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_1346_ret_reg_1132_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_fu_8941_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_1_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_fu_8941_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_fu_8941_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_fu_8941_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2996_fu_565_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_fu_8941_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4323_fu_8951_p2, operation Mode is: C+A''*(B:0x3fd88).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_0_ret_reg_1127_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4323_fu_8951_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_0_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4323_fu_8951_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4323_fu_8951_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4323_fu_8951_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_fu_532_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4323_fu_8951_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2929_fu_570_p2, operation Mode is: A''*(B:0x3ff43).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_7_ret_reg_1122_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2929_fu_570_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_7_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2929_fu_570_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2929_fu_570_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2929_fu_570_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4325_reg_9426_reg, operation Mode is: PCIN+A''*(B:0xc6).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_4_ret_reg_1147_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4325_reg_9426_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_4_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4325_reg_9426_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4325_reg_9426_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4325_reg_9426_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4325_fu_8957_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4325_reg_9426_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2928_fu_530_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4325_reg_9426_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4328_fu_8969_p2, operation Mode is: C'+A''*(B:0x19).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_3348_ret_reg_1142_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4328_fu_8969_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_3_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4328_fu_8969_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4328_fu_8969_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4328_fu_8969_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4328_fu_8969_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4328_fu_8969_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2927_fu_539_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4328_fu_8969_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2930_reg_8188_reg, operation Mode is: (A''*(B:0x194))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_8_ret_reg_1162_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2930_reg_8188_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_8_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2930_reg_8188_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2930_reg_8188_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2930_reg_8188_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2930_fu_529_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2930_reg_8188_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2933_fu_554_p2, operation Mode is: A''*(B:0xb1).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_11_ret_reg_1177_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2933_fu_554_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_11_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2933_fu_554_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2933_fu_554_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2933_fu_554_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4333_fu_8985_p2, operation Mode is: PCIN+A''*(B:0xf9).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_10_ret_reg_1172_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4333_fu_8985_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_10_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4333_fu_8985_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4333_fu_8985_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4333_fu_8985_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2932_fu_546_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4333_fu_8985_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4334_reg_9436_reg, operation Mode is: C+A''*(B:0x3fe8a).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_12_ret_reg_1182_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4334_reg_9436_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_12_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4334_reg_9436_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4334_reg_9436_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4334_reg_9436_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4334_fu_8995_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4334_reg_9436_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2934_fu_560_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4334_reg_9436_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4335_fu_9227_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4335_fu_9227_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4335_fu_9227_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4338_reg_9501_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4338_reg_9501_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4338_reg_9501_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4338_fu_9246_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4338_reg_9501_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4345_fu_9331_p2, operation Mode is: PCIN+A:B.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4345_fu_9331_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4345_fu_9331_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2, operation Mode is: A''*(B:0x630).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_30_ret_reg_1257_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_30_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4347_fu_9039_p2, operation Mode is: PCIN+A''*(B:0x3fbbb).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_29_ret_reg_1252_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4347_fu_9039_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_29_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4347_fu_9039_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4347_fu_9039_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4347_fu_9039_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2950_fu_567_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4347_fu_9039_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4348_reg_9456_reg, operation Mode is: C+A''*(B:0xb1d).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_25_ret_reg_1237_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4348_reg_9456_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_25_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4348_reg_9456_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4348_reg_9456_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4348_reg_9456_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4348_fu_9049_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4348_reg_9456_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2946_fu_572_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4348_reg_9456_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4365_fu_9368_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4348_reg_9456_pp0_iter1_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4365_fu_9368_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4365_fu_9368_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4365_fu_9368_p2.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls__GCB2/layer4_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "myhls__GCB2/layer4_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "myhls__GCB2/layer4_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"myhls__GCB2/layer2_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "myhls__GCB2/layer2_out_V_data_0_V_U/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM "myhls__GCB2/layer2_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "myhls__GCB2/layer2_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls__GCB2/layer17_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "myhls__GCB2/layer17_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "myhls__GCB2/layer17_out_V_data_0_V_U/mem_reg"
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:14 . Memory (MB): peak = 4427.020 ; gain = 2288.250 ; free physical = 722711 ; free virtual = 968963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|layer5_out_V_data_0_V_U  | mem_reg                          | 144 x 16(READ_FIRST)   | W |   | 144 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer18_out_V_data_0_V_U | mem_reg                          | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer6_out_V_data_0_V_U  | mem_reg                          | 144 x 38(READ_FIRST)   | W |   | 144 x 38(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|layer6_out_V_data_1_V_U  | mem_reg                          | 144 x 38(READ_FIRST)   | W |   | 144 x 38(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|layer6_out_V_data_2_V_U  | mem_reg                          | 144 x 38(READ_FIRST)   | W |   | 144 x 38(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|layer8_out_V_data_0_V_U  | mem_reg                          | 144 x 16(READ_FIRST)   | W |   | 144 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer8_out_V_data_1_V_U  | mem_reg                          | 144 x 16(READ_FIRST)   | W |   | 144 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer8_out_V_data_2_V_U  | mem_reg                          | 144 x 16(READ_FIRST)   | W |   | 144 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB2              | layer4_out_V_data_0_V_U/mem_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|myhls__GCB2              | layer2_out_V_data_0_V_U/mem_reg  | 2 K x 39(READ_FIRST)   | W |   | 2 K x 39(WRITE_FIRST)  |   | R | Port A and B     | 1      | 3      | 3,1             | 
|myhls__GCB2              | layer17_out_V_data_0_V_U/mem_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-------------------------------------------------------------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                              | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x14d)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x14b)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x127)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A2*(B:0x3ffa6)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3fd50)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3fdfb)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x298)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fefa)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x10d)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xbd)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xd2)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x9e)                   | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff1d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3fd17)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3fd24)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x15a)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff18)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (A2*(B:0x3fc88))'                  | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                    | A2*(B:0x3ff42)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff1f)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x135)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3fedf)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (A2*(B:0x3fee8))'                  | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                    | A''*(B:0x3fec5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x43)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x173)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A2*(B:0x3feac)                | 17     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (C:0xfffffffd7400)+A2*(B:0x3ffe6)  | 17     | 6      | 19     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B                           | 8      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x22a)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (C:0x4400)+A2*(B:0xb)              | 16     | 4      | 15     | -      | 20     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3fe2e)                   | 17     | 10     | 20     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | PCIN+A:B+C'                        | 9      | 18     | 27     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x5b)                      | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xeb)                   | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x67)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffd5)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x45)                      | 16     | 7      | 25     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x389)                       | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x211)                  | 16     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | (A2*(B:0x3fcd6))'                  | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                    | A2*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x26)                      | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffd7)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff17)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3ff96)                   | 17     | 8      | 22     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xeb)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x31)                      | 16     | 6      | 21     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                         | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x34)                      | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3fdf4)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3fc8e)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xcc)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (PCIN+A2:B2+C')'                   | 3      | 18     | 17     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|myhls                                                                    | A2*(B:0x3fe6f)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff2c)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xa7)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x146)                  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x1ba)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x13f)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (C:0x1b800)+A2*(B:0x2c8)           | 16     | 10     | 17     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x12f)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3fe8d)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3fbb8)                   | 17     | 12     | 26     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x3b)                      | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xc3)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3ff54)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x8b)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3ff49)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x3ff17)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff5b)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x114)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x3ff3f)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffbd)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff3e)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff45)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3fee7)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | (C:0xfffffffebc00)+A2*(B:0x3ff8f)  | 17     | 8      | 18     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3fed4)                   | 17     | 10     | 24     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff0e)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff8a)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (A2*(B:0x3fe0a))'                  | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                    | A2*(B:0x3fe7c)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3fd9b)                   | 17     | 11     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A2*(B:0x3ff13)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x150)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x11b)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3fed7)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xc3)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3ff3c)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+(A:0x0):B                     | 30     | 16     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x49)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffd7)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffd9)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff9a)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (C:0xffffffffdc00)+A2*(B:0x3ffe9)  | 17     | 6      | 15     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x36)                      | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x16)                        | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x51)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xd4)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x97)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3ff0e)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3fee5)                   | 17     | 10     | 22     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (A:0x97)*B2                        | 8      | 16     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x187)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (C:0x1c400)+A2*(B:0x12f)           | 16     | 9      | 17     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B                           | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (A2*(B:0x155))'                    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                    | A2*(B:0x3feed)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3fe95)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x12a)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x165)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x1a1)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3fe13)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff7d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (A2*(B:0x141))'                    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                    | A2*(B:0x3ff68)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+(A:0x0):B2+C'                 | 30     | 18     | 16     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (C:0x2a800)+A2*(B:0xa4)            | 16     | 8      | 18     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B                           | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x12f)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | PCIN+A:B+C'                        | 9      | 18     | 27     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x17d)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff2e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff1b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x1a)                      | 16     | 5      | 21     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff95)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffb1)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffa9)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff45)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xad)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x66)                      | 16     | 7      | 19     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff9f)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1dc)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0xc4)                      | 16     | 8      | 25     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xdf)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (PCIN+A2:B2+C')'                   | 6      | 18     | 22     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|myhls                                                                    | C+A2*(B:0x3feb8)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3fe63)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff76)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff85)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0xb6)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff99)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffb7)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x1b)                        | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (PCIN-A2:B2-C')'                   | 3      | 18     | 16     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fef2)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fea2)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe9b)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff69)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff72)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x285)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xde)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3ff62)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | (A2*(B:0x3fd6c))'                  | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x11e)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3fe8f)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3fefb)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x357)                     | 16     | 10     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fac8)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fddb)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe21)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 12     | 18     | 30     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x155)                    | 16     | 9      | 27     | -      | 28     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fef9)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe71)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x13c)                     | 16     | 9      | 27     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A2*(B:0x3fee8)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3fecd)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3fee5)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3fecd)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C'                        | 10     | 18     | 28     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3fdee)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3fdb8)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (PCIN+A2:B2+C')'                   | 16     | 18     | 28     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|myhls                                                                    | PCIN+A:B+C                         | 11     | 18     | 29     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffaf)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xec)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xa3)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff52)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff2f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1cd)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fe56)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x65)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff63)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff36)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff17)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff18)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff68)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff76)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x117)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa8)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x5f5)                      | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 14     | 18     | 32     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff97)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x34)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffeb)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffe7)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb6)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff92)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x87)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x54)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x64)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x59)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff9d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xaf)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffa3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x3d)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x15)                     | 16     | 5      | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x8b)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x89)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xa4)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x89)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xe9)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff15)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x12e)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff32)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff1d)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff47)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x92)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff5f)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff67)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff33)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x15)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+(A:0x0):B2+C                  | 30     | 18     | 19     | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 3      | 18     | 21     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1a)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ffed)                  | 17     | 6      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x11a)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fe59)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe4e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe72)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1be)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fe3d)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb1)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xa9)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xc4)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x8a)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xdc)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff77)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff46)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff52)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x123)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x10f)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff63)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x12a)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                         | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fea5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe63)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1c5)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x1b7)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x112)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x12d)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3feb2)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe75)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd6e)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x35)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C                     | 7      | 18     | 25     | -      | -1     | 2    | 2    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x124)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3fed0)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fe4b)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fef1)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fecb)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4d)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x47)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x4f)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x72)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x51)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe9a)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb7)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe3a)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb1)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed8)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fd81)                  | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdec)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe27)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fef1)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x288)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x224)                 | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fec8)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff48)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x1a1)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | ACIN''*(B:0x34c)                   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A:B+C'                        | 17     | 18     | 35     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x115)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fe56)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fefd)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee8)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x176)                    | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc22)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe81)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x13b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x134)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe8a)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe0c)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x125)                    | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff63)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff13)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x165)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x10f)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff45)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff38)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff62)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff1f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x59)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+(A:0x0):B''+C'                | 30     | 18     | 16     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 5      | 18     | 23     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1ec)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x112)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc95)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdc7)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd5c)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff03)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff69)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xea)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xb0)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xe6)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff3a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff22)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff7d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x23)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x25)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x3d)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xd8)                     | 16     | 8      | 27     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xd1)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 6      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffda)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd33)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x56)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 5      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xe7)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x47)                     | 16     | 7      | 21     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x25)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2f)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2e)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x59)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x43)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x77)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x6d)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x62)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xed)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xb9)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xc5)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x8a)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xe3)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x92)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff4d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x143)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x182)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x12f)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x124)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x231)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fdd4)                  | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x87)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xa1)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee4)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fea1)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed9)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed7)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x106)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x193)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x152)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fe62)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fecb)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x302)                    | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1a6)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fe7c)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee4)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x33e)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x31d)                 | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x115)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3fe34)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fef3)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x146)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x13f)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x116)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x13d)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                         | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x8e)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xbe)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xea)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff2c)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x49)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff99)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd6d)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feaf)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb3)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fef3)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed2)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x16a)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x141)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x1a4)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff36)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x139)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x15a)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x168)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x15a)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x162)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe9d)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xbf)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xd3)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xc8)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xb8)                  | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xa2)                  | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x9e)                  | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xf4)                  | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff27)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff35)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff48)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff54)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff21)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff26)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff46)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff24)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff39)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff66)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fea6)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe3b)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff2b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x1b4)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x109)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x1d8)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe85)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff68)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x130)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x15a)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1d5)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fece)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb3)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x92)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x10b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x134)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x255)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fdd5)                  | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd91)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe68)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe7b)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe99)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff91)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffae)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x43)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A:B+C'                        | 5      | 18     | 17     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffae)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff64)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x63)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x45)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x59)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x79)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff11)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x16b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x1a4)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x10c)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x103)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff33)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+(A2*(B:0x2b))'                   | 16     | 6      | 23     | -      | 23     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x57)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x123)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                         | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1b3)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fe41)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x10e)                    | 16     | 9      | 27     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x162)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x17f)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x123)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fef2)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fedd)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xcc)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x8b)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xc4)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff6c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff59)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xf3)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff73)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x131)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x142)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x186)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x14f)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x10d)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x8e)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x85)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (A2*(B:0x3ffa7))'                  | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                    | A''*(B:0x3ff75)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x8b)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffab)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x1ef)                    | 16     | 9      | 27     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff61)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff51)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb5)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 6      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xce)                     | 16     | 8      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x95)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x9b)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff1d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feec)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4c2)                      | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff50)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xc9)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x26)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 4      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd48)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd79)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fecb)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feac)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed9)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fec7)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x351)                    | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff79)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff45)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff48)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x79)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd79)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x134)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xda)                     | 16     | 8      | 32     | -      | 33     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C'+A''*(B:0x389)                   | 16     | 10     | 32     | -      | 33     | 2    | 0    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x6f)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff8c)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xf1)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x8c)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x9c)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A2*(B:0x7a)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x6c)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff8c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff98)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x97)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xb8)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xe9)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xdb)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xd3)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xab)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xbd)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A'':B''+C')'                 | 6      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff4b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff58)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd3d)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe76)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff73)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x91)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xb3)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff37)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff45)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe14)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x247)                    | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd38)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdf7)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x129)                    | 16     | 9      | 27     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xbf)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff76)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x10a)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x115)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0xec)                     | 16     | 8      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff07)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff55)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff27)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff19)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x15b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x1f1)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffcb)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff7a)                  | 17     | 9      | 23     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff45)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd2)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x52)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffdd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffcd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x57)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x5b)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffb4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xf6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xde)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fed2)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe03)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee9)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffac)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff67)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff56)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ffd6)                  | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+(D'+A'')*(B:0x2a)                | 16     | 6      | 23     | 16     | 24     | 2    | 0    | 0    | 1    | 0     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x66)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x6f)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff65)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff12)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xd2)                     | 16     | 8      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1ad)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x1a0)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x165)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x124)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fe5e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb4)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe53)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x9b)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff15)                  | 17     | 9      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff32)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff26)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff21)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff69)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff54)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff64)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x150)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ffc6)                  | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x62)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x67)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x5e)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x54)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xe1)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0xe6)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xd6)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff19)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff51)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff47)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff53)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x19d)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3feda)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fec7)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fef4)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x34f)                    | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C'+(A2*(B:0x16))'                  | 16     | 5      | 16     | -      | 22     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x31)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x5f)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x5d)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x25)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 4      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B)'                        | 5      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff79)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff58)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff98)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff77)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4a)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x58)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4f)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x6f)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x65)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffd7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (A2*(B:0x33))'                     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 3      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffcb)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x5a)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x86)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x86)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x91)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x75)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x6f)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x43)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x61)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A'':B''+C')'                 | 5      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x1b)                     | 16     | 5      | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed7)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe97)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc7a)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffeb)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x39)                     | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x58)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x97)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xa4)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x8f)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xc5)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xd2)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffb6)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xef)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xe2)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xeb)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xad)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff61)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xa7)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff50)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1e4)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff12)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x33)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x31)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffca)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x65)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ffac)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffad)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x47)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0x53)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff89)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb0)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xea)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xac)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff99)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff83)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff99)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x5a)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0x51)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa6)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff97)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd2)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd1)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff98)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff86)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x9a)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xa2)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xcf)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff1e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff2c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff93)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd2)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa6)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3febc)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdae)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdc1)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3d)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2d)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffcb)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff93)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff98)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffba)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd1)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x7a)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x68)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff89)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffae)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x91)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb6)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x15)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x16)                  | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x71)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x6d)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x52)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x5e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x47)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x56)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffea)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x23)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x34)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x6c)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x23)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffba)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xde)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffdb)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x34)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 4      | 18     | 21     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x5b)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x57)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | PCIN+A2*(B:0x62)                   | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xa2)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A2*(B:0x3ff1e)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A''*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A''*(B:0x3fff5)                    | 17     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A''*(B:0x3ffeb)                  | 17     | 6      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3b)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x35)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A''*(B:0x3ff3f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x5e)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | PCIN+A2:B2+C'                      | 2      | 18     | 16     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffa7)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffa1)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ff6a)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffcc)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x29)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | PCIN+A:B+C                         | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffb2)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffb4)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffa3)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xe3)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A2*(B:0x3ff37)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x61)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffc3)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x1d)                        | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | PCIN+A2:B2+C'                      | 2      | 18     | 17     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffe9)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffe9)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x4a)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x6d)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ff8a)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A2*(B:0xde)                      | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ff05)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffc7)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x4b)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A2*(B:0x3ffb1)                   | 17     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffe3)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A2*(B:0x31)                      | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A2*(B:0x3ffd5)                   | 17     | 7      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffa1)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ff7a)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | PCIN+A:B+C                         | 3      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ff6b)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xcd)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A''*(B:0x3ff5e)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A''*(B:0x3ff44)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffa8)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffb4)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x4b)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A2*(B:0x3ffcf)                   | 17     | 7      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | PCIN+A:B+C                         | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x33)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A2*(B:0x3ffd7)                   | 17     | 7      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | (A2*(B:0x3ffcd))'                  | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffce)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x64)                      | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ff96)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A2*(B:0x17)                      | 16     | 5      | 21     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffe7)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x33)                      | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffd7)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x3a)                   | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | (A2*(B:0x3ff68))'                  | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4d)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A''*(B:0x3ffc9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | PCIN+A:B+C'                        | 6      | 18     | 24     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffc9)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x4d)                      | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x6a)                   | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x79)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x5c)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffd2)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A2*(B:0x3ffaf)                   | 17     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffe3)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A2*(B:0x3ffbd)                   | 17     | 8      | 22     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffb6)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xb9)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x95)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0xaa)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | (C:0xffffffff0400)+A2*(B:0x3fe32)  | 17     | 10     | 17     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xee)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffb2)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x34)                      | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ff9c)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ff2a)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A''*(B:0x3feee)                  | 17     | 10     | 23     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffa9)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffaa)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A''*(B:0x3ff67)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A''*(B:0x3ff96)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A''*(B:0x3ffb1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x6a)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x64)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffaf)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffd5)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x37)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | PCIN+A:B+C                         | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | (C:0xffffffffb800)+A2*(B:0x3ffca)  | 17     | 7      | 16     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffad)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x23)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x26)                   | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x26)                   | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffcf)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x4a)                      | 16     | 7      | 22     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | (A2*(B:0x3ffb4))'                  | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | (A2*(B:0x3ff7d))'                  | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A''*(B:0x3ff55)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffa3)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffa5)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x59)                      | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ff8b)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A''*(B:0x3ff6e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x35)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x25)                   | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffd2)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x5b)                      | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x34)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A2*(B:0x3ffdb)                   | 17     | 7      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffd6)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x51)                      | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xb)                         | 16     | 4      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A2*(B:0x3ffd9)                   | 17     | 7      | 20     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x6d)                      | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x76)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x92)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x9b)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x95)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xf6)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A2*(B:0x3ff76)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x57)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | PCIN+A2*(B:0x4a)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xa3)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffad)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x91)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ff89)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffea)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x125)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A2*(B:0x3fe81)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffa3)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffb9)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x61)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x7d)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A''*(B:0x66)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | (C:0xffffffffa800)+A2*(B:0x3ffd7)  | 17     | 7      | 16     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | -C'+A2*(B:0x3b)+1-1                | 16     | 6      | 21     | -      | 23     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffd1)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffbd)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | (A2*(B:0x3ff58))'                  | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x75)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A2*(B:0x3ff68)                   | 17     | 9      | 23     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A''*(B:0x3ff7a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xca)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A''*(B:0x3ff17)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x6b)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xc1)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | (C:0x36800)+A2*(B:0x5d)            | 16     | 7      | 18     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A2*(B:0x3fedc)                   | 17     | 10     | 23     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x1c8)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3fed1)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x69)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | C+A2*(B:0x3ffac)                   | 17     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffab)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x3ffbd)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x33a)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A''*(B:0x3fc5d)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | PCIN+A:B+C                         | 9      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ff68)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x12a)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x10b)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x144)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x11a)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x1c2)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A''*(B:0x3fcfd)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xeb)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xfa)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x8d)                   | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C'+A2*(B:0x1d)                     | 16     | 5      | 17     | -      | 22     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A''*(B:0x3fd5e)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x31)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A''*(B:0x3ffe9)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffe3)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | PCIN+A:B+C                         | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | (A2*(B:0x3fee1))'                  | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x23)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xf1)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ff97)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x13)                      | 16     | 5      | 24     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x1d)                   | 16     | 5      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (C:0xc800)+A2*(B:0x4a)             | 16     | 7      | 16     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | PCIN+A:B                           | 5      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x2b)                      | 16     | 6      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A:B+C'                        | 8      | 18     | 25     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x1a)                      | 16     | 5      | 19     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ffc7)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A''*(B:0x3ff85)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A''*(B:0x3ffab)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A''*(B:0x3ffa4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x33)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A:B+C'                        | 4      | 18     | 23     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xc3)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xb2)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4d)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | C+A''*(B:0x3ffaf)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A''*(B:0x3fd18)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x179)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A''*(B:0x3ff54)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x133)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 8      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x1d)                      | 16     | 5      | 21     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C'+A2*(B:0x25)                     | 16     | 6      | 23     | -      | 24     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x7d)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xf7)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff63)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xfb)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x85)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ff33)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x7b)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xfa)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (C:0x2c00)+A2*(B:0x52)             | 16     | 7      | 14     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x6d)                      | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3fe97)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x20f)                     | 16     | 10     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x1c7)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ff51)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ff2f)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x1cf)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x1a0)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x10c)                     | 16     | 9      | 27     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (A2*(B:0x3a))'                     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff96)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | PCIN+A:B+C'                        | 7      | 18     | 20     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ff97)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ff93)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (C:0xec00)+A2*(B:0xdb)             | 16     | 8      | 16     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | C+A2*(B:0x3ff31)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | (A2*(B:0x3fef4))'                  | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x10b)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | C+A2*(B:0x3fee2)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | (A''*(B:0x3fea9))'                 | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x35)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | PCIN+A2:B2+C'                      | 4      | 18     | 19     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3fe84)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x2e7)                       | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0xdd)                      | 16     | 8      | 22     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xe1)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | PCIN-A2:B2-C'                      | 5      | 18     | 16     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x205)                       | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | C+A2*(B:0x3fdec)                   | 17     | 11     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x166)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x176)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3fead)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3fe5d)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3feac)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (A2*(B:0x2a6))'                    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x8e)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | C+A2*(B:0x3ff54)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x165)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ff26)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3fe65)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3fd19)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | (C:0x20800)+A2*(B:0x3ffea)         | 17     | 6      | 18     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xed)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x2d0)                  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 8      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ff27)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x1d7)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x17b)                  | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | (A2*(B:0x3fdb6))'                  | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ffce)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A''*(B:0x3ff98)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x45)                      | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x5c)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x68)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ff92)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x11a)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | C+A2*(B:0x3feb4)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x34)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | C+A2*(B:0x3ff83)                   | 17     | 8      | 22     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xe2)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x1f6)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (A:0x159)*B2                       | 9      | 16     | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | C+A2*(B:0x3fe7a)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x10f)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ff9f)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x93)                      | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | (A2*(B:0x3fef4))'                  | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xdc)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xbc)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ff79)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xcf)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | C+A2*(B:0x3fea3)                   | 17     | 10     | 24     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (A2*(B:0x28b))'                    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ff4c)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x132)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ffe5)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+(A:0x0):B2+C'                 | 30     | 18     | 16     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | C+A2*(B:0x3ff69)                   | 17     | 9      | 22     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (C:0x23000)+A2*(B:0x18d)           | 16     | 9      | 18     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x103)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ff8b)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x4e)                      | 16     | 7      | 22     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x85)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A''*(B:0x3ff8f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x8e)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ff21)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x9b)                      | 16     | 8      | 25     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (C:0xfffffffe5c00)+A2*(B:0x15)     | 16     | 5      | 18     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | (A2*(B:0x3ff5d))'                  | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ff0b)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ff38)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | (C:0xfffffffda000)+A2*(B:0x3ffd4)  | 17     | 7      | 19     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x7d)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | C+A2*(B:0x3ff22)                   | 17     | 9      | 23     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (A2*(B:0x115))'                    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3fe9d)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x127)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | PCIN+A2:B2+C'                      | 4      | 18     | 20     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | PCIN+A:B+C                         | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3fe8b)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ffc6)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x56)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | C+A2*(B:0x3ffb7)                   | 17     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | PCIN+A2:B2+C'                      | 9      | 18     | 27     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3fe89)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3fedb)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x6f)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | C+A2*(B:0x3ff15)                   | 17     | 9      | 23     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ff5b)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x19c)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (A2*(B:0x203))'                    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3fdd0)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | A2*(B:0x3ff3c)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xaf)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | PCIN+A2:B2+C'                      | 6      | 18     | 18     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 7      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | (C:0x3400)+A2*(B:0x3ffd9)          | 17     | 7      | 14     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | C+A2*(B:0x3ffbb)                   | 17     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | PCIN+A:B+C                         | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A''*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x3ffda)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x51)                      | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x5b)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3ffea)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x43)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x4c)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x52)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3ff8d)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A''*(B:0x3ffc3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A''*(B:0x3ffdd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x43)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A''*(B:0x3fe8e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | (A''*(B:0x3ff14))'                 | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A''*(B:0x3ffc3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffc7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A''*(B:0x3ffc6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | -C'+(A2*(B:0x1b))'+1-1             | 16     | 5      | 19     | -      | 22     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x2e)                     | 16     | 6      | 22     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | PCIN+A''*(B:0x53)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x74)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3ff59)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3ff52)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3fc73)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x5b5)                    | 16     | 11     | 32     | -      | 33     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3ffc3)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x19)                        | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x3ffe3)                   | 17     | 6      | 21     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x29)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x31)                   | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x2b)                   | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x32)                   | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3ffcb)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3ffc7)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3ff9e)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3ff87)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x16)                        | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x17)                   | 16     | 5      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3ffe6)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x2a)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | PCIN+A2*(B:0x53)                   | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3ffd1)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x57)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | (A2*(B:0x3ffd4))'                  | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | C'+A''*(B:0x3ffc5)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C'+A2*(B:0x31)                     | 16     | 6      | 17     | -      | 22     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x6a)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | C+A2*(B:0x3ffa2)                   | 17     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3ffa2)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A''*(B:0x3ff8d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A''*(B:0x3ff55)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3d)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 4      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3ffd5)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3ffcb)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x69)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x6b)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x5c)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x6d)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | -C'+A2*(B:0x34)+1-1                | 16     | 6      | 21     | -      | 23     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A''*(B:0x3ff15)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A''*(B:0x3ffa3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x91)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x94)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | C+A2*(B:0x32)                      | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3ff65)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3ff24)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3fe77)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3ff67)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x1b0)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | C+A2*(B:0x3fe44)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3fece)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0xcf)                      | 16     | 8      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x103)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x2d)                      | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x34)                   | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x260)                       | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | C+A2*(B:0x3fd09)                   | 17     | 11     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+(A:0x0):B                     | 30     | 16     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x135)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | C+A2*(B:0x3fe43)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ff0a)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x169)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x15c)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x270)                    | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x124)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x10d)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x168)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | C+A''*(B:0x3feb6)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff4d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff2c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff48)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff3e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | C+A''*(B:0x3ff6d)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x188)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x161)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3fee6)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x242)                    | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff33)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff71)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1be)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x199)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x2c6)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (A2*(B:0x159))'                    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3fedd)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0xda)                      | 16     | 8      | 26     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ff54)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (C:0x1a800)+A2*(B:0x58)            | 16     | 7      | 17     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 5      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ffd6)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0xa3)                      | 16     | 8      | 23     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xcf)                   | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | PCIN+A:B+C                         | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | C+A2*(B:0x3ffd7)                   | 17     | 7      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x66)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ffc5)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | PCIN+A:B+C'                        | 10     | 18     | 28     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | (A2*(B:0x3fd3e))'                  | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ff48)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ff59)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3fece)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | PCIN+A:B+C'                        | 10     | 18     | 28     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | C+(D'+A'')*(B:0x29)                | 16     | 6      | 23     | 16     | 24     | 2    | 0    | 0    | 1    | 0     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3fee5)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | C+A2*(B:0x3fde9)                   | 17     | 11     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x13f)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x171)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x160)                  | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0xb4)                      | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x15)                        | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x76)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ff6a)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3fe86)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x124)                     | 16     | 9      | 26     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (C:0xfffffffd4400)+A2*(B:0xc4)     | 16     | 8      | 19     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | PCIN+A:B                           | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | C+A2*(B:0x3fdd6)                   | 17     | 11     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ff0f)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ff14)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3fe98)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x87)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xd9)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xaa)                   | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x3ff3a)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3fdc3)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x5b)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | C+A''*(B:0x3ff94)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff92)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (A''*(B:0x8e))'                    | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x9f)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xcc)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff5c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ff53)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x184)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x117)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3fe4c)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3fefb)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3fef4)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3fd8d)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x1d)                        | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x2c)                   | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ffd5)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x6b)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x4a)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x57)                   | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xfa)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xaf)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | PCIN+A2:B2+C'                      | 11     | 18     | 29     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff76)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff62)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ff4f)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | PCIN+A2:B2+C'                      | 4      | 18     | 20     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x1b7)                     | 16     | 9      | 25     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3fe7d)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3fcfb)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff68)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x2a)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xb8)                   | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | (C:0xe800)+A2*(B:0x3fce9)          | 17     | 11     | 16     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x1ea)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x179)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3fd1f)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3fef2)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x230)                     | 16     | 10     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff50)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff6d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x2b4)                       | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | C+A2*(B:0x3fcf2)                   | 17     | 11     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3fcf3)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x183)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3fec4)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x2a8)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3fe72)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3fe93)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | PCIN+A:B+C                         | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x225)                       | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (C:0xffffffffac00)+A2*(B:0x3e9)    | 16     | 10     | 16     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x3b)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | PCIN+A:B+C                         | 10     | 18     | 28     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x25d)                       | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ffcf)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff0e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff4e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff64)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ff2b)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ff5f)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ff61)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x1c2)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | PCIN+A2*(B:0x1cd)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x1c6)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3fe51)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3fea2)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3fda5)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3fc7f)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x183)                     | 16     | 9      | 32     | -      | 33     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x9c)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xed)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xb7)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x160)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | PCIN+A:B+C                         | 8      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (C:0x16400)+A2*(B:0x1b)            | 16     | 5      | 17     | -      | 21     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0xd9)                      | 16     | 8      | 21     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | PCIN+A:B                           | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x7d)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xa9)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3fe6e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff6f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff0b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x92)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x9f)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x152)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff9b)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+(A2*(B:0x51))'                   | 16     | 7      | 24     | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x86)                      | 16     | 8      | 25     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x12e)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x242)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ffb3)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x21f)                     | 16     | 10     | 25     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ff6b)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ff23)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | PCIN+A2:B2+C                       | 8      | 18     | 26     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1dc)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3fe72)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff79)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x12a)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x132)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x7a)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x3ffaf)                   | 17     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ffb9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff8c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff72)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ff76)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ffc6)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x3ffcf)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x3ff6f)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ffcb)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ffc9)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C'+A2*(B:0x55)                     | 16     | 7      | 17     | -      | 24     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | (A2*(B:0x3ff3c))'                  | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x56)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | C+A''*(B:0x3ffa6)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (A2*(B:0x17))'                     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 4      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3ffda)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x4c)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | C+A2*(B:0x3ffbb)                   | 17     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x9a)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xcf)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0xb9)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | C+A2*(B:0x3ff6f)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ff1a)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x1d4)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x160)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x2cb)                  | 16     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | (A2*(B:0x3fdab))'                  | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3fddb)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | (A2*(B:0x3fe75))'                  | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3ff96)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0xb9)                      | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x7d)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xbe)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (C:0x16000)+A2*(B:0x94)            | 16     | 8      | 17     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | PCIN+A:B                           | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x25a)                    | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3fe3a)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A2*(B:0x3feaf)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x176)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | C+A2*(B:0x3fef2)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | A''*(B:0x3fd90)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff3b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff8e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff95)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C'+A2*(B:0x29)                     | 16     | 6      | 19     | -      | 22     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3ffd5)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x72)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x45)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x6c)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x86)                   | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff83)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff8d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x47)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x74)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xc3)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x75)                   | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xd3)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | C+A2*(B:0x3ff36)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x10a)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | C+A''*(B:0x3ffcb)                  | 17     | 7      | 21     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x65)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x5f)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x5a)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x12e)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x10f)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x12b)                  | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x1e2)                  | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x32)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x3b)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x68)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ffd1)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | (PCIN+A:B+C')'                     | 6      | 18     | 24     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3feeb)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x268)                    | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x152)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x197)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x126)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x153)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | C+A''*(B:0x3feb1)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3fe05)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff6e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff22)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x86)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | (PCIN+A2:B2+C')'                   | 6      | 18     | 16     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff57)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff76)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff38)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x171)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xd7)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | C+A''*(B:0x3fec1)                  | 17     | 10     | 24     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff99)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x9a)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xc4)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x86)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3feb8)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x1b)                        | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | C+A2*(B:0x3ffe9)                   | 17     | 6      | 21     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3b)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2c)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2e)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ffc5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x72)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x52)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | (A2*(B:0x3fe44))'                  | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3feee)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x13d)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x130)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3ffa7)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0xaa)                      | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3ff6f)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xbd)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3ff30)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x146)                     | 16     | 9      | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | (A2*(B:0x3fed5))'                  | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3ffe3)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | C+A2*(B:0x3ffb4)                   | 17     | 8      | 22     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0xb3)                      | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | PCIN+A:B+C                         | 7      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xd8)                     | 16     | 8      | 28     | -      | 29     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x2a)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | C+A''*(B:0x3ff58)                  | 17     | 9      | 22     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | PCIN+A:B+C                         | 7      | 18     | 33     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xa6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x92)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xbc)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 6      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff8b)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff9b)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xa5)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xba)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x86)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff4c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff42)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff69)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff0b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x2f)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2a)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2b)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x3b)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x29)                   | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3ffd6)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x67)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x73)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff9b)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xf4)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xa5)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xdd)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x14f)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x69)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x5f)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3ff85)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0xc5)                      | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3ff61)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | C+A2*(B:0x3fef3)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3ff6e)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3ff1f)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3ff30)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xa2)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | PCIN+A2:B2+C'                      | 6      | 18     | 17     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0xdc)                      | 16     | 8      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x126)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff4c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff5d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x11d)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x143)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3fece)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ffe5)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3a)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2e)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x34)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x3b)                   | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff53)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x1de)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3ffea)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x79)                      | 16     | 7      | 22     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x51)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff12)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | C+A''*(B:0x3fd9c)                  | 17     | 11     | 25     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x16)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 3      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x79)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x69)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3fff3)                    | 17     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | C+A''*(B:0x3ffa3)                  | 17     | 8      | 21     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xd5)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x9a)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x87)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xab)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x83)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x8a)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xd5)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xb2)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xf1)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff17)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffa8)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ffb2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xd)                         | 16     | 4      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | C+A2*(B:0x3ffea)                   | 17     | 6      | 20     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x33)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffc3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x55)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff99)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ffba)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3fea4)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x20a)                     | 16     | 10     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x19d)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x191)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3feac)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3ffca)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | PCIN+A:B2+C'                       | 1      | 18     | 17     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3ff92)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xb3)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x14b)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xd7)                   | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3fe91)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff36)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x145)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x131)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x59)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x4f)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x75)                   | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x58)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | C+A2*(B:0x3ff89)                   | 17     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3ffa5)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffb2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff83)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xc1)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xb6)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3fe78)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3fe48)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3febb)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3fe61)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3fe6e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3fdf7)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ffa1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ffb9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ffa1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xbb)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xce)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xd4)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xe3)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff43)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff5a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xf1)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xd5)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x8a)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | C+A''*(B:0x3ff50)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff6f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff5f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3fe97)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3fe53)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x2e2)                    | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x124)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x129)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | -C'+A2*(B:0x105)+1-1               | 16     | 9      | 25     | -      | 26     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x221)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x94)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xca)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x56)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | PCIN+A2:B2+C'                      | 5      | 18     | 18     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x9e)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | C+A2*(B:0x3ff7d)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x11c)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3ff44)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3fe5b)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3feeb)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3ffb3)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A2*(B:0x3ffc5)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xba)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xc3)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xc9)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x8d)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff6f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff48)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff64)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x15b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x16f)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x146)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x109)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1a3)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x1df)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x11d)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x61)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x5f)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4b)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | C+A''*(B:0x3ffba)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ffb9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff8a)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x34)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | C+A''*(B:0x3ffd6)                  | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffd6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C'+A''*(B:0x26)                    | 16     | 6      | 23     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4f)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x6f)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x4c)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x87)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xb3)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x9f)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x8e)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xf2)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB7  | A''*(B:0x3ff79)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3fe5b)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3fec5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x109)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x17c)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x1ab)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3fee9)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | -C'+A''*(B:0x23)+1-1               | 16     | 6      | 16     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x2f)                     | 16     | 6      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x72)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x4f)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x137)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | PCIN+A:B+C                         | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffe9)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x2f)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x2a)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x33)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x3ffcf)                   | 17     | 7      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffd3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffd7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffd7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x45)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x5b)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x72)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x76)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffb2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffbb)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffb5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff61)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffd1)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x54)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x4d)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x57)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff9a)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x65)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x58)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | C+A''*(B:0x3ffb7)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C'+A''*(B:0x2ad)                   | 16     | 10     | 18     | -      | 27     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3fdca)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x187)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x1b5)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x18c)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x27)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x3d)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x37)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | C+A''*(B:0x3ffc5)                  | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffb6)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff86)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1b)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | C+A''*(B:0x3ffe3)                  | 17     | 6      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x2a)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffdd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffda)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffd7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x53)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffa8)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | C+A''*(B:0x3ff77)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff69)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x23)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffe3)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3fe88)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3fec6)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x34)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | PCIN+A''*(B:0x3a)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xaf)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xb2)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xa9)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xdc)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 6      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B)'                        | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xba)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x8e)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xf1)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | C+A''*(B:0x3ff43)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff30)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff66)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff0a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x192)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x15d)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | C+A''*(B:0x3fee7)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3feeb)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3fe94)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffa8)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x72)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x53)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffcc)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x6c)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | PCIN+A''*(B:0x46)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x43)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x12e)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x159)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3b)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x16)                  | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4b)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x4b)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | PCIN+A''*(B:0x74)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x33)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffcf)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x2c)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x23)                   | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | PCIN+A:B+C                         | 5      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffc3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffd6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x62)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffc6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff9c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xd3)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xcb)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4f)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | C+A''*(B:0x3ffb4)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffac)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (A''*(B:0x20a))'                   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff73)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xc9)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffbb)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3fecc)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A:B+C'                        | 12     | 18     | 30     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xca)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xaf)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xc2)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xcf)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0xe8)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xd3)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x83)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x72)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | C+A''*(B:0x2d)                     | 16     | 6      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3fee9)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3fe61)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | C+A''*(B:0x3fd82)                  | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x10b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | C+A''*(B:0x3fc9a)                  | 17     | 11     | 25     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1b3)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x15c)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x105)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3fd73)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff06)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff34)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffba)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff9c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffba)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xbc)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffae)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xab)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xcd)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xe6)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xf5)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xa8)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff15)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff6d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x16e)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3fe72)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xad)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x87)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xa3)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x6e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | C+A''*(B:0x3ff8c)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffa8)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xc9)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 6      | 18     | 21     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff32)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff1f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A2*(B:0x3ffd2)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A2*(B:0x3ffc6)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffd5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x35)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x33)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x26)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 4      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x35)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2a)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffcf)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A2*(B:0x3ffd4)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A2*(B:0x3ffd7)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A2*(B:0x3ffc6)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3fedd)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3fe96)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3fea8)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x187)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | PCIN+A:B+C                         | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3fe5e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x6e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x6c)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x62)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x71)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x54)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffae)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff9c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x91)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (D'+A'')*(B:0xda)                  | 16     | 8      | -      | 16     | 25     | 2    | 0    | -    | 1    | 0     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xab)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xb6)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x8b)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xd5)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x94)                   | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xe4)                   | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff75)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff5d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff07)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff74)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x17)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x43)                  | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xaa)                     | 16     | 8      | 23     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3fe43)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff34)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xac)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xc4)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1ce)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x14a)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x151)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x14d)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x12e)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | C+A''*(B:0x3fef5)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x299)                    | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffc6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x16)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 3      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ffba)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff94)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB9  | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x23f)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 14     | 18     | 32     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x1b)                     | 16     | 5      | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff94)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffac)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3b)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x33)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x25)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x16)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 4      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffdd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffc3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x2a)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x35)                   | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffc3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffdb)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffc6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x54)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x5e)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffd3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xa9)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xdc)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x94)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x89)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xde)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffcd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffc7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x7d)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x6c)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb0)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | PCIN+A''*(B:0x9f)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x99)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x8b)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xaf)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xad)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff0e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x83)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xf7)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff3b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff19)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x111)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x113)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x1e1)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x151)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x1af)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x10f)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | C+A''*(B:0x3fb4f)                  | 17     | 12     | 27     | -      | 28     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x2c)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x2f)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffa1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffa5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x15)                     | 16     | 5      | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x15)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 3      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1a)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x3b)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffdd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | C+A''*(B:0x3ffb5)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x2e)                     | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffba)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff91)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x89)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff39)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xab)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xa6)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x8e)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x52)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x58)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffac)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffb1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffb6)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffa1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffb3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffe3)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | PCIN+A:B+C                         | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+(A2*(B:0x35))'                   | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x47)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | C+A''*(B:0x3ffad)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xa5)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x98)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xfb)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x2c)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | C+A''*(B:0x3ffd4)                  | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x13)                     | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffc3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffdd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x6a)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x2c)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x16)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x39)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x2d)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x27)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff9d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x79)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x53)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x69)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | PCIN+A''*(B:0x7d)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x51)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x4b)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x63)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 5      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x67)                     | 16     | 7      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xd3)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xdc)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xf4)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | C+A''*(B:0x3ff1e)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x199)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | C+A''*(B:0x3fef7)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3feb5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xed)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xe8)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xcb)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3fe6a)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff86)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | C+A''*(B:0x3ffd5)                  | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffda)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4a)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 5      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x45)                     | 16     | 7      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xd4)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x87)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffb1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff86)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x15)                     | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffe6)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x36)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x27)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2a)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3b)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2a)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x2b)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x34)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x3d)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x1b)                      | 16     | 5      | 21     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x1d)                  | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffe9)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x3d)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffc6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffd7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3fee7)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3fe77)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3fef9)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3fed6)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3febf)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x13)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | C+A''*(B:0x3ffe6)                  | 17     | 6      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3d)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 4      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | PCIN+A:B+C                         | 5      | 18     | 19     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff77)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x185)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xa1)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x9b)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xce)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | C+A''*(B:0x3ff47)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xa9)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x117)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xa6)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x62)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x71)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xcc)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x2f)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 5      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff36)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x225)                    | 16     | 10     | 25     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xf3)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xc1)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xaa)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff73)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff47)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xd1)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffaf)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff8c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3fe85)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3fef2)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x87)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x86)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (A''*(B:0x4c1))'                   | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C'+A''*(B:0x2f)                    | 16     | 6      | 24     | -      | 25     | 2    | 0    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A:B+C'                        | 12     | 18     | 30     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffea)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | C+A''*(B:0x3ff7a)                  | 17     | 9      | 22     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff77)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff45)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff41)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffe6)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffe9)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffae)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffaa)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff8a)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff91)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x8e)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ff95)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB11 | A''*(B:0x3ffb2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff42)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff56)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff67)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff61)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff2a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff89)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff8d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4c)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x57)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff99)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffb5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xcb)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xd7)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xd1)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x9c)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff6a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x131)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+(A:0x158)*B'')'              | 9      | 16     | -      | -      | 27     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x66)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x5a)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x62)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 5      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x36)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | C+A''*(B:0x3ffd3)                  | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0xa9)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffac)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3fec1)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x179)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | C+A''*(B:0x3fee1)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3fec4)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | C+A''*(B:0x21f)                    | 16     | 10     | 32     | -      | 33     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xa5)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff96)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x148)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x129)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff6b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | C+A''*(B:0x3fea1)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x3cc)                    | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3a)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x73)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x6c)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x8a)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xdd)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3fece)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3fe62)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff62)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff7a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff71)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x131)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x163)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x1c9)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1bd)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x113)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x136)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff57)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff4e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff7d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff3b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff3d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff62)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff5b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff4e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x131)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | PCIN+A''*(B:0x17c)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1b)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | C+A''*(B:0x3ffc7)                  | 17     | 7      | 21     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x61)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x5a)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | C+A''*(B:0x3ff9e)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffac)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffac)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffa7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xc7)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xac)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xcf)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xa3)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | C+A''*(B:0x3ff64)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3fdd2)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x5d)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 5      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x61)                     | 16     | 7      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x58)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | C+A''*(B:0x3ffb6)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffa5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffb5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff89)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff8f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff8a)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffbb)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x96)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xaa)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xce)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffb4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff9c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff91)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x5d)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x62)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x58)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x71)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x65)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x2c)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2d)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x37)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3fec5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | C+A''*(B:0x384)                    | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3fda3)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3fd34)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x132)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x10d)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x191)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x116)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3fc9a)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3fdc7)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x16b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | C+A''*(B:0x3fe78)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | -C'+A''*(B:0x19)+1-1               | 16     | 5      | 20     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffab)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffda)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x6d)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff91)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffcc)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffd6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x57)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x5b)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | C+A''*(B:0x3ffa7)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xdf)                     | 16     | 8      | 27     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff77)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xe6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | C+A''*(B:0x3ff3d)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff6b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff94)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffb1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x65)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | C+A''*(B:0x3ffa4)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb7)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x94)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff5c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x168)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x160)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x148)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x10a)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x12f)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x2d)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x4c)                  | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x67)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x47)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x4e)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff0c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffa9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffad)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffb9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff95)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff9d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff9a)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff73)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff67)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x69)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | C+A''*(B:0x3ffae)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xcc)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | C+A''*(B:0x3ff4d)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x43)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x71)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff6e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | C+A''*(B:0x3ff29)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff46)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff62)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x17)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 3      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x1b)                     | 16     | 5      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1d)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | C+A''*(B:0x3ffe7)                  | 17     | 6      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x2a)                     | 16     | 6      | 22     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x29)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2f)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x3b)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff6f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x23)                     | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x53)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x49)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ff9c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB14 | A''*(B:0x3ffc7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x27)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x26)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x6a)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x45)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | -C'+A''*(B:0x57)+1-1               | 16     | 7      | 23     | -      | 24     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffe7)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x27)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2b)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xbc)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | C+A''*(B:0x3ff5b)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x5b)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x43)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff95)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffab)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb5)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffa9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffeb)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | -C'+(A2*(B:0x16))'+1-1             | 16     | 5      | 18     | -      | 22     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffb9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x66)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | C+A''*(B:0x3ffbb)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffa5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xac)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xac)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xaf)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x5b)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x55)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x35)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A:B''+C'                      | 1      | 18     | 17     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B)'                        | 4      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x17)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x35)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2d)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffb7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x61)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | C+A''*(B:0x3ffa9)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffb2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffe3)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x2e)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x35)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x36)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | PCIN+A''*(B:0x2d)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2e)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x27)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | C+A''*(B:0x3ffd7)                  | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffc7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | -C'+A''*(B:0x1a)+1-1               | 16     | 5      | 19     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff9d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffba)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffa3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x5a)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x43)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffb5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x65)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | C+A''*(B:0x3ffbb)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3fe47)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3feb2)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3fed0)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffab)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffaf)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffa4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffca)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x5a)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x5e)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x51)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x57)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x68)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff9c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1d1)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | C+A''*(B:0x3fee2)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x257)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x87)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xa6)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xa9)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x91)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x8b)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xb5)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xc8)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xa8)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff54)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff79)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff6e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xed)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x99)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff14)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4f)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x94)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xa7)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x49)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xf6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | C+A''*(B:0x3ff6b)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff18)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff62)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff63)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff5e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff7b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff8f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffeb)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x39)                     | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x3b)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffda)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffc7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffcf)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3d)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2e)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x31)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x31)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffca)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff7d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff4c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff74)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffd3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x39)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | PCIN+A:B+C                         | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x65)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffd6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x68)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x61)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff85)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xcb)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | PCIN+A''*(B:0x9a)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x46)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x56)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffab)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff9d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x86)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x9a)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffad)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffaa)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffb4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffab)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffb9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x8e)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb4)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x9f)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x6d)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x67)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x4b)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | PCIN+A''*(B:0x61)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x67)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x59)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x4e)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x5e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | C+A''*(B:0x3ffb2)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3fe23)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x103)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x179)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffb2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff99)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffab)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffad)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xe6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffa3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff89)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb3)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x8c)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff19)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff8c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x5a)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | PCIN+A''*(B:0x4f)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x68)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffba)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffa3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffc6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x2d)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x36)                   | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffc3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1d)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 4      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3a)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C                     | 7      | 18     | 25     | -      | -1     | 2    | 2    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffea)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffaa)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffae)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffcf)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffc9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffd7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1d3)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff2b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff37)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | PCIN+A:B+C                         | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3fc69)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x46b)                      | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3fefb)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3fe89)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff0d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff06)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x142)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x105)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x112)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x6b)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x45)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x4d)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4d)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | C+A''*(B:0x3ff8a)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffaf)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffe5)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x31)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 4      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x1b)                     | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x17)                  | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffe9)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x26)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2d)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x3a)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | PCIN+A''*(B:0x2f)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff4e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff83)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffb5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffb9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C'+A''*(B:0x1b)                    | 16     | 5      | 21     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffe9)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x2c)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2f)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3fedb)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3fe43)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3feec)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffc3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffc6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffcf)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4b)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x61)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffcf)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3fd60)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3d4)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3febe)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffa7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffac)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3fbdd)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x19)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x39)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x1d)                  | 16     | 5      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffcb)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B)'                        | 5      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff6e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ff7d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffcc)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB18 | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x53)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x5a)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x4b)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x5d)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1a)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x29)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x26)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x135)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3ff36)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3ff14)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | PCIN+A:B+C                         | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3ff4e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3ff59)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3ff76)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xc6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | C+A''*(B:0x3ff05)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3ff1b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xa4)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x8b)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x9c)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xdd)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x9b)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | C+A''*(B:0x3ff77)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3ff5b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x155)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3ff6f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3ff1b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | PCIN+A:B+C                         | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xda)                     | 16     | 8      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x267)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2ab)                 | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x115)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x206)                 | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | C+A''*(B:0x3fd5b)                  | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | C+A''*(B:0x3ff6c)                  | 17     | 9      | 23     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1f4)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3ff69)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | PCIN+A:B+C                         | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3fda9)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3fea3)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3fe59)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3fd95)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3fcd9)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x73)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x68)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xf4)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x91)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x99)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xc8)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xbe)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | C+A''*(B:0x3ff50)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3ff53)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x1b0)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3ffa7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x83)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xb3)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3fc89)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3fe43)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3fdcb)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x122)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | C+A''*(B:0x3fe31)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3feb1)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*(B:0x3fde2)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3fec8)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | C+A''*(B:0x3fd45)                  | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x125)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x151)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x12b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | C+A''*(B:0x3febf)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3fd91)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x14b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x1cf)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x18d)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | C+A''*(B:0x3fef3)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3fe33)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x76)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x79)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffac)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ff9a)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffb4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ff7b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xba)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x85)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | PCIN+A''*(B:0x8e)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ff45)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffaa)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffa9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffca)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffe9)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x19)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 3      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x26)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x34)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2a)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x51)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | C+A''*(B:0x3ffa7)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xdd)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xe2)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x25)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A2*(B:0x3fff3)                     | 17     | 5      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x16)                      | 16     | 5      | 21     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x13)                        | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x17)                   | 16     | 5      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffd6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffe6)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffea)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ff7d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffe5)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3d)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | PCIN+A''*(B:0x31)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffaa)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x91)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ff8a)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffa4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x68)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x67)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x47)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | C+A''*(B:0x3ff9d)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xe6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xf3)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xf2)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x13)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 3      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x2a)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x3ffcd)                  | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x147)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x106)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x16d)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ff46)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffbb)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffb2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb4)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xa8)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | -C'+A''*(B:0x2b)+1-1               | 16     | 6      | 20     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x71)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 5      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x5f)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x63)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffb4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x49)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffd7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x56)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | C+A''*(B:0x3ff93)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffe3)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffe6)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x2f)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x25)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ff97)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ff9b)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffa2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x9d)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 6      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x6b)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffea)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x6b)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 5      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C'+A''*(B:0x4f)                    | 16     | 7      | 24     | -      | 25     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffb9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xe3)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xf9)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xcb)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xf4)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ff59)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ff6f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x8f)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 6      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ff5c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x14c)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffcd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x45)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x69)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x56)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x47)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x55)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffad)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffb6)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x39)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x26)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2b)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x2e)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2f)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x3d)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x61)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x6a)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xd8)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xcf)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xe4)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x87)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x27)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | C+A''*(B:0x3ffcc)                  | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x2c)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x2b)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffd7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ffc5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | PCIN+(A:0x0):B''+C'                | 30     | 17     | 17     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A'':B''+C')'                 | 5      | 18     | 23     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x47)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x49)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | A''*(B:0x3ff8d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xb)                         | 16     | 4      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB23 | C+A2*(B:0x3fff5)                   | 17     | 5      | 20     | -      | 21     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A2*(B:0x1a)                      | 16     | 5      | 21     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1a)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 3      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ffe3)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ffca)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ffcc)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ffda)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffd3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | -C'+A''*(B:0x58)+1-1               | 16     | 7      | 22     | -      | 24     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xd6)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x2e)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x86)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xc7)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xc8)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ff97)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ffb4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ffae)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ff87)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x5c)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+(D'+A'')*(B:0x4b)             | 16     | 7      | -      | 16     | 25     | 2    | 0    | -    | 1    | 0     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x79)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x4d)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x1b0)                    | 16     | 9      | 32     | -      | 33     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3fd17)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3fd07)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3fda6)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | C+A''*(B:0x3fb30)                  | 17     | 12     | 27     | -      | 28     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ffa3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ffb3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xaa)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x9d)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ffa8)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C'+A''*(B:0x19)                    | 16     | 5      | 21     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3fdd7)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3fcdb)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3f95b)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3fdf3)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x65)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ffc9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ffcd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ff0f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ff71)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xdd)                     | 16     | 8      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x15)                     | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x8a)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 6      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x64)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x6a)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ff8c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x1b)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 3      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x10f)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x167)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x55)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x58)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ffcc)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x4b)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x45)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x6c)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x5c)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x61)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4c)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | C+A''*(B:0x3ffb6)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ff94)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3ff86)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xaa)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x172)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x116)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x186)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3fe3b)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3fe5e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x17d)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | C+A''*(B:0x3fe47)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*(B:0x3fe47)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff92)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff89)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff95)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xa3)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xe3)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x6a)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x59)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x54)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ffa7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ffb1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x92)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff6e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff4a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0xa5)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0xc4)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff31)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ffc9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x31)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ffe9)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | PCIN+A:B+C                         | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x34)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+(D'+A2)*(B:0x2c)              | 16     | 6      | -      | 16     | 24     | 1    | 0    | -    | 1    | 1     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb7)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xca)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xda)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x83)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x87)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xad)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff53)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff65)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff0e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x122)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | C+A''*(B:0x3feef)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x8a)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xc6)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xee)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xc3)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0xca)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff6c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x17d)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xd2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xcd)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xb9)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 6      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ffae)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff97)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff92)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ffaa)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | C+A''*(B:0x3ff5e)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x25)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x33)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x13)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN-A'':B''-C'                    | 2      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x6c)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x61)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x4d)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x4d)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A:B+C'                        | 6      | 18     | 19     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | PCIN+A:B                           | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x91)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff6a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x147)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x1df)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3fea0)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x2f)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B+C)'                      | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x49)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x58)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x5d)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 5      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x6c)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x49)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x7b)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff9d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ffbb)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ffa9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x4d)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x45)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x56)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ffb7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff8c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x5e)                     | 16     | 7      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x8a)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x98)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xc8)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff42)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff11)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff7d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x93)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xd5)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xe3)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xad)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C'+A''*(B:0x27)                    | 16     | 6      | 18     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ffc6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xa6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xad)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xd1)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xad)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x93)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xb1)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0xbe)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xee)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x95)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x5b)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x5c)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x45)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x65)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A'':B''+C'                    | 5      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | (PCIN+A:B)'                        | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x29)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff65)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff50)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff54)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A2*(B:0x57)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A2*(B:0x6b)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x39)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x37)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ffd3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff5c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff73)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | -C'+A''*(B:0x133)+1-1              | 16     | 9      | 25     | -      | 26     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x87)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xba)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0xe5)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | PCIN+A''*(B:0x8d)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff46)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff66)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff17)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff7a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x3ff72)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x116)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x122)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3fe52)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3fe68)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3fc5d)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3fe0f)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ffa7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff92)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | C+A''*(B:0x65)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s       | A''*(B:0x6e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | C+A''*(B:0x3ff92)                  | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB28 | A''*(B:0x3ff8d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff52)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x135)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x15b)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x131)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x11a)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x16a)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0xea)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff98)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ffb2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ffd9)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x46)                      | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x5d)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0x7b)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x56)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x9d)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0xa4)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff17)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fd7c)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fd6c)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fe0f)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fe7e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fd6b)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x52)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x3ff24)                   | 17     | 9      | 23     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0x6e)                   | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ffc9)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x45)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x3ffcd)                   | 17     | 7      | 19     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ffce)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | (C:0xfffffffe6400)+A2*(B:0x4e)     | 16     | 7      | 18     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0x3fe46)                | 17     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3febd)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fe69)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x19b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x10a)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3feb0)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fe3e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x6c)                      | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ffe3)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x97)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff9c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ffba)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0xb6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0xec)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0xc5)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x3ff3d)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x177)                    | 16     | 9      | 25     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fbe8)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ff06)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x46)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0xbd)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | (C:0x9400)+A2*(B:0xf4)             | 16     | 8      | 16     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A:B                           | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | (A2*(B:0x9f))'                     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x2d)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0x47)                   | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0xb6)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x3ff4c)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2:B2+C                       | 10     | 18     | 28     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ff79)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x197)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x237)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A:B+C                         | 10     | 18     | 28     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fd62)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fd22)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fde2)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fb5a)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0xa8)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x3ff26)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff6e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x17f)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x1a6)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ffba)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ffea)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0xa3)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0xaa)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0xdc)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x87)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0xe4)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x2d)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0x3a)                   | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0xb1)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ffbd)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ff97)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | (PCIN+A:B+C)'                      | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3fe60)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C'+A2*(B:0x17)                     | 16     | 5      | 17     | -      | 22     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0xb3)                      | 16     | 8      | 23     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3fe4d)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | (C:0xfffffffffc00)+A2*(B:0xc3)     | 16     | 8      | 11     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A:B+C                         | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C'+(A2*(B:0x3ff21))'               | 17     | 9      | 24     | -      | 25     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x11c)                    | 16     | 9      | 25     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fe93)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x123)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x3fe3b)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fdb3)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fd97)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x26)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x39)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ffa5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff99)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x14e)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x3fe9a)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x9f)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x17a)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x87)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff27)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x72)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN-A'':B''-C'                    | 4      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | (A2*(B:0x3fecb))'                  | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x9b)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0xbe)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C'+A2*(B:0x3ffd9)                  | 17     | 7      | 20     | -      | 23     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ff8e)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x73)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x52)                      | 16     | 7      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0x3fe7d)                | 17     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C'+A''*(B:0x158)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3b)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0x3d)                   | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0xc8)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x3ff3f)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fef1)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fee9)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x3fdcb)                  | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff8a)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x6b)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x26)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff55)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0xad)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0xe8)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff1d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x211)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x3fd61)                  | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fe82)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x49)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff2d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff4d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x1bb)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x11e)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+(A:0x137)*B''                 | 9      | 16     | -      | -      | 26     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ffa3)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ffa9)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ff93)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x8f)                      | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | (C:0xffffffff9c00)+A2*(B:0xbd)     | 16     | 8      | 16     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0xf9)                   | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x165)                     | 16     | 9      | 26     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ff2b)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x168)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x3ff8e)                   | 17     | 8      | 22     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0xca)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x3ff67)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fe3c)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fef7)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x3fd79)                  | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C'+A''*(B:0x3ff73)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff26)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x66)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x54)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x66)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x8e)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0xb9)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0xa8)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x3ff1d)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fd79)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fd21)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ffe5)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x2b)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0x37)                   | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x32)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0x58)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0xb4)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0x55)                   | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0xd2)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x3ff49)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x12a)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x121)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0x185)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x130)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x3fe52)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | (C:0xffffffff9800)+A2*(B:0x3fcd1)  | 17     | 11     | 16     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fd3a)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x119)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x13e)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fe68)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fe09)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fee7)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C'+A''*(B:0x3ff5b)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff33)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ffd6)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ffd5)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff98)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0xb1)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x83)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff53)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff3f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x196)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x1ac)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x3fdd2)                  | 17     | 11     | 25     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ff96)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ff34)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x103)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x1ad)                     | 16     | 9      | 24     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3fe28)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x91)                      | 16     | 8      | 26     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3fef3)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fe26)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x2cc)                    | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fd4c)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fd92)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x2c)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0xd2)                  | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x3fea7)                  | 17     | 10     | 24     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fdef)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3feb6)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fe8a)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x238)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | (A2*(B:0x74))'                     | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0xe9)                     | 16     | 8      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x13c)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x3fe8c)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x2e)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x3ffc5)                   | 17     | 7      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0xda)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x9e)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A:B+C                         | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x116)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3fe37)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A:B+C                         | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ff8a)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0xd9)                      | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0xda)                   | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | (PCIN+A:B)'                        | 8      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0xa7)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0x15e)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3fe5d)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | (A2*(B:0x3fde8))'                  | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fe4a)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ffd7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x133)                    | 16     | 9      | 23     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x184)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x106)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x197)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x109)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x3fe39)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0xd)                        | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x5a)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x68)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x3b)                  | 16     | 6      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff5e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff64)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A:B+C                         | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ffa6)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0xde)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | (PCIN+A:B)'                        | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fed7)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fe47)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fd5d)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0xbd)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0x85)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ff1a)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x3b)                      | 16     | 6      | 19     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0x3ffb5)                | 17     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0xc2)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ff99)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ff9c)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x73)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A:B+(C:0x3e000)               | 6      | 18     | 18     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x12d)                     | 16     | 9      | 24     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ffe9)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x79)                      | 16     | 7      | 23     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x59)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0x7a)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3feda)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3fe3e)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fdbe)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff2a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x1d0)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x121)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x12f)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0xaf)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A''*(B:0x9b)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ff85)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C'+A''*(B:0x16)                    | 16     | 5      | 17     | -      | 21     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3ffcb)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0xee)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A''*(B:0x3ff42)                  | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | (C:0xffffffff1000)+A2*(B:0x77)     | 16     | 7      | 17     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0x19)                   | 16     | 5      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0x3fe6c)                | 17     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0xa6)                   | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0xc6)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C+A2*(B:0x3ff3d)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | (A2*(B:0x3fe86))'                  | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x10b)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A2*(B:0x21f)                  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ff7d)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ff4e)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ff4c)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | C'+A2*(B:0x3ffcb)                  | 17     | 7      | 22     | -      | 23     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ff83)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0xc8)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A2*(B:0x3ff95)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fe12)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fed4)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x117)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | PCIN+(A:0x0):B''+C'                | 30     | 16     | 25     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s       | A''*(B:0x3fd6c)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | (A*(B:0x23f))'                     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | (A*(B:0x3fd74))'                   | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3fe89)                      | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | C+A*(B:0xa3)                       | 16     | 8      | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | PCIN+A*(B:0xe6)                    | 16     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | (PCIN+A:B+C)'                      | 3      | 18     | 16     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | PCIN+A:B+C                         | 8      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3fd87)                      | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x217)                        | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | (C:0x400)+A*(B:0x3ff3c)            | 17     | 9      | 11     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | C+A*(B:0x192)                      | 16     | 9      | 25     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | (PCIN+A:B+C)'                      | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | PCIN+A:B                           | 9      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x21a)                        | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | PCIN+A:B+C                         | 3      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3fdb9)                      | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3fed7)                      | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3fe76)                      | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x5f)                         | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | C+A*(B:0x3ff9a)                    | 17     | 8      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | C+A*(B:0x13f)                      | 16     | 9      | 24     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x24e)                        | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A2*(B:0x3fdee)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A2*(B:0x14e)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | C+A2*(B:0x3fe77)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3d)                         | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | PCIN+A*(B:0x97)                    | 16     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | PCIN+A*(B:0x6e)                    | 16     | 7      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3fd0f)                      | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | C+A*(B:0x228)                      | 16     | 10     | 27     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | (C:0xfffffffff000)+A*(B:0x1c2)     | 16     | 9      | 13     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | PCIN+A:B                           | 8      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | C+A*(B:0x28c)                      | 16     | 10     | 26     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3fdb8)                      | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | C+A*(B:0xc5)                       | 16     | 8      | 25     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3fe4e)                      | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x1a9)                        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3feec)                      | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A2*(B:0x2a3)                       | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | C+A*(B:0x3ffdb)                    | 17     | 7      | 19     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3ff9b)                      | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3ff87)                      | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0xd1)                         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | PCIN+A*(B:0xda)                    | 16     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | PCIN+A*(B:0xcc)                    | 16     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | PCIN+A*(B:0xab)                    | 16     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | PCIN+A*(B:0x9c)                    | 16     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3fefa)                      | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3fe63)                      | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0xea)                         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | PCIN+A*(B:0x13d)                   | 16     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | PCIN+A*(B:0xab)                    | 16     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x1df)                        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | PCIN+A*(B:0x1c1)                   | 16     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3fecf)                      | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x316)                        | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3fece)                      | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3fe31)                      | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | (PCIN+A:B+C)'                      | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3ff9b)                      | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0xb)                          | 16     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | C+A*(B:0x3ff97)                    | 17     | 8      | 20     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x1cc)                        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | PCIN+A*(B:0x117)                   | 16     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3fe61)                      | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | (A*(B:0x199))'                     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | (A*(B:0x3fddc))'                   | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0xaf)                         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | PCIN+A*(B:0x125)                   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A2*(B:0x3fd6d)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | C+A*(B:0x55)                       | 16     | 7      | 24     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0        | A*(B:0x3ffaa)                      | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s    | A''*B                              | 18     | 18     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s    | A''*B                              | 18     | 18     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s    | A''*B                              | 18     | 18     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s    | A''*B                              | 18     | 18     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s    | A''*B                              | 18     | 18     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s    | A''*B                              | 18     | 18     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s    | A''*B                              | 18     | 18     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s    | A''*B                              | 18     | 18     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s    | A''*B                              | 18     | 18     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s    | A''*B                              | 18     | 18     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x3fae2)                    | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x3f7d0)               | 16     | 13     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | C+A''*(B:0xd)                      | 16     | 5      | 20     | -      | 21     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | C+A''*(B:0xab)                     | 16     | 9      | 21     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0             | A''*(B:0xab5)                      | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x35b)                      | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x337)                 | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | C+A''*(B:0x56a)                    | 16     | 12     | 27     | -      | 28     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x542)                      | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x467)                 | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x3fe0e)                    | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0xc2)                  | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | C'+A''*(B:0x3ffe7)                 | 16     | 6      | 21     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | C+A''*(B:0x17)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x29)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x36)                  | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | C+A''*(B:0x56)                     | 16     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A:B                           | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x3fdda)                    | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x273)                 | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0             | PCIN+A2:B2+C'                      | 10     | 18     | 29     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0             | (A''*(B:0xbe7))'                   | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x96)                       | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x286)                 | 16     | 11     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x3b8)                      | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x3fdae)               | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x6ce)                      | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x508)                 | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0             | PCIN+A'':B+C                       | 12     | 18     | 28     | -      | -1     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0             | A''*(B:0x3fa0f)                    | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x1f3)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x77c)                 | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0             | A''*(B:0x3fddb)                    | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0             | PCIN+A''*(B:0x20b)                 | 16     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | (C:0xfffffffff800)+A''*(B:0x3fe8c) | 16     | 10     | 12     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | C+A''*(B:0x3fd88)                  | 16     | 11     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x3ff43)                    | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0xc6)                  | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | C'+A''*(B:0x19)                    | 16     | 6      | 19     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | (A''*(B:0x194))'                   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0xb1)                       | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0xf9)                  | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | C+A''*(B:0x3fe8a)                  | 16     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A:B+C                         | 8      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0             | (PCIN+A:B+C)'                      | 10     | 18     | 28     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A:B                           | 11     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x630)                      | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x3fbbb)               | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | C+A''*(B:0xb1d)                    | 16     | 13     | 28     | -      | 29     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0             | PCIN+A:B+C'                        | 12     | 18     | 29     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+-------------------------------------------------------------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:25 . Memory (MB): peak = 4427.020 ; gain = 2288.250 ; free physical = 722487 ; free virtual = 968983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|layer5_out_V_data_0_V_U  | mem_reg                          | 144 x 16(READ_FIRST)   | W |   | 144 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer18_out_V_data_0_V_U | mem_reg                          | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer6_out_V_data_0_V_U  | mem_reg                          | 144 x 38(READ_FIRST)   | W |   | 144 x 38(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|layer6_out_V_data_1_V_U  | mem_reg                          | 144 x 38(READ_FIRST)   | W |   | 144 x 38(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|layer6_out_V_data_2_V_U  | mem_reg                          | 144 x 38(READ_FIRST)   | W |   | 144 x 38(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|layer8_out_V_data_0_V_U  | mem_reg                          | 144 x 16(READ_FIRST)   | W |   | 144 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer8_out_V_data_1_V_U  | mem_reg                          | 144 x 16(READ_FIRST)   | W |   | 144 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer8_out_V_data_2_V_U  | mem_reg                          | 144 x 16(READ_FIRST)   | W |   | 144 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB2              | layer4_out_V_data_0_V_U/mem_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|myhls__GCB2              | layer2_out_V_data_0_V_U/mem_reg  | 2 K x 39(READ_FIRST)   | W |   | 2 K x 39(WRITE_FIRST)  |   | R | Port A and B     | 1      | 3      | 3,1             | 
|myhls__GCB2              | layer17_out_V_data_0_V_U/mem_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_5_0/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_fu_184/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_fu_184/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_fu_184/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_fu_184/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_fu_184/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_fu_184/invert_table4_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_sc4_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer5_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer18_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer6_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer6_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer6_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer8_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer8_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer8_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/layer4_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/layer2_out_V_data_0_V_U/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/layer2_out_V_data_0_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/layer17_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/layer17_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:22 ; elapsed = 00:02:38 . Memory (MB): peak = 4435.023 ; gain = 2296.254 ; free physical = 722208 ; free virtual = 968773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_fu_184/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_fu_184/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_fu_184/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_fu_184/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_fu_184/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_fu_184/invert_table4_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_sc4_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer18_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer6_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer6_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer6_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer8_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer8_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer8_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer17_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer17_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:47 ; elapsed = 00:03:04 . Memory (MB): peak = 4650.648 ; gain = 2511.879 ; free physical = 721546 ; free virtual = 968690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:47 ; elapsed = 00:03:05 . Memory (MB): peak = 4650.648 ; gain = 2511.879 ; free physical = 721568 ; free virtual = 968719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:58 ; elapsed = 00:03:16 . Memory (MB): peak = 4650.648 ; gain = 2511.879 ; free physical = 721372 ; free virtual = 968676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:59 ; elapsed = 00:03:17 . Memory (MB): peak = 4650.648 ; gain = 2511.879 ; free physical = 721340 ; free virtual = 968648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:00 ; elapsed = 00:03:18 . Memory (MB): peak = 4650.648 ; gain = 2511.879 ; free physical = 721329 ; free virtual = 968645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:01 ; elapsed = 00:03:20 . Memory (MB): peak = 4650.648 ; gain = 2511.879 ; free physical = 721286 ; free virtual = 968625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                                                                                                                                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_fu_189/line_buffer_Array_V_1_0_0_U/shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM_core_U/ShiftRegMem_reg[14][15] | 11     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_fu_189/line_buffer_Array_V_1_1_0_U/shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM_core_U/ShiftRegMem_reg[14][15] | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_fu_189/line_buffer_Array_V_1_2_0_U/shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM_core_U/ShiftRegMem_reg[14][15] | 11     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_fu_189/line_buffer_Array_V_1_3_0_U/shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM_core_U/ShiftRegMem_reg[14][15] | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_U0/line_buffer_Array_V_3_0_0_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq_core_U/ShiftRegMem_reg[11][15]                                                                                                                                                                         | 12     | 16    | NO           | NO                 | NO                | 16     | 0       | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_U0/line_buffer_Array_V_3_0_1_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq_core_U/ShiftRegMem_reg[11][15]                                                                                                                                                                         | 12     | 16    | NO           | NO                 | NO                | 16     | 0       | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_U0/line_buffer_Array_V_3_0_2_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq_core_U/ShiftRegMem_reg[11][15]                                                                                                                                                                         | 12     | 16    | NO           | NO                 | NO                | 16     | 0       | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_U0/line_buffer_Array_V_2_0_0_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi_core_U/ShiftRegMem_reg[47][15]                                                                                                                                                                         | 45     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_U0/line_buffer_Array_V_2_1_0_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi_core_U/ShiftRegMem_reg[47][15]                                                                                                                                                                         | 45     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_U0/line_buffer_Array_V_2_2_0_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi_core_U/ShiftRegMem_reg[47][15]                                                                                                                                                                         | 45     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/and_ln284_2_reg_1342_pp0_iter3_reg_reg[0]                                                                                                                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223/line_buffer_Array_V_0_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[53][15]      | 48     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223/line_buffer_Array_V_1343_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[53][15]   | 48     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223/line_buffer_Array_V_2344_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[53][15]   | 48     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223/line_buffer_Array_V_3345_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[53][15]   | 48     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223/line_buffer_Array_V_4_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[53][15]      | 48     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223/line_buffer_Array_V_5_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[53][15]      | 48     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/icmp_ln84_reg_315_pp0_iter5_reg_reg[0]                                                                                                                                                                                                                                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[53] | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
|dsrl__1     | ShiftRegMem_reg[47] | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
|dsrl__2     | ShiftRegMem_reg[15] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__3     | ShiftRegMem_reg[11] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[35]     | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          | 10507|
|3     |DSP48E2         |  1834|
|4     |DSP_ALU         |  1650|
|5     |DSP_A_B_DATA    |  1650|
|6     |DSP_C_DATA      |  1650|
|7     |DSP_MULTIPLIER  |  1650|
|8     |DSP_M_DATA      |  1650|
|9     |DSP_OUTPUT      |  1650|
|10    |DSP_PREADD      |  1650|
|11    |DSP_PREADD_DATA |  1650|
|12    |LUT1            |  4676|
|13    |LUT2            | 45191|
|14    |LUT3            | 20133|
|15    |LUT4            | 18674|
|16    |LUT5            |  5441|
|17    |LUT6            |  6839|
|18    |MUXF7           |    48|
|19    |RAMB18E2        |    10|
|20    |RAMB36E2        |    10|
|21    |SRL16E          |   114|
|22    |SRLC32E         |   384|
|23    |FDRE            | 38496|
|24    |FDSE            |   983|
|25    |IBUF            |    30|
|26    |OBUF            |   174|
+------+----------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                                                          |Module                                                                                                                                                                                                                                                                          |Cells  |
+------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                                               |                                                                                                                                                                                                                                                                                | 166745|
|2     |  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0                           |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s                                                                                                                                                                                                            |   2660|
|3     |    grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191             |compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s                                                                                                                                                                                                          |   2596|
|4     |      call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223                    |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s                                                                                                                                                                                                                        |    289|
|5     |        line_buffer_Array_V_0_0_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb                                                                                                                                                                                                |     48|
|6     |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_221                                                                                                                                                                                       |     48|
|7     |        line_buffer_Array_V_1343_0_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_212                                                                                                                                                                                            |     48|
|8     |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_220                                                                                                                                                                                       |     48|
|9     |        line_buffer_Array_V_2344_0_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_213                                                                                                                                                                                            |     48|
|10    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_219                                                                                                                                                                                       |     48|
|11    |        line_buffer_Array_V_3345_0_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_214                                                                                                                                                                                            |     48|
|12    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_218                                                                                                                                                                                       |     48|
|13    |        line_buffer_Array_V_4_0_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_215                                                                                                                                                                                            |     48|
|14    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_217                                                                                                                                                                                       |     48|
|15    |        line_buffer_Array_V_5_0_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_216                                                                                                                                                                                            |     49|
|16    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core                                                                                                                                                                                           |     49|
|17    |      grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170                     |dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0                                                                                                                                                                                                                    |   1027|
|18    |        mul_ln1118_2944_reg_8182_reg                                                              |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2930_reg_8188_reg_funnel__4         |      8|
|19    |        mul_ln1118_2941_fu_534_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2_funnel__8            |      8|
|20    |        add_ln703_4343_fu_9023_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2_funnel__7            |      8|
|21    |        mul_ln1118_2943_fu_540_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2_funnel__14           |      8|
|22    |        add_ln703_4342_fu_9013_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2_funnel__2            |      8|
|23    |        mul_ln1118_2940_fu_536_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2_funnel__9            |      8|
|24    |        add_ln703_4340_fu_9007_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2_funnel__6            |      8|
|25    |        add_ln703_4345_fu_9331_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4345_fu_9331_p2_funnel               |      8|
|26    |        mul_ln1118_2937_fu_562_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2_funnel__11           |      8|
|27    |        mul_ln1118_2936_fu_557_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2_funnel__3            |      8|
|28    |        add_ln703_4337_reg_9441_reg                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4337_reg_9441_reg_funnel             |      8|
|29    |        mul_ln1118_2935_fu_551_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2_funnel__5            |      8|
|30    |        add_ln703_4335_fu_9227_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2_funnel__4            |      8|
|31    |        add_ln703_fu_8941_p2                                                                      |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_fu_8941_p2_funnel                    |      8|
|32    |        add_ln703_4323_fu_8951_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2930_reg_8188_reg_funnel__1         |      8|
|33    |        mul_ln1118_2929_fu_570_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2_funnel__13           |      8|
|34    |        add_ln703_4325_reg_9426_reg                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4337_reg_9441_reg_funnel__1          |      8|
|35    |        add_ln703_4328_fu_8969_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2_funnel__12           |      8|
|36    |        mul_ln1118_2930_reg_8188_reg                                                              |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2930_reg_8188_reg_funnel            |      8|
|37    |        mul_ln1118_2933_fu_554_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2_funnel__1            |      8|
|38    |        add_ln703_4333_fu_8985_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2_funnel__15           |      8|
|39    |        add_ln703_4334_reg_9436_reg                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2930_reg_8188_reg_funnel__2         |      8|
|40    |        add_ln703_4335_fu_9227_p2__0                                                              |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4335_fu_9227_p2__0_funnel            |      8|
|41    |        add_ln703_4338_reg_9501_reg                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4338_reg_9501_reg_funnel             |      8|
|42    |        add_ln703_4345_fu_9331_p2__0                                                              |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4345_fu_9331_p2__0_funnel            |      8|
|43    |        mul_ln1118_2951_fu_553_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2_funnel               |      8|
|44    |        add_ln703_4347_fu_9039_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2951_fu_553_p2_funnel__10           |      8|
|45    |        add_ln703_4348_reg_9456_reg                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_2930_reg_8188_reg_funnel__3         |      8|
|46    |        add_ln703_4365_fu_9368_p2__0                                                              |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4345_fu_9331_p2__0_funnel__1         |      8|
|47    |  conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0                          |conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_s                                                                                                                                                                                                           |   3518|
|48    |    grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171             |compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s                                                                                                                                                                                                          |   3477|
|49    |      call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_fu_189                  |shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s                                                                                                                                                                                                                       |    193|
|50    |        line_buffer_Array_V_1_0_0_U                                                               |shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM                                                                                                                                                                                                |     48|
|51    |          shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM_core_U |shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM_core_211                                                                                                                                                                                       |     48|
|52    |        line_buffer_Array_V_1_1_0_U                                                               |shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM_206                                                                                                                                                                                            |     48|
|53    |          shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM_core_U |shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM_core_210                                                                                                                                                                                       |     48|
|54    |        line_buffer_Array_V_1_2_0_U                                                               |shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM_207                                                                                                                                                                                            |     48|
|55    |          shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM_core_U |shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM_core_209                                                                                                                                                                                       |     48|
|56    |        line_buffer_Array_V_1_3_0_U                                                               |shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM_208                                                                                                                                                                                            |     49|
|57    |          shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM_core_U |shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config6_s_line_buffer_Array_VkbM_core                                                                                                                                                                                           |     49|
|58    |      grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160                |dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0                                                                                                                                                                                                               |   2311|
|59    |        mul_ln1118_2880_reg_18753_reg                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2880_reg_18753_reg_funnel     |      8|
|60    |        mul_ln1118_2877_reg_18743_reg                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2880_reg_18753_reg_funnel__1  |      8|
|61    |        mul_ln1118_2874_fu_426_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__10     |      8|
|62    |        add_ln703_4271_fu_20019_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4264_fu_19977_p2_funnel__5     |      8|
|63    |        add_ln703_4271_fu_20019_p2__0                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__12     |      8|
|64    |        add_ln703_4271_reg_20580_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4271_reg_20580_reg_funnel      |      8|
|65    |        add_ln703_4272_fu_20317_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4272_fu_20317_p2_funnel        |      8|
|66    |        mul_ln1118_2865_fu_398_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__11     |      8|
|67    |        mul_ln1118_2867_fu_397_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__5      |      8|
|68    |        add_ln703_fu_19841_p2                                                                     |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4264_fu_19977_p2_funnel__3     |      8|
|69    |        add_ln703_4254_fu_19893_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4264_fu_19977_p2_funnel__4     |      8|
|70    |        add_ln703_4255_reg_20565_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4255_reg_20565_reg_funnel      |      8|
|71    |        add_ln703_4272_fu_20317_p2__0                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4256_fu_19909_p2__0_funnel__1  |      8|
|72    |        mul_ln1118_2899_fu_391_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__43     |      8|
|73    |        add_ln703_4277_fu_20031_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4277_fu_20031_p2_funnel        |      8|
|74    |        mul_ln1118_2896_fu_440_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__1      |      8|
|75    |        mul_ln1118_2888_fu_445_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel         |      8|
|76    |        mul_ln1118_2890_fu_407_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__49     |      8|
|77    |        mul_ln1118_2907_fu_410_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__46     |      8|
|78    |        add_ln703_4282_fu_20059_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4264_fu_19977_p2_funnel__10    |      8|
|79    |        add_ln703_4283_fu_20069_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4264_fu_19977_p2_funnel__9     |      8|
|80    |        mul_ln1118_2910_fu_430_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__44     |      8|
|81    |        mul_ln1118_2893_fu_395_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__13     |      8|
|82    |        mul_ln1118_2918_fu_394_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__8      |      8|
|83    |        add_ln703_4296_fu_20411_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4264_fu_19977_p2_funnel__1     |      8|
|84    |        mul_ln1118_2916_fu_429_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__48     |      8|
|85    |        add_ln703_4299_fu_20139_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__45     |      8|
|86    |        add_ln703_4299_reg_20615_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4299_reg_20615_reg_funnel      |      8|
|87    |        mul_ln1118_2866_fu_433_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__36     |      8|
|88    |        add_ln703_4256_fu_19909_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4264_fu_19977_p2_funnel__11    |      8|
|89    |        add_ln703_4249_fu_19851_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4264_fu_19977_p2_funnel__7     |      8|
|90    |        add_ln703_4256_fu_19909_p2__0                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4256_fu_19909_p2__0_funnel     |      8|
|91    |        add_ln703_4259_fu_19935_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4264_fu_19977_p2_funnel__2     |      8|
|92    |        mul_ln1118_2868_fu_436_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__23     |      8|
|93    |        add_ln703_4305_fu_20157_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4264_fu_19977_p2_funnel__8     |      8|
|94    |        mul_ln1118_2908_fu_414_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__39     |      8|
|95    |        mul_ln1118_2922_fu_392_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__38     |      8|
|96    |        mul_ln1118_2917_fu_455_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__37     |      8|
|97    |        mul_ln1118_2881_fu_459_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__7      |      8|
|98    |        add_ln703_4314_fu_20217_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4264_fu_19977_p2_funnel__6     |      8|
|99    |        mul_ln1118_2911_fu_454_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__9      |      8|
|100   |        mul_ln1118_2894_fu_427_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__4      |      8|
|101   |        mul_ln1118_2914_fu_439_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__28     |      8|
|102   |        add_ln703_4312_fu_20205_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__24     |      8|
|103   |        add_ln703_4312_fu_20205_p2__0                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__22     |      8|
|104   |        add_ln703_4312_fu_20205_p2__1                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4312_fu_20205_p2__1_funnel     |      8|
|105   |        add_ln703_4312_reg_20630_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4312_reg_20630_reg_funnel      |      8|
|106   |        mul_ln1118_2891_fu_457_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__19     |      8|
|107   |        mul_ln1118_2905_fu_451_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__15     |      8|
|108   |        mul_ln1118_2915_fu_401_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__27     |      8|
|109   |        add_ln703_4293_fu_20123_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__2      |      8|
|110   |        add_ln703_4293_reg_20610_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4312_reg_20630_reg_funnel__1   |      8|
|111   |        mul_ln1118_2892_fu_416_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2892_fu_416_p2_funnel         |      8|
|112   |        add_ln703_4290_fu_20097_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4290_fu_20097_p2_funnel        |      8|
|113   |        mul_ln1118_2912_fu_438_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__16     |      8|
|114   |        mul_ln1118_2903_fu_456_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__3      |      8|
|115   |        mul_ln1118_2895_fu_428_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__47     |      8|
|116   |        mul_ln1118_2909_fu_406_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__31     |      8|
|117   |        add_ln703_4288_reg_20600_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4255_reg_20565_reg_funnel__1   |      8|
|118   |        mul_ln1118_2871_fu_418_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__35     |      8|
|119   |        mul_ln1118_2876_fu_405_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__42     |      8|
|120   |        add_ln703_4264_fu_19977_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4264_fu_19977_p2_funnel        |      8|
|121   |        mul_ln1118_2882_fu_415_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__29     |      8|
|122   |        add_ln703_4261_fu_19951_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__41     |      8|
|123   |        mul_ln1118_2869_fu_422_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__50     |      8|
|124   |        mul_ln1118_2885_reg_18766_reg                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2880_reg_18753_reg_funnel__3  |      8|
|125   |        mul_ln1118_2906_reg_18830_reg                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2880_reg_18753_reg_funnel__2  |      8|
|126   |        mul_ln1118_2887_fu_413_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__40     |      8|
|127   |        add_ln703_4274_reg_20585_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4312_reg_20630_reg_funnel__2   |      8|
|128   |        mul_ln1118_2920_fu_387_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__6      |      8|
|129   |        add_ln703_4320_fu_20233_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4312_fu_20205_p2__1_funnel__1  |      8|
|130   |        mul_ln1118_2923_fu_449_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/mul_ln1118_2888_fu_445_p2_funnel__17     |      8|
|131   |  dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0                            |dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_s                                                                                                                                                                                                             |  12514|
|132   |    grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776                 |dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s                                                                                                                                                                                                              |  11612|
|133   |      mult_180_V_fu_1181_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__253                                                                                             |      8|
|134   |      add_ln703_4111_reg_346322_reg                                                               |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__38                                                                                        |      8|
|135   |      mult_330_V_fu_1054_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__521                                                                                             |      8|
|136   |      add_ln703_4109_reg_346317_reg                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__38                                                                                   |      8|
|137   |      mult_100_V_fu_932_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__275                                                                                             |      8|
|138   |      add_ln703_3957_fu_341732_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__120                                                                                    |      8|
|139   |      add_ln703_3957_fu_341732_p2__0                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__29                                                                                   |      8|
|140   |      mult_40_V_fu_1172_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__212                                                                                             |      8|
|141   |      mult_110_V_fu_963_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__100                                                                                             |      8|
|142   |      add_ln703_3961_fu_341754_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__56                                                                                     |      8|
|143   |      mult_60_V_fu_1158_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__27                                                                                              |      8|
|144   |      add_ln703_fu_341308_p2                                                                      |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__96                                                                                     |      8|
|145   |      add_ln703_3908_fu_341400_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__48                                                                                   |      8|
|146   |      add_ln703_4135_reg_346327_reg                                                               |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__87                                                                                        |      8|
|147   |      mult_31_V_fu_1207_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__147                                                                                             |      8|
|148   |      mult_11_V_fu_1245_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__165                                                                                             |      8|
|149   |      add_ln703_3911_fu_341428_p2                                                                 |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__67                                                                                              |      8|
|150   |      add_ln703_3899_fu_341318_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__26                                                                                     |      8|
|151   |      mult_41_V_reg_187118_reg                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__40                                                                                        |      8|
|152   |      mult_111_V_fu_1047_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__428                                                                                             |      8|
|153   |      add_ln703_3969_fu_341796_p2                                                                 |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__206                                                                                             |      8|
|154   |      mult_61_V_fu_984_p2                                                                         |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__360                                                                                             |      8|
|155   |      add_ln703_3968_fu_341786_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__28                                                                                     |      8|
|156   |      add_ln703_4117_fu_344565_p2                                                                 |add_ln703_4117_fu_344565_p2_funnel                                                                                                                                                                                                                                              |      8|
|157   |      mult_91_V_fu_980_p2                                                                         |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__62                                                                                              |      8|
|158   |      add_ln703_3966_reg_346192_reg                                                               |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__34                                                                                        |      8|
|159   |      mult_81_V_fu_954_p2                                                                         |add_ln703_4242_fu_345385_p2_funnel__68                                                                                                                                                                                                                                          |      8|
|160   |      add_ln703_4117_fu_344565_p2__0                                                              |add_ln703_4045_fu_342148_p2_funnel__1                                                                                                                                                                                                                                           |      8|
|161   |      mult_231_V_fu_1226_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__78                                                                                                                                                                                                                                          |      8|
|162   |      mult_271_V_fu_1067_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__2                                                                                                                                                                                                                                           |      8|
|163   |      mult_191_V_fu_1194_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__106                                                                                                                                                                                                                                         |      8|
|164   |      mult_241_V_fu_964_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__96                                                                                                                                                                                                                                          |      8|
|165   |      mult_222_V_fu_1236_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__19                                                                                                                                                                                                                                          |      8|
|166   |      add_ln703_4146_fu_344772_p2                                                                 |add_ln703_4241_fu_345375_p2_funnel__9                                                                                                                                                                                                                                           |      8|
|167   |      mult_182_V_fu_1243_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__39                                                                                                                                                                                                                                          |      8|
|168   |      mult_312_V_fu_971_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__97                                                                                                                                                                                                                                          |      8|
|169   |      add_ln703_4145_reg_346412_reg                                                               |add_ln703_4217_reg_346487_reg_funnel__2                                                                                                                                                                                                                                         |      8|
|170   |      mult_202_V_fu_1189_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__75                                                                                                                                                                                                                                          |      8|
|171   |      mult_292_V_fu_1108_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__92                                                                                                                                                                                                                                          |      8|
|172   |      mult_302_V_fu_930_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__74                                                                                                                                                                                                                                          |      8|
|173   |      add_ln703_4153_fu_344814_p2                                                                 |add_ln703_4242_fu_345385_p2_funnel__52                                                                                                                                                                                                                                          |      8|
|174   |      add_ln703_4153_fu_344814_p2__0                                                              |add_ln703_4242_fu_345385_p2_funnel__38                                                                                                                                                                                                                                          |      8|
|175   |      add_ln703_4153_fu_344814_p2__1                                                              |add_ln703_4242_fu_345385_p2_funnel__98                                                                                                                                                                                                                                          |      8|
|176   |      add_ln703_4153_fu_344814_p2__2                                                              |add_ln703_4242_fu_345385_p2_funnel__30                                                                                                                                                                                                                                          |      8|
|177   |      mult_162_V_fu_1065_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__548                                                                                             |      8|
|178   |      add_ln703_4011_reg_346257_reg                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__44                                                                                   |      8|
|179   |      mult_102_V_fu_1178_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__472                                                                                             |      8|
|180   |      mult_72_V_fu_1068_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__450                                                                                             |      8|
|181   |      mult_112_V_fu_1153_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__394                                                                                             |      8|
|182   |      add_ln703_4010_reg_346252_reg                                                               |add_ln703_4010_reg_346252_reg_funnel                                                                                                                                                                                                                                            |      8|
|183   |      mult_32_V_fu_928_p2                                                                         |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__333                                                                                             |      8|
|184   |      add_ln703_3927_fu_341546_p2                                                                 |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__248                                                                                             |      8|
|185   |      add_ln703_3928_fu_341556_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__54                                                                                     |      8|
|186   |      mult_22_V_fu_1247_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__160                                                                                             |      8|
|187   |      add_ln703_3900_fu_341328_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__24                                                                                     |      8|
|188   |      add_ln703_3913_fu_341444_p2                                                                 |add_ln703_4045_fu_342148_p2_funnel__4                                                                                                                                                                                                                                           |      8|
|189   |      add_ln703_4006_fu_343942_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__34                                                                                   |      8|
|190   |      add_ln703_4007_fu_343952_p2                                                                 |add_ln703_4241_fu_345375_p2_funnel__11                                                                                                                                                                                                                                          |      8|
|191   |      mult_122_V_fu_1097_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__21                                                                                                                                                                                                                                          |      8|
|192   |      mult_192_V_fu_1026_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__58                                                                                                                                                                                                                                          |      8|
|193   |      add_ln703_4142_fu_344740_p2                                                                 |add_ln703_4241_fu_345375_p2_funnel__6                                                                                                                                                                                                                                           |      8|
|194   |      mult_252_V_fu_1252_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__37                                                                                                                                                                                                                                          |      8|
|195   |      mult_172_V_fu_1200_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__33                                                                                                                                                                                                                                          |      8|
|196   |      mult_343_V_fu_977_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__81                                                                                                                                                                                                                                          |      8|
|197   |      add_ln703_4167_fu_344900_p2                                                                 |add_ln703_4242_fu_345385_p2_funnel__51                                                                                                                                                                                                                                          |      8|
|198   |      mult_293_V_fu_921_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__103                                                                                                                                                                                                                                         |      8|
|199   |      mult_303_V_fu_953_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__67                                                                                                                                                                                                                                          |      8|
|200   |      mult_263_V_fu_1124_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__40                                                                                                                                                                                                                                          |      8|
|201   |      mult_253_V_fu_1148_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__72                                                                                                                                                                                                                                          |      8|
|202   |      add_ln703_4160_fu_344866_p2                                                                 |add_ln703_4091_reg_346367_reg_funnel__1                                                                                                                                                                                                                                         |      8|
|203   |      mult_273_V_fu_1051_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__80                                                                                                                                                                                                                                          |      8|
|204   |      add_ln703_4163_fu_344882_p2                                                                 |add_ln703_4242_fu_345385_p2_funnel__9                                                                                                                                                                                                                                           |      8|
|205   |      add_ln703_4163_reg_346432_reg                                                               |add_ln703_4217_reg_346487_reg_funnel__1                                                                                                                                                                                                                                         |      8|
|206   |      mult_203_V_fu_1214_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__94                                                                                                                                                                                                                                          |      8|
|207   |      mult_233_V_fu_1020_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__42                                                                                                                                                                                                                                          |      8|
|208   |      add_ln703_4064_fu_344199_p2                                                                 |add_ln703_4064_fu_344199_p2_funnel                                                                                                                                                                                                                                              |      8|
|209   |      mult_33_V_reg_187096_reg                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__68                                                                                        |      8|
|210   |      mult_103_V_fu_1179_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__280                                                                                             |      8|
|211   |      add_ln703_3948_reg_346172_reg                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__35                                                                                   |      8|
|212   |      add_ln703_3951_fu_341700_p2                                                                 |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__243                                                                                             |      8|
|213   |      mult_53_V_fu_952_p2                                                                         |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__354                                                                                             |      8|
|214   |      mult_43_V_fu_1093_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__211                                                                                             |      8|
|215   |      add_ln703_3909_fu_341406_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__127                                                                                    |      8|
|216   |      add_ln703_3914_reg_346132_reg                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__25                                                                                   |      8|
|217   |      add_ln703_4016_fu_344020_p2                                                                 |add_ln703_4242_fu_345385_p2_funnel__73                                                                                                                                                                                                                                          |      8|
|218   |      mult_153_V_fu_1149_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__339                                                                                             |      8|
|219   |      add_ln703_4019_fu_342006_p2                                                                 |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__347                                                                                             |      8|
|220   |      mult_163_V_fu_1146_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__481                                                                                             |      8|
|221   |      add_ln703_4018_fu_341996_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__51                                                                                     |      8|
|222   |      mult_113_V_fu_967_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__108                                                                                                                                                                                                                                         |      8|
|223   |      mult_223_V_fu_996_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__25                                                                                                                                                                                                                                          |      8|
|224   |      add_ln703_4061_fu_344173_p2                                                                 |add_ln703_4241_fu_345375_p2_funnel__17                                                                                                                                                                                                                                          |      8|
|225   |      mult_164_V_fu_1164_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__56                                                                                                                                                                                                                                          |      8|
|226   |      mult_174_V_fu_905_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__61                                                                                                                                                                                                                                          |      8|
|227   |      add_ln703_4086_fu_344387_p2                                                                 |add_ln703_4242_fu_345385_p2_funnel__104                                                                                                                                                                                                                                         |      8|
|228   |      mult_234_V_fu_1106_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__34                                                                                                                                                                                                                                          |      8|
|229   |      mult_244_V_fu_1204_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__54                                                                                                                                                                                                                                          |      8|
|230   |      add_ln703_4083_fu_344361_p2                                                                 |add_ln703_4242_fu_345385_p2_funnel__60                                                                                                                                                                                                                                          |      8|
|231   |      mult_264_V_fu_959_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__4                                                                                                                                                                                                                                           |      8|
|232   |      mult_334_V_fu_1140_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__70                                                                                                                                                                                                                                          |      8|
|233   |      add_ln703_4171_fu_345666_p2                                                                 |add_ln703_4241_fu_345375_p2_funnel__15                                                                                                                                                                                                                                          |      8|
|234   |      mult_344_V_fu_1099_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__89                                                                                                                                                                                                                                          |      8|
|235   |      add_ln703_4174_fu_344922_p2                                                                 |add_ln703_4241_fu_345375_p2_funnel__18                                                                                                                                                                                                                                          |      8|
|236   |      mult_314_V_fu_938_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__62                                                                                                                                                                                                                                          |      8|
|237   |      mult_214_V_fu_1101_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__65                                                                                                                                                                                                                                          |      8|
|238   |      add_ln703_4078_fu_344319_p2                                                                 |add_ln703_4241_fu_345375_p2_funnel__8                                                                                                                                                                                                                                           |      8|
|239   |      mult_194_V_fu_1241_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__43                                                                                                                                                                                                                                          |      8|
|240   |      add_ln703_4077_fu_344309_p2                                                                 |add_ln703_4077_fu_344309_p2_funnel                                                                                                                                                                                                                                              |      8|
|241   |      mult_64_V_fu_1000_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__10                                                                                              |      8|
|242   |      mult_74_V_fu_1014_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__218                                                                                             |      8|
|243   |      mult_44_V_fu_1134_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__507                                                                                             |      8|
|244   |      add_ln703_3941_fu_341646_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__33                                                                                     |      8|
|245   |      add_ln703_3902_fu_341348_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__108                                                                                    |      8|
|246   |      add_ln703_3939_fu_341630_p2                                                                 |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__70                                                                                              |      8|
|247   |      add_ln703_3938_fu_341620_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__85                                                                                     |      8|
|248   |      mult_104_V_fu_920_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__216                                                                                             |      8|
|249   |      add_ln703_3982_reg_346217_reg                                                               |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__35                                                                                        |      8|
|250   |      add_ln703_3985_fu_341886_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__31                                                                                     |      8|
|251   |      mult_144_V_fu_1166_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__167                                                                                             |      8|
|252   |      add_ln703_3984_fu_341876_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__14                                                                                     |      8|
|253   |      mult_94_V_fu_1139_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__12                                                                                                                                                                                                                                          |      8|
|254   |      mult_254_V_fu_1044_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__55                                                                                                                                                                                                                                          |      8|
|255   |      add_ln703_4075_fu_344293_p2                                                                 |add_ln703_4241_fu_345375_p2_funnel__13                                                                                                                                                                                                                                          |      8|
|256   |      add_ln703_4181_fu_344966_p2                                                                 |add_ln703_4242_fu_345385_p2_funnel__10                                                                                                                                                                                                                                          |      8|
|257   |      mult_215_V_fu_1125_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__35                                                                                                                                                                                                                                          |      8|
|258   |      mult_265_V_fu_999_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__15                                                                                                                                                                                                                                          |      8|
|259   |      add_ln703_4189_fu_345024_p2                                                                 |add_ln703_4242_fu_345385_p2_funnel__46                                                                                                                                                                                                                                          |      8|
|260   |      mult_205_V_fu_1043_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__71                                                                                                                                                                                                                                          |      8|
|261   |      add_ln703_4187_fu_345008_p2                                                                 |add_ln703_4242_fu_345385_p2_funnel__49                                                                                                                                                                                                                                          |      8|
|262   |      add_ln703_4187_fu_345008_p2__0                                                              |add_ln703_4242_fu_345385_p2_funnel__3                                                                                                                                                                                                                                           |      8|
|263   |      mult_255_V_fu_1091_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__53                                                                                                                                                                                                                                          |      8|
|264   |      add_ln703_4185_fu_344992_p2                                                                 |add_ln703_4241_fu_345375_p2_funnel__10                                                                                                                                                                                                                                          |      8|
|265   |      mult_195_V_fu_1138_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__18                                                                                                                                                                                                                                          |      8|
|266   |      mult_315_V_fu_1085_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__59                                                                                                                                                                                                                                          |      8|
|267   |      mult_55_V_fu_1228_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__345                                                                                             |      8|
|268   |      mult_175_V_fu_1089_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__356                                                                                             |      8|
|269   |      add_ln703_4033_fu_342088_p2                                                                 |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__413                                                                                             |      8|
|270   |      mult_75_V_fu_1015_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__56                                                                                              |      8|
|271   |      add_ln703_4032_fu_342082_p2                                                                 |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__547                                                                                             |      8|
|272   |      add_ln703_4032_fu_342082_p2__0                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__284                                                                                             |      8|
|273   |      add_ln703_4032_reg_346282_reg                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__16                                                                                   |      8|
|274   |      mult_25_V_fu_925_p2                                                                         |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__125                                                                                             |      8|
|275   |      add_ln703_4026_fu_342050_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__138                                                                                    |      8|
|276   |      add_ln703_4027_reg_346277_reg                                                               |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__93                                                                                        |      8|
|277   |      mult_145_V_fu_927_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__279                                                                                             |      8|
|278   |      add_ln703_4025_reg_346272_reg                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__7                                                                                    |      8|
|279   |      mult_95_V_fu_912_p2                                                                         |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__312                                                                                             |      8|
|280   |      add_ln703_4023_fu_342028_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__3                                                                                      |      8|
|281   |      add_ln703_3903_fu_341358_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__99                                                                                     |      8|
|282   |      mult_185_V_fu_1144_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__107                                                                                                                                                                                                                                         |      8|
|283   |      mult_256_V_fu_1024_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__76                                                                                                                                                                                                                                          |      8|
|284   |      add_ln703_4200_fu_345108_p2                                                                 |add_ln703_4242_fu_345385_p2_funnel__22                                                                                                                                                                                                                                          |      8|
|285   |      mult_356_V_fu_1077_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__1                                                                                                                                                                                                                                           |      8|
|286   |      mult_176_V_fu_1028_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__50                                                                                                                                                                                                                                          |      8|
|287   |      mult_316_V_fu_923_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__31                                                                                                                                                                                                                                          |      8|
|288   |      add_ln703_4205_fu_345134_p2                                                                 |add_ln703_4242_fu_345385_p2_funnel__105                                                                                                                                                                                                                                         |      8|
|289   |      mult_206_V_fu_1116_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__95                                                                                                                                                                                                                                          |      8|
|290   |      mult_186_V_fu_1257_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__79                                                                                              |      8|
|291   |      mult_236_V_fu_1082_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__378                                                                                             |      8|
|292   |      mult_276_V_fu_1221_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__88                                                                                                                                                                                                                                          |      8|
|293   |      mult_336_V_fu_1259_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__85                                                                                                                                                                                                                                          |      8|
|294   |      add_ln703_4208_fu_345160_p2                                                                 |add_ln703_4242_fu_345385_p2_funnel__26                                                                                                                                                                                                                                          |      8|
|295   |      mult_326_V_fu_1060_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__45                                                                                                                                                                                                                                          |      8|
|296   |      mult_196_V_fu_1230_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__11                                                                                                                                                                                                                                          |      8|
|297   |      add_ln703_4204_fu_345124_p2                                                                 |add_ln703_4241_fu_345375_p2_funnel__4                                                                                                                                                                                                                                           |      8|
|298   |      mult_136_V_fu_965_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__20                                                                                                                                                                                                                                          |      8|
|299   |      add_ln703_3988_fu_343867_p2                                                                 |add_ln703_4241_fu_345375_p2_funnel__16                                                                                                                                                                                                                                          |      8|
|300   |      mult_116_V_fu_1105_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__228                                                                                             |      8|
|301   |      mult_106_V_fu_1112_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__439                                                                                             |      8|
|302   |      add_ln703_3990_fu_341902_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__117                                                                                    |      8|
|303   |      add_ln703_3945_reg_346167_reg                                                               |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__51                                                                                        |      8|
|304   |      mult_6_V_fu_1186_p2                                                                         |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__482                                                                                             |      8|
|305   |      add_ln703_3930_fu_341572_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__136                                                                                    |      8|
|306   |      mult_26_V_fu_992_p2                                                                         |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__442                                                                                             |      8|
|307   |      mult_166_V_fu_1135_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__44                                                                                                                                                                                                                                          |      8|
|308   |      add_ln703_4196_fu_345076_p2                                                                 |add_ln703_4241_fu_345375_p2_funnel__2                                                                                                                                                                                                                                           |      8|
|309   |      mult_306_V_fu_1160_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__29                                                                                                                                                                                                                                          |      8|
|310   |      mult_226_V_fu_1027_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__102                                                                                                                                                                                                                                         |      8|
|311   |      mult_297_V_fu_1185_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__27                                                                                                                                                                                                                                          |      8|
|312   |      add_ln703_4090_fu_344403_p2                                                                 |add_ln703_4242_fu_345385_p2_funnel__57                                                                                                                                                                                                                                          |      8|
|313   |      add_ln703_4091_reg_346367_reg                                                               |add_ln703_4091_reg_346367_reg_funnel                                                                                                                                                                                                                                            |      8|
|314   |      mult_337_V_fu_1029_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__77                                                                                                                                                                                                                                          |      8|
|315   |      mult_187_V_fu_1174_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__69                                                                                                                                                                                                                                          |      8|
|316   |      mult_217_V_fu_1059_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__13                                                                                                                                                                                                                                          |      8|
|317   |      mult_247_V_fu_910_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__28                                                                                                                                                                                                                                          |      8|
|318   |      mult_227_V_reg_187398_reg                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__66                                                                                        |      8|
|319   |      add_ln703_4072_fu_344267_p2                                                                 |add_ln703_4241_fu_345375_p2_funnel__12                                                                                                                                                                                                                                          |      8|
|320   |      mult_197_V_fu_1100_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__84                                                                                                                                                                                                                                          |      8|
|321   |      add_ln703_4070_fu_344247_p2                                                                 |add_ln703_4241_fu_345375_p2_funnel__7                                                                                                                                                                                                                                           |      8|
|322   |      mult_67_V_fu_1142_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__441                                                                                             |      8|
|323   |      add_ln703_4001_fu_341962_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__44                                                                                     |      8|
|324   |      mult_97_V_fu_1256_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__205                                                                                             |      8|
|325   |      mult_117_V_fu_1006_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__7                                                                                               |      8|
|326   |      add_ln703_4000_fu_341956_p2                                                                 |add_ln703_4010_reg_346252_reg_funnel__1                                                                                                                                                                                                                                         |      8|
|327   |      mult_17_V_fu_1072_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__47                                                                                              |      8|
|328   |      mult_147_V_fu_1217_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__90                                                                                              |      8|
|329   |      add_ln703_3994_fu_341928_p2                                                                 |add_ln703_4045_fu_342148_p2_funnel__3                                                                                                                                                                                                                                           |      8|
|330   |      mult_47_V_fu_913_p2                                                                         |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__309                                                                                             |      8|
|331   |      add_ln703_3923_fu_341514_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__79                                                                                     |      8|
|332   |      add_ln703_3924_fu_341524_p2                                                                 |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__318                                                                                             |      8|
|333   |      add_ln703_3994_reg_346232_reg                                                               |add_ln703_3994_reg_346232_reg_funnel                                                                                                                                                                                                                                            |      8|
|334   |      mult_57_V_fu_1032_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__137                                                                                             |      8|
|335   |      add_ln703_3996_fu_341934_p2                                                                 |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__368                                                                                             |      8|
|336   |      mult_157_V_fu_1046_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__235                                                                                             |      8|
|337   |      mult_127_V_reg_187307_reg                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel                                                                                            |      8|
|338   |      mult_267_V_fu_1219_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__99                                                                                                                                                                                                                                          |      8|
|339   |      mult_347_V_fu_1234_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__32                                                                                                                                                                                                                                          |      8|
|340   |      add_ln703_4216_fu_345205_p2                                                                 |add_ln703_4241_fu_345375_p2_funnel__5                                                                                                                                                                                                                                           |      8|
|341   |      add_ln703_4217_reg_346487_reg                                                               |add_ln703_4217_reg_346487_reg_funnel                                                                                                                                                                                                                                            |      8|
|342   |      mult_348_V_fu_945_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__14                                                                                                                                                                                                                                          |      8|
|343   |      add_ln703_4223_fu_345253_p2                                                                 |add_ln703_4242_fu_345385_p2_funnel__6                                                                                                                                                                                                                                           |      8|
|344   |      mult_238_V_fu_1058_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__100                                                                                                                                                                                                                                         |      8|
|345   |      add_ln703_4222_fu_345243_p2                                                                 |add_ln703_4241_fu_345375_p2_funnel__1                                                                                                                                                                                                                                           |      8|
|346   |      mult_288_V_fu_1155_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__63                                                                                                                                                                                                                                          |      8|
|347   |      add_ln703_4232_fu_345321_p2                                                                 |add_ln703_4242_fu_345385_p2_funnel__7                                                                                                                                                                                                                                           |      8|
|348   |      add_ln703_4232_fu_345321_p2__0                                                              |add_ln703_4242_fu_345385_p2_funnel__23                                                                                                                                                                                                                                          |      8|
|349   |      add_ln703_4232_fu_345321_p2__1                                                              |add_ln703_4242_fu_345385_p2_funnel__8                                                                                                                                                                                                                                           |      8|
|350   |      mult_218_V_fu_1196_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__47                                                                                                                                                                                                                                          |      8|
|351   |      mult_298_V_fu_1168_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__87                                                                                                                                                                                                                                          |      8|
|352   |      add_ln703_4232_fu_345321_p2__2                                                              |add_ln703_4045_fu_342148_p2_funnel__2                                                                                                                                                                                                                                           |      8|
|353   |      mult_258_V_fu_934_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__36                                                                                                                                                                                                                                          |      8|
|354   |      add_ln703_4227_fu_345275_p2                                                                 |add_ln703_4241_fu_345375_p2_funnel__14                                                                                                                                                                                                                                          |      8|
|355   |      add_ln703_4232_reg_346502_reg                                                               |add_ln703_3994_reg_346232_reg_funnel__1                                                                                                                                                                                                                                         |      8|
|356   |      mult_248_V_fu_973_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__101                                                                                                                                                                                                                                         |      8|
|357   |      mult_278_V_fu_1248_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__66                                                                                                                                                                                                                                          |      8|
|358   |      mult_188_V_fu_1215_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__90                                                                                                                                                                                                                                          |      8|
|359   |      mult_148_V_fu_1118_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__144                                                                                             |      8|
|360   |      add_ln703_4053_fu_342184_p2                                                                 |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__448                                                                                             |      8|
|361   |      mult_138_V_fu_1184_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__1                                                                                               |      8|
|362   |      add_ln703_4057_fu_342206_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__135                                                                                    |      8|
|363   |      add_ln703_4058_fu_342216_p2                                                                 |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__12                                                                                              |      8|
|364   |      mult_168_V_fu_1007_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__498                                                                                             |      8|
|365   |      mult_198_V_fu_1018_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__256                                                                                             |      8|
|366   |      mult_98_V_fu_903_p2                                                                         |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__264                                                                                             |      8|
|367   |      mult_28_V_fu_947_p2                                                                         |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__231                                                                                             |      8|
|368   |      add_ln703_3915_fu_341460_p2                                                                 |add_ln703_4045_fu_342148_p2_funnel__5                                                                                                                                                                                                                                           |      8|
|369   |      add_ln703_3916_fu_341470_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__1                                                                                      |      8|
|370   |      mult_108_V_fu_922_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__33                                                                                              |      8|
|371   |      add_ln703_3978_fu_341854_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__131                                                                                    |      8|
|372   |      mult_68_V_fu_1218_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__478                                                                                             |      8|
|373   |      add_ln703_3976_fu_341834_p2                                                                 |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__403                                                                                             |      8|
|374   |      mult_58_V_fu_1213_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__247                                                                                             |      8|
|375   |      mult_88_V_fu_1107_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__315                                                                                             |      8|
|376   |      mult_308_V_fu_995_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__64                                                                                                                                                                                                                                          |      8|
|377   |      mult_289_V_fu_1053_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__91                                                                                                                                                                                                                                          |      8|
|378   |      add_ln703_4238_fu_345359_p2                                                                 |add_ln703_4241_fu_345375_p2_funnel__3                                                                                                                                                                                                                                           |      8|
|379   |      mult_239_V_fu_1205_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__17                                                                                                                                                                                                                                          |      8|
|380   |      add_ln703_4237_fu_345349_p2                                                                 |add_ln703_4242_fu_345385_p2_funnel__41                                                                                                                                                                                                                                          |      8|
|381   |      mult_279_V_fu_1019_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__48                                                                                                                                                                                                                                          |      8|
|382   |      add_ln703_4242_fu_345385_p2                                                                 |add_ln703_4242_fu_345385_p2_funnel                                                                                                                                                                                                                                              |      8|
|383   |      mult_319_V_fu_956_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__83                                                                                                                                                                                                                                          |      8|
|384   |      add_ln703_4245_fu_345407_p2                                                                 |add_ln703_4242_fu_345385_p2_funnel__16                                                                                                                                                                                                                                          |      8|
|385   |      mult_359_V_fu_951_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__5                                                                                                                                                                                                                                           |      8|
|386   |      mult_219_V_fu_1190_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__79                                                                                                                                                                                                                                          |      8|
|387   |      add_ln703_4241_fu_345375_p2                                                                 |add_ln703_4241_fu_345375_p2_funnel                                                                                                                                                                                                                                              |      8|
|388   |      add_ln703_3907_fu_341390_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__5                                                                                      |      8|
|389   |      add_ln703_3919_fu_341492_p2                                                                 |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__381                                                                                             |      8|
|390   |      add_ln703_3920_fu_341502_p2                                                                 |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__505                                                                                             |      8|
|391   |      add_ln703_3920_reg_346142_reg                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__22                                                                                   |      8|
|392   |      mult_69_V_fu_998_p2                                                                         |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel                                                                                                  |      8|
|393   |      add_ln703_3936_reg_346157_reg                                                               |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__1                                                                                         |      8|
|394   |      mult_59_V_reg_187158_reg                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__59                                                                                        |      8|
|395   |      mult_129_V_fu_1088_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__555                                                                                             |      8|
|396   |      add_ln703_4039_reg_346292_reg                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__8                                                                                    |      8|
|397   |      mult_119_V_fu_1012_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__372                                                                                             |      8|
|398   |      mult_139_V_fu_985_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__500                                                                                             |      8|
|399   |      mult_89_V_fu_933_p2                                                                         |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__390                                                                                             |      8|
|400   |      add_ln703_4046_fu_342158_p2                                                                 |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__278                                                                                             |      8|
|401   |      mult_169_V_fu_1193_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__332                                                                                             |      8|
|402   |      mult_179_V_fu_1033_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__215                                                                                             |      8|
|403   |      mult_159_V_fu_1066_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__44                                                                                              |      8|
|404   |      add_ln703_4045_fu_342148_p2                                                                 |add_ln703_4045_fu_342148_p2_funnel                                                                                                                                                                                                                                              |      8|
|405   |      mult_249_V_fu_914_p2                                                                        |add_ln703_4242_fu_345385_p2_funnel__82                                                                                                                                                                                                                                          |      8|
|406   |      mult_339_V_fu_1171_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__24                                                                                                                                                                                                                                          |      8|
|407   |      mult_199_V_fu_1030_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__93                                                                                                                                                                                                                                          |      8|
|408   |      add_ln703_4050_fu_344123_p2                                                                 |add_ln703_4050_fu_344123_p2_funnel                                                                                                                                                                                                                                              |      8|
|409   |      mult_349_V_fu_1098_p2                                                                       |add_ln703_4242_fu_345385_p2_funnel__86                                                                                                                                                                                                                                          |      8|
|410   |  dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0                             |dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_s                                                                                                                                                                                                              | 132105|
|411   |    grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231                |dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s                                                                                                                                                                                                              | 128963|
|412   |      mul_ln1118_364_fu_3828_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__531                                                                                             |      8|
|413   |      mul_ln1118_168_fu_2737_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__119                                                                                             |      8|
|414   |      mul_ln1118_222_fu_4662_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__402                                                                                             |      8|
|415   |      mul_ln1118_464_fu_4149_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__129                                                                                             |      8|
|416   |      mul_ln1118_627_fu_5759_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__58                                                                                              |      8|
|417   |      mul_ln1118_577_fu_3508_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__494                                                                                             |      8|
|418   |      add_ln703_650_fu_37605308_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__436                                                                                             |      8|
|419   |      add_ln703_650_reg_37661799_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__32                                                                                   |      8|
|420   |      mul_ln1118_119_fu_6436_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__157                                                                                             |      8|
|421   |      add_ln703_260_fu_37603296_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__19                                                                                     |      8|
|422   |      mul_ln1118_563_fu_4930_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__305                                                                                             |      8|
|423   |      mul_ln1118_169_fu_4022_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__240                                                                                             |      8|
|424   |      mul_ln1118_194_fu_5152_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__146                                                                                             |      8|
|425   |      mul_ln1118_308_fu_3838_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__300                                                                                             |      8|
|426   |      mul_ln1118_143_fu_3775_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__233                                                                                             |      8|
|427   |      mul_ln1118_91_fu_6149_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__113                                                                                             |      8|
|428   |      mul_ln1118_336_fu_6065_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__180                                                                                             |      8|
|429   |      mul_ln1118_366_fu_6127_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__52                                                                                              |      8|
|430   |      mul_ln1118_249_fu_5428_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__363                                                                                             |      8|
|431   |      mul_ln1118_147_fu_4558_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__563                                                                                             |      8|
|432   |      add_ln703_141_reg_37661094_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__30                                                                                        |      8|
|433   |      mul_ln1118_761_fu_3046_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__133                                                                                             |      8|
|434   |      mul_ln1118_396_fu_6408_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__484                                                                                             |      8|
|435   |      mul_ln1118_572_fu_5010_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__474                                                                                             |      8|
|436   |      mul_ln1118_786_fu_3266_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__102                                                                                             |      8|
|437   |      mul_ln1118_708_fu_4046_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__204                                                                                             |      8|
|438   |      mul_ln1118_458_fu_5295_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__221                                                                                             |      8|
|439   |      add_ln703_709_reg_37661879_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__18                                                                                   |      8|
|440   |      mul_ln1118_655_fu_3693_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__138                                                                                             |      8|
|441   |      add_ln703_705_fu_37605516_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__47                                                                                     |      8|
|442   |      mul_ln1118_734_fu_4169_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__222                                                                                             |      8|
|443   |      mul_ln1118_338_fu_4126_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__195                                                                                             |      8|
|444   |      mul_ln1118_282_fu_3718_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__432                                                                                             |      8|
|445   |      add_ln703_393_fu_37604004_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__38                                                                                     |      8|
|446   |      mul_ln1118_252_fu_6013_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__236                                                                                             |      8|
|447   |      add_ln703_398_fu_37604040_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__73                                                                                     |      8|
|448   |      add_ln703_397_fu_37604030_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__60                                                                                     |      8|
|449   |      mul_ln1118_311_fu_6158_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__496                                                                                             |      8|
|450   |      mul_ln1118_18_fu_4808_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__357                                                                                             |      8|
|451   |      mul_ln1118_96_fu_5452_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__513                                                                                             |      8|
|452   |      mul_ln1118_118_fu_6435_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__255                                                                                             |      8|
|453   |      mul_ln1118_12_fu_5286_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__426                                                                                             |      8|
|454   |      mul_ln1118_62_fu_3920_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__142                                                                                             |      8|
|455   |      add_ln703_82_fu_37602270_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__65                                                                                     |      8|
|456   |      mul_ln1118_167_fu_4404_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__132                                                                                             |      8|
|457   |      add_ln703_177_reg_37661139_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__55                                                                                        |      8|
|458   |      mul_ln1118_142_reg_11451164_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__53                                                                                        |      8|
|459   |      mul_ln1118_391_fu_4042_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__364                                                                                             |      8|
|460   |      add_ln703_584_fu_37604976_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__21                                                                                     |      8|
|461   |      mul_ln1118_698_fu_3632_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__39                                                                                              |      8|
|462   |      add_ln703_593_fu_37605034_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__36                                                                                     |      8|
|463   |      mul_ln1118_615_fu_3848_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__326                                                                                             |      8|
|464   |      add_ln703_591_fu_37605014_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__88                                                                                     |      8|
|465   |      mul_ln1118_449_fu_4282_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__502                                                                                             |      8|
|466   |      add_ln703_590_fu_37605008_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__145                                                                                             |      8|
|467   |      mul_ln1118_306_reg_11451636_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__77                                                                                        |      8|
|468   |      mul_ln1118_970_fu_4897_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_838_fu_3684_p2_funnel__3                                                                                         |      8|
|469   |      mul_ln1118_497_fu_3370_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_838_fu_3684_p2_funnel__4                                                                                         |      8|
|470   |      add_ln703_885_fu_37631937_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_885_fu_37631937_p2_funnel                                                                                         |      8|
|471   |      mul_ln1118_684_fu_4108_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__489                                                                                             |      8|
|472   |      add_ln703_627_fu_37605194_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__10                                                                                     |      8|
|473   |      add_ln703_628_reg_37661764_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__39                                                                                   |      8|
|474   |      mul_ln1118_459_fu_3997_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__552                                                                                             |      8|
|475   |      add_ln703_626_reg_37661759_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__33                                                                                   |      8|
|476   |      mul_ln1118_600_fu_5662_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__282                                                                                             |      8|
|477   |      add_ln703_521_fu_37604680_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__45                                                                                     |      8|
|478   |      mul_ln1118_123_fu_4723_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__401                                                                                             |      8|
|479   |      add_ln703_143_fu_37602684_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__133                                                                                    |      8|
|480   |      mul_ln1118_98_fu_3513_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__198                                                                                             |      8|
|481   |      mul_ln1118_902_fu_4904_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__28                                                                                              |      8|
|482   |      add_ln703_1144_fu_37606398_p2                                                               |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__477                                                                                             |      8|
|483   |      mul_ln1118_73_fu_4958_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__483                                                                                             |      8|
|484   |      add_ln703_31_fu_37601824_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__46                                                                                     |      8|
|485   |      mul_ln1118_127_fu_4013_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__299                                                                                             |      8|
|486   |      mul_ln1118_176_fu_4846_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__499                                                                                             |      8|
|487   |      add_ln703_198_fu_37602996_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__121                                                                                    |      8|
|488   |      mul_ln1118_202_fu_4922_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__444                                                                                             |      8|
|489   |      mul_ln1118_45_fu_3090_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__81                                                                                              |      8|
|490   |      add_ln703_249_fu_37629276_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1022_fu_37632672_p2_funnel__2                                                                                     |      8|
|491   |      mul_ln1118_375_fu_4193_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__61                                                                                              |      8|
|492   |      mul_ln1118_461_fu_5091_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__257                                                                                             |      8|
|493   |      mul_ln1118_937_fu_2858_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_838_fu_3684_p2_funnel__5                                                                                         |      8|
|494   |      mul_ln1118_686_fu_4151_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_838_fu_3684_p2_funnel__9                                                                                         |      8|
|495   |      mul_ln1118_837_fu_3683_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_838_fu_3684_p2_funnel__8                                                                                         |      8|
|496   |      mul_ln1118_491_fu_3367_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_838_fu_3684_p2_funnel__10                                                                                        |      8|
|497   |      mul_ln1118_289_fu_3938_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__323                                                                                             |      8|
|498   |      add_ln703_302_fu_37603512_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__486                                                                                             |      8|
|499   |      mul_ln1118_205_fu_5456_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__405                                                                                             |      8|
|500   |      mul_ln1118_319_fu_3922_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__385                                                                                             |      8|
|501   |      mul_ln1118_153_fu_6505_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__322                                                                                             |      8|
|502   |      add_ln703_307_fu_37603544_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_307_fu_37603544_p2_funnel                                                                                         |      8|
|503   |      add_ln703_34_fu_37601854_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__23                                                                                     |      8|
|504   |      mul_ln1118_129_fu_5102_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__178                                                                                             |      8|
|505   |      mul_ln1118_912_fu_4687_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__340                                                                                             |      8|
|506   |      add_ln703_860_fu_37605908_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__194                                                                                             |      8|
|507   |      add_ln703_860_reg_37661974_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_860_reg_37661974_reg_funnel__1                                                                                    |      8|
|508   |      mul_ln1118_518_fu_6366_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__408                                                                                             |      8|
|509   |      add_ln703_188_reg_37661149_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__61                                                                                        |      8|
|510   |      mul_ln1118_145_reg_11451174_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__71                                                                                        |      8|
|511   |      mul_ln1118_281_reg_11451561_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__42                                                                                        |      8|
|512   |      mul_ln1118_483_fu_3361_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_838_fu_3684_p2_funnel__11                                                                                        |      8|
|513   |      mul_ln1118_370_fu_4189_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__98                                                                                              |      8|
|514   |      mul_ln1118_395_fu_4754_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__311                                                                                             |      8|
|515   |      add_ln703_899_reg_37662019_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__14                                                                                        |      8|
|516   |      mul_ln1118_648_fu_5076_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__148                                                                                             |      8|
|517   |      mul_ln1118_1097_fu_5170_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_838_fu_3684_p2_funnel__1                                                                                         |      8|
|518   |      mul_ln1118_494_fu_3243_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__103                                                                                             |      8|
|519   |      add_ln703_413_fu_37604132_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__524                                                                                             |      8|
|520   |      mul_ln1118_403_fu_6418_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__26                                                                                              |      8|
|521   |      add_ln703_412_fu_37604122_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__50                                                                                     |      8|
|522   |      mul_ln1118_519_fu_6367_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__86                                                                                              |      8|
|523   |      add_ln703_465_fu_37604392_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__55                                                                                     |      8|
|524   |      mul_ln1118_492_fu_4732_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__398                                                                                             |      8|
|525   |      add_ln703_464_fu_37604382_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__20                                                                                     |      8|
|526   |      mul_ln1118_452_fu_4965_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__63                                                                                              |      8|
|527   |      add_ln703_565_fu_37604906_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__57                                                                                     |      8|
|528   |      add_ln703_566_reg_37661684_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__21                                                                                        |      8|
|529   |      mul_ln1118_394_fu_4207_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__48                                                                                              |      8|
|530   |      add_ln703_564_reg_37661679_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__56                                                                                   |      8|
|531   |      mul_ln1118_347_fu_3869_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__542                                                                                             |      8|
|532   |      add_ln703_640_fu_37605260_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__15                                                                                              |      8|
|533   |      mul_ln1118_156_fu_6454_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__241                                                                                             |      8|
|534   |      add_ln703_639_fu_37605250_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__102                                                                                    |      8|
|535   |      mul_ln1118_501_fu_3764_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__520                                                                                             |      8|
|536   |      add_ln703_448_fu_37604288_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__190                                                                                             |      8|
|537   |      mul_ln1118_201_fu_6220_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__202                                                                                             |      8|
|538   |      mul_ln1118_164_fu_5346_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__250                                                                                             |      8|
|539   |      mul_ln1118_159_fu_6457_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__184                                                                                             |      8|
|540   |      mul_ln1118_83_fu_6462_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__392                                                                                             |      8|
|541   |      mul_ln1118_184_fu_2912_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__420                                                                                             |      8|
|542   |      add_ln703_168_fu_37602840_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_307_fu_37603544_p2_funnel__1                                                                                      |      8|
|543   |      mul_ln1118_287_fu_4810_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__488                                                                                             |      8|
|544   |      add_ln703_615_reg_37661739_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__75                                                                                        |      8|
|545   |      mul_ln1118_681_fu_6048_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__406                                                                                             |      8|
|546   |      mul_ln1118_705_fu_3321_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__66                                                                                              |      8|
|547   |      mul_ln1118_535_fu_3378_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_838_fu_3684_p2_funnel__7                                                                                         |      8|
|548   |      add_ln703_671_fu_37630830_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_838_fu_3684_p2_funnel__2                                                                                         |      8|
|549   |      add_ln703_670_fu_37630820_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1022_fu_37632672_p2_funnel__1                                                                                     |      8|
|550   |      add_ln703_24_fu_37601762_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__11                                                                                     |      8|
|551   |      add_ln703_85_fu_37602296_p2                                                                 |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__434                                                                                             |      8|
|552   |      mul_ln1118_64_fu_4146_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__109                                                                                             |      8|
|553   |      mul_ln1118_144_fu_6595_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__277                                                                                             |      8|
|554   |      mul_ln1118_120_reg_11451093_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__90                                                                                        |      8|
|555   |      mul_ln1118_278_fu_5491_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__349                                                                                             |      8|
|556   |      add_ln703_313_reg_37661339_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__80                                                                                        |      8|
|557   |      mul_ln1118_940_fu_4396_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_838_fu_3684_p2_funnel__6                                                                                         |      8|
|558   |      mul_ln1118_838_fu_3684_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_838_fu_3684_p2_funnel                                                                                            |      8|
|559   |      add_ln703_1022_fu_37632672_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1022_fu_37632672_p2_funnel                                                                                        |      8|
|560   |      mul_ln1118_393_fu_3291_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__530                                                                                             |      8|
|561   |      add_ln703_385_fu_37603960_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__35                                                                                              |      8|
|562   |      add_ln703_50_fu_37602006_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__22                                                                                     |      8|
|563   |      add_ln703_51_fu_37602016_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__39                                                                                     |      8|
|564   |      mul_ln1118_179_fu_4849_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__260                                                                                             |      8|
|565   |      mul_ln1118_739_fu_6337_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__366                                                                                             |      8|
|566   |      mul_ln1118_107_fu_2973_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__42                                                                                              |      8|
|567   |      add_ln703_646_fu_37605282_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__98                                                                                     |      8|
|568   |      mul_ln1118_402_fu_6417_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__314                                                                                             |      8|
|569   |      mul_ln1118_493_fu_5279_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__173                                                                                             |      8|
|570   |      mul_ln1118_602_fu_2806_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__298                                                                                             |      8|
|571   |      add_ln703_638_fu_37605244_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__533                                                                                             |      8|
|572   |      add_ln703_638_reg_37661779_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__55                                                                                   |      8|
|573   |      mul_ln1118_520_fu_6368_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__143                                                                                             |      8|
|574   |      mul_ln1118_235_fu_5275_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__294                                                                                             |      8|
|575   |      mul_ln1118_292_fu_3365_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__431                                                                                             |      8|
|576   |      mul_ln1118_273_fu_3006_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__437                                                                                             |      8|
|577   |      add_ln703_2617_fu_37606660_p2                                                               |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__546                                                                                             |      8|
|578   |      add_ln703_2617_reg_37662254_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__57                                                                                   |      8|
|579   |      mul_ln1118_659_fu_4596_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__506                                                                                             |      8|
|580   |      mul_ln1118_913_fu_3389_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__156                                                                                             |      8|
|581   |      mul_ln1118_26_fu_5637_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__84                                                                                              |      8|
|582   |      mul_ln1118_79_fu_5750_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__136                                                                                             |      8|
|583   |      mul_ln1118_230_reg_11451417_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__37                                                                                        |      8|
|584   |      mul_ln1118_598_fu_4573_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__516                                                                                             |      8|
|585   |      mul_ln1118_316_fu_6163_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__72                                                                                              |      8|
|586   |      add_ln703_701_fu_37605494_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__140                                                                                    |      8|
|587   |      mul_ln1118_515_fu_3180_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__523                                                                                             |      8|
|588   |      mul_ln1118_286_reg_11451577_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__17                                                                                        |      8|
|589   |      mul_ln1118_1048_fu_4444_p2                                                                  |mul_ln1118_1048_fu_4444_p2_funnel                                                                                                                                                                                                                                               |      8|
|590   |      mul_ln1118_63_fu_5862_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__293                                                                                             |      8|
|591   |      add_ln703_259_fu_37603286_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__418                                                                                             |      8|
|592   |      add_ln703_259_fu_37603286_p2__0                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__433                                                                                             |      8|
|593   |      add_ln703_62_fu_37602110_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__77                                                                                     |      8|
|594   |      add_ln703_259_fu_37603286_p2__1                                                             |add_ln703_248_fu_37629266_p2_funnel__1                                                                                                                                                                                                                                          |      8|
|595   |      mul_ln1118_227_fu_5342_p2                                                                   |mul_ln1118_1048_fu_4444_p2_funnel__1                                                                                                                                                                                                                                            |      8|
|596   |      add_ln703_46_fu_37601970_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__111                                                                                    |      8|
|597   |      add_ln703_47_reg_37661004_reg                                                               |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__86                                                                                        |      8|
|598   |      add_ln703_248_fu_37629266_p2                                                                |add_ln703_248_fu_37629266_p2_funnel                                                                                                                                                                                                                                             |      8|
|599   |      add_ln703_321_fu_37603608_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__118                                                                                    |      8|
|600   |      add_ln703_322_reg_37661349_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__17                                                                                   |      8|
|601   |      mul_ln1118_180_fu_4850_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__171                                                                                             |      8|
|602   |      mul_ln1118_451_fu_6224_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__13                                                                                              |      8|
|603   |      add_ln703_385_reg_37661424_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__15                                                                                        |      8|
|604   |      mul_ln1118_425_fu_4942_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__239                                                                                             |      8|
|605   |      add_ln703_683_reg_37661834_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__58                                                                                   |      8|
|606   |      mul_ln1118_570_reg_11452303_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__95                                                                                        |      8|
|607   |      mul_ln1118_223_fu_3576_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__411                                                                                             |      8|
|608   |      add_ln703_315_fu_37603572_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__101                                                                                    |      8|
|609   |      mul_ln1118_528_fu_3003_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__163                                                                                             |      8|
|610   |      mul_ln1118_1173_fu_3898_p2                                                                  |mul_ln1118_1173_fu_3898_p2_funnel                                                                                                                                                                                                                                               |      8|
|611   |      mul_ln1118_204_fu_4540_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__519                                                                                             |      8|
|612   |      add_ln703_272_fu_37603366_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__89                                                                                     |      8|
|613   |      mul_ln1118_61_fu_5860_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__17                                                                                              |      8|
|614   |      add_ln703_42_fu_37601934_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__137                                                                                    |      8|
|615   |      add_ln703_104_fu_37602436_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_104_fu_37602436_p2_funnel                                                                                         |      8|
|616   |      add_ln703_798_fu_37605714_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__30                                                                                     |      8|
|617   |      mul_ln1118_279_fu_3551_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__64                                                                                              |      8|
|618   |      mul_ln1118_421_fu_3123_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__468                                                                                             |      8|
|619   |      mul_ln1118_318_fu_5589_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__273                                                                                             |      8|
|620   |      mul_ln1118_288_fu_5974_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__423                                                                                             |      8|
|621   |      mul_ln1118_152_fu_4563_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__286                                                                                             |      8|
|622   |      mul_ln1118_104_fu_3915_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__203                                                                                             |      8|
|623   |      add_ln703_109_fu_37602470_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__417                                                                                             |      8|
|624   |      mul_ln1118_47_fu_4553_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__451                                                                                             |      8|
|625   |      add_ln703_111_fu_37602490_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__238                                                                                             |      8|
|626   |      add_ln703_33_fu_37601844_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__139                                                                                    |      8|
|627   |      mul_ln1118_490_fu_6399_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__321                                                                                             |      8|
|628   |      add_ln703_490_fu_37604520_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__129                                                                                    |      8|
|629   |      add_ln703_491_reg_37661574_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__6                                                                                         |      8|
|630   |      add_ln703_494_fu_37604546_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__123                                                                                    |      8|
|631   |      mul_ln1118_574_fu_3890_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__493                                                                                             |      8|
|632   |      add_ln703_493_fu_37604536_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__90                                                                                     |      8|
|633   |      mul_ln1118_573_fu_2974_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__101                                                                                             |      8|
|634   |      add_ln703_618_fu_37605140_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__6                                                                                      |      8|
|635   |      mul_ln1118_516_fu_3181_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__511                                                                                             |      8|
|636   |      mul_ln1118_429_fu_4916_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__537                                                                                             |      8|
|637   |      add_ln703_617_reg_37661744_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__2                                                                                         |      8|
|638   |      mul_ln1118_526_fu_3754_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__68                                                                                              |      8|
|639   |      mul_ln1118_469_fu_2888_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__556                                                                                             |      8|
|640   |      mul_ln1118_408_fu_5718_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__155                                                                                             |      8|
|641   |      mul_ln1118_134_fu_4446_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__469                                                                                             |      8|
|642   |      add_ln703_165_fu_37602818_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__126                                                                                    |      8|
|643   |      add_ln703_52_fu_37602026_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__15                                                                                     |      8|
|644   |      add_ln703_53_fu_37602036_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__122                                                                                    |      8|
|645   |      mul_ln1118_266_fu_5259_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__319                                                                                             |      8|
|646   |      mul_ln1118_214_fu_2975_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__59                                                                                              |      8|
|647   |      mul_ln1118_241_reg_11451448_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__78                                                                                        |      8|
|648   |      mul_ln1118_299_fu_6087_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__121                                                                                             |      8|
|649   |      add_ln703_513_reg_37661604_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__73                                                                                        |      8|
|650   |      mul_ln1118_354_fu_3320_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__232                                                                                             |      8|
|651   |      add_ln703_516_fu_37604652_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__27                                                                                     |      8|
|652   |      mul_ln1118_583_fu_5327_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__193                                                                                             |      8|
|653   |      add_ln703_515_fu_37604642_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__130                                                                                    |      8|
|654   |      mul_ln1118_60_fu_5859_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__21                                                                                              |      8|
|655   |      add_ln703_121_fu_37602560_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__2                                                                                      |      8|
|656   |      add_ln703_121_fu_37602560_p2__0                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_121_fu_37602560_p2__0_funnel                                                                                      |      8|
|657   |      mul_ln1118_141_fu_3847_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__514                                                                                             |      8|
|658   |      mul_ln1118_89_fu_6147_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__466                                                                                             |      8|
|659   |      mul_ln1118_117_fu_4753_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__461                                                                                             |      8|
|660   |      add_ln703_124_fu_37602582_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_66_fu_37602142_p2_funnel__1                                                                                       |      8|
|661   |      mul_ln1118_95_fu_4212_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__389                                                                                             |      8|
|662   |      add_ln703_27_fu_37601788_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__71                                                                                     |      8|
|663   |      add_ln703_44_fu_37601954_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__69                                                                                     |      8|
|664   |      mul_ln1118_67_fu_6039_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__265                                                                                             |      8|
|665   |      add_ln703_88_reg_37661014_reg                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_88_reg_37661014_reg_funnel                                                                                        |      8|
|666   |      mul_ln1118_462_fu_3055_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__181                                                                                             |      8|
|667   |      add_ln703_462_fu_37604366_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__290                                                                                             |      8|
|668   |      mul_ln1118_206_fu_4527_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__114                                                                                             |      8|
|669   |      add_ln703_461_fu_37604356_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__16                                                                                     |      8|
|670   |      add_ln703_112_fu_37602496_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__100                                                                                    |      8|
|671   |      mul_ln1118_76_fu_5954_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_181_fu_5075_p2_funnel__2                                                                                         |      8|
|672   |      add_ln703_72_fu_37602190_p2                                                                 |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__219                                                                                             |      8|
|673   |      add_ln703_35_fu_37601864_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__103                                                                                    |      8|
|674   |      add_ln703_72_fu_37602190_p2__0                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_121_fu_37602560_p2__0_funnel__1                                                                                   |      8|
|675   |      mul_ln1118_154_reg_11451202_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__41                                                                                        |      8|
|676   |      mul_ln1118_345_fu_5808_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__396                                                                                             |      8|
|677   |      mul_ln1118_376_fu_5218_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__196                                                                                             |      8|
|678   |      mul_ln1118_401_fu_2758_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__99                                                                                              |      8|
|679   |      add_ln703_458_fu_37604340_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__438                                                                                             |      8|
|680   |      mul_ln1118_233_fu_3990_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__24                                                                                              |      8|
|681   |      add_ln703_457_fu_37604330_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__81                                                                                     |      8|
|682   |      mul_ln1118_982_fu_2791_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_811_fu_6334_p2_funnel__2                                                                                         |      8|
|683   |      mul_ln1118_133_reg_11451134_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__64                                                                                        |      8|
|684   |      mul_ln1118_52_fu_3967_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__87                                                                                              |      8|
|685   |      add_ln703_74_fu_37602206_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_74_fu_37602206_p2_funnel                                                                                          |      8|
|686   |      add_ln703_38_fu_37601894_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__61                                                                                     |      8|
|687   |      add_ln703_74_fu_37602206_p2__0                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_121_fu_37602560_p2__0_funnel__2                                                                                   |      8|
|688   |      add_ln703_98_reg_37661029_reg                                                               |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__82                                                                                        |      8|
|689   |      add_ln703_140_fu_37628938_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_121_fu_37602560_p2__0_funnel__3                                                                                   |      8|
|690   |      mul_ln1118_2794_fu_6346_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_811_fu_6334_p2_funnel__5                                                                                         |      8|
|691   |      mul_ln1118_511_fu_2957_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_811_fu_6334_p2_funnel__4                                                                                         |      8|
|692   |      mul_ln1118_569_fu_3801_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_811_fu_6334_p2_funnel__6                                                                                         |      8|
|693   |      add_ln703_3024_reg_37664820_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_88_reg_37661014_reg_funnel__1                                                                                     |      8|
|694   |      add_ln703_402_fu_37604072_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__82                                                                                     |      8|
|695   |      mul_ln1118_344_fu_3866_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__185                                                                                             |      8|
|696   |      mul_ln1118_374_fu_4640_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__254                                                                                             |      8|
|697   |      mul_ln1118_542_fu_4236_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__320                                                                                             |      8|
|698   |      mul_ln1118_38_fu_4452_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__8                                                                                               |      8|
|699   |      mul_ln1118_65_fu_3923_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__214                                                                                             |      8|
|700   |      add_ln703_66_fu_37602142_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_66_fu_37602142_p2_funnel                                                                                          |      8|
|701   |      add_ln703_129_fu_37602610_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__304                                                                                             |      8|
|702   |      mul_ln1118_93_fu_4210_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__224                                                                                             |      8|
|703   |      mul_ln1118_368_fu_3779_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_811_fu_6334_p2_funnel__3                                                                                         |      8|
|704   |      add_ln703_381_fu_37603944_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__97                                                                                     |      8|
|705   |      mul_ln1118_341_fu_4129_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__424                                                                                             |      8|
|706   |      add_ln703_690_reg_37661849_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_690_reg_37661849_reg_funnel                                                                                       |      8|
|707   |      add_ln703_438_fu_37604242_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__53                                                                                     |      8|
|708   |      mul_ln1118_331_fu_4213_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__435                                                                                             |      8|
|709   |      mul_ln1118_2822_fu_5609_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_811_fu_6334_p2_funnel__1                                                                                         |      8|
|710   |      mul_ln1118_811_fu_6334_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_811_fu_6334_p2_funnel                                                                                            |      8|
|711   |      mul_ln1118_487_fu_6043_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__447                                                                                             |      8|
|712   |      mul_ln1118_539_fu_4796_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__307                                                                                             |      8|
|713   |      mul_ln1118_622_fu_5756_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__504                                                                                             |      8|
|714   |      add_ln703_692_reg_37661854_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_88_reg_37661014_reg_funnel__2                                                                                     |      8|
|715   |      mul_ln1118_178_fu_4848_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__91                                                                                              |      8|
|716   |      add_ln703_221_reg_37661209_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_690_reg_37661849_reg_funnel__1                                                                                    |      8|
|717   |      mul_ln1118_166_fu_6440_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__497                                                                                             |      8|
|718   |      add_ln703_1132_reg_37662119_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__94                                                                                        |      8|
|719   |      mul_ln1118_334_fu_4122_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__23                                                                                              |      8|
|720   |      add_ln703_1130_reg_37662114_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__53                                                                                   |      8|
|721   |      mul_ln1118_532_fu_5013_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__454                                                                                             |      8|
|722   |      add_ln703_1142_fu_37606382_p2                                                               |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__464                                                                                             |      8|
|723   |      add_ln703_1142_reg_37662129_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__23                                                                                   |      8|
|724   |      add_ln703_862_fu_37605914_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__416                                                                                             |      8|
|725   |      mul_ln1118_177_reg_11451272_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__44                                                                                        |      8|
|726   |      mul_ln1118_203_fu_5838_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__427                                                                                             |      8|
|727   |      add_ln703_239_reg_37661229_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__3                                                                                    |      8|
|728   |      mul_ln1118_46_fu_3268_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__471                                                                                             |      8|
|729   |      add_ln703_97_fu_37602392_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__4                                                                                      |      8|
|730   |      add_ln703_97_fu_37602392_p2__0                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__515                                                                                             |      8|
|731   |      add_ln703_32_fu_37601834_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__125                                                                                    |      8|
|732   |      add_ln703_97_fu_37602392_p2__1                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_97_fu_37602392_p2__1_funnel                                                                                       |      8|
|733   |      add_ln703_131_reg_37661089_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__46                                                                                        |      8|
|734   |      add_ln703_132_fu_37628912_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_97_fu_37602392_p2__1_funnel__3                                                                                    |      8|
|735   |      add_ln703_695_fu_37605468_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__118                                                                                             |      8|
|736   |      mul_ln1118_456_fu_6415_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__525                                                                                             |      8|
|737   |      mul_ln1118_623_fu_3405_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_661_fu_6446_p2_funnel__1                                                                                         |      8|
|738   |      mul_ln1118_683_fu_4768_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_661_fu_6446_p2_funnel__8                                                                                         |      8|
|739   |      mul_ln1118_859_fu_3162_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_661_fu_6446_p2_funnel__11                                                                                        |      8|
|740   |      mul_ln1118_707_fu_3741_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_661_fu_6446_p2_funnel__6                                                                                         |      8|
|741   |      add_ln703_764_fu_37631324_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_97_fu_37602392_p2__1_funnel__2                                                                                    |      8|
|742   |      mul_ln1118_833_fu_5774_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_661_fu_6446_p2_funnel__14                                                                                        |      8|
|743   |      add_ln703_758_fu_37631289_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_661_fu_6446_p2_funnel__2                                                                                         |      8|
|744   |      mul_ln1118_928_fu_5092_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_661_fu_6446_p2_funnel__7                                                                                         |      8|
|745   |      add_ln703_2213_fu_37640212_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2213_fu_37640212_p2_funnel                                                                                        |      8|
|746   |      mul_ln1118_740_fu_6265_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_661_fu_6446_p2_funnel__5                                                                                         |      8|
|747   |      mul_ln1118_628_fu_4655_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_661_fu_6446_p2_funnel__10                                                                                        |      8|
|748   |      mul_ln1118_661_fu_6446_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_661_fu_6446_p2_funnel                                                                                            |      8|
|749   |      add_ln703_741_fu_37631189_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2213_fu_37640212_p2_funnel__1                                                                                     |      8|
|750   |      add_ln703_742_reg_37662630_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_408_reg_37661454_reg_funnel__1                                                                                    |      8|
|751   |      add_ln703_747_fu_37605604_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__84                                                                                     |      8|
|752   |      add_ln703_746_fu_37605594_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__57                                                                                              |      8|
|753   |      mul_ln1118_713_fu_2913_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__371                                                                                             |      8|
|754   |      add_ln703_744_reg_37661899_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__13                                                                                   |      8|
|755   |      mul_ln1118_839_fu_3685_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_661_fu_6446_p2_funnel__3                                                                                         |      8|
|756   |      mul_ln1118_348_fu_4724_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__187                                                                                             |      8|
|757   |      add_ln703_410_fu_37604106_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__179                                                                                             |      8|
|758   |      mul_ln1118_434_fu_6480_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__379                                                                                             |      8|
|759   |      mul_ln1118_78_fu_6310_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__492                                                                                             |      8|
|760   |      add_ln703_151_reg_37661109_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__46                                                                                   |      8|
|761   |      add_ln703_36_fu_37601874_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__29                                                                                     |      8|
|762   |      add_ln703_153_reg_37661114_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__91                                                                                        |      8|
|763   |      mul_ln1118_465_fu_6541_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__370                                                                                             |      8|
|764   |      add_ln703_405_reg_37661449_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__45                                                                                        |      8|
|765   |      mul_ln1118_378_fu_3279_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__65                                                                                              |      8|
|766   |      mul_ln1118_209_fu_4911_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__553                                                                                             |      8|
|767   |      mul_ln1118_260_fu_5667_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__353                                                                                             |      8|
|768   |      add_ln703_408_reg_37661454_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_408_reg_37661454_reg_funnel                                                                                       |      8|
|769   |      mul_ln1118_706_fu_6451_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__292                                                                                             |      8|
|770   |      add_ln703_983_fu_37606240_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__234                                                                                             |      8|
|771   |      add_ln703_982_fu_37606230_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__12                                                                                     |      8|
|772   |      mul_ln1118_844_reg_11452713_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__56                                                                                        |      8|
|773   |      mul_ln1118_894_fu_6416_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_661_fu_6446_p2_funnel__12                                                                                        |      8|
|774   |      add_ln703_784_fu_37631458_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_97_fu_37602392_p2__1_funnel__1                                                                                    |      8|
|775   |      mul_ln1118_86_fu_5151_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__31                                                                                              |      8|
|776   |      mul_ln1118_115_fu_5135_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__106                                                                                             |      8|
|777   |      add_ln703_54_fu_37602046_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__95                                                                                     |      8|
|778   |      add_ln703_55_reg_37661009_reg                                                               |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__89                                                                                        |      8|
|779   |      mul_ln1118_138_reg_11451151_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__52                                                                                        |      8|
|780   |      mul_ln1118_163_fu_4061_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__487                                                                                             |      8|
|781   |      add_ln703_174_reg_37661134_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__27                                                                                        |      8|
|782   |      mul_ln1118_1460_reg_11451339_reg                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1460_reg_11451339_reg_funnel                                                                                     |      8|
|783   |      mul_ln1118_890_fu_6037_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__338                                                                                             |      8|
|784   |      add_ln703_968_fu_37606204_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_287_fu_37629443_p2_funnel__4                                                                                      |      8|
|785   |      mul_ln1118_170_fu_4938_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__501                                                                                             |      8|
|786   |      mul_ln1118_16_fu_4806_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__473                                                                                             |      8|
|787   |      add_ln703_183_fu_37602910_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__48                                                                                     |      8|
|788   |      mul_ln1118_66_fu_3924_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__316                                                                                             |      8|
|789   |      add_ln703_182_fu_37602900_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_287_fu_37629443_p2_funnel__3                                                                                      |      8|
|790   |      mul_ln1118_39_fu_3366_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__374                                                                                             |      8|
|791   |      add_ln703_179_fu_37602874_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__34                                                                                     |      8|
|792   |      mul_ln1118_280_fu_5493_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__491                                                                                             |      8|
|793   |      add_ln703_557_fu_37604862_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__267                                                                                             |      8|
|794   |      mul_ln1118_595_fu_3758_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__561                                                                                             |      8|
|795   |      mul_ln1118_369_fu_6129_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__456                                                                                             |      8|
|796   |      mul_ln1118_507_fu_5116_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__425                                                                                             |      8|
|797   |      mul_ln1118_422_reg_11451950_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__36                                                                                        |      8|
|798   |      mul_ln1118_250_fu_5429_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__373                                                                                             |      8|
|799   |      add_ln703_562_fu_37604884_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__62                                                                                     |      8|
|800   |      mul_ln1118_565_fu_2822_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__227                                                                                             |      8|
|801   |      mul_ln1118_536_fu_4440_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__93                                                                                              |      8|
|802   |      mul_ln1118_337_fu_4125_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__455                                                                                             |      8|
|803   |      mul_ln1118_31_fu_3629_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__182                                                                                             |      8|
|804   |      add_ln703_116_fu_37602528_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__70                                                                                     |      8|
|805   |      mul_ln1118_114_fu_6433_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__25                                                                                              |      8|
|806   |      add_ln703_114_fu_37602512_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__376                                                                                             |      8|
|807   |      add_ln703_118_reg_37661064_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_408_reg_37661454_reg_funnel__2                                                                                    |      8|
|808   |      mul_ln1118_161_fu_4812_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__421                                                                                             |      8|
|809   |      add_ln703_245_fu_37603252_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__72                                                                                     |      8|
|810   |      add_ln703_246_reg_37661239_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__31                                                                                   |      8|
|811   |      mul_ln1118_243_reg_11451455_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__16                                                                                        |      8|
|812   |      mul_ln1118_766_fu_3048_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__49                                                                                              |      8|
|813   |      mul_ln1118_917_fu_5686_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_661_fu_6446_p2_funnel__13                                                                                        |      8|
|814   |      add_ln703_577_reg_37661699_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__20                                                                                        |      8|
|815   |      mul_ln1118_548_fu_5405_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__446                                                                                             |      8|
|816   |      add_ln703_574_fu_37604938_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__95                                                                                              |      8|
|817   |      mul_ln1118_523_fu_6350_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__558                                                                                             |      8|
|818   |      mul_ln1118_262_fu_6023_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__88                                                                                              |      8|
|819   |      add_ln703_346_reg_37661374_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__83                                                                                        |      8|
|820   |      mul_ln1118_324_fu_6288_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__200                                                                                             |      8|
|821   |      add_ln703_349_fu_37603794_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__86                                                                                     |      8|
|822   |      mul_ln1118_405_fu_6420_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__5                                                                                               |      8|
|823   |      add_ln703_348_fu_37603784_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__545                                                                                             |      8|
|824   |      mul_ln1118_181_fu_5075_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_181_fu_5075_p2_funnel__1                                                                                         |      8|
|825   |      add_ln703_241_fu_37603230_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__115                                                                                    |      8|
|826   |      mul_ln1118_211_fu_2972_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__540                                                                                             |      8|
|827   |      mul_ln1118_80_fu_3345_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__329                                                                                             |      8|
|828   |      add_ln703_134_fu_37602632_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__109                                                                                    |      8|
|829   |      mul_ln1118_662_reg_11452495_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__47                                                                                        |      8|
|830   |      mul_ln1118_605_fu_5007_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__32                                                                                              |      8|
|831   |      add_ln703_571_fu_37604922_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__302                                                                                             |      8|
|832   |      mul_ln1118_579_fu_3126_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__343                                                                                             |      8|
|833   |      mul_ln1118_199_fu_6602_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__223                                                                                             |      8|
|834   |      add_ln703_252_reg_37661244_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__58                                                                                        |      8|
|835   |      mul_ln1118_228_reg_11451409_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__76                                                                                        |      8|
|836   |      mul_ln1118_99_fu_3514_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__490                                                                                             |      8|
|837   |      add_ln703_146_fu_37602700_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__49                                                                                     |      8|
|838   |      mul_ln1118_70_fu_4955_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__475                                                                                             |      8|
|839   |      add_ln703_148_fu_37602716_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_148_fu_37602716_p2_funnel                                                                                         |      8|
|840   |      add_ln703_149_fu_37602726_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__59                                                                                     |      8|
|841   |      add_ln703_29_fu_37601808_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__112                                                                                    |      8|
|842   |      add_ln703_48_fu_37601986_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__128                                                                                    |      8|
|843   |      mul_ln1118_611_fu_3505_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__191                                                                                             |      8|
|844   |      add_ln703_665_fu_37605358_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__68                                                                                     |      8|
|845   |      mul_ln1118_2825_fu_3007_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_661_fu_6446_p2_funnel__4                                                                                         |      8|
|846   |      mul_ln1118_984_fu_3562_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_661_fu_6446_p2_funnel__9                                                                                         |      8|
|847   |      add_ln703_3048_fu_37645321_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_231_fu_37603182_p2_funnel__1                                                                                      |      8|
|848   |      add_ln703_2938_fu_37644599_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2213_fu_37640212_p2_funnel__2                                                                                     |      8|
|849   |      mul_ln1118_58_fu_3559_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__164                                                                                             |      8|
|850   |      add_ln703_441_fu_37604264_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__113                                                                                    |      8|
|851   |      add_ln703_41_fu_37601924_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__110                                                                                    |      8|
|852   |      mul_ln1118_474_reg_11452095_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__12                                                                                        |      8|
|853   |      mul_ln1118_359_fu_5139_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__43                                                                                              |      8|
|854   |      mul_ln1118_413_fu_3782_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__209                                                                                             |      8|
|855   |      add_ln703_213_fu_37603074_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__35                                                                                     |      8|
|856   |      mul_ln1118_110_fu_4983_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__350                                                                                             |      8|
|857   |      add_ln703_212_reg_37661189_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__32                                                                                        |      8|
|858   |      mul_ln1118_303_reg_11451629_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__19                                                                                        |      8|
|859   |      mul_ln1118_189_fu_5016_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__176                                                                                             |      8|
|860   |      mul_ln1118_fu_3342_p2                                                                       |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__262                                                                                             |      8|
|861   |      add_ln703_56_fu_37602062_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_287_fu_37629443_p2_funnel__1                                                                                      |      8|
|862   |      add_ln703_231_fu_37603182_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_231_fu_37603182_p2_funnel                                                                                         |      8|
|863   |      mul_ln1118_165_fu_2941_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__532                                                                                             |      8|
|864   |      mul_ln1118_218_fu_3573_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__541                                                                                             |      8|
|865   |      mul_ln1118_87_fu_5698_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__46                                                                                              |      8|
|866   |      add_ln703_233_fu_37603198_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__25                                                                                     |      8|
|867   |      add_ln703_287_fu_37629443_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_287_fu_37629443_p2_funnel                                                                                         |      8|
|868   |      mul_ln1118_264_fu_3796_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__272                                                                                             |      8|
|869   |      mul_ln1118_325_fu_2776_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__334                                                                                             |      8|
|870   |      mul_ln1118_297_fu_2779_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__108                                                                                             |      8|
|871   |      add_ln703_356_fu_37603826_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__37                                                                                     |      8|
|872   |      mul_ln1118_239_fu_3035_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__259                                                                                             |      8|
|873   |      add_ln703_355_fu_37603816_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__76                                                                                     |      8|
|874   |      mul_ln1118_352_reg_11451773_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__24                                                                                        |      8|
|875   |      mul_ln1118_51_fu_3420_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__130                                                                                             |      8|
|876   |      mul_ln1118_213_fu_3198_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__459                                                                                             |      8|
|877   |      mul_ln1118_158_fu_5602_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__297                                                                                             |      8|
|878   |      add_ln703_218_fu_37603096_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_287_fu_37629443_p2_funnel__2                                                                                      |      8|
|879   |      add_ln703_219_reg_37661199_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_408_reg_37661454_reg_funnel__3                                                                                    |      8|
|880   |      add_ln703_37_fu_37601884_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__74                                                                                     |      8|
|881   |      add_ln703_220_reg_37661204_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__74                                                                                        |      8|
|882   |      add_ln703_352_fu_37629616_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_231_fu_37603182_p2_funnel__2                                                                                      |      8|
|883   |      mul_ln1118_758_fu_3045_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__310                                                                                             |      8|
|884   |      add_ln703_815_fu_37605800_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__17                                                                                     |      8|
|885   |      mul_ln1118_858_fu_3545_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__124                                                                                             |      8|
|886   |      mul_ln1118_650_fu_5182_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__186                                                                                             |      8|
|887   |      mul_ln1118_808_fu_6396_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__336                                                                                             |      8|
|888   |      add_ln703_813_fu_37605780_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__77                                                                                              |      8|
|889   |      add_ln703_813_fu_37605780_p2__0                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__6                                                                                               |      8|
|890   |      mul_ln1118_933_fu_2808_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__452                                                                                             |      8|
|891   |      mul_ln1118_1133_reg_11450976_reg                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1133_reg_11450976_reg_funnel                                                                                     |      8|
|892   |      mul_ln1118_505_fu_2956_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__14                                                                                     |      8|
|893   |      mul_ln1118_752_fu_6228_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__11                                                                                     |      8|
|894   |      mul_ln1118_478_fu_3797_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__9                                                                                      |      8|
|895   |      add_ln703_1165_fu_37633646_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2698_fu_37643130_p2_funnel__1                                                                                     |      8|
|896   |      add_ln703_1166_fu_37633656_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2575_fu_37642389_p2_funnel__1                                                                                     |      8|
|897   |      mul_ln1118_877_fu_5378_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__17                                                                                     |      8|
|898   |      mul_ln1118_1267_fu_4142_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__2                                                                                      |      8|
|899   |      add_ln703_1159_fu_37633594_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__4                                                                                      |      8|
|900   |      add_ln703_1159_fu_37633594_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__18                                                                                     |      8|
|901   |      mul_ln1118_697_fu_6426_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__308                                                                                             |      8|
|902   |      mul_ln1118_614_fu_6253_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__158                                                                                             |      8|
|903   |      mul_ln1118_642_fu_5928_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__562                                                                                             |      8|
|904   |      add_ln703_2575_fu_37642389_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2575_fu_37642389_p2_funnel                                                                                        |      8|
|905   |      mul_ln1118_830_fu_4682_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__419                                                                                             |      8|
|906   |      mul_ln1118_703_fu_3635_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__82                                                                                              |      8|
|907   |      add_ln703_909_fu_37606086_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__106                                                                                    |      8|
|908   |      mul_ln1118_957_fu_5134_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__399                                                                                             |      8|
|909   |      add_ln703_907_fu_37606080_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__83                                                                                              |      8|
|910   |      add_ln703_907_fu_37606080_p2__0                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__34                                                                                              |      8|
|911   |      add_ln703_907_reg_37662029_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__2                                                                                    |      8|
|912   |      mul_ln1118_932_fu_2807_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__104                                                                                             |      8|
|913   |      mul_ln1118_780_fu_3661_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__166                                                                                             |      8|
|914   |      mul_ln1118_624_fu_5981_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__476                                                                                             |      8|
|915   |      mul_ln1118_735_fu_4170_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__30                                                                                              |      8|
|916   |      mul_ln1118_701_fu_4488_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__274                                                                                             |      8|
|917   |      add_ln703_677_reg_37661829_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__43                                                                                   |      8|
|918   |      mul_ln1118_617_fu_3097_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__463                                                                                             |      8|
|919   |      mul_ln1118_674_fu_3806_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__470                                                                                             |      8|
|920   |      add_ln703_674_fu_37605380_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__328                                                                                             |      8|
|921   |      mul_ln1118_463_fu_2864_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__457                                                                                             |      8|
|922   |      mul_ln1118_966_fu_3879_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__16                                                                                     |      8|
|923   |      add_ln703_961_fu_37632348_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel                                                                                         |      8|
|924   |      mul_ln1118_939_reg_11452801_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__57                                                                                        |      8|
|925   |      add_ln703_966_fu_37632387_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__19                                                                                     |      8|
|926   |      add_ln703_969_fu_37606214_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__440                                                                                             |      8|
|927   |      mul_ln1118_601_fu_5430_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__380                                                                                             |      8|
|928   |      add_ln703_959_fu_37606182_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__40                                                                                     |      8|
|929   |      mul_ln1118_660_fu_3298_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__313                                                                                             |      8|
|930   |      mul_ln1118_854_fu_4971_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__7                                                                                      |      8|
|931   |      mul_ln1118_1269_fu_5249_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__15                                                                                     |      8|
|932   |      mul_ln1118_1192_fu_4745_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__1                                                                                      |      8|
|933   |      add_ln703_1605_fu_37636419_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1605_fu_37636419_p2_funnel                                                                                        |      8|
|934   |      mul_ln1118_781_fu_5315_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__269                                                                                             |      8|
|935   |      mul_ln1118_678_fu_4105_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__351                                                                                             |      8|
|936   |      mul_ln1118_1046_fu_4028_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__8                                                                                      |      8|
|937   |      add_ln703_998_fu_37632563_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__12                                                                                     |      8|
|938   |      add_ln703_998_fu_37632563_p2__0                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__6                                                                                      |      8|
|939   |      add_ln703_998_fu_37632563_p2__1                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__20                                                                                     |      8|
|940   |      add_ln703_1001_fu_37606266_p2                                                               |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__29                                                                                              |      8|
|941   |      mul_ln1118_792_fu_3224_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__13                                                                                     |      8|
|942   |      mul_ln1118_742_fu_5652_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__3                                                                                      |      8|
|943   |      mul_ln1118_687_fu_3163_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__10                                                                                     |      8|
|944   |      add_ln703_724_fu_37631060_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_961_fu_37632348_p2_funnel__5                                                                                      |      8|
|945   |      add_ln703_842_fu_37605864_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__78                                                                                     |      8|
|946   |      mul_ln1118_731_fu_4168_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__291                                                                                             |      8|
|947   |      mul_ln1118_512_fu_3179_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__324                                                                                             |      8|
|948   |      mul_ln1118_652_fu_5360_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__404                                                                                             |      8|
|949   |      mul_ln1118_314_fu_4220_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__479                                                                                             |      8|
|950   |      mul_ln1118_255_fu_5162_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__306                                                                                             |      8|
|951   |      add_ln703_292_fu_37603448_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__52                                                                                     |      8|
|952   |      mul_ln1118_71_fu_4956_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__283                                                                                             |      8|
|953   |      add_ln703_295_fu_37603464_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__18                                                                                     |      8|
|954   |      mul_ln1118_284_fu_4807_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__150                                                                                             |      8|
|955   |      add_ln703_297_fu_37603480_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__93                                                                                     |      8|
|956   |      add_ln703_298_fu_37603490_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__110                                                                                             |      8|
|957   |      mul_ln1118_200_fu_4566_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__207                                                                                             |      8|
|958   |      add_ln703_290_fu_37603432_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__41                                                                                     |      8|
|959   |      mul_ln1118_245_fu_3261_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__518                                                                                             |      8|
|960   |      add_ln703_469_reg_37661544_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__4                                                                                         |      8|
|961   |      mul_ln1118_386_fu_4984_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__92                                                                                              |      8|
|962   |      mul_ln1118_503_fu_4489_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__117                                                                                             |      8|
|963   |      add_ln703_471_fu_37604414_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__359                                                                                             |      8|
|964   |      mul_ln1118_126_reg_11451112_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__65                                                                                        |      8|
|965   |      mul_ln1118_22_fu_6427_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__111                                                                                             |      8|
|966   |      add_ln703_94_fu_37602370_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__80                                                                                     |      8|
|967   |      mul_ln1118_44_fu_6233_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__36                                                                                              |      8|
|968   |      add_ln703_92_fu_37602350_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__83                                                                                     |      8|
|969   |      add_ln703_94_reg_37661024_reg                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_94_reg_37661024_reg_funnel                                                                                        |      8|
|970   |      mul_ln1118_150_fu_4561_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__485                                                                                             |      8|
|971   |      add_ln703_191_fu_37602952_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__63                                                                                     |      8|
|972   |      add_ln703_192_reg_37661154_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__50                                                                                   |      8|
|973   |      add_ln703_193_fu_37629105_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_193_fu_37629105_p2_funnel                                                                                         |      8|
|974   |      add_ln703_365_fu_37603874_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__42                                                                                     |      8|
|975   |      mul_ln1118_256_fu_6017_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__127                                                                                             |      8|
|976   |      mul_ln1118_342_fu_5805_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__53                                                                                              |      8|
|977   |      add_ln703_751_fu_37631227_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_89_fu_37602328_p2__0_funnel__1                                                                                    |      8|
|978   |      mul_ln1118_229_reg_11451413_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__28                                                                                        |      8|
|979   |      mul_ln1118_285_fu_3721_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__409                                                                                             |      8|
|980   |      mul_ln1118_315_fu_4221_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__327                                                                                             |      8|
|981   |      mul_ln1118_399_fu_4728_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__94                                                                                              |      8|
|982   |      add_ln703_751_fu_37631227_p2__0                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_89_fu_37602328_p2__0_funnel__3                                                                                    |      8|
|983   |      add_ln703_1509_fu_37635835_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1509_fu_37635835_p2_funnel                                                                                        |      8|
|984   |      mul_ln1118_146_fu_6498_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__559                                                                                             |      8|
|985   |      add_ln703_335_reg_37661359_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__11                                                                                        |      8|
|986   |      mul_ln1118_339_fu_4127_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__161                                                                                             |      8|
|987   |      add_ln703_338_fu_37603730_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__249                                                                                             |      8|
|988   |      add_ln703_338_reg_37661364_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__19                                                                                   |      8|
|989   |      add_ln703_340_fu_37603736_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__67                                                                                     |      8|
|990   |      mul_ln1118_312_fu_6159_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__230                                                                                             |      8|
|991   |      add_ln703_344_fu_37603772_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__192                                                                                             |      8|
|992   |      mul_ln1118_122_fu_6439_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__362                                                                                             |      8|
|993   |      mul_ln1118_41_fu_4455_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__346                                                                                             |      8|
|994   |      add_ln703_89_fu_37602328_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__9                                                                                      |      8|
|995   |      add_ln703_28_fu_37601798_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__134                                                                                    |      8|
|996   |      add_ln703_89_fu_37602328_p2__0                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_89_fu_37602328_p2__0_funnel                                                                                       |      8|
|997   |      add_ln703_90_reg_37661019_reg                                                               |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__49                                                                                        |      8|
|998   |      mul_ln1118_454_fu_6059_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__172                                                                                             |      8|
|999   |      mul_ln1118_485_fu_5127_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__554                                                                                             |      8|
|1000  |      mul_ln1118_537_fu_5356_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__388                                                                                             |      8|
|1001  |      mul_ln1118_907_fu_4878_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__268                                                                                             |      8|
|1002  |      add_ln703_808_fu_37605762_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__331                                                                                             |      8|
|1003  |      add_ln703_808_reg_37661944_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__11                                                                                   |      8|
|1004  |      mul_ln1118_832_fu_6401_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__189                                                                                             |      8|
|1005  |      mul_ln1118_568_fu_2839_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__23                                                                                       |      8|
|1006  |      mul_ln1118_1057_fu_4508_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__31                                                                                       |      8|
|1007  |      add_ln703_975_fu_37632422_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_598_fu_37630530_p2_funnel__2                                                                                      |      8|
|1008  |      mul_ln1118_997_fu_3578_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__4                                                                                        |      8|
|1009  |      mul_ln1118_1084_reg_11452925_reg                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1084_reg_11452925_reg_funnel                                                                                     |      8|
|1010  |      mul_ln1118_663_fu_5499_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__170                                                                                             |      8|
|1011  |      add_ln703_876_reg_37661989_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__10                                                                                   |      8|
|1012  |      mul_ln1118_842_fu_3688_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__7                                                                                        |      8|
|1013  |      mul_ln1118_606_fu_5923_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__20                                                                                              |      8|
|1014  |      add_ln703_874_reg_37661984_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__88                                                                                        |      8|
|1015  |      add_ln703_875_fu_37631877_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__35                                                                                       |      8|
|1016  |      mul_ln1118_716_fu_4669_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__30                                                                                       |      8|
|1017  |      mul_ln1118_817_fu_4023_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__3                                                                                        |      8|
|1018  |      mul_ln1118_581_fu_5485_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__21                                                                                       |      8|
|1019  |      mul_ln1118_438_fu_3026_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__33                                                                                       |      8|
|1020  |      mul_ln1118_793_fu_6383_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__112                                                                                             |      8|
|1021  |      add_ln703_886_fu_37606000_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__37                                                                                              |      8|
|1022  |      mul_ln1118_632_fu_3820_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__534                                                                                             |      8|
|1023  |      mul_ln1118_943_fu_2810_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__445                                                                                             |      8|
|1024  |      add_ln703_882_fu_37605994_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__226                                                                                             |      8|
|1025  |      add_ln703_882_reg_37661999_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__45                                                                                   |      8|
|1026  |      mul_ln1118_918_fu_5043_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__135                                                                                             |      8|
|1027  |      add_ln703_880_reg_37661994_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__42                                                                                   |      8|
|1028  |      add_ln703_974_fu_37651234_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_974_fu_37651234_p2_funnel                                                                                         |      8|
|1029  |      mul_ln1118_1067_fu_6189_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__11                                                                                       |      8|
|1030  |      mul_ln1118_852_fu_5793_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__24                                                                                       |      8|
|1031  |      mul_ln1118_745_fu_4398_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__560                                                                                             |      8|
|1032  |      add_ln703_658_fu_37605336_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_974_fu_37651234_p2_funnel__1                                                                                      |      8|
|1033  |      add_ln703_659_reg_37661809_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__84                                                                                        |      8|
|1034  |      mul_ln1118_665_fu_4197_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__22                                                                                       |      8|
|1035  |      mul_ln1118_2281_fu_6072_p2                                                                  |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__453                                                                                             |      8|
|1036  |      mul_ln1118_1501_fu_5810_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__12                                                                                       |      8|
|1037  |      mul_ln1118_135_fu_3148_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__301                                                                                             |      8|
|1038  |      add_ln703_228_fu_37603156_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__45                                                                                              |      8|
|1039  |      add_ln703_39_fu_37601904_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__92                                                                                     |      8|
|1040  |      mul_ln1118_185_fu_5012_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__375                                                                                             |      8|
|1041  |      add_ln703_230_fu_37603176_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__509                                                                                             |      8|
|1042  |      mul_ln1118_54_fu_3585_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__244                                                                                             |      8|
|1043  |      mul_ln1118_84_fu_4795_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__276                                                                                             |      8|
|1044  |      add_ln703_225_fu_37603130_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__116                                                                                    |      8|
|1045  |      mul_ln1118_2472_fu_5783_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__8                                                                                        |      8|
|1046  |      mul_ln1118_1362_fu_4181_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__32                                                                                       |      8|
|1047  |      mul_ln1118_559_fu_2987_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__22                                                                                              |      8|
|1048  |      add_ln703_1284_reg_37662149_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__23                                                                                        |      8|
|1049  |      mul_ln1118_415_fu_3787_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__20                                                                                       |      8|
|1050  |      add_ln703_1289_fu_37606442_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__13                                                                                     |      8|
|1051  |      mul_ln1118_925_fu_2804_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__551                                                                                             |      8|
|1052  |      mul_ln1118_641_fu_4668_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__17                                                                                       |      8|
|1053  |      mul_ln1118_190_fu_4546_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__40                                                                                       |      8|
|1054  |      mul_ln1118_219_fu_3766_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__27                                                                                       |      8|
|1055  |      add_ln703_1288_fu_37634352_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_193_fu_37629105_p2_funnel__3                                                                                      |      8|
|1056  |      mul_ln1118_34_fu_3633_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__271                                                                                             |      8|
|1057  |      add_ln703_20_fu_37601726_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__87                                                                                     |      8|
|1058  |      mul_ln1118_59_fu_5858_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__544                                                                                             |      8|
|1059  |      add_ln703_60_fu_37602094_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_193_fu_37629105_p2_funnel__1                                                                                      |      8|
|1060  |      mul_ln1118_88_fu_6370_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__348                                                                                             |      8|
|1061  |      mul_ln1118_140_fu_4407_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__105                                                                                             |      8|
|1062  |      mul_ln1118_900_fu_6542_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__37                                                                                       |      8|
|1063  |      mul_ln1118_950_fu_3712_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__5                                                                                        |      8|
|1064  |      mul_ln1118_695_fu_6172_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__1                                                                                        |      8|
|1065  |      mul_ln1118_476_fu_4779_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__169                                                                                             |      8|
|1066  |      mul_ln1118_588_fu_3977_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__508                                                                                             |      8|
|1067  |      mul_ln1118_272_fu_6518_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__458                                                                                             |      8|
|1068  |      mul_ln1118_1034_fu_2997_p2                                                                  |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__266                                                                                             |      8|
|1069  |      add_ln703_1293_reg_37662159_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__54                                                                                   |      8|
|1070  |      add_ln703_1294_fu_37634384_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__25                                                                                       |      8|
|1071  |      mul_ln1118_789_fu_4551_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__517                                                                                             |      8|
|1072  |      mul_ln1118_1080_fu_4078_p2                                                                  |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__462                                                                                             |      8|
|1073  |      mul_ln1118_346_fu_2781_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__391                                                                                             |      8|
|1074  |      mul_ln1118_432_fu_3236_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__325                                                                                             |      8|
|1075  |      add_ln703_201_reg_37661159_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__26                                                                                        |      8|
|1076  |      mul_ln1118_155_fu_6453_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__152                                                                                             |      8|
|1077  |      add_ln703_204_reg_37661169_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__27                                                                                   |      8|
|1078  |      mul_ln1118_106_fu_2795_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__467                                                                                             |      8|
|1079  |      add_ln703_202_reg_37661164_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__30                                                                                   |      8|
|1080  |      add_ln703_208_fu_37629139_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_193_fu_37629105_p2_funnel__2                                                                                      |      8|
|1081  |      add_ln703_205_fu_37603040_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__43                                                                                     |      8|
|1082  |      add_ln703_206_reg_37661174_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__9                                                                                         |      8|
|1083  |      add_ln703_208_fu_37629139_p2__0                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_89_fu_37602328_p2__0_funnel__4                                                                                    |      8|
|1084  |      mul_ln1118_291_fu_6139_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__344                                                                                             |      8|
|1085  |      add_ln703_277_reg_37661279_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__20                                                                                   |      8|
|1086  |      mul_ln1118_234_fu_5343_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__2                                                                                        |      8|
|1087  |      mul_ln1118_813_fu_3241_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__28                                                                                       |      8|
|1088  |      mul_ln1118_914_fu_3403_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__9                                                                                        |      8|
|1089  |      mul_ln1118_764_fu_5558_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__14                                                                                       |      8|
|1090  |      add_ln703_955_fu_37632323_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__36                                                                                       |      8|
|1091  |      add_ln703_951_fu_37632287_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_598_fu_37630530_p2_funnel__1                                                                                      |      8|
|1092  |      mul_ln1118_2055_fu_4516_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__39                                                                                       |      8|
|1093  |      add_ln703_853_fu_37631783_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1071_fu_37632997_p2_funnel__2                                                                                     |      8|
|1094  |      mul_ln1118_888_fu_3413_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__41                                                                                       |      8|
|1095  |      add_ln703_369_fu_37603890_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__75                                                                                     |      8|
|1096  |      add_ln703_370_reg_37661404_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__31                                                                                        |      8|
|1097  |      mul_ln1118_437_fu_3025_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__38                                                                                       |      8|
|1098  |      mul_ln1118_296_fu_2970_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__526                                                                                             |      8|
|1099  |      add_ln703_209_reg_37661179_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__60                                                                                        |      8|
|1100  |      mul_ln1118_81_fu_5368_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__107                                                                                             |      8|
|1101  |      mul_ln1118_157_fu_4514_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__210                                                                                             |      8|
|1102  |      add_ln703_216_fu_37629173_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_216_fu_37629173_p2_funnel                                                                                         |      8|
|1103  |      mul_ln1118_496_fu_3368_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__18                                                                                       |      8|
|1104  |      mul_ln1118_715_fu_4758_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__13                                                                                       |      8|
|1105  |      mul_ln1118_767_fu_5915_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__6                                                                                        |      8|
|1106  |      add_ln703_721_fu_37631044_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_598_fu_37630530_p2_funnel__3                                                                                      |      8|
|1107  |      add_ln703_722_reg_37662615_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_722_reg_37662615_reg_funnel                                                                                       |      8|
|1108  |      mul_ln1118_693_fu_5571_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__85                                                                                              |      8|
|1109  |      add_ln703_841_fu_37605854_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel                                                                                         |      8|
|1110  |      mul_ln1118_822_fu_4939_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__15                                                                                       |      8|
|1111  |      mul_ln1118_874_fu_3726_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__19                                                                                       |      8|
|1112  |      mul_ln1118_610_fu_2992_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__29                                                                                       |      8|
|1113  |      mul_ln1118_638_fu_6018_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__34                                                                                       |      8|
|1114  |      mul_ln1118_857_fu_3544_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__410                                                                                             |      8|
|1115  |      mul_ln1118_880_fu_3098_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__342                                                                                             |      8|
|1116  |      mul_ln1118_831_fu_4459_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__382                                                                                             |      8|
|1117  |      mul_ln1118_596_fu_5425_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__41                                                                                              |      8|
|1118  |      mul_ln1118_649_fu_6111_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__317                                                                                             |      8|
|1119  |      add_ln703_789_fu_37605642_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__19                                                                                              |      8|
|1120  |      mul_ln1118_620_reg_11452424_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__5                                                                                         |      8|
|1121  |      mul_ln1118_1073_fu_6579_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel                                                                                           |      8|
|1122  |      add_ln703_940_fu_37632223_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_598_fu_37630530_p2_funnel__4                                                                                      |      8|
|1123  |      mul_ln1118_1043_reg_11452851_reg                                                            |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__67                                                                                        |      8|
|1124  |      add_ln703_942_fu_37632239_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_942_fu_37632239_p2_funnel                                                                                         |      8|
|1125  |      mul_ln1118_1010_fu_3565_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__26                                                                                       |      8|
|1126  |      mul_ln1118_637_fu_5925_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__217                                                                                             |      8|
|1127  |      add_ln703_608_fu_37605112_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__32                                                                                     |      8|
|1128  |      mul_ln1118_692_fu_6051_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__69                                                                                              |      8|
|1129  |      add_ln703_607_fu_37605102_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__557                                                                                             |      8|
|1130  |      mul_ln1118_472_fu_4832_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__251                                                                                             |      8|
|1131  |      add_ln703_605_fu_37605086_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__58                                                                                     |      8|
|1132  |      mul_ln1118_442_fu_4769_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__395                                                                                             |      8|
|1133  |      add_ln703_604_fu_37605076_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__105                                                                                    |      8|
|1134  |      mul_ln1118_302_fu_5514_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__281                                                                                             |      8|
|1135  |      add_ln703_284_reg_37661294_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__4                                                                                    |      8|
|1136  |      mul_ln1118_217_reg_11451384_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__8                                                                                         |      8|
|1137  |      mul_ln1118_269_fu_6109_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__10                                                                                       |      8|
|1138  |      mul_ln1118_137_reg_11451147_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__69                                                                                        |      8|
|1139  |      mul_ln1118_187_fu_4160_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__213                                                                                             |      8|
|1140  |      add_ln703_171_reg_37661129_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__72                                                                                        |      8|
|1141  |      mul_ln1118_85_fu_6080_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__550                                                                                             |      8|
|1142  |      add_ln703_76_fu_37602222_p2                                                                 |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__288                                                                                             |      8|
|1143  |      add_ln703_40_fu_37601914_p2                                                                 |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__124                                                                                    |      8|
|1144  |      add_ln703_76_fu_37602222_p2__0                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_89_fu_37602328_p2__0_funnel__2                                                                                    |      8|
|1145  |      add_ln703_598_fu_37630530_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_598_fu_37630530_p2_funnel                                                                                         |      8|
|1146  |      mul_ln1118_585_fu_5691_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__242                                                                                             |      8|
|1147  |      mul_ln1118_609_fu_3327_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__76                                                                                              |      8|
|1148  |      mul_ln1118_329_fu_3857_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__201                                                                                             |      8|
|1149  |      add_ln703_601_fu_37605060_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__94                                                                                     |      8|
|1150  |      mul_ln1118_668_fu_6097_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1073_fu_6579_p2_funnel__16                                                                                       |      8|
|1151  |      add_ln703_479_fu_37604472_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__529                                                                                             |      8|
|1152  |      mul_ln1118_586_fu_3751_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__480                                                                                             |      8|
|1153  |      mul_ln1118_358_fu_3485_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__60                                                                                              |      8|
|1154  |      add_ln703_477_fu_37604460_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__131                                                                                             |      8|
|1155  |      mul_ln1118_330_fu_5880_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__495                                                                                             |      8|
|1156  |      add_ln703_475_fu_37604440_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__549                                                                                             |      8|
|1157  |      mul_ln1118_670_fu_4379_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__188                                                                                             |      8|
|1158  |      add_ln703_550_fu_37604844_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__237                                                                                             |      8|
|1159  |      add_ln703_550_fu_37604844_p2__0                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__149                                                                                             |      8|
|1160  |      add_ln703_550_reg_37661654_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__9                                                                                    |      8|
|1161  |      mul_ln1118_360_fu_3841_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__9                                                                                               |      8|
|1162  |      add_ln703_546_fu_37604812_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__107                                                                                    |      8|
|1163  |      add_ln703_547_reg_37661649_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__63                                                                                        |      8|
|1164  |      mul_ln1118_582_fu_5518_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__151                                                                                             |      8|
|1165  |      add_ln703_1822_fu_37606590_p2                                                               |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__510                                                                                             |      8|
|1166  |      add_ln703_1822_fu_37606590_p2__0                                                            |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__460                                                                                             |      8|
|1167  |      add_ln703_1822_fu_37606590_p2__1                                                            |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__387                                                                                             |      8|
|1168  |      mul_ln1118_879_fu_3658_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__220                                                                                             |      8|
|1169  |      mul_ln1118_790_fu_3253_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__528                                                                                             |      8|
|1170  |      add_ln703_1093_reg_37662104_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__79                                                                                        |      8|
|1171  |      mul_ln1118_994_reg_11452836_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__62                                                                                        |      8|
|1172  |      mul_ln1118_866_fu_6082_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__97                                                                                       |      8|
|1173  |      mul_ln1118_522_fu_3575_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__3                                                                                               |      8|
|1174  |      add_ln703_418_reg_37661469_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel                                                                                       |      8|
|1175  |      mul_ln1118_466_fu_4874_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__174                                                                                             |      8|
|1176  |      add_ln703_421_fu_37604160_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__91                                                                                     |      8|
|1177  |      mul_ln1118_379_fu_4367_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__384                                                                                             |      8|
|1178  |      mul_ln1118_323_fu_5372_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__134                                                                                             |      8|
|1179  |      mul_ln1118_495_fu_6373_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__168                                                                                             |      8|
|1180  |      add_ln703_279_reg_37661284_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__13                                                                                        |      8|
|1181  |      mul_ln1118_349_reg_11451763_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__70                                                                                        |      8|
|1182  |      mul_ln1118_294_fu_5566_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__139                                                                                             |      8|
|1183  |      add_ln703_280_fu_37603404_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__119                                                                                    |      8|
|1184  |      add_ln703_281_reg_37661289_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__33                                                                                        |      8|
|1185  |      add_ln703_417_fu_37629835_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_512_fu_37630178_p2_funnel__2                                                                                      |      8|
|1186  |      add_ln703_425_fu_37629867_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_511_fu_37630168_p2_funnel__8                                                                                      |      8|
|1187  |      mul_ln1118_604_fu_3400_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__21                                                                                       |      8|
|1188  |      add_ln703_511_fu_37630168_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_511_fu_37630168_p2_funnel                                                                                         |      8|
|1189  |      add_ln703_512_fu_37630178_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_512_fu_37630178_p2_funnel                                                                                         |      8|
|1190  |      mul_ln1118_1022_fu_4000_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__46                                                                                       |      8|
|1191  |      add_ln703_1027_fu_37632708_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__64                                                                                       |      8|
|1192  |      mul_ln1118_967_fu_3340_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__6                                                                                        |      8|
|1193  |      add_ln703_1025_fu_37632688_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2243_fu_37640426_p2_funnel__1                                                                                     |      8|
|1194  |      mul_ln1118_1618_fu_5263_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__92                                                                                       |      8|
|1195  |      mul_ln1118_812_fu_4798_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__75                                                                                       |      8|
|1196  |      mul_ln1118_863_fu_3302_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__15                                                                                       |      8|
|1197  |      add_ln703_1494_fu_37635710_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_512_fu_37630178_p2_funnel__3                                                                                      |      8|
|1198  |      mul_ln1118_1368_fu_4476_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__19                                                                                       |      8|
|1199  |      add_ln703_1492_fu_37635694_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__28                                                                                       |      8|
|1200  |      add_ln703_1492_fu_37635694_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__87                                                                                       |      8|
|1201  |      mul_ln1118_1448_fu_5290_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__84                                                                                       |      8|
|1202  |      mul_ln1118_1646_fu_4447_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__95                                                                                       |      8|
|1203  |      mul_ln1118_1202_fu_3506_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__63                                                                                       |      8|
|1204  |      mul_ln1118_1229_fu_4760_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__1                                                                                        |      8|
|1205  |      mul_ln1118_1506_fu_4851_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__43                                                                                       |      8|
|1206  |      add_ln703_1511_fu_37635855_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__40                                                                                       |      8|
|1207  |      add_ln703_1511_fu_37635855_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__9                                                                                        |      8|
|1208  |      mul_ln1118_904_fu_5820_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__341                                                                                             |      8|
|1209  |      add_ln703_931_fu_37606134_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__126                                                                                             |      8|
|1210  |      mul_ln1118_828_fu_6398_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__199                                                                                             |      8|
|1211  |      mul_ln1118_978_fu_3214_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__522                                                                                             |      8|
|1212  |      add_ln703_930_reg_37662044_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__1                                                                                    |      8|
|1213  |      mul_ln1118_673_fu_5122_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__32                                                                                       |      8|
|1214  |      add_ln703_928_fu_37632157_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_511_fu_37630168_p2_funnel__7                                                                                      |      8|
|1215  |      mul_ln1118_878_fu_5293_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__52                                                                                       |      8|
|1216  |      add_ln703_927_fu_37632147_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__57                                                                                       |      8|
|1217  |      mul_ln1118_644_fu_3678_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__60                                                                                       |      8|
|1218  |      mul_ln1118_479_fu_3926_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__536                                                                                             |      8|
|1219  |      add_ln703_506_fu_37604620_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__38                                                                                              |      8|
|1220  |      mul_ln1118_419_fu_4790_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__412                                                                                             |      8|
|1221  |      add_ln703_505_fu_37604610_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__114                                                                                    |      8|
|1222  |      mul_ln1118_335_fu_4123_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__358                                                                                             |      8|
|1223  |      add_ln703_498_reg_37661584_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__43                                                                                        |      8|
|1224  |      mul_ln1118_506_fu_3398_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__225                                                                                             |      8|
|1225  |      mul_ln1118_592_fu_3756_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__141                                                                                             |      8|
|1226  |      mul_ln1118_365_fu_5482_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__74                                                                                              |      8|
|1227  |      mul_ln1118_534_fu_5738_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__71                                                                                              |      8|
|1228  |      add_ln703_503_fu_37604594_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_503_fu_37604594_p2_funnel                                                                                         |      8|
|1229  |      add_ln703_504_reg_37661594_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__22                                                                                        |      8|
|1230  |      mul_ln1118_699_fu_5204_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__62                                                                                       |      8|
|1231  |      mul_ln1118_954_fu_5992_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__48                                                                                       |      8|
|1232  |      mul_ln1118_1038_fu_4020_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__39                                                                                       |      8|
|1233  |      mul_ln1118_803_fu_6329_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__72                                                                                       |      8|
|1234  |      add_ln703_923_fu_37632111_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__42                                                                                       |      8|
|1235  |      mul_ln1118_929_fu_3727_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__53                                                                                       |      8|
|1236  |      mul_ln1118_717_fu_5855_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__89                                                                                       |      8|
|1237  |      mul_ln1118_1349_fu_5498_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__13                                                                                       |      8|
|1238  |      add_ln703_1865_reg_37663565_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1113_reg_37662855_reg_funnel__4                                                                                   |      8|
|1239  |      mul_ln1118_843_fu_6402_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__96                                                                                              |      8|
|1240  |      add_ln703_1863_reg_37662229_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__21                                                                                   |      8|
|1241  |      mul_ln1118_756_fu_6429_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__2                                                                                        |      8|
|1242  |      add_ln703_730_fu_37631102_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_511_fu_37630168_p2_funnel__9                                                                                      |      8|
|1243  |      mul_ln1118_728_fu_5635_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__430                                                                                             |      8|
|1244  |      add_ln703_732_reg_37661894_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__81                                                                                        |      8|
|1245  |      add_ln703_733_fu_37631121_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__47                                                                                       |      8|
|1246  |      mul_ln1118_856_fu_3705_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__81                                                                                       |      8|
|1247  |      add_ln703_1060_fu_37632916_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_511_fu_37630168_p2_funnel__12                                                                                     |      8|
|1248  |      mul_ln1118_1117_fu_5977_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__91                                                                                       |      8|
|1249  |      add_ln703_2243_fu_37640426_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2243_fu_37640426_p2_funnel                                                                                        |      8|
|1250  |      mul_ln1118_1294_fu_4934_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__22                                                                                       |      8|
|1251  |      add_ln703_2214_fu_37640222_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__82                                                                                       |      8|
|1252  |      mul_ln1118_1206_fu_4199_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__55                                                                                       |      8|
|1253  |      add_ln703_1175_fu_37633694_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_511_fu_37630168_p2_funnel__5                                                                                      |      8|
|1254  |      mul_ln1118_1283_fu_5692_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__59                                                                                       |      8|
|1255  |      add_ln703_1174_reg_37662895_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1113_reg_37662855_reg_funnel__1                                                                                   |      8|
|1256  |      mul_ln1118_551_fu_5631_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__11                                                                                              |      8|
|1257  |      add_ln703_1834_reg_37662214_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__37                                                                                   |      8|
|1258  |      mul_ln1118_1029_fu_4423_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__104                                                                                      |      8|
|1259  |      add_ln703_1043_fu_37632797_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__4                                                                                        |      8|
|1260  |      add_ln703_1043_fu_37632797_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__61                                                                                       |      8|
|1261  |      mul_ln1118_720_fu_2900_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__4                                                                                               |      8|
|1262  |      add_ln703_1040_reg_37662089_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__26                                                                                   |      8|
|1263  |      mul_ln1118_946_fu_2797_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__54                                                                                       |      8|
|1264  |      mul_ln1118_771_fu_3216_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__70                                                                                       |      8|
|1265  |      mul_ln1118_820_fu_4091_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__24                                                                                       |      8|
|1266  |      mul_ln1118_747_fu_5844_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__51                                                                                       |      8|
|1267  |      mul_ln1118_895_fu_4179_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__159                                                                                             |      8|
|1268  |      add_ln703_1054_reg_37662094_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__3                                                                                         |      8|
|1269  |      mul_ln1118_1159_fu_5513_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__88                                                                                       |      8|
|1270  |      mul_ln1118_972_fu_3445_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__58                                                                                       |      8|
|1271  |      mul_ln1118_1061_fu_5442_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__23                                                                                       |      8|
|1272  |      add_ln703_1051_fu_37632859_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_511_fu_37630168_p2_funnel__4                                                                                      |      8|
|1273  |      mul_ln1118_636_fu_6566_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__69                                                                                       |      8|
|1274  |      mul_ln1118_691_fu_2999_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__14                                                                                       |      8|
|1275  |      mul_ln1118_328_fu_3679_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__355                                                                                             |      8|
|1276  |      add_ln703_426_reg_37661479_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__85                                                                                        |      8|
|1277  |      mul_ln1118_441_fu_6485_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__263                                                                                             |      8|
|1278  |      add_ln703_428_fu_37604188_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__285                                                                                             |      8|
|1279  |      mul_ln1118_384_fu_4437_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__335                                                                                             |      8|
|1280  |      mul_ln1118_554_fu_3469_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__153                                                                                             |      8|
|1281  |      add_ln703_433_fu_37604220_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_433_fu_37604220_p2_funnel                                                                                         |      8|
|1282  |      mul_ln1118_301_fu_6443_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__14                                                                                              |      8|
|1283  |      mul_ln1118_499_fu_4515_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__175                                                                                             |      8|
|1284  |      add_ln703_432_fu_37604214_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__367                                                                                             |      8|
|1285  |      add_ln703_432_reg_37661489_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__14                                                                                   |      8|
|1286  |      mul_ln1118_872_fu_6442_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__38                                                                                       |      8|
|1287  |      mul_ln1118_794_fu_3999_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__16                                                                                       |      8|
|1288  |      add_ln703_1037_fu_37632752_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_511_fu_37630168_p2_funnel__10                                                                                     |      8|
|1289  |      add_ln703_1038_fu_37632762_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__85                                                                                       |      8|
|1290  |      mul_ln1118_776_fu_3483_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__18                                                                                              |      8|
|1291  |      add_ln703_1155_fu_37606430_p2                                                               |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__116                                                                                             |      8|
|1292  |      add_ln703_1155_reg_37662144_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__47                                                                                   |      8|
|1293  |      mul_ln1118_192_fu_4164_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__40                                                                                              |      8|
|1294  |      add_ln703_1152_fu_37606404_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__132                                                                                    |      8|
|1295  |      mul_ln1118_1293_fu_5258_p2                                                                  |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__539                                                                                             |      8|
|1296  |      mul_ln1118_1036_fu_4431_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__49                                                                                       |      8|
|1297  |      mul_ln1118_1091_fu_3056_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__7                                                                                        |      8|
|1298  |      mul_ln1118_952_fu_6170_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__76                                                                                       |      8|
|1299  |      add_ln703_1151_fu_37633552_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__99                                                                                       |      8|
|1300  |      mul_ln1118_1214_fu_4772_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__102                                                                                      |      8|
|1301  |      mul_ln1118_1441_fu_4492_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__105                                                                                      |      8|
|1302  |      mul_ln1118_1472_fu_4521_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__27                                                                                       |      8|
|1303  |      mul_ln1118_1364_fu_6545_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__11                                                                                       |      8|
|1304  |      mul_ln1118_651_fu_3428_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__3                                                                                        |      8|
|1305  |      mul_ln1118_1124_fu_4117_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__83                                                                                       |      8|
|1306  |      mul_ln1118_2708_fu_4618_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__65                                                                                       |      8|
|1307  |      mul_ln1118_845_fu_4532_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__36                                                                                       |      8|
|1308  |      mul_ln1118_920_fu_3878_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__26                                                                                       |      8|
|1309  |      mul_ln1118_746_fu_5931_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__31                                                                                       |      8|
|1310  |      add_ln703_1114_fu_37633331_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_511_fu_37630168_p2_funnel__2                                                                                      |      8|
|1311  |      mul_ln1118_1135_fu_5477_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel                                                                                           |      8|
|1312  |      add_ln703_1113_fu_37633325_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__5                                                                                        |      8|
|1313  |      add_ln703_1113_reg_37662855_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1113_reg_37662855_reg_funnel                                                                                      |      8|
|1314  |      mul_ln1118_945_fu_4148_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__20                                                                                       |      8|
|1315  |      mul_ln1118_1234_fu_3077_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__67                                                                                       |      8|
|1316  |      mul_ln1118_1060_fu_5532_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__56                                                                                       |      8|
|1317  |      add_ln703_1108_fu_37633293_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__30                                                                                       |      8|
|1318  |      mul_ln1118_1000_fu_5156_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__37                                                                                       |      8|
|1319  |      add_ln703_1107_fu_37633283_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_511_fu_37630168_p2_funnel__11                                                                                     |      8|
|1320  |      mul_ln1118_690_fu_5616_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__50                                                                                       |      8|
|1321  |      mul_ln1118_719_fu_3238_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__78                                                                                       |      8|
|1322  |      mul_ln1118_1208_fu_5212_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__94                                                                                       |      8|
|1323  |      mul_ln1118_819_fu_4090_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__98                                                                                       |      8|
|1324  |      add_ln703_1100_fu_37633225_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_511_fu_37630168_p2_funnel__1                                                                                      |      8|
|1325  |      mul_ln1118_553_fu_5409_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__183                                                                                             |      8|
|1326  |      add_ln703_529_fu_37604722_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__330                                                                                             |      8|
|1327  |      sub_ln703_fu_37604712_p2                                                                    |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__352                                                                                             |      8|
|1328  |      mul_ln1118_355_fu_5351_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__101                                                                                      |      8|
|1329  |      mul_ln1118_584_fu_6243_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__415                                                                                             |      8|
|1330  |      add_ln703_537_fu_37604780_p2                                                                |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__55                                                                                              |      8|
|1331  |      mul_ln1118_383_fu_6104_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__512                                                                                             |      8|
|1332  |      add_ln703_536_fu_37604770_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_503_fu_37604594_p2_funnel__1                                                                                      |      8|
|1333  |      mul_ln1118_527_fu_3194_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__89                                                                                              |      8|
|1334  |      add_ln703_533_fu_37604744_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__104                                                                                    |      8|
|1335  |      mul_ln1118_608_fu_2780_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__449                                                                                             |      8|
|1336  |      mul_ln1118_327_fu_5715_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__2                                                                                               |      8|
|1337  |      mul_ln1118_242_fu_5199_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__245                                                                                             |      8|
|1338  |      mul_ln1118_300_fu_5158_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__115                                                                                             |      8|
|1339  |      mul_ln1118_251_fu_6012_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__51                                                                                              |      8|
|1340  |      mul_ln1118_225_fu_3113_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__443                                                                                             |      8|
|1341  |      mul_ln1118_1110_fu_5329_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__33                                                                                       |      8|
|1342  |      add_ln703_1208_fu_37633902_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__35                                                                                       |      8|
|1343  |      add_ln703_1208_fu_37633902_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__86                                                                                       |      8|
|1344  |      add_ln703_1208_reg_37662940_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1113_reg_37662855_reg_funnel__5                                                                                   |      8|
|1345  |      mul_ln1118_1309_fu_6503_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__34                                                                                       |      8|
|1346  |      mul_ln1118_1330_fu_3792_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__41                                                                                       |      8|
|1347  |      mul_ln1118_1087_fu_3388_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__45                                                                                       |      8|
|1348  |      mul_ln1118_1608_fu_3957_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__25                                                                                       |      8|
|1349  |      add_ln703_2595_fu_37642530_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__79                                                                                       |      8|
|1350  |      add_ln703_2595_fu_37642530_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__8                                                                                        |      8|
|1351  |      add_ln703_2595_reg_37664395_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1113_reg_37662855_reg_funnel__3                                                                                   |      8|
|1352  |      mul_ln1118_901_fu_6459_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__66                                                                                       |      8|
|1353  |      add_ln703_2592_fu_37642504_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__10                                                                                       |      8|
|1354  |      add_ln703_2592_reg_37664390_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1113_reg_37662855_reg_funnel__2                                                                                   |      8|
|1355  |      mul_ln1118_799_fu_4003_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__96                                                                                       |      8|
|1356  |      add_ln703_1314_fu_37634526_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__44                                                                                       |      8|
|1357  |      mul_ln1118_247_fu_4554_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__93                                                                                       |      8|
|1358  |      add_ln703_1313_fu_37634516_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_511_fu_37630168_p2_funnel__6                                                                                      |      8|
|1359  |      mul_ln1118_1357_fu_3334_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__71                                                                                       |      8|
|1360  |      mul_ln1118_388_fu_3147_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__77                                                                                       |      8|
|1361  |      mul_ln1118_446_fu_3793_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__29                                                                                       |      8|
|1362  |      add_ln703_1312_fu_37634506_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_512_fu_37630178_p2_funnel__1                                                                                      |      8|
|1363  |      mul_ln1118_1291_fu_5830_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__74                                                                                       |      8|
|1364  |      add_ln703_1320_fu_37634568_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_511_fu_37630168_p2_funnel__3                                                                                      |      8|
|1365  |      mul_ln1118_750_fu_3062_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__68                                                                                       |      8|
|1366  |      add_ln703_1324_fu_37634600_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__90                                                                                       |      8|
|1367  |      mul_ln1118_1405_fu_5748_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__12                                                                                       |      8|
|1368  |      add_ln703_1319_fu_37634558_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__18                                                                                       |      8|
|1369  |      add_ln703_1319_fu_37634558_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__73                                                                                       |      8|
|1370  |      mul_ln1118_1311_fu_6506_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__17                                                                                       |      8|
|1371  |      add_ln703_1309_fu_37634484_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__103                                                                                      |      8|
|1372  |      add_ln703_1309_fu_37634484_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__80                                                                                       |      8|
|1373  |      mul_ln1118_530_fu_3728_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__407                                                                                             |      8|
|1374  |      add_ln703_1306_reg_37662169_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__49                                                                                   |      8|
|1375  |      mul_ln1118_1463_fu_4937_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1135_fu_5477_p2_funnel__100                                                                                      |      8|
|1376  |      mul_ln1118_1072_fu_6114_p2                                                                  |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__122                                                                                             |      8|
|1377  |      add_ln703_1683_reg_37662189_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__48                                                                                        |      8|
|1378  |      mul_ln1118_1640_fu_3694_p2                                                                  |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__208                                                                                             |      8|
|1379  |      add_ln703_2054_reg_37662239_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__15                                                                                   |      8|
|1380  |      mul_ln1118_2078_reg_11451122_reg                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2112_reg_37663835_reg_funnel__2                                                                                   |      8|
|1381  |      mul_ln1118_959_fu_2756_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__72                                                                                       |      8|
|1382  |      mul_ln1118_1044_fu_4025_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__12                                                                                       |      8|
|1383  |      mul_ln1118_1011_fu_3986_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__15                                                                                       |      8|
|1384  |      add_ln703_938_reg_37662725_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2109_reg_37663830_reg_funnel__1                                                                                   |      8|
|1385  |      mul_ln1118_983_fu_3561_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__29                                                                                       |      8|
|1386  |      add_ln703_2016_fu_37653425_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2016_fu_37653425_p2_funnel                                                                                        |      8|
|1387  |      mul_ln1118_2102_fu_5828_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__21                                                                                       |      8|
|1388  |      add_ln703_2036_fu_37639109_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__61                                                                                       |      8|
|1389  |      add_ln703_2036_fu_37639109_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__43                                                                                       |      8|
|1390  |      add_ln703_2036_reg_37663760_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1840_reg_37663535_reg_funnel__1                                                                                   |      8|
|1391  |      mul_ln1118_1596_fu_3943_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__18                                                                                       |      8|
|1392  |      add_ln703_2033_fu_37639083_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__9                                                                                        |      8|
|1393  |      add_ln703_2033_reg_37663755_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1840_reg_37663535_reg_funnel__5                                                                                   |      8|
|1394  |      mul_ln1118_1856_fu_4703_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__39                                                                                       |      8|
|1395  |      add_ln703_1725_reg_37663440_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2109_reg_37663830_reg_funnel__2                                                                                   |      8|
|1396  |      mul_ln1118_1456_fu_6063_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__64                                                                                       |      8|
|1397  |      add_ln703_1733_fu_37637259_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1847_fu_37637971_p2_funnel__4                                                                                     |      8|
|1398  |      mul_ln1118_1370_fu_5581_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__52                                                                                       |      8|
|1399  |      mul_ln1118_1449_fu_4501_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__46                                                                                       |      8|
|1400  |      add_ln703_3393_fu_37647329_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1847_fu_37637971_p2_funnel__5                                                                                     |      8|
|1401  |      mul_ln1118_1399_fu_6251_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__31                                                                                       |      8|
|1402  |      add_ln703_2262_fu_37640535_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1847_fu_37637971_p2_funnel__6                                                                                     |      8|
|1403  |      mul_ln1118_2385_fu_4349_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__8                                                                                        |      8|
|1404  |      add_ln703_2266_fu_37640571_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__47                                                                                       |      8|
|1405  |      add_ln703_2266_fu_37640571_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__1                                                                                        |      8|
|1406  |      mul_ln1118_2215_fu_5681_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__48                                                                                       |      8|
|1407  |      mul_ln1118_1232_fu_4506_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__42                                                                                       |      8|
|1408  |      mul_ln1118_1455_fu_3723_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__77                                                                                       |      8|
|1409  |      mul_ln1118_1016_fu_3571_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__62                                                                                       |      8|
|1410  |      mul_ln1118_1078_fu_2805_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__63                                                                                       |      8|
|1411  |      mul_ln1118_988_fu_5905_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__65                                                                                       |      8|
|1412  |      mul_ln1118_1322_fu_4621_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__67                                                                                       |      8|
|1413  |      mul_ln1118_910_fu_3130_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__68                                                                                       |      8|
|1414  |      add_ln703_1236_fu_37634049_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1236_fu_37634049_p2_funnel                                                                                        |      8|
|1415  |      mul_ln1118_664_fu_4279_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__71                                                                                       |      8|
|1416  |      add_ln703_1840_fu_37637934_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__2                                                                                        |      8|
|1417  |      add_ln703_1840_fu_37637934_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__3                                                                                        |      8|
|1418  |      add_ln703_1840_fu_37637934_p2__1                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__11                                                                                       |      8|
|1419  |      add_ln703_1840_reg_37663535_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1840_reg_37663535_reg_funnel                                                                                      |      8|
|1420  |      mul_ln1118_1811_fu_6006_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__58                                                                                       |      8|
|1421  |      mul_ln1118_1407_fu_5582_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__30                                                                                       |      8|
|1422  |      add_ln703_1885_fu_37638167_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1847_fu_37637971_p2_funnel__2                                                                                     |      8|
|1423  |      mul_ln1118_1545_fu_6582_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__32                                                                                       |      8|
|1424  |      mul_ln1118_1906_fu_6279_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__75                                                                                       |      8|
|1425  |      add_ln703_1981_fu_37638725_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__5                                                                                        |      8|
|1426  |      add_ln703_1981_fu_37638725_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__13                                                                                       |      8|
|1427  |      mul_ln1118_680_fu_3667_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__4                                                                                        |      8|
|1428  |      add_ln703_3052_fu_37645353_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1847_fu_37637971_p2_funnel__3                                                                                     |      8|
|1429  |      mul_ln1118_1974_fu_3962_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__28                                                                                       |      8|
|1430  |      mul_ln1118_1512_fu_3068_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__34                                                                                       |      8|
|1431  |      add_ln703_1977_fu_37638697_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1977_fu_37638697_p2_funnel                                                                                        |      8|
|1432  |      mul_ln1118_1374_fu_3155_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__74                                                                                       |      8|
|1433  |      mul_ln1118_1624_fu_4695_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__56                                                                                       |      8|
|1434  |      mul_ln1118_1312_fu_3096_p2                                                                  |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__535                                                                                             |      8|
|1435  |      mul_ln1118_1335_fu_3322_p2                                                                  |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__120                                                                                             |      8|
|1436  |      mul_ln1118_1189_fu_5590_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__38                                                                                       |      8|
|1437  |      mul_ln1118_1760_fu_3464_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__37                                                                                       |      8|
|1438  |      add_ln703_2659_fu_37642874_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__57                                                                                       |      8|
|1439  |      mul_ln1118_1213_fu_3588_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__55                                                                                       |      8|
|1440  |      add_ln703_2657_fu_37642854_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1977_fu_37638697_p2_funnel__1                                                                                     |      8|
|1441  |      mul_ln1118_1090_fu_5672_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__54                                                                                       |      8|
|1442  |      add_ln703_2655_fu_37642834_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__53                                                                                       |      8|
|1443  |      mul_ln1118_1492_fu_5387_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__49                                                                                       |      8|
|1444  |      mul_ln1118_671_fu_5664_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__162                                                                                             |      8|
|1445  |      mul_ln1118_876_fu_3549_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__295                                                                                             |      8|
|1446  |      mul_ln1118_613_fu_3492_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__78                                                                                              |      8|
|1447  |      mul_ln1118_1020_fu_4412_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__73                                                                                       |      8|
|1448  |      mul_ln1118_1396_fu_6523_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__59                                                                                       |      8|
|1449  |      mul_ln1118_1559_fu_4119_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__16                                                                                       |      8|
|1450  |      mul_ln1118_738_fu_4194_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__50                                                                                       |      8|
|1451  |      add_ln703_1484_fu_37635626_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1236_fu_37634049_p2_funnel__1                                                                                     |      8|
|1452  |      mul_ln1118_991_fu_5147_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__7                                                                                        |      8|
|1453  |      mul_ln1118_1329_fu_3380_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__24                                                                                       |      8|
|1454  |      add_ln703_1859_fu_37638047_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__25                                                                                       |      8|
|1455  |      add_ln703_1859_fu_37638047_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__44                                                                                       |      8|
|1456  |      mul_ln1118_1677_fu_5869_p2                                                                  |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__252                                                                                             |      8|
|1457  |      add_ln703_1857_reg_37662224_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__5                                                                                    |      8|
|1458  |      mul_ln1118_1626_fu_4853_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__6                                                                                        |      8|
|1459  |      mul_ln1118_1704_fu_4617_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__69                                                                                       |      8|
|1460  |      mul_ln1118_998_fu_2811_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__10                                                                                       |      8|
|1461  |      add_ln703_1847_fu_37637971_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1847_fu_37637971_p2_funnel                                                                                        |      8|
|1462  |      mul_ln703_1_fu_6547_p2                                                                      |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln703_1_fu_6547_p2_funnel                                                                                               |      8|
|1463  |      add_ln703_1846_fu_37637965_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__22                                                                                       |      8|
|1464  |      add_ln703_1846_reg_37663540_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1840_reg_37663535_reg_funnel__3                                                                                   |      8|
|1465  |      mul_ln1118_1266_fu_5032_p2                                                                  |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__429                                                                                             |      8|
|1466  |      add_ln703_2620_fu_37606686_p2                                                               |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__361                                                                                             |      8|
|1467  |      add_ln703_2620_fu_37606686_p2__0                                                            |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__50                                                                                              |      8|
|1468  |      add_ln703_2620_reg_37662259_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__51                                                                                   |      8|
|1469  |      mul_ln1118_1382_fu_6341_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__41                                                                                       |      8|
|1470  |      mul_ln1118_1431_fu_4341_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__17                                                                                       |      8|
|1471  |      mul_ln1118_1114_fu_4981_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__40                                                                                       |      8|
|1472  |      mul_ln1118_1163_fu_3459_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__35                                                                                       |      8|
|1473  |      mul_ln1118_1352_fu_4249_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__27                                                                                       |      8|
|1474  |      add_ln703_1278_fu_37634295_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__36                                                                                       |      8|
|1475  |      add_ln703_1279_reg_37663035_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2112_reg_37663835_reg_funnel__1                                                                                   |      8|
|1476  |      mul_ln1118_1378_fu_3257_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__23                                                                                       |      8|
|1477  |      mul_ln1118_1286_fu_6477_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__26                                                                                       |      8|
|1478  |      mul_ln1118_1261_fu_4571_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__19                                                                                       |      8|
|1479  |      add_ln703_1277_reg_37663030_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1840_reg_37663535_reg_funnel__4                                                                                   |      8|
|1480  |      mul_ln1118_2296_fu_5666_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__33                                                                                       |      8|
|1481  |      add_ln703_2115_fu_37639600_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__14                                                                                       |      8|
|1482  |      add_ln703_2115_fu_37639600_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__45                                                                                       |      8|
|1483  |      add_ln703_2115_reg_37663840_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1840_reg_37663535_reg_funnel__2                                                                                   |      8|
|1484  |      mul_ln1118_1129_fu_5470_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__20                                                                                       |      8|
|1485  |      add_ln703_2111_fu_37639564_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1847_fu_37637971_p2_funnel__1                                                                                     |      8|
|1486  |      add_ln703_2112_reg_37663835_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2112_reg_37663835_reg_funnel                                                                                      |      8|
|1487  |      mul_ln1118_1981_fu_4633_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__66                                                                                       |      8|
|1488  |      mul_ln1118_1507_fu_5578_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__70                                                                                       |      8|
|1489  |      add_ln703_2150_fu_37639798_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1977_fu_37638697_p2_funnel__2                                                                                     |      8|
|1490  |      mul_ln1118_1579_fu_4694_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__51                                                                                       |      8|
|1491  |      mul_ln1118_1602_fu_5521_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__60                                                                                       |      8|
|1492  |      mul_ln1118_1230_fu_3408_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel                                                                                           |      8|
|1493  |      mul_ln1118_2379_fu_4343_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_1230_fu_3408_p2_funnel__76                                                                                       |      8|
|1494  |      add_ln703_2109_reg_37663830_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2109_reg_37663830_reg_funnel                                                                                      |      8|
|1495  |      add_ln703_2007_fu_37638905_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1847_fu_37637971_p2_funnel__7                                                                                     |      8|
|1496  |      mul_ln1118_875_fu_5489_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__465                                                                                             |      8|
|1497  |      add_ln703_3871_reg_37662319_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__36                                                                                   |      8|
|1498  |      mul_ln1118_597_fu_6513_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__377                                                                                             |      8|
|1499  |      add_ln703_3036_reg_37662304_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__52                                                                                   |      8|
|1500  |      add_ln703_1071_fu_37632997_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1071_fu_37632997_p2_funnel                                                                                        |      8|
|1501  |      add_ln703_2793_reg_37662279_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__54                                                                                        |      8|
|1502  |      add_ln703_1640_fu_37636670_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1640_fu_37636670_p2_funnel                                                                                        |      8|
|1503  |      mul_ln1118_2199_reg_11452580_reg                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2199_reg_11452580_reg_funnel                                                                                     |      8|
|1504  |      add_ln703_978_reg_37662750_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_978_reg_37662750_reg_funnel                                                                                       |      8|
|1505  |      add_ln703_2391_fu_37654245_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2391_fu_37654245_p2_funnel                                                                                        |      8|
|1506  |      mul_ln1118_2758_fu_5768_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2818_fu_4048_p2_funnel__10                                                                                       |      8|
|1507  |      add_ln703_2721_fu_37643264_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2721_fu_37643264_p2_funnel                                                                                        |      8|
|1508  |      mul_ln1118_2818_fu_4048_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2818_fu_4048_p2_funnel                                                                                           |      8|
|1509  |      mul_ln1118_2669_fu_5036_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2818_fu_4048_p2_funnel__1                                                                                        |      8|
|1510  |      mul_ln1118_2734_fu_6549_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2818_fu_4048_p2_funnel__4                                                                                        |      8|
|1511  |      mul_ln1118_1578_fu_3918_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2818_fu_4048_p2_funnel__2                                                                                        |      8|
|1512  |      mul_ln1118_1105_fu_5743_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2818_fu_4048_p2_funnel__9                                                                                        |      8|
|1513  |      mul_ln1118_1658_fu_3387_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2818_fu_4048_p2_funnel__3                                                                                        |      8|
|1514  |      mul_ln1118_1784_fu_4749_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2818_fu_4048_p2_funnel__7                                                                                        |      8|
|1515  |      mul_ln1118_531_fu_3788_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2818_fu_4048_p2_funnel__11                                                                                       |      8|
|1516  |      mul_ln1118_977_fu_3556_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2818_fu_4048_p2_funnel__5                                                                                        |      8|
|1517  |      mul_ln1118_2592_fu_5948_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2818_fu_4048_p2_funnel__6                                                                                        |      8|
|1518  |      mul_ln1118_305_fu_3008_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2818_fu_4048_p2_funnel__12                                                                                       |      8|
|1519  |      mul_ln1118_389_fu_3019_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2818_fu_4048_p2_funnel__8                                                                                        |      8|
|1520  |      add_ln703_2631_reg_37664430_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2631_reg_37664430_reg_funnel                                                                                      |      8|
|1521  |      mul_ln1118_2843_fu_3386_p2                                                                  |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__369                                                                                             |      8|
|1522  |      mul_ln1118_333_fu_4391_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__16                                                                                              |      8|
|1523  |      mul_ln1118_447_fu_4280_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__538                                                                                             |      8|
|1524  |      add_ln703_3881_fu_37650404_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_3881_fu_37650404_p2_funnel                                                                                        |      8|
|1525  |      mul_ln1118_455_fu_5868_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__303                                                                                             |      8|
|1526  |      add_ln703_3013_reg_37662299_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__7                                                                                         |      8|
|1527  |      mul_ln1118_1621_fu_5634_p2                                                                  |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__287                                                                                             |      8|
|1528  |      add_ln703_3468_reg_37662314_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__39                                                                                        |      8|
|1529  |      add_ln703_2698_fu_37643130_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2698_fu_37643130_p2_funnel                                                                                        |      8|
|1530  |      mul_ln1118_1302_fu_3095_p2                                                                  |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__296                                                                                             |      8|
|1531  |      add_ln703_1793_reg_37662194_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__41                                                                                   |      8|
|1532  |      add_ln703_2822_fu_37643935_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1071_fu_37632997_p2_funnel__1                                                                                     |      8|
|1533  |      mul_ln1118_979_reg_11452829_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__10                                                                                        |      8|
|1534  |      mul_ln1118_2788_fu_4801_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__26                                                                                       |      8|
|1535  |      mul_ln1118_2367_fu_4332_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel                                                                                           |      8|
|1536  |      mul_ln1118_754_fu_2800_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__1                                                                                        |      8|
|1537  |      add_ln703_2739_fu_37643379_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2739_fu_37643379_p2_funnel                                                                                        |      8|
|1538  |      add_ln703_3827_fu_37650085_p2__1                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1240_fu_37634081_p2_funnel__3                                                                                     |      8|
|1539  |      mul_ln1118_2309_fu_6266_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__22                                                                                       |      8|
|1540  |      mul_ln1118_2336_fu_4657_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__23                                                                                       |      8|
|1541  |      mul_ln1118_2370_fu_4335_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__25                                                                                       |      8|
|1542  |      add_ln703_2908_fu_37644442_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_3117_fu_37645773_p2_funnel__1                                                                                     |      8|
|1543  |      add_ln703_2909_reg_37664715_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_780_reg_37662665_reg_funnel__2                                                                                    |      8|
|1544  |      mul_ln1118_1915_fu_4228_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__16                                                                                       |      8|
|1545  |      add_ln703_2906_fu_37644426_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__20                                                                                       |      8|
|1546  |      mul_ln1118_2598_fu_3710_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__6                                                                                        |      8|
|1547  |      mul_ln1118_848_fu_3288_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__15                                                                                       |      8|
|1548  |      mul_ln1118_2730_fu_6431_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__18                                                                                       |      8|
|1549  |      mul_ln1118_2658_fu_4960_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__4                                                                                        |      8|
|1550  |      mul_ln1118_2591_fu_3491_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__14                                                                                       |      8|
|1551  |      add_ln703_2512_fu_37642013_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1240_fu_37634081_p2_funnel__2                                                                                     |      8|
|1552  |      mul_ln1118_2849_fu_6335_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__19                                                                                       |      8|
|1553  |      add_ln703_3117_fu_37645773_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_3117_fu_37645773_p2_funnel                                                                                        |      8|
|1554  |      mul_ln1118_2697_fu_5255_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__24                                                                                       |      8|
|1555  |      mul_ln1118_2726_fu_4500_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__10                                                                                       |      8|
|1556  |      mul_ln1118_2692_fu_4545_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__2                                                                                        |      8|
|1557  |      mul_ln1118_2809_fu_2744_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__3                                                                                        |      8|
|1558  |      mul_ln1118_2637_fu_3804_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__5                                                                                        |      8|
|1559  |      mul_ln1118_1988_fu_4037_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__7                                                                                        |      8|
|1560  |      add_ln703_3701_fu_37649317_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1240_fu_37634081_p2_funnel__4                                                                                     |      8|
|1561  |      mul_ln1118_2331_fu_6205_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__12                                                                                       |      8|
|1562  |      mul_ln1118_2358_fu_4727_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__21                                                                                       |      8|
|1563  |      mul_ln1118_2092_fu_4145_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__17                                                                                       |      8|
|1564  |      add_ln703_1240_fu_37634081_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1240_fu_37634081_p2_funnel                                                                                        |      8|
|1565  |      mul_ln1118_2083_fu_4977_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__13                                                                                       |      8|
|1566  |      add_ln703_780_reg_37662665_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_780_reg_37662665_reg_funnel                                                                                       |      8|
|1567  |      add_ln703_918_reg_37662710_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_780_reg_37662665_reg_funnel__1                                                                                    |      8|
|1568  |      add_ln703_3607_reg_37666080_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_3347_reg_37665180_reg_funnel__1                                                                                   |      8|
|1569  |      mul_ln1118_1853_fu_3692_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__9                                                                                        |      8|
|1570  |      add_ln703_3348_fu_37647125_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1240_fu_37634081_p2_funnel__1                                                                                     |      8|
|1571  |      mul_ln1118_2800_fu_4820_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__11                                                                                       |      8|
|1572  |      add_ln703_3347_fu_37647119_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2367_fu_4332_p2_funnel__8                                                                                        |      8|
|1573  |      add_ln703_3347_reg_37665180_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_3347_reg_37665180_reg_funnel                                                                                      |      8|
|1574  |      mul_ln1118_1972_fu_5017_p2                                                                  |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__270                                                                                             |      8|
|1575  |      add_ln703_2919_reg_37662289_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__12                                                                                   |      8|
|1576  |      mul_ln1118_1944_fu_3363_p2                                                                  |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__527                                                                                             |      8|
|1577  |      add_ln703_2991_fu_37606758_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__8                                                                                      |      8|
|1578  |      mul_ln1118_2600_fu_5322_p2                                                                  |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__258                                                                                             |      8|
|1579  |      add_ln703_2990_fu_37606748_p2                                                               |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__543                                                                                             |      8|
|1580  |      mul_ln1118_2644_fu_3382_p2                                                                  |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__246                                                                                             |      8|
|1581  |      add_ln703_2886_fu_37606726_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__66                                                                                     |      8|
|1582  |      add_ln703_2887_reg_37662284_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__18                                                                                        |      8|
|1583  |      add_ln703_2986_fu_37644958_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__6                                                                                    |      8|
|1584  |      mul_ln1118_1708_fu_4284_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__35                                                                                       |      8|
|1585  |      add_ln703_2482_fu_37641889_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__36                                                                                       |      8|
|1586  |      add_ln703_2482_fu_37641889_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2966_reg_37664770_reg_funnel__1                                                                                   |      8|
|1587  |      mul_ln1118_1990_fu_5149_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__1                                                                                        |      8|
|1588  |      add_ln703_2480_fu_37641869_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2480_fu_37641869_p2_funnel                                                                                        |      8|
|1589  |      mul_ln1118_1766_fu_4319_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__5                                                                                        |      8|
|1590  |      mul_ln1118_1869_fu_5406_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__8                                                                                        |      8|
|1591  |      mul_ln1118_1663_fu_3769_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__10                                                                                       |      8|
|1592  |      mul_ln1118_2001_fu_2934_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__17                                                                                       |      8|
|1593  |      add_ln703_2966_reg_37664770_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2966_reg_37664770_reg_funnel                                                                                      |      8|
|1594  |      mul_ln1118_2852_fu_4818_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__20                                                                                       |      8|
|1595  |      add_ln703_3203_fu_37646249_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__22                                                                                       |      8|
|1596  |      mul_ln1118_2236_fu_4879_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__37                                                                                       |      8|
|1597  |      add_ln703_3202_fu_37646243_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__39                                                                                       |      8|
|1598  |      add_ln703_3202_reg_37665025_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_3202_reg_37665025_reg_funnel                                                                                      |      8|
|1599  |      mul_ln1118_2552_fu_6026_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__14                                                                                       |      8|
|1600  |      mul_ln1118_2611_fu_4409_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__25                                                                                       |      8|
|1601  |      mul_ln1118_2491_reg_11452966_reg                                                            |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__92                                                                                        |      8|
|1602  |      add_ln703_3625_fu_37648881_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2480_fu_37641869_p2_funnel__1                                                                                     |      8|
|1603  |      mul_ln1118_2439_fu_3263_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__27                                                                                       |      8|
|1604  |      add_ln703_3620_fu_37648839_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2099_fu_37639496_p2_funnel__3                                                                                     |      8|
|1605  |      mul_ln1118_2773_fu_6473_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__32                                                                                       |      8|
|1606  |      add_ln703_3619_fu_37648829_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_3619_fu_37648829_p2_funnel                                                                                        |      8|
|1607  |      add_ln703_3619_fu_37648829_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__31                                                                                       |      8|
|1608  |      mul_ln1118_2417_fu_6390_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__33                                                                                       |      8|
|1609  |      add_ln703_3862_fu_37650289_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__13                                                                                       |      8|
|1610  |      add_ln703_3862_reg_37665740_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_3202_reg_37665025_reg_funnel__1                                                                                   |      8|
|1611  |      mul_ln1118_1781_fu_3913_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__28                                                                                       |      8|
|1612  |      add_ln703_3860_reg_37665735_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_3860_reg_37665735_reg_funnel                                                                                      |      8|
|1613  |      add_ln703_2099_fu_37639496_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2099_fu_37639496_p2_funnel                                                                                        |      8|
|1614  |      mul_ln1118_1835_fu_5248_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__11                                                                                       |      8|
|1615  |      mul_ln1118_2333_fu_6207_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__16                                                                                       |      8|
|1616  |      mul_ln1118_2663_fu_5381_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__19                                                                                       |      8|
|1617  |      mul_ln1118_1858_fu_3276_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__26                                                                                       |      8|
|1618  |      add_ln703_2182_fu_37639992_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2099_fu_37639496_p2_funnel__2                                                                                     |      8|
|1619  |      add_ln703_2178_fu_37639966_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2099_fu_37639496_p2_funnel__1                                                                                     |      8|
|1620  |      mul_ln1118_2360_fu_4730_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__9                                                                                        |      8|
|1621  |      mul_ln1118_2278_fu_3757_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__12                                                                                       |      8|
|1622  |      add_ln703_2176_fu_37639954_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__18                                                                                       |      8|
|1623  |      add_ln703_2176_fu_37639954_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__7                                                                                        |      8|
|1624  |      add_ln703_2176_reg_37663920_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_3202_reg_37665025_reg_funnel__3                                                                                   |      8|
|1625  |      mul_ln1118_2287_fu_5177_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__15                                                                                       |      8|
|1626  |      mul_ln1118_2403_fu_6319_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__21                                                                                       |      8|
|1627  |      add_ln703_3191_fu_37646189_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__23                                                                                       |      8|
|1628  |      add_ln703_3191_fu_37646189_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__24                                                                                       |      8|
|1629  |      add_ln703_3191_reg_37665010_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_3202_reg_37665025_reg_funnel__2                                                                                   |      8|
|1630  |      mul_ln1118_2082_fu_4976_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__29                                                                                       |      8|
|1631  |      mul_ln1118_2150_fu_4432_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__38                                                                                       |      8|
|1632  |      mul_ln1118_1874_fu_5412_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__34                                                                                       |      8|
|1633  |      mul_ln1118_2006_fu_3765_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__30                                                                                       |      8|
|1634  |      mul_ln1118_1476_fu_4110_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__6                                                                                        |      8|
|1635  |      add_ln703_3187_fu_37646153_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2099_fu_37639496_p2_funnel__4                                                                                     |      8|
|1636  |      mul_ln1118_2680_fu_4979_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__3                                                                                        |      8|
|1637  |      mul_ln1118_2542_fu_4813_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel                                                                                           |      8|
|1638  |      mul_ln1118_1504_fu_3716_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__2                                                                                        |      8|
|1639  |      mul_ln1118_1796_fu_4759_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/mul_ln1118_2542_fu_4813_p2_funnel__4                                                                                        |      8|
|1640  |      add_ln703_3182_reg_37664995_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_3182_reg_37664995_reg_funnel                                                                                      |      8|
|1641  |      mul_ln1118_1387_fu_3691_p2                                                                  |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__177                                                                                             |      8|
|1642  |      add_ln703_1405_reg_37662179_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__28                                                                                   |      8|
|1643  |      mul_ln1118_956_fu_3192_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__229                                                                                             |      8|
|1644  |      add_ln703_1063_reg_37662099_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__40                                                                                   |      8|
|1645  |      add_ln703_1188_fu_37633764_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1188_fu_37633764_p2_funnel                                                                                        |      8|
|1646  |      mul_ln1118_769_fu_4043_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__503                                                                                             |      8|
|1647  |      add_ln703_1853_reg_37662219_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_418_reg_37661469_reg_funnel__24                                                                                   |      8|
|1648  |      mul_ln1118_700_fu_4487_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__414                                                                                             |      8|
|1649  |      mul_ln1118_930_fu_4747_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__75                                                                                              |      8|
|1650  |      mul_ln1118_271_fu_5233_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__97                                                                                              |      8|
|1651  |      add_ln703_288_reg_37661299_reg                                                              |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__29                                                                                        |      8|
|1652  |      mul_ln1118_414_reg_11451937_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__50                                                                                        |      8|
|1653  |      mul_ln1118_529_fu_4288_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__383                                                                                             |      8|
|1654  |      add_ln703_543_fu_37604796_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__64                                                                                     |      8|
|1655  |      mul_ln1118_387_fu_4055_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__261                                                                                             |      8|
|1656  |      add_ln703_542_fu_37604786_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_841_fu_37605854_p2_funnel__7                                                                                      |      8|
|1657  |      mul_ln1118_332_fu_3009_p2                                                                   |mul_ln1118_1207_fu_2843_p2_funnel__3                                                                                                                                                                                                                                            |      8|
|1658  |      mul_ln1118_723_fu_4334_p2                                                                   |mul_ln1118_1207_fu_2843_p2_funnel__1                                                                                                                                                                                                                                            |      8|
|1659  |      mul_ln1118_694_fu_4182_p2                                                                   |mul_ln1118_1207_fu_2843_p2_funnel__4                                                                                                                                                                                                                                            |      8|
|1660  |      add_ln703_1247_reg_37662990_reg                                                             |add_ln703_1247_reg_37662990_reg_funnel                                                                                                                                                                                                                                          |      8|
|1661  |      add_ln703_164_fu_37629004_p2                                                                |add_ln703_164_fu_37629004_p2_funnel                                                                                                                                                                                                                                             |      8|
|1662  |      mul_ln1118_869_fu_3307_p2                                                                   |mul_ln1118_1207_fu_2843_p2_funnel__2                                                                                                                                                                                                                                            |      8|
|1663  |      mul_ln1118_1207_fu_2843_p2                                                                  |mul_ln1118_1207_fu_2843_p2_funnel                                                                                                                                                                                                                                               |      8|
|1664  |      add_ln703_1822_reg_37662209_reg                                                             |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_127_V_reg_187307_reg_funnel__25                                                                                        |      8|
|1665  |      mul_ln1118_818_fu_6397_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__73                                                                                              |      8|
|1666  |      mul_ln1118_468_fu_5052_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__54                                                                                              |      8|
|1667  |      mul_ln1118_407_fu_6422_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__422                                                                                             |      8|
|1668  |      mul_ln1118_439_fu_4542_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__400                                                                                             |      8|
|1669  |      add_ln703_1824_fu_37637815_p2                                                               |add_ln703_1824_fu_37637815_p2_funnel                                                                                                                                                                                                                                            |      8|
|1670  |      mul_ln1118_298_fu_4802_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__80                                                                                              |      8|
|1671  |      mul_ln1118_919_fu_4744_p2                                                                   |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__386                                                                                             |      8|
|1672  |      add_ln703_1824_reg_37663515_reg                                                             |add_ln703_1824_reg_37663515_reg_funnel                                                                                                                                                                                                                                          |      8|
|1673  |      add_ln703_1881_fu_37653057_p2                                                               |add_ln703_1881_fu_37653057_p2_funnel                                                                                                                                                                                                                                            |      8|
|1674  |  layer11_out_V_data_0_V_U                                                                        |fifo_w40_d1_A                                                                                                                                                                                                                                                                   |    101|
|1675  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_205                                                                                                                                                                                                                                                      |     91|
|1676  |  layer11_out_V_data_10_V_U                                                                       |fifo_w40_d1_A_0                                                                                                                                                                                                                                                                 |    102|
|1677  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_204                                                                                                                                                                                                                                                      |     91|
|1678  |  layer11_out_V_data_11_V_U                                                                       |fifo_w40_d1_A_1                                                                                                                                                                                                                                                                 |    139|
|1679  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_203                                                                                                                                                                                                                                                      |     92|
|1680  |  layer11_out_V_data_12_V_U                                                                       |fifo_w40_d1_A_2                                                                                                                                                                                                                                                                 |    101|
|1681  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_202                                                                                                                                                                                                                                                      |     91|
|1682  |  layer11_out_V_data_13_V_U                                                                       |fifo_w40_d1_A_3                                                                                                                                                                                                                                                                 |     98|
|1683  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_201                                                                                                                                                                                                                                                      |     88|
|1684  |  layer11_out_V_data_14_V_U                                                                       |fifo_w40_d1_A_4                                                                                                                                                                                                                                                                 |    101|
|1685  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_200                                                                                                                                                                                                                                                      |     91|
|1686  |  layer11_out_V_data_15_V_U                                                                       |fifo_w40_d1_A_5                                                                                                                                                                                                                                                                 |    102|
|1687  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_199                                                                                                                                                                                                                                                      |     92|
|1688  |  layer11_out_V_data_16_V_U                                                                       |fifo_w40_d1_A_6                                                                                                                                                                                                                                                                 |    103|
|1689  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_198                                                                                                                                                                                                                                                      |     92|
|1690  |  layer11_out_V_data_17_V_U                                                                       |fifo_w40_d1_A_7                                                                                                                                                                                                                                                                 |     98|
|1691  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_197                                                                                                                                                                                                                                                      |     88|
|1692  |  layer11_out_V_data_18_V_U                                                                       |fifo_w40_d1_A_8                                                                                                                                                                                                                                                                 |    101|
|1693  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_196                                                                                                                                                                                                                                                      |     91|
|1694  |  layer11_out_V_data_19_V_U                                                                       |fifo_w40_d1_A_9                                                                                                                                                                                                                                                                 |    102|
|1695  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_195                                                                                                                                                                                                                                                      |     91|
|1696  |  layer11_out_V_data_1_V_U                                                                        |fifo_w40_d1_A_10                                                                                                                                                                                                                                                                |    102|
|1697  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_194                                                                                                                                                                                                                                                      |     91|
|1698  |  layer11_out_V_data_20_V_U                                                                       |fifo_w40_d1_A_11                                                                                                                                                                                                                                                                |    103|
|1699  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_193                                                                                                                                                                                                                                                      |     92|
|1700  |  layer11_out_V_data_21_V_U                                                                       |fifo_w40_d1_A_12                                                                                                                                                                                                                                                                |    102|
|1701  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_192                                                                                                                                                                                                                                                      |     92|
|1702  |  layer11_out_V_data_22_V_U                                                                       |fifo_w40_d1_A_13                                                                                                                                                                                                                                                                |    103|
|1703  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_191                                                                                                                                                                                                                                                      |     92|
|1704  |  layer11_out_V_data_23_V_U                                                                       |fifo_w40_d1_A_14                                                                                                                                                                                                                                                                |    102|
|1705  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_190                                                                                                                                                                                                                                                      |     91|
|1706  |  layer11_out_V_data_24_V_U                                                                       |fifo_w40_d1_A_15                                                                                                                                                                                                                                                                |    103|
|1707  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_189                                                                                                                                                                                                                                                      |     93|
|1708  |  layer11_out_V_data_25_V_U                                                                       |fifo_w40_d1_A_16                                                                                                                                                                                                                                                                |    101|
|1709  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_188                                                                                                                                                                                                                                                      |     91|
|1710  |  layer11_out_V_data_26_V_U                                                                       |fifo_w40_d1_A_17                                                                                                                                                                                                                                                                |    101|
|1711  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_187                                                                                                                                                                                                                                                      |     91|
|1712  |  layer11_out_V_data_27_V_U                                                                       |fifo_w40_d1_A_18                                                                                                                                                                                                                                                                |    101|
|1713  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_186                                                                                                                                                                                                                                                      |     91|
|1714  |  layer11_out_V_data_28_V_U                                                                       |fifo_w40_d1_A_19                                                                                                                                                                                                                                                                |    102|
|1715  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_185                                                                                                                                                                                                                                                      |     92|
|1716  |  layer11_out_V_data_29_V_U                                                                       |fifo_w40_d1_A_20                                                                                                                                                                                                                                                                |     99|
|1717  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_184                                                                                                                                                                                                                                                      |     88|
|1718  |  layer11_out_V_data_2_V_U                                                                        |fifo_w40_d1_A_21                                                                                                                                                                                                                                                                |     99|
|1719  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_183                                                                                                                                                                                                                                                      |     88|
|1720  |  layer11_out_V_data_30_V_U                                                                       |fifo_w40_d1_A_22                                                                                                                                                                                                                                                                |    104|
|1721  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_182                                                                                                                                                                                                                                                      |     94|
|1722  |  layer11_out_V_data_31_V_U                                                                       |fifo_w40_d1_A_23                                                                                                                                                                                                                                                                |     98|
|1723  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_181                                                                                                                                                                                                                                                      |     88|
|1724  |  layer11_out_V_data_32_V_U                                                                       |fifo_w40_d1_A_24                                                                                                                                                                                                                                                                |    101|
|1725  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_180                                                                                                                                                                                                                                                      |     91|
|1726  |  layer11_out_V_data_33_V_U                                                                       |fifo_w40_d1_A_25                                                                                                                                                                                                                                                                |    101|
|1727  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_179                                                                                                                                                                                                                                                      |     91|
|1728  |  layer11_out_V_data_34_V_U                                                                       |fifo_w40_d1_A_26                                                                                                                                                                                                                                                                |    101|
|1729  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_178                                                                                                                                                                                                                                                      |     91|
|1730  |  layer11_out_V_data_35_V_U                                                                       |fifo_w40_d1_A_27                                                                                                                                                                                                                                                                |    102|
|1731  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_177                                                                                                                                                                                                                                                      |     92|
|1732  |  layer11_out_V_data_3_V_U                                                                        |fifo_w40_d1_A_28                                                                                                                                                                                                                                                                |    102|
|1733  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_176                                                                                                                                                                                                                                                      |     91|
|1734  |  layer11_out_V_data_4_V_U                                                                        |fifo_w40_d1_A_29                                                                                                                                                                                                                                                                |    103|
|1735  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_175                                                                                                                                                                                                                                                      |     92|
|1736  |  layer11_out_V_data_5_V_U                                                                        |fifo_w40_d1_A_30                                                                                                                                                                                                                                                                |     99|
|1737  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_174                                                                                                                                                                                                                                                      |     88|
|1738  |  layer11_out_V_data_6_V_U                                                                        |fifo_w40_d1_A_31                                                                                                                                                                                                                                                                |    103|
|1739  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_173                                                                                                                                                                                                                                                      |     92|
|1740  |  layer11_out_V_data_7_V_U                                                                        |fifo_w40_d1_A_32                                                                                                                                                                                                                                                                |    103|
|1741  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_172                                                                                                                                                                                                                                                      |     93|
|1742  |  layer11_out_V_data_8_V_U                                                                        |fifo_w40_d1_A_33                                                                                                                                                                                                                                                                |    106|
|1743  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg_171                                                                                                                                                                                                                                                      |     92|
|1744  |  layer11_out_V_data_9_V_U                                                                        |fifo_w40_d1_A_34                                                                                                                                                                                                                                                                |    101|
|1745  |    U_fifo_w40_d1_A_ram                                                                           |fifo_w40_d1_A_shiftReg                                                                                                                                                                                                                                                          |     91|
|1746  |  layer13_out_V_data_0_V_U                                                                        |fifo_w16_d1_A                                                                                                                                                                                                                                                                   |     30|
|1747  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_170                                                                                                                                                                                                                                                      |     17|
|1748  |  layer13_out_V_data_10_V_U                                                                       |fifo_w16_d1_A_35                                                                                                                                                                                                                                                                |     29|
|1749  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_169                                                                                                                                                                                                                                                      |     17|
|1750  |  layer13_out_V_data_11_V_U                                                                       |fifo_w16_d1_A_36                                                                                                                                                                                                                                                                |     29|
|1751  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_168                                                                                                                                                                                                                                                      |     17|
|1752  |  layer13_out_V_data_12_V_U                                                                       |fifo_w16_d1_A_37                                                                                                                                                                                                                                                                |     29|
|1753  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_167                                                                                                                                                                                                                                                      |     17|
|1754  |  layer13_out_V_data_13_V_U                                                                       |fifo_w16_d1_A_38                                                                                                                                                                                                                                                                |     29|
|1755  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_166                                                                                                                                                                                                                                                      |     17|
|1756  |  layer13_out_V_data_14_V_U                                                                       |fifo_w16_d1_A_39                                                                                                                                                                                                                                                                |     28|
|1757  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_165                                                                                                                                                                                                                                                      |     17|
|1758  |  layer13_out_V_data_15_V_U                                                                       |fifo_w16_d1_A_40                                                                                                                                                                                                                                                                |     28|
|1759  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_164                                                                                                                                                                                                                                                      |     17|
|1760  |  layer13_out_V_data_16_V_U                                                                       |fifo_w16_d1_A_41                                                                                                                                                                                                                                                                |     28|
|1761  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_163                                                                                                                                                                                                                                                      |     17|
|1762  |  layer13_out_V_data_17_V_U                                                                       |fifo_w16_d1_A_42                                                                                                                                                                                                                                                                |     29|
|1763  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_162                                                                                                                                                                                                                                                      |     17|
|1764  |  layer13_out_V_data_18_V_U                                                                       |fifo_w16_d1_A_43                                                                                                                                                                                                                                                                |     28|
|1765  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_161                                                                                                                                                                                                                                                      |     17|
|1766  |  layer13_out_V_data_19_V_U                                                                       |fifo_w16_d1_A_44                                                                                                                                                                                                                                                                |     28|
|1767  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_160                                                                                                                                                                                                                                                      |     17|
|1768  |  layer13_out_V_data_1_V_U                                                                        |fifo_w16_d1_A_45                                                                                                                                                                                                                                                                |     27|
|1769  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_159                                                                                                                                                                                                                                                      |     17|
|1770  |  layer13_out_V_data_20_V_U                                                                       |fifo_w16_d1_A_46                                                                                                                                                                                                                                                                |     29|
|1771  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_158                                                                                                                                                                                                                                                      |     17|
|1772  |  layer13_out_V_data_21_V_U                                                                       |fifo_w16_d1_A_47                                                                                                                                                                                                                                                                |     32|
|1773  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_157                                                                                                                                                                                                                                                      |     17|
|1774  |  layer13_out_V_data_22_V_U                                                                       |fifo_w16_d1_A_48                                                                                                                                                                                                                                                                |     28|
|1775  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_156                                                                                                                                                                                                                                                      |     17|
|1776  |  layer13_out_V_data_23_V_U                                                                       |fifo_w16_d1_A_49                                                                                                                                                                                                                                                                |     30|
|1777  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_155                                                                                                                                                                                                                                                      |     17|
|1778  |  layer13_out_V_data_24_V_U                                                                       |fifo_w16_d1_A_50                                                                                                                                                                                                                                                                |     28|
|1779  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_154                                                                                                                                                                                                                                                      |     17|
|1780  |  layer13_out_V_data_25_V_U                                                                       |fifo_w16_d1_A_51                                                                                                                                                                                                                                                                |     28|
|1781  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_153                                                                                                                                                                                                                                                      |     17|
|1782  |  layer13_out_V_data_26_V_U                                                                       |fifo_w16_d1_A_52                                                                                                                                                                                                                                                                |     28|
|1783  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_152                                                                                                                                                                                                                                                      |     17|
|1784  |  layer13_out_V_data_27_V_U                                                                       |fifo_w16_d1_A_53                                                                                                                                                                                                                                                                |     28|
|1785  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_151                                                                                                                                                                                                                                                      |     17|
|1786  |  layer13_out_V_data_28_V_U                                                                       |fifo_w16_d1_A_54                                                                                                                                                                                                                                                                |     28|
|1787  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_150                                                                                                                                                                                                                                                      |     17|
|1788  |  layer13_out_V_data_29_V_U                                                                       |fifo_w16_d1_A_55                                                                                                                                                                                                                                                                |     29|
|1789  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_149                                                                                                                                                                                                                                                      |     17|
|1790  |  layer13_out_V_data_2_V_U                                                                        |fifo_w16_d1_A_56                                                                                                                                                                                                                                                                |     28|
|1791  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_148                                                                                                                                                                                                                                                      |     17|
|1792  |  layer13_out_V_data_30_V_U                                                                       |fifo_w16_d1_A_57                                                                                                                                                                                                                                                                |     28|
|1793  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_147                                                                                                                                                                                                                                                      |     17|
|1794  |  layer13_out_V_data_31_V_U                                                                       |fifo_w16_d1_A_58                                                                                                                                                                                                                                                                |     28|
|1795  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_146                                                                                                                                                                                                                                                      |     17|
|1796  |  layer13_out_V_data_32_V_U                                                                       |fifo_w16_d1_A_59                                                                                                                                                                                                                                                                |     28|
|1797  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_145                                                                                                                                                                                                                                                      |     17|
|1798  |  layer13_out_V_data_33_V_U                                                                       |fifo_w16_d1_A_60                                                                                                                                                                                                                                                                |     28|
|1799  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_144                                                                                                                                                                                                                                                      |     17|
|1800  |  layer13_out_V_data_34_V_U                                                                       |fifo_w16_d1_A_61                                                                                                                                                                                                                                                                |     28|
|1801  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_143                                                                                                                                                                                                                                                      |     17|
|1802  |  layer13_out_V_data_35_V_U                                                                       |fifo_w16_d1_A_62                                                                                                                                                                                                                                                                |     28|
|1803  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_142                                                                                                                                                                                                                                                      |     17|
|1804  |  layer13_out_V_data_3_V_U                                                                        |fifo_w16_d1_A_63                                                                                                                                                                                                                                                                |     27|
|1805  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_141                                                                                                                                                                                                                                                      |     17|
|1806  |  layer13_out_V_data_4_V_U                                                                        |fifo_w16_d1_A_64                                                                                                                                                                                                                                                                |     28|
|1807  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_140                                                                                                                                                                                                                                                      |     17|
|1808  |  layer13_out_V_data_5_V_U                                                                        |fifo_w16_d1_A_65                                                                                                                                                                                                                                                                |     27|
|1809  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_139                                                                                                                                                                                                                                                      |     17|
|1810  |  layer13_out_V_data_6_V_U                                                                        |fifo_w16_d1_A_66                                                                                                                                                                                                                                                                |     29|
|1811  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_138                                                                                                                                                                                                                                                      |     17|
|1812  |  layer13_out_V_data_7_V_U                                                                        |fifo_w16_d1_A_67                                                                                                                                                                                                                                                                |     28|
|1813  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_137                                                                                                                                                                                                                                                      |     17|
|1814  |  layer13_out_V_data_8_V_U                                                                        |fifo_w16_d1_A_68                                                                                                                                                                                                                                                                |     27|
|1815  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_136                                                                                                                                                                                                                                                      |     17|
|1816  |  layer13_out_V_data_9_V_U                                                                        |fifo_w16_d1_A_69                                                                                                                                                                                                                                                                |     28|
|1817  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg                                                                                                                                                                                                                                                          |     17|
|1818  |  layer14_out_V_data_0_V_U                                                                        |fifo_w29_d1_A                                                                                                                                                                                                                                                                   |     83|
|1819  |    U_fifo_w29_d1_A_ram                                                                           |fifo_w29_d1_A_shiftReg_135                                                                                                                                                                                                                                                      |     74|
|1820  |  layer14_out_V_data_1_V_U                                                                        |fifo_w29_d1_A_70                                                                                                                                                                                                                                                                |     86|
|1821  |    U_fifo_w29_d1_A_ram                                                                           |fifo_w29_d1_A_shiftReg_134                                                                                                                                                                                                                                                      |     76|
|1822  |  layer14_out_V_data_2_V_U                                                                        |fifo_w29_d1_A_71                                                                                                                                                                                                                                                                |     55|
|1823  |    U_fifo_w29_d1_A_ram                                                                           |fifo_w29_d1_A_shiftReg_133                                                                                                                                                                                                                                                      |     46|
|1824  |  layer14_out_V_data_3_V_U                                                                        |fifo_w29_d1_A_72                                                                                                                                                                                                                                                                |    115|
|1825  |    U_fifo_w29_d1_A_ram                                                                           |fifo_w29_d1_A_shiftReg_132                                                                                                                                                                                                                                                      |    106|
|1826  |  layer14_out_V_data_4_V_U                                                                        |fifo_w29_d1_A_73                                                                                                                                                                                                                                                                |     83|
|1827  |    U_fifo_w29_d1_A_ram                                                                           |fifo_w29_d1_A_shiftReg_131                                                                                                                                                                                                                                                      |     74|
|1828  |  layer14_out_V_data_5_V_U                                                                        |fifo_w29_d1_A_74                                                                                                                                                                                                                                                                |     86|
|1829  |    U_fifo_w29_d1_A_ram                                                                           |fifo_w29_d1_A_shiftReg_130                                                                                                                                                                                                                                                      |     76|
|1830  |  layer14_out_V_data_6_V_U                                                                        |fifo_w29_d1_A_75                                                                                                                                                                                                                                                                |     55|
|1831  |    U_fifo_w29_d1_A_ram                                                                           |fifo_w29_d1_A_shiftReg_129                                                                                                                                                                                                                                                      |     46|
|1832  |  layer14_out_V_data_7_V_U                                                                        |fifo_w29_d1_A_76                                                                                                                                                                                                                                                                |    117|
|1833  |    U_fifo_w29_d1_A_ram                                                                           |fifo_w29_d1_A_shiftReg_128                                                                                                                                                                                                                                                      |    106|
|1834  |  layer14_out_V_data_8_V_U                                                                        |fifo_w29_d1_A_77                                                                                                                                                                                                                                                                |     41|
|1835  |    U_fifo_w29_d1_A_ram                                                                           |fifo_w29_d1_A_shiftReg_127                                                                                                                                                                                                                                                      |     31|
|1836  |  layer14_out_V_data_9_V_U                                                                        |fifo_w29_d1_A_78                                                                                                                                                                                                                                                                |     40|
|1837  |    U_fifo_w29_d1_A_ram                                                                           |fifo_w29_d1_A_shiftReg                                                                                                                                                                                                                                                          |     31|
|1838  |  layer17_out_V_data_0_V_U                                                                        |fifo_w16_d2916_A                                                                                                                                                                                                                                                                |    161|
|1839  |  layer18_out_V_data_0_V_U                                                                        |fifo_w16_d256_A                                                                                                                                                                                                                                                                 |    132|
|1840  |  layer2_out_V_data_0_V_U                                                                         |fifo_w39_d2304_A                                                                                                                                                                                                                                                                |    284|
|1841  |  layer4_out_V_data_0_V_U                                                                         |fifo_w16_d2304_A                                                                                                                                                                                                                                                                |    153|
|1842  |  layer5_out_V_data_0_V_U                                                                         |fifo_w16_d144_A                                                                                                                                                                                                                                                                 |    117|
|1843  |  layer6_out_V_data_0_V_U                                                                         |fifo_w38_d144_A                                                                                                                                                                                                                                                                 |    244|
|1844  |  layer6_out_V_data_1_V_U                                                                         |fifo_w38_d144_A_79                                                                                                                                                                                                                                                              |    242|
|1845  |  layer6_out_V_data_2_V_U                                                                         |fifo_w38_d144_A_80                                                                                                                                                                                                                                                              |    243|
|1846  |  layer8_out_V_data_0_V_U                                                                         |fifo_w16_d144_A_81                                                                                                                                                                                                                                                              |    116|
|1847  |  layer8_out_V_data_1_V_U                                                                         |fifo_w16_d144_A_82                                                                                                                                                                                                                                                              |    116|
|1848  |  layer8_out_V_data_2_V_U                                                                         |fifo_w16_d144_A_83                                                                                                                                                                                                                                                              |    116|
|1849  |  layer9_out_V_data_0_V_U                                                                         |fifo_w16_d36_A                                                                                                                                                                                                                                                                  |     94|
|1850  |    U_fifo_w16_d36_A_ram                                                                          |fifo_w16_d36_A_shiftReg_126                                                                                                                                                                                                                                                     |     69|
|1851  |  layer9_out_V_data_1_V_U                                                                         |fifo_w16_d36_A_84                                                                                                                                                                                                                                                               |     93|
|1852  |    U_fifo_w16_d36_A_ram                                                                          |fifo_w16_d36_A_shiftReg_125                                                                                                                                                                                                                                                     |     69|
|1853  |  layer9_out_V_data_2_V_U                                                                         |fifo_w16_d36_A_85                                                                                                                                                                                                                                                               |     92|
|1854  |    U_fifo_w16_d36_A_ram                                                                          |fifo_w16_d36_A_shiftReg                                                                                                                                                                                                                                                         |     69|
|1855  |  pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_U0                                     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s                                                                                                                                                                                                                      |   1146|
|1856  |    line_buffer_Array_V_2_0_0_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi                                                                                                                                                                                                |     49|
|1857  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi_core_124                                                                                                                                                                                       |     49|
|1858  |    line_buffer_Array_V_2_1_0_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi_121                                                                                                                                                                                            |     78|
|1859  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi_core_123                                                                                                                                                                                       |     78|
|1860  |    line_buffer_Array_V_2_2_0_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi_122                                                                                                                                                                                            |     51|
|1861  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_s_line_buffer_Array_hbi_core                                                                                                                                                                                           |     51|
|1862  |  pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_U0                                     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s                                                                                                                                                                                                                      |    874|
|1863  |    line_buffer_Array_V_3_0_0_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq                                                                                                                                                                                                |     16|
|1864  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq_core_120                                                                                                                                                                                       |     16|
|1865  |    line_buffer_Array_V_3_0_1_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq_117                                                                                                                                                                                            |     16|
|1866  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq_core_119                                                                                                                                                                                       |     16|
|1867  |    line_buffer_Array_V_3_0_2_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq_118                                                                                                                                                                                            |     19|
|1868  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_s_line_buffer_Array_ocq_core                                                                                                                                                                                           |     19|
|1869  |  relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0                            |relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_s                                                                                                                                                                                                             |     82|
|1870  |  relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_U0                         |relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config13_s                                                                                                                                                                                                          |   1157|
|1871  |  relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_U0                            |relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_s                                                                                                                                                                                                             |    109|
|1872  |  softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0                                 |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s                                                                                                                                                                                                                  |   2333|
|1873  |    grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_fu_184              |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s                                                                                                                                                                                                           |   1729|
|1874  |      mul_ln1118_fu_464_p2                                                                        |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__128                                                                                             |      8|
|1875  |      mul_ln1118_1_fu_471_p2                                                                      |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__154                                                                                             |      8|
|1876  |      mul_ln1118_2_fu_465_p2                                                                      |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__197                                                                                             |      8|
|1877  |      mul_ln1118_3_fu_468_p2                                                                      |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__123                                                                                             |      8|
|1878  |      mul_ln1118_4_fu_466_p2                                                                      |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__140                                                                                             |      8|
|1879  |      mul_ln1118_5_fu_470_p2                                                                      |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__337                                                                                             |      8|
|1880  |      mul_ln1118_6_fu_467_p2                                                                      |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__397                                                                                             |      8|
|1881  |      mul_ln1118_7_fu_469_p2                                                                      |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__289                                                                                             |      8|
|1882  |      mul_ln1118_8_fu_472_p2                                                                      |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__365                                                                                             |      8|
|1883  |      mul_ln1118_9_fu_473_p2                                                                      |\dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/mult_69_V_fu_998_p2_funnel__393                                                                                             |      8|
|1884  |      invert_table4_U                                                                             |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_sc4                                                                                                                                                                                                |     11|
|1885  |        softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_sc4_rom_U    |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_sc4_rom                                                                                                                                                                                            |     11|
|1886  |      p_Val2_19_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_835                  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s                                                                                                                                                                                                                       |     77|
|1887  |      p_Val2_1_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_851                   |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_116                                                                                                                                                                                                                   |     77|
|1888  |    regslice_both_res_V_data_0_V_U                                                                |regslice_both_86                                                                                                                                                                                                                                                                |     60|
|1889  |      ibuf_inst                                                                                   |ibuf_114                                                                                                                                                                                                                                                                        |     34|
|1890  |      obuf_inst                                                                                   |obuf_115                                                                                                                                                                                                                                                                        |     22|
|1891  |    regslice_both_res_V_data_1_V_U                                                                |regslice_both_87                                                                                                                                                                                                                                                                |     58|
|1892  |      ibuf_inst                                                                                   |ibuf_112                                                                                                                                                                                                                                                                        |     33|
|1893  |      obuf_inst                                                                                   |obuf_113                                                                                                                                                                                                                                                                        |     21|
|1894  |    regslice_both_res_V_data_2_V_U                                                                |regslice_both_88                                                                                                                                                                                                                                                                |     61|
|1895  |      ibuf_inst                                                                                   |ibuf_110                                                                                                                                                                                                                                                                        |     33|
|1896  |      obuf_inst                                                                                   |obuf_111                                                                                                                                                                                                                                                                        |     21|
|1897  |    regslice_both_res_V_data_3_V_U                                                                |regslice_both_89                                                                                                                                                                                                                                                                |     58|
|1898  |      ibuf_inst                                                                                   |ibuf_108                                                                                                                                                                                                                                                                        |     33|
|1899  |      obuf_inst                                                                                   |obuf_109                                                                                                                                                                                                                                                                        |     21|
|1900  |    regslice_both_res_V_data_4_V_U                                                                |regslice_both_90                                                                                                                                                                                                                                                                |     58|
|1901  |      ibuf_inst                                                                                   |ibuf_106                                                                                                                                                                                                                                                                        |     33|
|1902  |      obuf_inst                                                                                   |obuf_107                                                                                                                                                                                                                                                                        |     21|
|1903  |    regslice_both_res_V_data_5_V_U                                                                |regslice_both_91                                                                                                                                                                                                                                                                |     60|
|1904  |      ibuf_inst                                                                                   |ibuf_104                                                                                                                                                                                                                                                                        |     34|
|1905  |      obuf_inst                                                                                   |obuf_105                                                                                                                                                                                                                                                                        |     21|
|1906  |    regslice_both_res_V_data_6_V_U                                                                |regslice_both_92                                                                                                                                                                                                                                                                |     59|
|1907  |      ibuf_inst                                                                                   |ibuf_102                                                                                                                                                                                                                                                                        |     33|
|1908  |      obuf_inst                                                                                   |obuf_103                                                                                                                                                                                                                                                                        |     21|
|1909  |    regslice_both_res_V_data_7_V_U                                                                |regslice_both_93                                                                                                                                                                                                                                                                |     60|
|1910  |      ibuf_inst                                                                                   |ibuf_100                                                                                                                                                                                                                                                                        |     34|
|1911  |      obuf_inst                                                                                   |obuf_101                                                                                                                                                                                                                                                                        |     21|
|1912  |    regslice_both_res_V_data_8_V_U                                                                |regslice_both_94                                                                                                                                                                                                                                                                |     58|
|1913  |      ibuf_inst                                                                                   |ibuf_98                                                                                                                                                                                                                                                                         |     33|
|1914  |      obuf_inst                                                                                   |obuf_99                                                                                                                                                                                                                                                                         |     21|
|1915  |    regslice_both_res_V_data_9_V_U                                                                |regslice_both_95                                                                                                                                                                                                                                                                |     60|
|1916  |      ibuf_inst                                                                                   |ibuf_96                                                                                                                                                                                                                                                                         |     34|
|1917  |      obuf_inst                                                                                   |obuf_97                                                                                                                                                                                                                                                                         |     21|
|1918  |  start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0_U               |start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0                                                                                                                                                                                                 |     13|
|1919  |  start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6tde_U              |start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6tde                                                                                                                                                                                                |     11|
|1920  |  start_for_dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0_U                |start_for_dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0                                                                                                                                                                                                  |     15|
|1921  |  start_for_dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0_U                 |start_for_dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0                                                                                                                                                                                                   |     13|
|1922  |  start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_U0_U                         |start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config5_U0                                                                                                                                                                                                           |     10|
|1923  |  start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_U0_U                         |start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config9_U0                                                                                                                                                                                                           |     12|
|1924  |  start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0_U                |start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0                                                                                                                                                                                                  |     11|
|1925  |  start_for_relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config1udo_U              |start_for_relu_array_ap_fixed_36u_array_ap_ufixed_16_6_4_0_0_36u_relu_config1udo                                                                                                                                                                                                |     13|
|1926  |  start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_U0_U                |start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config8_U0                                                                                                                                                                                                  |     11|
|1927  |  start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_U                     |start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0                                                                                                                                                                                                       |     12|
|1928  |  start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config18_U0_U                        |start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config18_U0                                                                                                                                                                                                          |     10|
|1929  |  zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config17_U0                         |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config17_s                                                                                                                                                                                                          |    188|
|1930  |    regslice_both_data_V_data_V_U                                                                 |regslice_both                                                                                                                                                                                                                                                                   |     75|
|1931  |      ibuf_inst                                                                                   |ibuf                                                                                                                                                                                                                                                                            |     36|
|1932  |      obuf_inst                                                                                   |obuf                                                                                                                                                                                                                                                                            |     39|
|1933  |  zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config18_U0                                    |zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config18_s                                                                                                                                                                                                                     |    107|
+------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:01 ; elapsed = 00:03:20 . Memory (MB): peak = 4650.648 ; gain = 2511.879 ; free physical = 721283 ; free virtual = 968628
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 203 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:05 ; elapsed = 00:03:25 . Memory (MB): peak = 4654.559 ; gain = 2515.789 ; free physical = 728164 ; free virtual = 975589
Synthesis Optimization Complete : Time (s): cpu = 00:03:05 ; elapsed = 00:03:25 . Memory (MB): peak = 4654.559 ; gain = 2515.789 ; free physical = 728186 ; free virtual = 975586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4654.559 ; gain = 0.000 ; free physical = 727749 ; free virtual = 975325
INFO: [Netlist 29-17] Analyzing 14070 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 21 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_fu_184/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_fu_184/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4996.305 ; gain = 0.000 ; free physical = 726211 ; free virtual = 974720
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3515 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3484 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 30 instances

INFO: [Common 17-83] Releasing license: Synthesis
571 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:12 ; elapsed = 00:04:38 . Memory (MB): peak = 4996.305 ; gain = 2857.598 ; free physical = 726654 ; free virtual = 975183
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5088.734 ; gain = 92.430 ; free physical = 726671 ; free virtual = 975261

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 121226549

Time (s): cpu = 00:02:59 ; elapsed = 00:00:47 . Memory (MB): peak = 6662.133 ; gain = 1573.398 ; free physical = 724039 ; free virtual = 973288

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1329 load pin(s).
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4323_fu_8951_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4334_reg_9436_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4348_reg_9456_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4352_reg_9466_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4360_reg_9481_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4362_reg_9486_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4369_reg_9496_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4254_fu_19893_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_38_19_5_3_0_3u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config6_s_fu_171/grp_dense_latency_ap_ufixed_ap_fixed_38_19_5_3_0_config6_mult_0_0_0_0_fu_160/add_ln703_4283_fu_20069_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/add_ln703_4027_reg_346277_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_36u_array_ap_fixed_29_10_5_3_0_10u_config14_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s_fu_776/add_ln703_4129_fu_344655_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1166_fu_37633656_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_1429_reg_37663160_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_149_fu_37602726_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_164_fu_37629004_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2112_reg_37663835_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_220_reg_37661204_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_281_reg_37661289_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_2887_reg_37662284_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_3161_reg_37665995_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_3323_reg_37665150_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_3443_fu_37647708_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_370_reg_37661404_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_44_fu_37601954_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_491_reg_37661574_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_53_fu_37602036_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_547_reg_37661649_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_566_reg_37661684_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_36u_config11_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s_fu_1231/add_ln703_659_reg_37661809_reg
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 167bd5c60

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 6662.133 ; gain = 0.000 ; free physical = 725233 ; free virtual = 974843
INFO: [Opt 31-389] Phase Retarget created 144 cells and removed 158 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 97b3ff12

Time (s): cpu = 00:00:53 ; elapsed = 00:00:22 . Memory (MB): peak = 6662.133 ; gain = 0.000 ; free physical = 725230 ; free virtual = 974876
INFO: [Opt 31-389] Phase Constant propagation created 29 cells and removed 37 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1733056d6

Time (s): cpu = 00:01:02 ; elapsed = 00:00:31 . Memory (MB): peak = 6662.133 ; gain = 0.000 ; free physical = 724972 ; free virtual = 974775
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1733056d6

Time (s): cpu = 00:01:04 ; elapsed = 00:00:33 . Memory (MB): peak = 6662.133 ; gain = 0.000 ; free physical = 724999 ; free virtual = 974829
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1733056d6

Time (s): cpu = 00:01:07 ; elapsed = 00:00:37 . Memory (MB): peak = 6662.133 ; gain = 0.000 ; free physical = 724943 ; free virtual = 974833
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             144  |             158  |                                              0  |
|  Constant propagation         |              29  |              37  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: c8170004

Time (s): cpu = 00:01:22 ; elapsed = 00:00:50 . Memory (MB): peak = 6662.133 ; gain = 0.000 ; free physical = 724701 ; free virtual = 974811

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the packaging and pinout user guide for limit values.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 13 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 13 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: 1ac4e79c2

Time (s): cpu = 00:02:44 ; elapsed = 00:00:39 . Memory (MB): peak = 10103.457 ; gain = 0.000 ; free physical = 721344 ; free virtual = 974578
Ending Power Optimization Task | Checksum: 1ac4e79c2

Time (s): cpu = 00:07:02 ; elapsed = 00:02:53 . Memory (MB): peak = 10103.457 ; gain = 3441.324 ; free physical = 721461 ; free virtual = 974700

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ac4e79c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10103.457 ; gain = 0.000 ; free physical = 721463 ; free virtual = 974702

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 10103.457 ; gain = 0.000 ; free physical = 721463 ; free virtual = 974701
Ending Netlist Obfuscation Task | Checksum: 1cc6be83c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 10103.457 ; gain = 0.000 ; free physical = 721458 ; free virtual = 974701
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:11:34 ; elapsed = 00:04:40 . Memory (MB): peak = 10103.457 ; gain = 5107.152 ; free physical = 721458 ; free virtual = 974701
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Fri Jul 25 04:19:11 2025...
