library ieee;
use ieee.std_logic_1164.all;

entity registrador is
	generic (N : integer := 8);
	port (I : in std_logic_vector(N-1 downto 0);
			enable, clock, clear: in std_logic;
			Q : out std_logic_vector (N-1 downto 0)
	);
end registrador;

architecture hardware of registrador is
begin
	process
	begin
	-- Espera at√© ocorrer um alteracao em clock
		wait until clock'EVENT and clock ='1';
		if enable = '1' and clear = '0' then 
			Q <= I;
		elsif clear = '1' then
			Q <= "00000000";
		end if;
	end process;
end hardware;