#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Dec 19 11:39:04 2023
# Process ID: 48992
# Current directory: C:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.runs/my_rgb2gray_0_synth_1
# Command line: vivado.exe -log my_rgb2gray_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source my_rgb2gray_0.tcl
# Log file: C:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.runs/my_rgb2gray_0_synth_1/my_rgb2gray_0.vds
# Journal file: C:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.runs/my_rgb2gray_0_synth_1\vivado.jou
#-----------------------------------------------------------
source my_rgb2gray_0.tcl -notrace
Command: synth_design -top my_rgb2gray_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 43456 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 348.246 ; gain = 101.980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'my_rgb2gray_0' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/synth/my_rgb2gray_0.v:57]
INFO: [Synth 8-638] synthesizing module 'my_rgb2gray' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/my_rgb2gray.v:12]
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rgb2gray_AXILiteS_s_axi' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/my_rgb2gray_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/my_rgb2gray_AXILiteS_s_axi.v:189]
INFO: [Synth 8-256] done synthesizing module 'my_rgb2gray_AXILiteS_s_axi' (1#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/my_rgb2gray_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'Block_proc' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/Block_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/Block_proc.v:49]
INFO: [Synth 8-256] done synthesizing module 'Block_proc' (2#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/Block_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'AXIvideo2Mat' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/AXIvideo2Mat.v:117]
INFO: [Synth 8-256] done synthesizing module 'AXIvideo2Mat' (3#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-638] synthesizing module 'CvtColor' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/CvtColor.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state9 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/CvtColor.v:88]
INFO: [Synth 8-638] synthesizing module 'my_rgb2gray_mul_mbkb' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/my_rgb2gray_mul_mbkb.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rgb2gray_mul_mbkb_DSP48_0' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/my_rgb2gray_mul_mbkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'my_rgb2gray_mul_mbkb_DSP48_0' (4#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/my_rgb2gray_mul_mbkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'my_rgb2gray_mul_mbkb' (5#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/my_rgb2gray_mul_mbkb.v:14]
INFO: [Synth 8-638] synthesizing module 'my_rgb2gray_mac_mcud' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/my_rgb2gray_mac_mcud.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rgb2gray_mac_mcud_DSP48_1' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/my_rgb2gray_mac_mcud.v:10]
INFO: [Synth 8-256] done synthesizing module 'my_rgb2gray_mac_mcud_DSP48_1' (6#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/my_rgb2gray_mac_mcud.v:10]
INFO: [Synth 8-256] done synthesizing module 'my_rgb2gray_mac_mcud' (7#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/my_rgb2gray_mac_mcud.v:34]
INFO: [Synth 8-638] synthesizing module 'my_rgb2gray_mac_mdEe' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/my_rgb2gray_mac_mdEe.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rgb2gray_mac_mdEe_DSP48_2' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/my_rgb2gray_mac_mdEe.v:10]
INFO: [Synth 8-256] done synthesizing module 'my_rgb2gray_mac_mdEe_DSP48_2' (8#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/my_rgb2gray_mac_mdEe.v:10]
INFO: [Synth 8-256] done synthesizing module 'my_rgb2gray_mac_mdEe' (9#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/my_rgb2gray_mac_mdEe.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/CvtColor.v:664]
INFO: [Synth 8-256] done synthesizing module 'CvtColor' (10#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/CvtColor.v:10]
INFO: [Synth 8-638] synthesizing module 'CvtColor_1' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/CvtColor_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/CvtColor_1.v:74]
INFO: [Synth 8-256] done synthesizing module 'CvtColor_1' (11#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/CvtColor_1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mat2AXIvideo' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/Mat2AXIvideo.v:77]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/Mat2AXIvideo.v:256]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/Mat2AXIvideo.v:282]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/Mat2AXIvideo.v:308]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/Mat2AXIvideo.v:370]
INFO: [Synth 8-256] done synthesizing module 'Mat2AXIvideo' (12#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d1_A' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/fifo_w12_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d1_A_shiftReg' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/fifo_w12_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d1_A_shiftReg' (13#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/fifo_w12_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d1_A' (14#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/fifo_w12_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/fifo_w8_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_shiftReg' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/fifo_w8_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_shiftReg' (15#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A' (16#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/fifo_w8_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColoeOg' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/start_for_CvtColoeOg.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColoeOg_shiftReg' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/start_for_CvtColoeOg.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColoeOg_shiftReg' (17#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/start_for_CvtColoeOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColoeOg' (18#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/start_for_CvtColoeOg.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColofYi' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/start_for_CvtColofYi.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColofYi_shiftReg' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/start_for_CvtColofYi.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColofYi_shiftReg' (19#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/start_for_CvtColofYi.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColofYi' (20#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/start_for_CvtColofYi.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_Mat2AXIg8j' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/start_for_Mat2AXIg8j.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_Mat2AXIg8j_shiftReg' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/start_for_Mat2AXIg8j.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Mat2AXIg8j_shiftReg' (21#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/start_for_Mat2AXIg8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_Mat2AXIg8j' (22#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/start_for_Mat2AXIg8j.v:45]
INFO: [Synth 8-256] done synthesizing module 'my_rgb2gray' (23#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/my_rgb2gray.v:12]
INFO: [Synth 8-256] done synthesizing module 'my_rgb2gray_0' (24#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/synth/my_rgb2gray_0.v:57]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_TDEST[0]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design my_rgb2gray_AXILiteS_s_axi has unconnected port WSTRB[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 405.457 ; gain = 159.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 405.457 ; gain = 159.191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/constraints/my_rgb2gray_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/constraints/my_rgb2gray_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.runs/my_rgb2gray_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.runs/my_rgb2gray_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 775.109 ; gain = 0.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 775.109 ; gain = 528.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 775.109 ; gain = 528.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.runs/my_rgb2gray_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 775.109 ; gain = 528.844
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'my_rgb2gray_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element t_V_2_reg_284_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/AXIvideo2Mat.v:535]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element j_i_reg_208_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/CvtColor.v:332]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_160_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_172_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element j_reg_149_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/CvtColor_1.v:183]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_200_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_212_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_last_V_fu_224_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_184_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/Mat2AXIvideo.v:490]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'my_rgb2gray_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 775.109 ; gain = 528.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 14    
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 2     
	               24 Bit    Registers := 8     
	               12 Bit    Registers := 12    
	               11 Bit    Registers := 12    
	                8 Bit    Registers := 22    
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 106   
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 14    
	   2 Input     12 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 120   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_rgb2gray_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Block_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 26    
Module CvtColor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module CvtColor_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 17    
Module fifo_w12_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_w12_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_CvtColoeOg_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_CvtColoeOg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_CvtColofYi_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_CvtColofYi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Mat2AXIg8j_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Mat2AXIg8j 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AXIvideo2Mat_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CvtColor_1_U0/exitcond_fu_172_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CvtColor_1_U0/exitcond1_fu_160_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mat2AXIvideo_U0/exitcond_fu_212_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mat2AXIvideo_U0/exitcond1_fu_200_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mat2AXIvideo_U0/axi_last_V_fu_224_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element CvtColor_U0/ap_reg_pp0_iter2_tmp_15_reg_377_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/CvtColor.v:347]
WARNING: [Synth 8-6014] Unused sequential element CvtColor_U0/ap_reg_pp0_iter3_tmp_15_reg_377_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/CvtColor.v:350]
WARNING: [Synth 8-6014] Unused sequential element CvtColor_U0/tmp_16_reg_382_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/CvtColor.v:398]
WARNING: [Synth 8-6014] Unused sequential element CvtColor_U0/ap_reg_pp0_iter2_tmp_16_reg_382_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/CvtColor.v:348]
WARNING: [Synth 8-6014] Unused sequential element CvtColor_U0/r_V_i_i_reg_387_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/CvtColor.v:204]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/CvtColor.v:204]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/CvtColor.v:204]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/my_rgb2gray_mac_mdEe.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/my_rgb2gray_mac_mdEe.v:26]
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0/t_V_2_reg_284_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/AXIvideo2Mat.v:535]
WARNING: [Synth 8-6014] Unused sequential element CvtColor_U0/j_i_reg_208_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/CvtColor.v:332]
WARNING: [Synth 8-6014] Unused sequential element CvtColor_1_U0/j_reg_149_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/CvtColor_1.v:183]
WARNING: [Synth 8-6014] Unused sequential element Mat2AXIvideo_U0/t_V_1_reg_184_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/ip/my_rgb2gray_0/hdl/verilog/Mat2AXIvideo.v:490]
DSP Report: Generating DSP CvtColor_U0/my_rgb2gray_mul_mbkb_U17/my_rgb2gray_mul_mbkb_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator CvtColor_U0/my_rgb2gray_mul_mbkb_U17/my_rgb2gray_mul_mbkb_DSP48_0_U/in00 is absorbed into DSP CvtColor_U0/my_rgb2gray_mul_mbkb_U17/my_rgb2gray_mul_mbkb_DSP48_0_U/in00.
DSP Report: Generating DSP CvtColor_U0/p_Val2_1_reg_392_reg, operation Mode is: (C'+(A:0x74bc6)*B'')'.
DSP Report: register B is absorbed into DSP CvtColor_U0/p_Val2_1_reg_392_reg.
DSP Report: register B is absorbed into DSP CvtColor_U0/p_Val2_1_reg_392_reg.
DSP Report: register CvtColor_U0/r_V_i_i_reg_387_reg is absorbed into DSP CvtColor_U0/p_Val2_1_reg_392_reg.
DSP Report: register CvtColor_U0/p_Val2_1_reg_392_reg is absorbed into DSP CvtColor_U0/p_Val2_1_reg_392_reg.
DSP Report: operator CvtColor_U0/my_rgb2gray_mac_mcud_U18/my_rgb2gray_mac_mcud_DSP48_1_U/p is absorbed into DSP CvtColor_U0/p_Val2_1_reg_392_reg.
DSP Report: operator CvtColor_U0/my_rgb2gray_mac_mcud_U18/my_rgb2gray_mac_mcud_DSP48_1_U/m is absorbed into DSP CvtColor_U0/p_Val2_1_reg_392_reg.
DSP Report: Generating DSP CvtColor_U0/my_rgb2gray_mac_mdEe_U19/my_rgb2gray_mac_mdEe_DSP48_2_U/p, operation Mode is: C+(A:0x259168)*B''.
DSP Report: register B is absorbed into DSP CvtColor_U0/my_rgb2gray_mac_mdEe_U19/my_rgb2gray_mac_mdEe_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP CvtColor_U0/my_rgb2gray_mac_mdEe_U19/my_rgb2gray_mac_mdEe_DSP48_2_U/p.
DSP Report: operator CvtColor_U0/my_rgb2gray_mac_mdEe_U19/my_rgb2gray_mac_mdEe_DSP48_2_U/p is absorbed into DSP CvtColor_U0/my_rgb2gray_mac_mdEe_U19/my_rgb2gray_mac_mdEe_DSP48_2_U/p.
DSP Report: operator CvtColor_U0/my_rgb2gray_mac_mdEe_U19/my_rgb2gray_mac_mdEe_DSP48_2_U/m is absorbed into DSP CvtColor_U0/my_rgb2gray_mac_mdEe_U19/my_rgb2gray_mac_mdEe_DSP48_2_U/p.
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[31]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[30]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[29]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[28]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[27]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[26]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[25]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[24]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[23]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[22]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[21]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[20]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[19]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[18]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[17]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[16]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[15]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[14]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[13]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[12]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[11]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[10]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[9]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[8]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[6]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[5]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[4]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[3]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WDATA[2]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WSTRB[3]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WSTRB[2]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port s_axi_AXILiteS_WSTRB[1]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port src_TKEEP[2]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port src_TKEEP[1]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port src_TKEEP[0]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port src_TSTRB[2]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port src_TSTRB[1]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port src_TSTRB[0]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port src_TID[0]
WARNING: [Synth 8-3331] design my_rgb2gray has unconnected port src_TDEST[0]
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][8]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][9]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][9]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][10]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][11]' (FDE) to 'inst/rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CvtColor_1_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CvtColor_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][8]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][9]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][9]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][10]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][11]' (FDE) to 'inst/rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Mat2AXIvideo_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[4]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[5]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[6]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[8]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[9]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[10]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[11]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[12]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[13]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[14]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[15]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[16]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[17]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[18]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[19]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[20]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[21]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[22]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[23]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[24]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[25]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[26]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[27]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[28]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[29]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[30]' (FDE) to 'inst/my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][8]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][9]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][9]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][10]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][11]' (FDE) to 'inst/rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\AXIvideo2Mat_U0/img_rows_V_read_reg_479_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2Mat_U0/img_rows_V_read_reg_479_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CvtColor_U0/p_src_rows_V_read_reg_349_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CvtColor_U0/p_src_rows_V_read_reg_349_reg[11] )
WARNING: [Synth 8-3332] Sequential element (my_rgb2gray_AXILiteS_s_axi_U/rdata_reg[31]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (Block_proc_U0/ap_done_reg_reg) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (Block_proc_U0/ap_CS_fsm_reg[0]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/ap_done_reg_reg) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/ap_done_reg_reg) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[28]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[27]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[26]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[25]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[24]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[23]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[22]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[21]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[20]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[19]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[18]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[17]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[16]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[15]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[14]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[13]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[12]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[11]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[10]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[9]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[8]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[7]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[6]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[5]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[4]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[3]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[2]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[1]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[0]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/ap_done_reg_reg) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (Mat2AXIvideo_U0/ap_done_reg_reg) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (start_for_CvtColoeOg_U/U_start_for_CvtColoeOg_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (start_for_CvtColoeOg_U/U_start_for_CvtColoeOg_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (start_for_CvtColofYi_U/U_start_for_CvtColofYi_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (start_for_CvtColofYi_U/U_start_for_CvtColofYi_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (start_for_Mat2AXIg8j_U/U_start_for_Mat2AXIg8j_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (start_for_Mat2AXIg8j_U/U_start_for_Mat2AXIg8j_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][7]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (rgb_img_src_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][3]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (rgb_img_src_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/img_rows_V_read_reg_479_reg[10]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/img_rows_V_read_reg_479_reg[11]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][7]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (rgb_img_src_cols_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][3]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (rgb_img_src_rows_V_c_1_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/p_src_rows_V_read_reg_349_reg[10]) is unused and will be removed from module my_rgb2gray.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/p_src_rows_V_read_reg_349_reg[11]) is unused and will be removed from module my_rgb2gray.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 775.109 ; gain = 528.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|my_rgb2gray_mul_mbkb_DSP48_0 | A*B                   | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_rgb2gray                  | (C'+(A:0x74bc6)*B'')' | 20     | 9      | 29     | -      | 29     | 0    | 2    | 1    | -    | -     | 0    | 1    | 
|my_rgb2gray                  | C+(A:0x259168)*B''    | 23     | 9      | 30     | -      | 30     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
+-----------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 833.898 ; gain = 587.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 836.500 ; gain = 590.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 859.738 ; gain = 613.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 859.738 ; gain = 613.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 859.738 ; gain = 613.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 859.738 ; gain = 613.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 859.738 ; gain = 613.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 859.738 ; gain = 613.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 859.738 ; gain = 613.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     5|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |LUT1      |    46|
|6     |LUT2      |    49|
|7     |LUT3      |   147|
|8     |LUT4      |   133|
|9     |LUT5      |   153|
|10    |LUT6      |   101|
|11    |FDRE      |   576|
|12    |FDSE      |    34|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+-----------------------------+------+
|      |Instance                               |Module                       |Cells |
+------+---------------------------------------+-----------------------------+------+
|1     |top                                    |                             |  1247|
|2     |  inst                                 |my_rgb2gray                  |  1247|
|3     |    AXIvideo2Mat_U0                    |AXIvideo2Mat                 |   432|
|4     |    CvtColor_1_U0                      |CvtColor_1                   |    89|
|5     |    CvtColor_U0                        |CvtColor                     |   187|
|6     |      my_rgb2gray_mac_mdEe_U19         |my_rgb2gray_mac_mdEe         |     4|
|7     |        my_rgb2gray_mac_mdEe_DSP48_2_U |my_rgb2gray_mac_mdEe_DSP48_2 |     4|
|8     |      my_rgb2gray_mul_mbkb_U17         |my_rgb2gray_mul_mbkb         |    23|
|9     |        my_rgb2gray_mul_mbkb_DSP48_0_U |my_rgb2gray_mul_mbkb_DSP48_0 |    23|
|10    |    Mat2AXIvideo_U0                    |Mat2AXIvideo                 |   224|
|11    |    gray_img_data_stream_U             |fifo_w8_d1_A                 |    32|
|12    |      U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_12     |    24|
|13    |    my_rgb2gray_AXILiteS_s_axi_U       |my_rgb2gray_AXILiteS_s_axi   |    58|
|14    |    rgb_img_dst_data_str_1_U           |fifo_w8_d1_A_0               |     8|
|15    |    rgb_img_dst_data_str_2_U           |fifo_w8_d1_A_1               |    48|
|16    |      U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_11     |    40|
|17    |    rgb_img_dst_data_str_U             |fifo_w8_d1_A_2               |     8|
|18    |    rgb_img_src_cols_V_c_1_U           |fifo_w12_d1_A                |     8|
|19    |    rgb_img_src_cols_V_c_U             |fifo_w12_d1_A_3              |     8|
|20    |    rgb_img_src_data_str_1_U           |fifo_w8_d1_A_4               |    32|
|21    |      U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_10     |    24|
|22    |    rgb_img_src_data_str_2_U           |fifo_w8_d1_A_5               |    32|
|23    |      U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_9      |    24|
|24    |    rgb_img_src_data_str_U             |fifo_w8_d1_A_6               |    32|
|25    |      U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg        |    24|
|26    |    rgb_img_src_rows_V_c_1_U           |fifo_w12_d1_A_7              |     8|
|27    |    rgb_img_src_rows_V_c_U             |fifo_w12_d1_A_8              |     9|
|28    |    start_for_CvtColoeOg_U             |start_for_CvtColoeOg         |    10|
|29    |    start_for_CvtColofYi_U             |start_for_CvtColofYi         |    10|
|30    |    start_for_Mat2AXIg8j_U             |start_for_Mat2AXIg8j         |    12|
+------+---------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 859.738 ; gain = 613.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 111 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 859.738 ; gain = 243.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 859.738 ; gain = 613.473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
218 Infos, 156 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 859.738 ; gain = 624.965
INFO: [Coretcl 2-1174] Renamed 29 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.runs/my_rgb2gray_0_synth_1/my_rgb2gray_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file my_rgb2gray_0_utilization_synth.rpt -pb my_rgb2gray_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 859.738 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 11:39:40 2023...
