module spi  //ADS1118
(  
	input clk, 
	output SIMO,   //slave input master output ï¼ˆmasterä¸ºFPGAï¼?
	output SCLK,   //æ—¶é’Ÿ
	input  SOMI,   //slave output master input 
	output reg CS, //ç‰‡é?‰ï¼ˆä½ç”µå¹³æœ‰æ•ˆï¼‰ 
	  
	output [15:0]rddat1 
);

reg [15:0]cnt;
reg start=0; //å¼?å§‹ä¿¡å?
wire done;   //ç»“æŸä¿¡å·
reg clk_1M;
//wire [15:0] rddat;
//clkdiv div1(clk,clk_1M); //clkåˆ†é¢‘å™¨æ¨¡å?
//AD a1(clk_1M,1,start,16'hC2EB,cs,rddat1,done,SIMO,SCLK,SOMI); //è°ƒç”¨ADæ¨¡å—ï¼?16'hC2EBä¸ºADS1118æ§åˆ¶å¯„å­˜å™¨å¯„å­˜å™¨çš„å?¼ï¼Œ1100001011101011
AD AD_inst //è°ƒç”¨ADæ¨¡å—ï¼?16'hC2EBä¸ºADS1118æ§åˆ¶å¯„å­˜å™¨å¯„å­˜å™¨çš„å?¼ï¼Œ1100001011101011
(
	.clk(clk_1M) ,	// input  clk_sig
	.rst_n(1) ,	// input  rst_n_sig
	.go(start) ,	// input  go_sig
	.wrdat(16'hC2EB) ,	// input [15:0] wrdat_sig
	.rddat(rddat1) ,	// output [15:0] rddat_sig
	.ok(done) ,	// output  ok_sig
	.mosi(SIMO) ,	// output  mosi_sig
	.sclk(SCLK) ,	// output  sclk_sig
	.miso(SOMI) 	// input  miso_sig
);

always@(posedge clk_1M)
begin
	if(cnt<=50)
		begin
			cnt<=cnt+1;
			CS<=1'b1;
		end
	else if(cnt>50&&cnt<70) 
	//å¼?å§‹äº¤æ¢æ•°æ?
		begin
			CS<=1'b0; //ç‰‡é?‰ç½®ä½?
			start<=1; //å¼?å§‹ä¿¡å·æœ‰æ•?
			cnt<=cnt+1;
		end
	else if(cnt>=70)
		begin
			cnt<=0;
			start<=0;
		end
end


		
reg [23:0]cnt_1M;
always @(posedge clk)
	if(cnt_1M<24'd49)
		cnt_1M<=cnt_1M+1'b1;
	else begin
		cnt_1M<=1'b0;
		clk_1M<=~clk_1M;
	end		
    
	
//end
endmodule