# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../read_file_vhdl.srcs/sources_1/new/read_file_VHDL.v" \

# Do not sort compile order
nosort
