{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700866134348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700866134348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 16:48:54 2023 " "Processing started: Fri Nov 24 16:48:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700866134348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866134348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866134348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700866134435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700866134435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ArchALU " "Found design unit 1: ALU-ArchALU" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140224 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LeftShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LeftShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShifter-ArchLeftShifter " "Found design unit 1: LeftShifter-ArchLeftShifter" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140225 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShifter " "Found entity 1: LeftShifter" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ArithmeticShiftRight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ArithmeticShiftRight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticShiftRight-ArchArithmeticShiftRight " "Found design unit 1: ArithmeticShiftRight-ArchArithmeticShiftRight" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140225 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticShiftRight " "Found entity 1: ArithmeticShiftRight" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Complement2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Complement2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complement2-ArchComplement2 " "Found design unit 1: Complement2-ArchComplement2" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140226 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complement2 " "Found entity 1: Complement2" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BinaryToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BinaryToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCD-Behavioral " "Found design unit 1: BinaryToBCD-Behavioral" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140226 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-ArchShifterDisplay " "Found design unit 1: Display-ArchShifterDisplay" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140226 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecoderBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderBCD-ArchDecoder " "Found design unit 1: DecoderBCD-ArchDecoder" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140227 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderBCD " "Found entity 1: DecoderBCD" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FullAdder3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder3-ArchFullAdder " "Found design unit 1: FullAdder3-ArchFullAdder" {  } { { "FullAdder3.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FullAdder3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140227 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder3 " "Found entity 1: FullAdder3" {  } { { "FullAdder3.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FullAdder3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-ArchMultiplier " "Found design unit 1: Multiplier-ArchMultiplier" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140227 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FetchCycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FetchCycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FetchCycle-ArchFetchCycle " "Found design unit 1: FetchCycle-ArchFetchCycle" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140227 ""} { "Info" "ISGN_ENTITY_NAME" "1 FetchCycle " "Found entity 1: FetchCycle" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-ArchROM " "Found design unit 1: ROM-ArchROM" {  } { { "ROM.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ROM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140228 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparison.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Comparison.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparison-ArchComparison " "Found design unit 1: Comparison-ArchComparison" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Comparison.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140228 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparison " "Found entity 1: Comparison" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Comparison.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140228 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700866140299 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dp ALU.vhd(19) " "VHDL Signal Declaration warning at ALU.vhd(19): used implicit default value for signal \"dp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700866140300 "|ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B ALU.vhd(24) " "VHDL Signal Declaration warning at ALU.vhd(24): used explicit default value for signal \"B\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700866140300 "|ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "A ALU.vhd(25) " "VHDL Signal Declaration warning at ALU.vhd(25): used explicit default value for signal \"A\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700866140300 "|ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cons ALU.vhd(32) " "VHDL Signal Declaration warning at ALU.vhd(32): used explicit default value for signal \"cons\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700866140300 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftShifterOutput ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): signal \"leftShifterOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asrShifterOutput ALU.vhd(128) " "VHDL Process Statement warning at ALU.vhd(128): signal \"asrShifterOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(128) " "VHDL Process Statement warning at ALU.vhd(128): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(128) " "VHDL Process Statement warning at ALU.vhd(128): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(130) " "VHDL Process Statement warning at ALU.vhd(130): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(130) " "VHDL Process Statement warning at ALU.vhd(130): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(130) " "VHDL Process Statement warning at ALU.vhd(130): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "complementOutput ALU.vhd(131) " "VHDL Process Statement warning at ALU.vhd(131): signal \"complementOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(131) " "VHDL Process Statement warning at ALU.vhd(131): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(131) " "VHDL Process Statement warning at ALU.vhd(131): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(132) " "VHDL Process Statement warning at ALU.vhd(132): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(132) " "VHDL Process Statement warning at ALU.vhd(132): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(132) " "VHDL Process Statement warning at ALU.vhd(132): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(132) " "VHDL Process Statement warning at ALU.vhd(132): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(133) " "VHDL Process Statement warning at ALU.vhd(133): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(133) " "VHDL Process Statement warning at ALU.vhd(133): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(133) " "VHDL Process Statement warning at ALU.vhd(133): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(133) " "VHDL Process Statement warning at ALU.vhd(133): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "partialSumABLSB ALU.vhd(138) " "VHDL Process Statement warning at ALU.vhd(138): signal \"partialSumABLSB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(139) " "VHDL Process Statement warning at ALU.vhd(139): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(140) " "VHDL Process Statement warning at ALU.vhd(140): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "partialSubABLSB ALU.vhd(146) " "VHDL Process Statement warning at ALU.vhd(146): signal \"partialSubABLSB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140305 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(147) " "VHDL Process Statement warning at ALU.vhd(147): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(148) " "VHDL Process Statement warning at ALU.vhd(148): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "productResult ALU.vhd(154) " "VHDL Process Statement warning at ALU.vhd(154): signal \"productResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(155) " "VHDL Process Statement warning at ALU.vhd(155): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(156) " "VHDL Process Statement warning at ALU.vhd(156): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchResult ALU.vhd(164) " "VHDL Process Statement warning at ALU.vhd(164): signal \"fetchResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(165) " "VHDL Process Statement warning at ALU.vhd(165): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(166) " "VHDL Process Statement warning at ALU.vhd(166): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchResult ALU.vhd(172) " "VHDL Process Statement warning at ALU.vhd(172): signal \"fetchResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(173) " "VHDL Process Statement warning at ALU.vhd(173): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(174) " "VHDL Process Statement warning at ALU.vhd(174): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchResult ALU.vhd(180) " "VHDL Process Statement warning at ALU.vhd(180): signal \"fetchResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(181) " "VHDL Process Statement warning at ALU.vhd(181): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(182) " "VHDL Process Statement warning at ALU.vhd(182): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchResult ALU.vhd(188) " "VHDL Process Statement warning at ALU.vhd(188): signal \"fetchResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(189) " "VHDL Process Statement warning at ALU.vhd(189): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(190) " "VHDL Process Statement warning at ALU.vhd(190): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(199) " "VHDL Process Statement warning at ALU.vhd(199): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "equal ALU.vhd(201) " "VHDL Process Statement warning at ALU.vhd(201): signal \"equal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "higherInput ALU.vhd(203) " "VHDL Process Statement warning at ALU.vhd(203): signal \"higherInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lowerInput ALU.vhd(205) " "VHDL Process Statement warning at ALU.vhd(205): signal \"lowerInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(207) " "VHDL Process Statement warning at ALU.vhd(207): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(218) " "VHDL Process Statement warning at ALU.vhd(218): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(219) " "VHDL Process Statement warning at ALU.vhd(219): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140306 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "arithResult ALU.vhd(118) " "VHDL Process Statement warning at ALU.vhd(118): inferring latch(es) for signal or variable \"arithResult\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700866140307 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flags ALU.vhd(118) " "VHDL Process Statement warning at ALU.vhd(118): inferring latch(es) for signal or variable \"flags\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700866140307 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags\[0\] ALU.vhd(118) " "Inferred latch for \"flags\[0\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140309 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags\[1\] ALU.vhd(118) " "Inferred latch for \"flags\[1\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140309 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags\[2\] ALU.vhd(118) " "Inferred latch for \"flags\[2\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140309 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags\[3\] ALU.vhd(118) " "Inferred latch for \"flags\[3\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140309 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[0\] ALU.vhd(118) " "Inferred latch for \"arithResult\[0\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140309 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[1\] ALU.vhd(118) " "Inferred latch for \"arithResult\[1\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140309 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[2\] ALU.vhd(118) " "Inferred latch for \"arithResult\[2\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140309 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[3\] ALU.vhd(118) " "Inferred latch for \"arithResult\[3\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140309 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[4\] ALU.vhd(118) " "Inferred latch for \"arithResult\[4\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140309 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[5\] ALU.vhd(118) " "Inferred latch for \"arithResult\[5\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140309 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[6\] ALU.vhd(118) " "Inferred latch for \"arithResult\[6\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140309 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[7\] ALU.vhd(118) " "Inferred latch for \"arithResult\[7\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140310 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[8\] ALU.vhd(118) " "Inferred latch for \"arithResult\[8\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140310 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[9\] ALU.vhd(118) " "Inferred latch for \"arithResult\[9\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140310 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[10\] ALU.vhd(118) " "Inferred latch for \"arithResult\[10\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140310 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[11\] ALU.vhd(118) " "Inferred latch for \"arithResult\[11\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140310 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[12\] ALU.vhd(118) " "Inferred latch for \"arithResult\[12\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140310 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[13\] ALU.vhd(118) " "Inferred latch for \"arithResult\[13\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140310 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[14\] ALU.vhd(118) " "Inferred latch for \"arithResult\[14\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140310 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[15\] ALU.vhd(118) " "Inferred latch for \"arithResult\[15\]\" at ALU.vhd(118)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140310 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShifter LeftShifter:LfShift " "Elaborating entity \"LeftShifter\" for hierarchy \"LeftShifter:LfShift\"" {  } { { "ALU.vhd" "LfShift" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700866140322 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A LeftShifter.vhd(19) " "VHDL Process Statement warning at LeftShifter.vhd(19): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140324 "|ALU|LeftShifter:LfShift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticShiftRight ArithmeticShiftRight:ASRShift " "Elaborating entity \"ArithmeticShiftRight\" for hierarchy \"ArithmeticShiftRight:ASRShift\"" {  } { { "ALU.vhd" "ASRShift" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700866140325 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ArithmeticShiftRight.vhd(20) " "VHDL Process Statement warning at ArithmeticShiftRight.vhd(20): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140326 "|ALU|ArithmeticShiftRight:ASRShift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complement2 Complement2:Comp2 " "Elaborating entity \"Complement2\" for hierarchy \"Complement2:Comp2\"" {  } { { "ALU.vhd" "Comp2" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700866140327 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "notA Complement2.vhd(11) " "VHDL Signal Declaration warning at Complement2.vhd(11): used explicit default value for signal \"notA\" because signal was never assigned a value" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 11 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700866140327 "|ALU|Complement2:Comp2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B Complement2.vhd(12) " "VHDL Signal Declaration warning at Complement2.vhd(12): used explicit default value for signal \"B\" because signal was never assigned a value" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700866140327 "|ALU|Complement2:Comp2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder3 Complement2:Comp2\|FullAdder3:\\adder1:0:FullAdder1 " "Elaborating entity \"FullAdder3\" for hierarchy \"Complement2:Comp2\|FullAdder3:\\adder1:0:FullAdder1\"" {  } { { "Complement2.vhd" "\\adder1:0:FullAdder1" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700866140328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Multiplier:Mult " "Elaborating entity \"Multiplier\" for hierarchy \"Multiplier:Mult\"" {  } { { "ALU.vhd" "Mult" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700866140331 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BProdAMSB Multiplier.vhd(21) " "Verilog HDL or VHDL warning at Multiplier.vhd(21): object \"BProdAMSB\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700866140331 "|ALU|Multiplier:Mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BProdAlsb Multiplier.vhd(21) " "Verilog HDL or VHDL warning at Multiplier.vhd(21): object \"BProdAlsb\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700866140331 "|ALU|Multiplier:Mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "product Multiplier.vhd(25) " "Verilog HDL or VHDL warning at Multiplier.vhd(25): object \"product\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700866140332 "|ALU|Multiplier:Mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchCycle FetchCycle:Fetch " "Elaborating entity \"FetchCycle\" for hierarchy \"FetchCycle:Fetch\"" {  } { { "ALU.vhd" "Fetch" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700866140334 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memValue1 FetchCycle.vhd(29) " "VHDL Process Statement warning at FetchCycle.vhd(29): signal \"memValue1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140335 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memValue2 FetchCycle.vhd(30) " "VHDL Process Statement warning at FetchCycle.vhd(30): signal \"memValue2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140335 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memValue3 FetchCycle.vhd(31) " "VHDL Process Statement warning at FetchCycle.vhd(31): signal \"memValue3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140335 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memValue4 FetchCycle.vhd(32) " "VHDL Process Statement warning at FetchCycle.vhd(32): signal \"memValue4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140335 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X1 FetchCycle.vhd(34) " "VHDL Process Statement warning at FetchCycle.vhd(34): signal \"X1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140335 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y1 FetchCycle.vhd(35) " "VHDL Process Statement warning at FetchCycle.vhd(35): signal \"Y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140336 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z1 FetchCycle.vhd(36) " "VHDL Process Statement warning at FetchCycle.vhd(36): signal \"Z1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140336 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W1 FetchCycle.vhd(37) " "VHDL Process Statement warning at FetchCycle.vhd(37): signal \"W1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140336 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x FetchCycle.vhd(41) " "VHDL Process Statement warning at FetchCycle.vhd(41): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140336 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y FetchCycle.vhd(41) " "VHDL Process Statement warning at FetchCycle.vhd(41): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140336 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w FetchCycle.vhd(41) " "VHDL Process Statement warning at FetchCycle.vhd(41): signal \"w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140336 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x FetchCycle.vhd(44) " "VHDL Process Statement warning at FetchCycle.vhd(44): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140336 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z FetchCycle.vhd(44) " "VHDL Process Statement warning at FetchCycle.vhd(44): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140336 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x FetchCycle.vhd(47) " "VHDL Process Statement warning at FetchCycle.vhd(47): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140336 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z FetchCycle.vhd(47) " "VHDL Process Statement warning at FetchCycle.vhd(47): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140336 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w FetchCycle.vhd(47) " "VHDL Process Statement warning at FetchCycle.vhd(47): signal \"w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140336 "|ALU|FetchCycle:Fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM FetchCycle:Fetch\|ROM:Op1Value " "Elaborating entity \"ROM\" for hierarchy \"FetchCycle:Fetch\|ROM:Op1Value\"" {  } { { "FetchCycle.vhd" "Op1Value" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700866140336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:PrintMessage " "Elaborating entity \"Display\" for hierarchy \"Display:PrintMessage\"" {  } { { "ALU.vhd" "PrintMessage" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700866140339 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "NoneMessage Display.vhd(14) " "VHDL Signal Declaration warning at Display.vhd(14): used explicit default value for signal \"NoneMessage\" because signal was never assigned a value" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700866140344 "|ALU|Display:PrintArithResult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux Display.vhd(34) " "Verilog HDL or VHDL warning at Display.vhd(34): object \"aux\" assigned a value but never read" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700866140344 "|ALU|Display:PrintArithResult"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputMessage Display.vhd(37) " "VHDL Process Statement warning at Display.vhd(37): signal \"inputMessage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140344 "|ALU|Display:PrintArithResult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparison Comparison:\\compare:0:Compare " "Elaborating entity \"Comparison\" for hierarchy \"Comparison:\\compare:0:Compare\"" {  } { { "ALU.vhd" "\\compare:0:Compare" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700866140345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD BinaryToBCD:BCD " "Elaborating entity \"BinaryToBCD\" for hierarchy \"BinaryToBCD:BCD\"" {  } { { "ALU.vhd" "BCD" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700866140352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderBCD DecoderBCD:Decoder " "Elaborating entity \"DecoderBCD\" for hierarchy \"DecoderBCD:Decoder\"" {  } { { "ALU.vhd" "Decoder" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700866140354 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter DecoderBCD.vhd(11) " "Verilog HDL or VHDL warning at DecoderBCD.vhd(11): object \"counter\" assigned a value but never read" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700866140356 "|ALU|DecoderBCD:Decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decodedMessage DecoderBCD.vhd(39) " "VHDL Process Statement warning at DecoderBCD.vhd(39): signal \"decodedMessage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700866140356 "|ALU|DecoderBCD:Decoder"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Div1\"" {  } { { "BinaryToBCD.vhd" "Div1" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700866140905 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Mod0\"" {  } { { "BinaryToBCD.vhd" "Mod0" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700866140905 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Div0\"" {  } { { "BinaryToBCD.vhd" "Div0" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700866140905 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Div2\"" {  } { { "BinaryToBCD.vhd" "Div2" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700866140905 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Mod1\"" {  } { { "BinaryToBCD.vhd" "Mod1" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700866140905 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Mod2\"" {  } { { "BinaryToBCD.vhd" "Mod2" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700866140905 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1700866140905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Div1\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700866140932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Div1 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866140932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866140932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866140932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866140932 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700866140932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_5jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866140995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866140995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866141018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866141018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Mod0\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700866141023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Mod0 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866141023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866141023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866141023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866141023 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700866141023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_ocm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866141049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866141049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866141053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866141053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866141064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866141064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Div0\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700866141074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Div0 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866141074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866141074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866141074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866141074 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700866141074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_fkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866141095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866141095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866141098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866141098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866141107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866141107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Div2\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700866141115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Div2 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866141115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866141115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866141115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866141115 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700866141115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866141136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866141136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866141141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866141141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700866141150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866141150 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "arithResult\[5\] arithResult\[10\] " "Duplicate LATCH primitive \"arithResult\[5\]\" merged with LATCH primitive \"arithResult\[10\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866141389 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "arithResult\[7\] arithResult\[10\] " "Duplicate LATCH primitive \"arithResult\[7\]\" merged with LATCH primitive \"arithResult\[10\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866141389 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "arithResult\[15\] arithResult\[9\] " "Duplicate LATCH primitive \"arithResult\[15\]\" merged with LATCH primitive \"arithResult\[9\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866141389 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "arithResult\[11\] arithResult\[9\] " "Duplicate LATCH primitive \"arithResult\[11\]\" merged with LATCH primitive \"arithResult\[9\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866141389 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "arithResult\[12\] arithResult\[9\] " "Duplicate LATCH primitive \"arithResult\[12\]\" merged with LATCH primitive \"arithResult\[9\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866141389 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "arithResult\[13\] arithResult\[9\] " "Duplicate LATCH primitive \"arithResult\[13\]\" merged with LATCH primitive \"arithResult\[9\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866141389 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "arithResult\[14\] arithResult\[9\] " "Duplicate LATCH primitive \"arithResult\[14\]\" merged with LATCH primitive \"arithResult\[9\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700866141389 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1700866141389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[0\] " "Latch arithResult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700866141389 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700866141389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[1\] " "Latch arithResult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[3\] " "Ports D and ENA on the latch are fed by the same signal selector\[3\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700866141389 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700866141389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[2\] " "Latch arithResult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700866141389 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700866141389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[3\] " "Latch arithResult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700866141389 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700866141389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[10\] " "Latch arithResult\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[3\] " "Ports D and ENA on the latch are fed by the same signal selector\[3\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700866141389 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700866141389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[8\] " "Latch arithResult\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700866141389 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700866141389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[9\] " "Latch arithResult\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[3\] " "Ports D and ENA on the latch are fed by the same signal selector\[3\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700866141389 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700866141389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[4\] " "Latch arithResult\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[3\] " "Ports D and ENA on the latch are fed by the same signal selector\[3\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700866141389 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700866141389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[6\] " "Latch arithResult\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[3\] " "Ports D and ENA on the latch are fed by the same signal selector\[3\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700866141389 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700866141389 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } } { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } } { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1700866141394 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1700866141394 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[14\] Display:PrintArithResult\|message\[14\]~_emulated Display:PrintArithResult\|message\[14\]~1 " "Register \"Display:PrintArithResult\|message\[14\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[14\]~_emulated\" and latch \"Display:PrintArithResult\|message\[14\]~1\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[0\] Display:PrintArithResult\|message\[0\]~_emulated Display:PrintArithResult\|message\[0\]~5 " "Register \"Display:PrintArithResult\|message\[0\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[0\]~_emulated\" and latch \"Display:PrintArithResult\|message\[0\]~5\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[21\] Display:PrintArithResult\|message\[21\]~_emulated Display:PrintArithResult\|message\[21\]~9 " "Register \"Display:PrintArithResult\|message\[21\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[21\]~_emulated\" and latch \"Display:PrintArithResult\|message\[21\]~9\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[7\] Display:PrintArithResult\|message\[7\]~_emulated Display:PrintArithResult\|message\[7\]~13 " "Register \"Display:PrintArithResult\|message\[7\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[7\]~_emulated\" and latch \"Display:PrintArithResult\|message\[7\]~13\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[14\] Display:PrintMessage\|message\[14\]~_emulated Display:PrintArithResult\|message\[14\]~1 " "Register \"Display:PrintMessage\|message\[14\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[14\]~_emulated\" and latch \"Display:PrintArithResult\|message\[14\]~1\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[0\] Display:PrintMessage\|message\[0\]~_emulated Display:PrintArithResult\|message\[0\]~5 " "Register \"Display:PrintMessage\|message\[0\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[0\]~_emulated\" and latch \"Display:PrintArithResult\|message\[0\]~5\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[21\] Display:PrintMessage\|message\[21\]~_emulated Display:PrintArithResult\|message\[21\]~9 " "Register \"Display:PrintMessage\|message\[21\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[21\]~_emulated\" and latch \"Display:PrintArithResult\|message\[21\]~9\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[7\] Display:PrintMessage\|message\[7\]~_emulated Display:PrintArithResult\|message\[7\]~13 " "Register \"Display:PrintMessage\|message\[7\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[7\]~_emulated\" and latch \"Display:PrintArithResult\|message\[7\]~13\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[1\] Display:PrintArithResult\|message\[1\]~_emulated Display:PrintArithResult\|message\[1\]~17 " "Register \"Display:PrintArithResult\|message\[1\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[1\]~_emulated\" and latch \"Display:PrintArithResult\|message\[1\]~17\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[15\] Display:PrintArithResult\|message\[15\]~_emulated Display:PrintArithResult\|message\[15\]~21 " "Register \"Display:PrintArithResult\|message\[15\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[15\]~_emulated\" and latch \"Display:PrintArithResult\|message\[15\]~21\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[22\] Display:PrintArithResult\|message\[22\]~_emulated Display:PrintArithResult\|message\[22\]~25 " "Register \"Display:PrintArithResult\|message\[22\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[22\]~_emulated\" and latch \"Display:PrintArithResult\|message\[22\]~25\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[8\] Display:PrintArithResult\|message\[8\]~_emulated Display:PrintArithResult\|message\[8\]~29 " "Register \"Display:PrintArithResult\|message\[8\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[8\]~_emulated\" and latch \"Display:PrintArithResult\|message\[8\]~29\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[1\] Display:PrintMessage\|message\[1\]~_emulated Display:PrintArithResult\|message\[1\]~17 " "Register \"Display:PrintMessage\|message\[1\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[1\]~_emulated\" and latch \"Display:PrintArithResult\|message\[1\]~17\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[15\] Display:PrintMessage\|message\[15\]~_emulated Display:PrintArithResult\|message\[15\]~21 " "Register \"Display:PrintMessage\|message\[15\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[15\]~_emulated\" and latch \"Display:PrintArithResult\|message\[15\]~21\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[22\] Display:PrintMessage\|message\[22\]~_emulated Display:PrintArithResult\|message\[22\]~25 " "Register \"Display:PrintMessage\|message\[22\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[22\]~_emulated\" and latch \"Display:PrintArithResult\|message\[22\]~25\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[8\] Display:PrintMessage\|message\[8\]~_emulated Display:PrintArithResult\|message\[8\]~29 " "Register \"Display:PrintMessage\|message\[8\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[8\]~_emulated\" and latch \"Display:PrintArithResult\|message\[8\]~29\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[16\] Display:PrintArithResult\|message\[16\]~_emulated Display:PrintArithResult\|message\[16\]~33 " "Register \"Display:PrintArithResult\|message\[16\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[16\]~_emulated\" and latch \"Display:PrintArithResult\|message\[16\]~33\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[2\] Display:PrintArithResult\|message\[2\]~_emulated Display:PrintArithResult\|message\[2\]~37 " "Register \"Display:PrintArithResult\|message\[2\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[2\]~_emulated\" and latch \"Display:PrintArithResult\|message\[2\]~37\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[23\] Display:PrintArithResult\|message\[23\]~_emulated Display:PrintArithResult\|message\[23\]~41 " "Register \"Display:PrintArithResult\|message\[23\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[23\]~_emulated\" and latch \"Display:PrintArithResult\|message\[23\]~41\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[9\] Display:PrintArithResult\|message\[9\]~_emulated Display:PrintArithResult\|message\[9\]~45 " "Register \"Display:PrintArithResult\|message\[9\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[9\]~_emulated\" and latch \"Display:PrintArithResult\|message\[9\]~45\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[16\] Display:PrintMessage\|message\[16\]~_emulated Display:PrintArithResult\|message\[16\]~33 " "Register \"Display:PrintMessage\|message\[16\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[16\]~_emulated\" and latch \"Display:PrintArithResult\|message\[16\]~33\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[2\] Display:PrintMessage\|message\[2\]~_emulated Display:PrintArithResult\|message\[2\]~37 " "Register \"Display:PrintMessage\|message\[2\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[2\]~_emulated\" and latch \"Display:PrintArithResult\|message\[2\]~37\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[23\] Display:PrintMessage\|message\[23\]~_emulated Display:PrintArithResult\|message\[23\]~41 " "Register \"Display:PrintMessage\|message\[23\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[23\]~_emulated\" and latch \"Display:PrintArithResult\|message\[23\]~41\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[9\] Display:PrintMessage\|message\[9\]~_emulated Display:PrintArithResult\|message\[9\]~45 " "Register \"Display:PrintMessage\|message\[9\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[9\]~_emulated\" and latch \"Display:PrintArithResult\|message\[9\]~45\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[3\] Display:PrintArithResult\|message\[3\]~_emulated Display:PrintArithResult\|message\[3\]~49 " "Register \"Display:PrintArithResult\|message\[3\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[3\]~_emulated\" and latch \"Display:PrintArithResult\|message\[3\]~49\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[17\] Display:PrintArithResult\|message\[17\]~_emulated Display:PrintArithResult\|message\[17\]~53 " "Register \"Display:PrintArithResult\|message\[17\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[17\]~_emulated\" and latch \"Display:PrintArithResult\|message\[17\]~53\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[24\] Display:PrintArithResult\|message\[24\]~_emulated Display:PrintArithResult\|message\[24\]~57 " "Register \"Display:PrintArithResult\|message\[24\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[24\]~_emulated\" and latch \"Display:PrintArithResult\|message\[24\]~57\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[10\] Display:PrintArithResult\|message\[10\]~_emulated Display:PrintArithResult\|message\[10\]~61 " "Register \"Display:PrintArithResult\|message\[10\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[10\]~_emulated\" and latch \"Display:PrintArithResult\|message\[10\]~61\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[3\] Display:PrintMessage\|message\[3\]~_emulated Display:PrintArithResult\|message\[3\]~49 " "Register \"Display:PrintMessage\|message\[3\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[3\]~_emulated\" and latch \"Display:PrintArithResult\|message\[3\]~49\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[17\] Display:PrintMessage\|message\[17\]~_emulated Display:PrintArithResult\|message\[17\]~53 " "Register \"Display:PrintMessage\|message\[17\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[17\]~_emulated\" and latch \"Display:PrintArithResult\|message\[17\]~53\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[24\] Display:PrintMessage\|message\[24\]~_emulated Display:PrintArithResult\|message\[24\]~57 " "Register \"Display:PrintMessage\|message\[24\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[24\]~_emulated\" and latch \"Display:PrintArithResult\|message\[24\]~57\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[10\] Display:PrintMessage\|message\[10\]~_emulated Display:PrintArithResult\|message\[10\]~61 " "Register \"Display:PrintMessage\|message\[10\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[10\]~_emulated\" and latch \"Display:PrintArithResult\|message\[10\]~61\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[18\] Display:PrintArithResult\|message\[18\]~_emulated Display:PrintArithResult\|message\[18\]~65 " "Register \"Display:PrintArithResult\|message\[18\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[18\]~_emulated\" and latch \"Display:PrintArithResult\|message\[18\]~65\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[4\] Display:PrintArithResult\|message\[4\]~_emulated Display:PrintArithResult\|message\[4\]~69 " "Register \"Display:PrintArithResult\|message\[4\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[4\]~_emulated\" and latch \"Display:PrintArithResult\|message\[4\]~69\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[25\] Display:PrintArithResult\|message\[25\]~_emulated Display:PrintArithResult\|message\[25\]~73 " "Register \"Display:PrintArithResult\|message\[25\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[25\]~_emulated\" and latch \"Display:PrintArithResult\|message\[25\]~73\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[11\] Display:PrintArithResult\|message\[11\]~_emulated Display:PrintArithResult\|message\[11\]~77 " "Register \"Display:PrintArithResult\|message\[11\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[11\]~_emulated\" and latch \"Display:PrintArithResult\|message\[11\]~77\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[18\] Display:PrintMessage\|message\[18\]~_emulated Display:PrintArithResult\|message\[18\]~65 " "Register \"Display:PrintMessage\|message\[18\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[18\]~_emulated\" and latch \"Display:PrintArithResult\|message\[18\]~65\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[4\] Display:PrintMessage\|message\[4\]~_emulated Display:PrintArithResult\|message\[4\]~69 " "Register \"Display:PrintMessage\|message\[4\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[4\]~_emulated\" and latch \"Display:PrintArithResult\|message\[4\]~69\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[25\] Display:PrintMessage\|message\[25\]~_emulated Display:PrintArithResult\|message\[25\]~73 " "Register \"Display:PrintMessage\|message\[25\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[25\]~_emulated\" and latch \"Display:PrintArithResult\|message\[25\]~73\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[11\] Display:PrintMessage\|message\[11\]~_emulated Display:PrintArithResult\|message\[11\]~77 " "Register \"Display:PrintMessage\|message\[11\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[11\]~_emulated\" and latch \"Display:PrintArithResult\|message\[11\]~77\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[5\] Display:PrintArithResult\|message\[5\]~_emulated Display:PrintArithResult\|message\[5\]~81 " "Register \"Display:PrintArithResult\|message\[5\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[5\]~_emulated\" and latch \"Display:PrintArithResult\|message\[5\]~81\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[19\] Display:PrintArithResult\|message\[19\]~_emulated Display:PrintArithResult\|message\[14\]~1 " "Register \"Display:PrintArithResult\|message\[19\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[19\]~_emulated\" and latch \"Display:PrintArithResult\|message\[14\]~1\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[26\] Display:PrintArithResult\|message\[26\]~_emulated Display:PrintArithResult\|message\[26\]~87 " "Register \"Display:PrintArithResult\|message\[26\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[26\]~_emulated\" and latch \"Display:PrintArithResult\|message\[26\]~87\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[12\] Display:PrintArithResult\|message\[12\]~_emulated Display:PrintArithResult\|message\[12\]~91 " "Register \"Display:PrintArithResult\|message\[12\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[12\]~_emulated\" and latch \"Display:PrintArithResult\|message\[12\]~91\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[5\] Display:PrintMessage\|message\[5\]~_emulated Display:PrintArithResult\|message\[5\]~81 " "Register \"Display:PrintMessage\|message\[5\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[5\]~_emulated\" and latch \"Display:PrintArithResult\|message\[5\]~81\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[26\] Display:PrintMessage\|message\[26\]~_emulated Display:PrintArithResult\|message\[26\]~87 " "Register \"Display:PrintMessage\|message\[26\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[26\]~_emulated\" and latch \"Display:PrintArithResult\|message\[26\]~87\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[12\] Display:PrintMessage\|message\[12\]~_emulated Display:PrintArithResult\|message\[12\]~91 " "Register \"Display:PrintMessage\|message\[12\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[12\]~_emulated\" and latch \"Display:PrintArithResult\|message\[12\]~91\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[20\] Display:PrintArithResult\|message\[20\]~_emulated Display:PrintArithResult\|message\[20\]~95 " "Register \"Display:PrintArithResult\|message\[20\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[20\]~_emulated\" and latch \"Display:PrintArithResult\|message\[20\]~95\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[6\] Display:PrintArithResult\|message\[6\]~_emulated Display:PrintArithResult\|message\[6\]~99 " "Register \"Display:PrintArithResult\|message\[6\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[6\]~_emulated\" and latch \"Display:PrintArithResult\|message\[6\]~99\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[27\] Display:PrintArithResult\|message\[27\]~_emulated Display:PrintArithResult\|message\[27\]~103 " "Register \"Display:PrintArithResult\|message\[27\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[27\]~_emulated\" and latch \"Display:PrintArithResult\|message\[27\]~103\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[13\] Display:PrintArithResult\|message\[13\]~_emulated Display:PrintArithResult\|message\[13\]~107 " "Register \"Display:PrintArithResult\|message\[13\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[13\]~_emulated\" and latch \"Display:PrintArithResult\|message\[13\]~107\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintArithResult|message[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[20\] Display:PrintMessage\|message\[20\]~_emulated Display:PrintArithResult\|message\[20\]~95 " "Register \"Display:PrintMessage\|message\[20\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[20\]~_emulated\" and latch \"Display:PrintArithResult\|message\[20\]~95\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[6\] Display:PrintMessage\|message\[6\]~_emulated Display:PrintArithResult\|message\[6\]~99 " "Register \"Display:PrintMessage\|message\[6\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[6\]~_emulated\" and latch \"Display:PrintArithResult\|message\[6\]~99\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[27\] Display:PrintMessage\|message\[27\]~_emulated Display:PrintArithResult\|message\[27\]~103 " "Register \"Display:PrintMessage\|message\[27\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[27\]~_emulated\" and latch \"Display:PrintArithResult\|message\[27\]~103\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[13\] Display:PrintMessage\|message\[13\]~_emulated Display:PrintArithResult\|message\[13\]~107 " "Register \"Display:PrintMessage\|message\[13\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[13\]~_emulated\" and latch \"Display:PrintArithResult\|message\[13\]~107\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700866141396 "|ALU|Display:PrintMessage|message[13]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1700866141396 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[0\] GND " "Pin \"flags\[0\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700866142335 "|ALU|flags[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[1\] VCC " "Pin \"flags\[1\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700866142335 "|ALU|flags[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[2\] GND " "Pin \"flags\[2\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700866142335 "|ALU|flags[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[3\] VCC " "Pin \"flags\[3\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700866142335 "|ALU|flags[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dp GND " "Pin \"dp\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700866142335 "|ALU|dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700866142335 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700866142408 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_15_result_int\[0\]~0" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_eaf.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700866142874 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_9_result_int\[0\]~20" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_eaf.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700866142874 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_10_result_int\[0\]~22" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_eaf.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700866142874 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_11_result_int\[0\]~24" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_eaf.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700866142874 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_12_result_int\[0\]~26" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_eaf.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700866142874 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_13_result_int\[0\]~28" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_eaf.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700866142874 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_14_result_int\[0\]~30" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_eaf.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700866142874 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_8_result_int\[0\]~18" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_eaf.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700866142874 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1700866142874 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700866143015 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700866143015 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputSelector " "No output dependent on input pin \"inputSelector\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700866143133 "|ALU|inputSelector"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700866143133 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2222 " "Implemented 2222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700866143133 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700866143133 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2183 " "Implemented 2183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700866143133 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700866143133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700866143148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 16:49:03 2023 " "Processing ended: Fri Nov 24 16:49:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700866143148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700866143148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700866143148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700866143148 ""}
