<profile>

<section name = "Vivado HLS Report for 'fifo'" level="0">
<item name = "Date">Sun Dec 15 14:23:36 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">tancoeff</item>
<item name = "Solution">tancoeff</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-fsgd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33, 1.679, 0.90</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">134414340, 134414340, 134414340, 134414340, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- fifo_loop1_fifo_loop2">134414338, 134414338, 4, 1, 1, 134414336, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 250, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 1554, -</column>
<column name="Register">0, -, 2295, 64, -</column>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="buffer_num_1_fu_1599_p2">+, 0, 0, 15, 7, 1</column>
<column name="indvar_flatten_next_fu_1575_p2">+, 0, 0, 35, 28, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1333">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1982">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1985">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op220_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op221_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op222_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op223_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op224_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op225_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op226_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op227_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op228_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op229_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op230_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op231_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op232_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op233_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op234_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op235_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op236_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op237_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op238_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op239_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op240_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op241_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op242_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op243_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op244_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op245_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op246_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op247_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op248_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op249_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op250_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op251_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op252_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op253_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op254_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op255_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op256_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op257_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op258_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op259_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op260_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op261_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op262_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op263_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op264_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op265_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op266_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op267_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op268_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op269_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op270_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op271_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op272_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op273_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op274_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op275_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op276_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op277_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op278_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op279_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op280_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op281_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op282_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op283_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="output_V_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_V_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="exitcond2_fu_1581_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="exitcond_flatten_fu_1569_p2">icmp, 0, 0, 20, 28, 28</column>
<column name="output_V_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="buffer_num_mid2_fu_1587_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 2, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_temp_V_phi_fu_1437_p128">293, 65, 32, 2080</column>
<column name="ap_phi_mux_tmp_1_phi_fu_1238_p128">293, 65, 1, 65</column>
<column name="buffer_num_reg_1224">9, 2, 7, 14</column>
<column name="indvar_flatten_reg_1213">9, 2, 28, 56</column>
<column name="input_line_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_10_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_11_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_12_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_13_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_14_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_15_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_16_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_17_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_18_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_19_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_20_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_21_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_22_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_23_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_24_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_25_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_26_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_27_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_28_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_29_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_30_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_31_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_32_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_33_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_34_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_35_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_36_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_37_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_38_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_39_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_40_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_41_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_42_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_43_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_44_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_45_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_46_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_47_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_48_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_49_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_50_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_51_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_52_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_53_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_54_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_55_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_56_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_57_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_58_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_59_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_60_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_61_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_62_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_63_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="input_line_9_V_V_blk_n">9, 2, 1, 2</column>
<column name="output_V_V_1_data_out">9, 2, 32, 64</column>
<column name="output_V_V_1_state">15, 3, 2, 6</column>
<column name="output_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="tmp_1_reg_1235">293, 65, 1, 65</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="buffer_num_reg_1224">7, 0, 7, 0</column>
<column name="exitcond_flatten_reg_1605">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_1213">28, 0, 28, 0</column>
<column name="output_V_V_1_payload_A">32, 0, 32, 0</column>
<column name="output_V_V_1_payload_B">32, 0, 32, 0</column>
<column name="output_V_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_V_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_V_V_1_state">2, 0, 2, 0</column>
<column name="tmp_1_reg_1235">1, 0, 1, 0</column>
<column name="tmp_1_reg_1235_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_V_100_reg_1753">32, 0, 32, 0</column>
<column name="tmp_V_101_reg_1748">32, 0, 32, 0</column>
<column name="tmp_V_102_reg_1743">32, 0, 32, 0</column>
<column name="tmp_V_103_reg_1738">32, 0, 32, 0</column>
<column name="tmp_V_104_reg_1733">32, 0, 32, 0</column>
<column name="tmp_V_105_reg_1728">32, 0, 32, 0</column>
<column name="tmp_V_106_reg_1723">32, 0, 32, 0</column>
<column name="tmp_V_107_reg_1718">32, 0, 32, 0</column>
<column name="tmp_V_108_reg_1713">32, 0, 32, 0</column>
<column name="tmp_V_109_reg_1708">32, 0, 32, 0</column>
<column name="tmp_V_110_reg_1703">32, 0, 32, 0</column>
<column name="tmp_V_111_reg_1698">32, 0, 32, 0</column>
<column name="tmp_V_112_reg_1693">32, 0, 32, 0</column>
<column name="tmp_V_113_reg_1688">32, 0, 32, 0</column>
<column name="tmp_V_114_reg_1683">32, 0, 32, 0</column>
<column name="tmp_V_115_reg_1678">32, 0, 32, 0</column>
<column name="tmp_V_116_reg_1673">32, 0, 32, 0</column>
<column name="tmp_V_117_reg_1668">32, 0, 32, 0</column>
<column name="tmp_V_118_reg_1663">32, 0, 32, 0</column>
<column name="tmp_V_119_reg_1658">32, 0, 32, 0</column>
<column name="tmp_V_120_reg_1653">32, 0, 32, 0</column>
<column name="tmp_V_121_reg_1648">32, 0, 32, 0</column>
<column name="tmp_V_122_reg_1643">32, 0, 32, 0</column>
<column name="tmp_V_123_reg_1638">32, 0, 32, 0</column>
<column name="tmp_V_124_reg_1633">32, 0, 32, 0</column>
<column name="tmp_V_125_reg_1628">32, 0, 32, 0</column>
<column name="tmp_V_126_reg_1623">32, 0, 32, 0</column>
<column name="tmp_V_64_reg_1933">32, 0, 32, 0</column>
<column name="tmp_V_65_reg_1928">32, 0, 32, 0</column>
<column name="tmp_V_66_reg_1923">32, 0, 32, 0</column>
<column name="tmp_V_67_reg_1918">32, 0, 32, 0</column>
<column name="tmp_V_68_reg_1913">32, 0, 32, 0</column>
<column name="tmp_V_69_reg_1908">32, 0, 32, 0</column>
<column name="tmp_V_70_reg_1903">32, 0, 32, 0</column>
<column name="tmp_V_71_reg_1898">32, 0, 32, 0</column>
<column name="tmp_V_72_reg_1893">32, 0, 32, 0</column>
<column name="tmp_V_73_reg_1888">32, 0, 32, 0</column>
<column name="tmp_V_74_reg_1883">32, 0, 32, 0</column>
<column name="tmp_V_75_reg_1878">32, 0, 32, 0</column>
<column name="tmp_V_76_reg_1873">32, 0, 32, 0</column>
<column name="tmp_V_77_reg_1868">32, 0, 32, 0</column>
<column name="tmp_V_78_reg_1863">32, 0, 32, 0</column>
<column name="tmp_V_79_reg_1858">32, 0, 32, 0</column>
<column name="tmp_V_80_reg_1853">32, 0, 32, 0</column>
<column name="tmp_V_81_reg_1848">32, 0, 32, 0</column>
<column name="tmp_V_82_reg_1843">32, 0, 32, 0</column>
<column name="tmp_V_83_reg_1838">32, 0, 32, 0</column>
<column name="tmp_V_84_reg_1833">32, 0, 32, 0</column>
<column name="tmp_V_85_reg_1828">32, 0, 32, 0</column>
<column name="tmp_V_86_reg_1823">32, 0, 32, 0</column>
<column name="tmp_V_87_reg_1818">32, 0, 32, 0</column>
<column name="tmp_V_88_reg_1813">32, 0, 32, 0</column>
<column name="tmp_V_89_reg_1808">32, 0, 32, 0</column>
<column name="tmp_V_90_reg_1803">32, 0, 32, 0</column>
<column name="tmp_V_91_reg_1798">32, 0, 32, 0</column>
<column name="tmp_V_92_reg_1793">32, 0, 32, 0</column>
<column name="tmp_V_93_reg_1788">32, 0, 32, 0</column>
<column name="tmp_V_94_reg_1783">32, 0, 32, 0</column>
<column name="tmp_V_95_reg_1778">32, 0, 32, 0</column>
<column name="tmp_V_96_reg_1773">32, 0, 32, 0</column>
<column name="tmp_V_97_reg_1768">32, 0, 32, 0</column>
<column name="tmp_V_98_reg_1763">32, 0, 32, 0</column>
<column name="tmp_V_99_reg_1758">32, 0, 32, 0</column>
<column name="tmp_V_reg_1938">32, 0, 32, 0</column>
<column name="tmp_reg_1614">6, 0, 6, 0</column>
<column name="exitcond_flatten_reg_1605">64, 32, 1, 0</column>
<column name="tmp_reg_1614">64, 32, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fifo, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fifo, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fifo, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fifo, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, fifo, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fifo, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fifo, return value</column>
<column name="input_line_0_V_V_dout">in, 32, ap_fifo, input_line_0_V_V, pointer</column>
<column name="input_line_0_V_V_empty_n">in, 1, ap_fifo, input_line_0_V_V, pointer</column>
<column name="input_line_0_V_V_read">out, 1, ap_fifo, input_line_0_V_V, pointer</column>
<column name="input_line_1_V_V_dout">in, 32, ap_fifo, input_line_1_V_V, pointer</column>
<column name="input_line_1_V_V_empty_n">in, 1, ap_fifo, input_line_1_V_V, pointer</column>
<column name="input_line_1_V_V_read">out, 1, ap_fifo, input_line_1_V_V, pointer</column>
<column name="input_line_2_V_V_dout">in, 32, ap_fifo, input_line_2_V_V, pointer</column>
<column name="input_line_2_V_V_empty_n">in, 1, ap_fifo, input_line_2_V_V, pointer</column>
<column name="input_line_2_V_V_read">out, 1, ap_fifo, input_line_2_V_V, pointer</column>
<column name="input_line_3_V_V_dout">in, 32, ap_fifo, input_line_3_V_V, pointer</column>
<column name="input_line_3_V_V_empty_n">in, 1, ap_fifo, input_line_3_V_V, pointer</column>
<column name="input_line_3_V_V_read">out, 1, ap_fifo, input_line_3_V_V, pointer</column>
<column name="input_line_4_V_V_dout">in, 32, ap_fifo, input_line_4_V_V, pointer</column>
<column name="input_line_4_V_V_empty_n">in, 1, ap_fifo, input_line_4_V_V, pointer</column>
<column name="input_line_4_V_V_read">out, 1, ap_fifo, input_line_4_V_V, pointer</column>
<column name="input_line_5_V_V_dout">in, 32, ap_fifo, input_line_5_V_V, pointer</column>
<column name="input_line_5_V_V_empty_n">in, 1, ap_fifo, input_line_5_V_V, pointer</column>
<column name="input_line_5_V_V_read">out, 1, ap_fifo, input_line_5_V_V, pointer</column>
<column name="input_line_6_V_V_dout">in, 32, ap_fifo, input_line_6_V_V, pointer</column>
<column name="input_line_6_V_V_empty_n">in, 1, ap_fifo, input_line_6_V_V, pointer</column>
<column name="input_line_6_V_V_read">out, 1, ap_fifo, input_line_6_V_V, pointer</column>
<column name="input_line_7_V_V_dout">in, 32, ap_fifo, input_line_7_V_V, pointer</column>
<column name="input_line_7_V_V_empty_n">in, 1, ap_fifo, input_line_7_V_V, pointer</column>
<column name="input_line_7_V_V_read">out, 1, ap_fifo, input_line_7_V_V, pointer</column>
<column name="input_line_8_V_V_dout">in, 32, ap_fifo, input_line_8_V_V, pointer</column>
<column name="input_line_8_V_V_empty_n">in, 1, ap_fifo, input_line_8_V_V, pointer</column>
<column name="input_line_8_V_V_read">out, 1, ap_fifo, input_line_8_V_V, pointer</column>
<column name="input_line_9_V_V_dout">in, 32, ap_fifo, input_line_9_V_V, pointer</column>
<column name="input_line_9_V_V_empty_n">in, 1, ap_fifo, input_line_9_V_V, pointer</column>
<column name="input_line_9_V_V_read">out, 1, ap_fifo, input_line_9_V_V, pointer</column>
<column name="input_line_10_V_V_dout">in, 32, ap_fifo, input_line_10_V_V, pointer</column>
<column name="input_line_10_V_V_empty_n">in, 1, ap_fifo, input_line_10_V_V, pointer</column>
<column name="input_line_10_V_V_read">out, 1, ap_fifo, input_line_10_V_V, pointer</column>
<column name="input_line_11_V_V_dout">in, 32, ap_fifo, input_line_11_V_V, pointer</column>
<column name="input_line_11_V_V_empty_n">in, 1, ap_fifo, input_line_11_V_V, pointer</column>
<column name="input_line_11_V_V_read">out, 1, ap_fifo, input_line_11_V_V, pointer</column>
<column name="input_line_12_V_V_dout">in, 32, ap_fifo, input_line_12_V_V, pointer</column>
<column name="input_line_12_V_V_empty_n">in, 1, ap_fifo, input_line_12_V_V, pointer</column>
<column name="input_line_12_V_V_read">out, 1, ap_fifo, input_line_12_V_V, pointer</column>
<column name="input_line_13_V_V_dout">in, 32, ap_fifo, input_line_13_V_V, pointer</column>
<column name="input_line_13_V_V_empty_n">in, 1, ap_fifo, input_line_13_V_V, pointer</column>
<column name="input_line_13_V_V_read">out, 1, ap_fifo, input_line_13_V_V, pointer</column>
<column name="input_line_14_V_V_dout">in, 32, ap_fifo, input_line_14_V_V, pointer</column>
<column name="input_line_14_V_V_empty_n">in, 1, ap_fifo, input_line_14_V_V, pointer</column>
<column name="input_line_14_V_V_read">out, 1, ap_fifo, input_line_14_V_V, pointer</column>
<column name="input_line_15_V_V_dout">in, 32, ap_fifo, input_line_15_V_V, pointer</column>
<column name="input_line_15_V_V_empty_n">in, 1, ap_fifo, input_line_15_V_V, pointer</column>
<column name="input_line_15_V_V_read">out, 1, ap_fifo, input_line_15_V_V, pointer</column>
<column name="input_line_16_V_V_dout">in, 32, ap_fifo, input_line_16_V_V, pointer</column>
<column name="input_line_16_V_V_empty_n">in, 1, ap_fifo, input_line_16_V_V, pointer</column>
<column name="input_line_16_V_V_read">out, 1, ap_fifo, input_line_16_V_V, pointer</column>
<column name="input_line_17_V_V_dout">in, 32, ap_fifo, input_line_17_V_V, pointer</column>
<column name="input_line_17_V_V_empty_n">in, 1, ap_fifo, input_line_17_V_V, pointer</column>
<column name="input_line_17_V_V_read">out, 1, ap_fifo, input_line_17_V_V, pointer</column>
<column name="input_line_18_V_V_dout">in, 32, ap_fifo, input_line_18_V_V, pointer</column>
<column name="input_line_18_V_V_empty_n">in, 1, ap_fifo, input_line_18_V_V, pointer</column>
<column name="input_line_18_V_V_read">out, 1, ap_fifo, input_line_18_V_V, pointer</column>
<column name="input_line_19_V_V_dout">in, 32, ap_fifo, input_line_19_V_V, pointer</column>
<column name="input_line_19_V_V_empty_n">in, 1, ap_fifo, input_line_19_V_V, pointer</column>
<column name="input_line_19_V_V_read">out, 1, ap_fifo, input_line_19_V_V, pointer</column>
<column name="input_line_20_V_V_dout">in, 32, ap_fifo, input_line_20_V_V, pointer</column>
<column name="input_line_20_V_V_empty_n">in, 1, ap_fifo, input_line_20_V_V, pointer</column>
<column name="input_line_20_V_V_read">out, 1, ap_fifo, input_line_20_V_V, pointer</column>
<column name="input_line_21_V_V_dout">in, 32, ap_fifo, input_line_21_V_V, pointer</column>
<column name="input_line_21_V_V_empty_n">in, 1, ap_fifo, input_line_21_V_V, pointer</column>
<column name="input_line_21_V_V_read">out, 1, ap_fifo, input_line_21_V_V, pointer</column>
<column name="input_line_22_V_V_dout">in, 32, ap_fifo, input_line_22_V_V, pointer</column>
<column name="input_line_22_V_V_empty_n">in, 1, ap_fifo, input_line_22_V_V, pointer</column>
<column name="input_line_22_V_V_read">out, 1, ap_fifo, input_line_22_V_V, pointer</column>
<column name="input_line_23_V_V_dout">in, 32, ap_fifo, input_line_23_V_V, pointer</column>
<column name="input_line_23_V_V_empty_n">in, 1, ap_fifo, input_line_23_V_V, pointer</column>
<column name="input_line_23_V_V_read">out, 1, ap_fifo, input_line_23_V_V, pointer</column>
<column name="input_line_24_V_V_dout">in, 32, ap_fifo, input_line_24_V_V, pointer</column>
<column name="input_line_24_V_V_empty_n">in, 1, ap_fifo, input_line_24_V_V, pointer</column>
<column name="input_line_24_V_V_read">out, 1, ap_fifo, input_line_24_V_V, pointer</column>
<column name="input_line_25_V_V_dout">in, 32, ap_fifo, input_line_25_V_V, pointer</column>
<column name="input_line_25_V_V_empty_n">in, 1, ap_fifo, input_line_25_V_V, pointer</column>
<column name="input_line_25_V_V_read">out, 1, ap_fifo, input_line_25_V_V, pointer</column>
<column name="input_line_26_V_V_dout">in, 32, ap_fifo, input_line_26_V_V, pointer</column>
<column name="input_line_26_V_V_empty_n">in, 1, ap_fifo, input_line_26_V_V, pointer</column>
<column name="input_line_26_V_V_read">out, 1, ap_fifo, input_line_26_V_V, pointer</column>
<column name="input_line_27_V_V_dout">in, 32, ap_fifo, input_line_27_V_V, pointer</column>
<column name="input_line_27_V_V_empty_n">in, 1, ap_fifo, input_line_27_V_V, pointer</column>
<column name="input_line_27_V_V_read">out, 1, ap_fifo, input_line_27_V_V, pointer</column>
<column name="input_line_28_V_V_dout">in, 32, ap_fifo, input_line_28_V_V, pointer</column>
<column name="input_line_28_V_V_empty_n">in, 1, ap_fifo, input_line_28_V_V, pointer</column>
<column name="input_line_28_V_V_read">out, 1, ap_fifo, input_line_28_V_V, pointer</column>
<column name="input_line_29_V_V_dout">in, 32, ap_fifo, input_line_29_V_V, pointer</column>
<column name="input_line_29_V_V_empty_n">in, 1, ap_fifo, input_line_29_V_V, pointer</column>
<column name="input_line_29_V_V_read">out, 1, ap_fifo, input_line_29_V_V, pointer</column>
<column name="input_line_30_V_V_dout">in, 32, ap_fifo, input_line_30_V_V, pointer</column>
<column name="input_line_30_V_V_empty_n">in, 1, ap_fifo, input_line_30_V_V, pointer</column>
<column name="input_line_30_V_V_read">out, 1, ap_fifo, input_line_30_V_V, pointer</column>
<column name="input_line_31_V_V_dout">in, 32, ap_fifo, input_line_31_V_V, pointer</column>
<column name="input_line_31_V_V_empty_n">in, 1, ap_fifo, input_line_31_V_V, pointer</column>
<column name="input_line_31_V_V_read">out, 1, ap_fifo, input_line_31_V_V, pointer</column>
<column name="input_line_32_V_V_dout">in, 32, ap_fifo, input_line_32_V_V, pointer</column>
<column name="input_line_32_V_V_empty_n">in, 1, ap_fifo, input_line_32_V_V, pointer</column>
<column name="input_line_32_V_V_read">out, 1, ap_fifo, input_line_32_V_V, pointer</column>
<column name="input_line_33_V_V_dout">in, 32, ap_fifo, input_line_33_V_V, pointer</column>
<column name="input_line_33_V_V_empty_n">in, 1, ap_fifo, input_line_33_V_V, pointer</column>
<column name="input_line_33_V_V_read">out, 1, ap_fifo, input_line_33_V_V, pointer</column>
<column name="input_line_34_V_V_dout">in, 32, ap_fifo, input_line_34_V_V, pointer</column>
<column name="input_line_34_V_V_empty_n">in, 1, ap_fifo, input_line_34_V_V, pointer</column>
<column name="input_line_34_V_V_read">out, 1, ap_fifo, input_line_34_V_V, pointer</column>
<column name="input_line_35_V_V_dout">in, 32, ap_fifo, input_line_35_V_V, pointer</column>
<column name="input_line_35_V_V_empty_n">in, 1, ap_fifo, input_line_35_V_V, pointer</column>
<column name="input_line_35_V_V_read">out, 1, ap_fifo, input_line_35_V_V, pointer</column>
<column name="input_line_36_V_V_dout">in, 32, ap_fifo, input_line_36_V_V, pointer</column>
<column name="input_line_36_V_V_empty_n">in, 1, ap_fifo, input_line_36_V_V, pointer</column>
<column name="input_line_36_V_V_read">out, 1, ap_fifo, input_line_36_V_V, pointer</column>
<column name="input_line_37_V_V_dout">in, 32, ap_fifo, input_line_37_V_V, pointer</column>
<column name="input_line_37_V_V_empty_n">in, 1, ap_fifo, input_line_37_V_V, pointer</column>
<column name="input_line_37_V_V_read">out, 1, ap_fifo, input_line_37_V_V, pointer</column>
<column name="input_line_38_V_V_dout">in, 32, ap_fifo, input_line_38_V_V, pointer</column>
<column name="input_line_38_V_V_empty_n">in, 1, ap_fifo, input_line_38_V_V, pointer</column>
<column name="input_line_38_V_V_read">out, 1, ap_fifo, input_line_38_V_V, pointer</column>
<column name="input_line_39_V_V_dout">in, 32, ap_fifo, input_line_39_V_V, pointer</column>
<column name="input_line_39_V_V_empty_n">in, 1, ap_fifo, input_line_39_V_V, pointer</column>
<column name="input_line_39_V_V_read">out, 1, ap_fifo, input_line_39_V_V, pointer</column>
<column name="input_line_40_V_V_dout">in, 32, ap_fifo, input_line_40_V_V, pointer</column>
<column name="input_line_40_V_V_empty_n">in, 1, ap_fifo, input_line_40_V_V, pointer</column>
<column name="input_line_40_V_V_read">out, 1, ap_fifo, input_line_40_V_V, pointer</column>
<column name="input_line_41_V_V_dout">in, 32, ap_fifo, input_line_41_V_V, pointer</column>
<column name="input_line_41_V_V_empty_n">in, 1, ap_fifo, input_line_41_V_V, pointer</column>
<column name="input_line_41_V_V_read">out, 1, ap_fifo, input_line_41_V_V, pointer</column>
<column name="input_line_42_V_V_dout">in, 32, ap_fifo, input_line_42_V_V, pointer</column>
<column name="input_line_42_V_V_empty_n">in, 1, ap_fifo, input_line_42_V_V, pointer</column>
<column name="input_line_42_V_V_read">out, 1, ap_fifo, input_line_42_V_V, pointer</column>
<column name="input_line_43_V_V_dout">in, 32, ap_fifo, input_line_43_V_V, pointer</column>
<column name="input_line_43_V_V_empty_n">in, 1, ap_fifo, input_line_43_V_V, pointer</column>
<column name="input_line_43_V_V_read">out, 1, ap_fifo, input_line_43_V_V, pointer</column>
<column name="input_line_44_V_V_dout">in, 32, ap_fifo, input_line_44_V_V, pointer</column>
<column name="input_line_44_V_V_empty_n">in, 1, ap_fifo, input_line_44_V_V, pointer</column>
<column name="input_line_44_V_V_read">out, 1, ap_fifo, input_line_44_V_V, pointer</column>
<column name="input_line_45_V_V_dout">in, 32, ap_fifo, input_line_45_V_V, pointer</column>
<column name="input_line_45_V_V_empty_n">in, 1, ap_fifo, input_line_45_V_V, pointer</column>
<column name="input_line_45_V_V_read">out, 1, ap_fifo, input_line_45_V_V, pointer</column>
<column name="input_line_46_V_V_dout">in, 32, ap_fifo, input_line_46_V_V, pointer</column>
<column name="input_line_46_V_V_empty_n">in, 1, ap_fifo, input_line_46_V_V, pointer</column>
<column name="input_line_46_V_V_read">out, 1, ap_fifo, input_line_46_V_V, pointer</column>
<column name="input_line_47_V_V_dout">in, 32, ap_fifo, input_line_47_V_V, pointer</column>
<column name="input_line_47_V_V_empty_n">in, 1, ap_fifo, input_line_47_V_V, pointer</column>
<column name="input_line_47_V_V_read">out, 1, ap_fifo, input_line_47_V_V, pointer</column>
<column name="input_line_48_V_V_dout">in, 32, ap_fifo, input_line_48_V_V, pointer</column>
<column name="input_line_48_V_V_empty_n">in, 1, ap_fifo, input_line_48_V_V, pointer</column>
<column name="input_line_48_V_V_read">out, 1, ap_fifo, input_line_48_V_V, pointer</column>
<column name="input_line_49_V_V_dout">in, 32, ap_fifo, input_line_49_V_V, pointer</column>
<column name="input_line_49_V_V_empty_n">in, 1, ap_fifo, input_line_49_V_V, pointer</column>
<column name="input_line_49_V_V_read">out, 1, ap_fifo, input_line_49_V_V, pointer</column>
<column name="input_line_50_V_V_dout">in, 32, ap_fifo, input_line_50_V_V, pointer</column>
<column name="input_line_50_V_V_empty_n">in, 1, ap_fifo, input_line_50_V_V, pointer</column>
<column name="input_line_50_V_V_read">out, 1, ap_fifo, input_line_50_V_V, pointer</column>
<column name="input_line_51_V_V_dout">in, 32, ap_fifo, input_line_51_V_V, pointer</column>
<column name="input_line_51_V_V_empty_n">in, 1, ap_fifo, input_line_51_V_V, pointer</column>
<column name="input_line_51_V_V_read">out, 1, ap_fifo, input_line_51_V_V, pointer</column>
<column name="input_line_52_V_V_dout">in, 32, ap_fifo, input_line_52_V_V, pointer</column>
<column name="input_line_52_V_V_empty_n">in, 1, ap_fifo, input_line_52_V_V, pointer</column>
<column name="input_line_52_V_V_read">out, 1, ap_fifo, input_line_52_V_V, pointer</column>
<column name="input_line_53_V_V_dout">in, 32, ap_fifo, input_line_53_V_V, pointer</column>
<column name="input_line_53_V_V_empty_n">in, 1, ap_fifo, input_line_53_V_V, pointer</column>
<column name="input_line_53_V_V_read">out, 1, ap_fifo, input_line_53_V_V, pointer</column>
<column name="input_line_54_V_V_dout">in, 32, ap_fifo, input_line_54_V_V, pointer</column>
<column name="input_line_54_V_V_empty_n">in, 1, ap_fifo, input_line_54_V_V, pointer</column>
<column name="input_line_54_V_V_read">out, 1, ap_fifo, input_line_54_V_V, pointer</column>
<column name="input_line_55_V_V_dout">in, 32, ap_fifo, input_line_55_V_V, pointer</column>
<column name="input_line_55_V_V_empty_n">in, 1, ap_fifo, input_line_55_V_V, pointer</column>
<column name="input_line_55_V_V_read">out, 1, ap_fifo, input_line_55_V_V, pointer</column>
<column name="input_line_56_V_V_dout">in, 32, ap_fifo, input_line_56_V_V, pointer</column>
<column name="input_line_56_V_V_empty_n">in, 1, ap_fifo, input_line_56_V_V, pointer</column>
<column name="input_line_56_V_V_read">out, 1, ap_fifo, input_line_56_V_V, pointer</column>
<column name="input_line_57_V_V_dout">in, 32, ap_fifo, input_line_57_V_V, pointer</column>
<column name="input_line_57_V_V_empty_n">in, 1, ap_fifo, input_line_57_V_V, pointer</column>
<column name="input_line_57_V_V_read">out, 1, ap_fifo, input_line_57_V_V, pointer</column>
<column name="input_line_58_V_V_dout">in, 32, ap_fifo, input_line_58_V_V, pointer</column>
<column name="input_line_58_V_V_empty_n">in, 1, ap_fifo, input_line_58_V_V, pointer</column>
<column name="input_line_58_V_V_read">out, 1, ap_fifo, input_line_58_V_V, pointer</column>
<column name="input_line_59_V_V_dout">in, 32, ap_fifo, input_line_59_V_V, pointer</column>
<column name="input_line_59_V_V_empty_n">in, 1, ap_fifo, input_line_59_V_V, pointer</column>
<column name="input_line_59_V_V_read">out, 1, ap_fifo, input_line_59_V_V, pointer</column>
<column name="input_line_60_V_V_dout">in, 32, ap_fifo, input_line_60_V_V, pointer</column>
<column name="input_line_60_V_V_empty_n">in, 1, ap_fifo, input_line_60_V_V, pointer</column>
<column name="input_line_60_V_V_read">out, 1, ap_fifo, input_line_60_V_V, pointer</column>
<column name="input_line_61_V_V_dout">in, 32, ap_fifo, input_line_61_V_V, pointer</column>
<column name="input_line_61_V_V_empty_n">in, 1, ap_fifo, input_line_61_V_V, pointer</column>
<column name="input_line_61_V_V_read">out, 1, ap_fifo, input_line_61_V_V, pointer</column>
<column name="input_line_62_V_V_dout">in, 32, ap_fifo, input_line_62_V_V, pointer</column>
<column name="input_line_62_V_V_empty_n">in, 1, ap_fifo, input_line_62_V_V, pointer</column>
<column name="input_line_62_V_V_read">out, 1, ap_fifo, input_line_62_V_V, pointer</column>
<column name="input_line_63_V_V_dout">in, 32, ap_fifo, input_line_63_V_V, pointer</column>
<column name="input_line_63_V_V_empty_n">in, 1, ap_fifo, input_line_63_V_V, pointer</column>
<column name="input_line_63_V_V_read">out, 1, ap_fifo, input_line_63_V_V, pointer</column>
<column name="output_V_V_TDATA">out, 32, axis, output_V_V, pointer</column>
<column name="output_V_V_TVALID">out, 1, axis, output_V_V, pointer</column>
<column name="output_V_V_TREADY">in, 1, axis, output_V_V, pointer</column>
</table>
</item>
</section>
</profile>
