

================================================================
== Vitis HLS Report for 'write_out_stream_direct'
================================================================
* Date:           Wed Jul 31 17:00:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85  |write_out_stream_direct_Pipeline_ln231_for_each_i  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%out_dim_offset_read = read i10 @_ssdm_op_Read.ap_fifo.i10P0A, i10 %out_dim_offset"   --->   Operation 10 'read' 'out_dim_offset_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%dst_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %dst"   --->   Operation 11 'read' 'dst_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_dim_cast_i = zext i10 %out_dim_offset_read"   --->   Operation 12 'zext' 'out_dim_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.78ns)   --->   "%add_ln70 = add i11 %out_dim_cast_i, i11 7" [Deit_cpp/src/../include/util.hpp:70]   --->   Operation 13 'add' 'add_ln70' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln70, i32 3, i32 10" [Deit_cpp/src/../include/util.hpp:70]   --->   Operation 14 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i8 %lshr_ln" [Deit_cpp/src/linear.cpp:229->Deit_cpp/src/linear.cpp:356]   --->   Operation 15 'zext' 'zext_ln229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %lshr_ln, i7 0" [Deit_cpp/src/linear.cpp:229->Deit_cpp/src/linear.cpp:356]   --->   Operation 16 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln229_1 = zext i15 %and_ln" [Deit_cpp/src/linear.cpp:229->Deit_cpp/src/linear.cpp:356]   --->   Operation 17 'zext' 'zext_ln229_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.84ns)   --->   "%iters = add i16 %zext_ln229_1, i16 %zext_ln229" [Deit_cpp/src/linear.cpp:229->Deit_cpp/src/linear.cpp:356]   --->   Operation 18 'add' 'iters' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %dst_read, i32 5, i32 63" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 19 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln229_2 = zext i16 %iters" [Deit_cpp/src/linear.cpp:229->Deit_cpp/src/linear.cpp:356]   --->   Operation 20 'zext' 'zext_ln229_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln231 = sext i59 %trunc_ln" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 21 'sext' 'sext_ln231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%inout2_addr = getelementptr i256 %inout2, i64 %sext_ln231" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 22 'getelementptr' 'inout2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %inout2_addr, i32 %zext_ln229_2" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 23 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_175 = wait i32 @_ssdm_op_Wait"   --->   Operation 24 'wait' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln231 = call void @write_out_stream_direct_Pipeline__ln231_for_each_i, i256 %inout2, i59 %trunc_ln, i16 %iters, i512 %out_stream" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 25 'call' 'call_ln231' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln231 = call void @write_out_stream_direct_Pipeline__ln231_for_each_i, i256 %inout2, i59 %trunc_ln, i16 %iters, i512 %out_stream" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 26 'call' 'call_ln231' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 27 [5/5] (7.30ns)   --->   "%empty_176 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356]   --->   Operation 27 'writeresp' 'empty_176' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 28 [4/5] (7.30ns)   --->   "%empty_176 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356]   --->   Operation 28 'writeresp' 'empty_176' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 29 [3/5] (7.30ns)   --->   "%empty_176 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356]   --->   Operation 29 'writeresp' 'empty_176' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 30 [2/5] (7.30ns)   --->   "%empty_176 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356]   --->   Operation 30 'writeresp' 'empty_176' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %out_dim_offset, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %out_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/5] (7.30ns)   --->   "%empty_176 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356]   --->   Operation 35 'writeresp' 'empty_176' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln356 = ret" [Deit_cpp/src/linear.cpp:356]   --->   Operation 36 'ret' 'ret_ln356' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inout2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_dim_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_dim_offset_read (read          ) [ 0000000000]
dst_read            (read          ) [ 0000000000]
out_dim_cast_i      (zext          ) [ 0000000000]
add_ln70            (add           ) [ 0000000000]
lshr_ln             (partselect    ) [ 0000000000]
zext_ln229          (zext          ) [ 0000000000]
and_ln              (bitconcatenate) [ 0000000000]
zext_ln229_1        (zext          ) [ 0000000000]
iters               (add           ) [ 0011100000]
trunc_ln            (partselect    ) [ 0011100000]
zext_ln229_2        (zext          ) [ 0000000000]
sext_ln231          (sext          ) [ 0000000000]
inout2_addr         (getelementptr ) [ 0001111111]
empty               (writereq      ) [ 0000000000]
empty_175           (wait          ) [ 0000000000]
call_ln231          (call          ) [ 0000000000]
specinterface_ln0   (specinterface ) [ 0000000000]
specinterface_ln0   (specinterface ) [ 0000000000]
specinterface_ln0   (specinterface ) [ 0000000000]
specinterface_ln0   (specinterface ) [ 0000000000]
empty_176           (writeresp     ) [ 0000000000]
ret_ln356           (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inout2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_dim_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_dim_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_out_stream_direct_Pipeline__ln231_for_each_i"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="out_dim_offset_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="10" slack="0"/>
<pin id="68" dir="0" index="1" bw="10" slack="0"/>
<pin id="69" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_dim_offset_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="dst_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_writeresp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="256" slack="0"/>
<pin id="81" dir="0" index="2" bw="16" slack="0"/>
<pin id="82" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_176/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="256" slack="0"/>
<pin id="88" dir="0" index="2" bw="59" slack="2"/>
<pin id="89" dir="0" index="3" bw="16" slack="2"/>
<pin id="90" dir="0" index="4" bw="512" slack="0"/>
<pin id="91" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln231/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="out_dim_cast_i_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="10" slack="0"/>
<pin id="97" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_dim_cast_i/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="add_ln70_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="0" index="1" bw="4" slack="0"/>
<pin id="102" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="lshr_ln_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="11" slack="0"/>
<pin id="108" dir="0" index="2" bw="3" slack="0"/>
<pin id="109" dir="0" index="3" bw="5" slack="0"/>
<pin id="110" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln229_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln229/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="and_ln_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="15" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="0" index="2" bw="1" slack="0"/>
<pin id="123" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln229_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="15" slack="0"/>
<pin id="129" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln229_1/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="iters_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="15" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="0"/>
<pin id="134" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iters/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="59" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="0" index="3" bw="7" slack="0"/>
<pin id="142" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln229_2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln229_2/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sext_ln231_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="59" slack="1"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln231/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="inout2_addr_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="256" slack="0"/>
<pin id="156" dir="0" index="1" bw="59" slack="0"/>
<pin id="157" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout2_addr/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="iters_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="1"/>
<pin id="163" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="iters "/>
</bind>
</comp>

<comp id="167" class="1005" name="trunc_ln_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="59" slack="1"/>
<pin id="169" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="173" class="1005" name="inout2_addr_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="256" slack="3"/>
<pin id="175" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opset="inout2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="85" pin=4"/></net>

<net id="98"><net_src comp="66" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="99" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="118"><net_src comp="105" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="105" pin="4"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="130"><net_src comp="119" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="115" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="72" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="150"><net_src comp="147" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="151" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="154" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="164"><net_src comp="131" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="85" pin=3"/></net>

<net id="170"><net_src comp="137" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="176"><net_src comp="154" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="78" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inout2 | {2 3 4 5 6 7 8 9 }
 - Input state : 
	Port: write_out_stream_direct : dst | {1 }
	Port: write_out_stream_direct : out_stream | {3 4 }
	Port: write_out_stream_direct : out_dim_offset | {1 }
  - Chain level:
	State 1
		add_ln70 : 1
		lshr_ln : 2
		zext_ln229 : 3
		and_ln : 3
		zext_ln229_1 : 4
		iters : 5
	State 2
		inout2_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|
| Operation|                       Functional Unit                       |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|
|   call   | grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85 |   1155  |   219   |
|----------|-------------------------------------------------------------|---------|---------|
|    add   |                        add_ln70_fu_99                       |    0    |    17   |
|          |                         iters_fu_131                        |    0    |    22   |
|----------|-------------------------------------------------------------|---------|---------|
|   read   |                out_dim_offset_read_read_fu_66               |    0    |    0    |
|          |                     dst_read_read_fu_72                     |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|
| writeresp|                     grp_writeresp_fu_78                     |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|
|          |                     out_dim_cast_i_fu_95                    |    0    |    0    |
|   zext   |                      zext_ln229_fu_115                      |    0    |    0    |
|          |                     zext_ln229_1_fu_127                     |    0    |    0    |
|          |                     zext_ln229_2_fu_147                     |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|
|partselect|                        lshr_ln_fu_105                       |    0    |    0    |
|          |                       trunc_ln_fu_137                       |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|
|bitconcatenate|                        and_ln_fu_119                        |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|
|   sext   |                      sext_ln231_fu_151                      |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|
|   Total  |                                                             |   1155  |   258   |
|----------|-------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|inout2_addr_reg_173|   256  |
|   iters_reg_161   |   16   |
|  trunc_ln_reg_167 |   59   |
+-------------------+--------+
|       Total       |   331  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_78 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_78 |  p1  |   2  |  256 |   512  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   514  ||  0.854  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  1155  |   258  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   331  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1486  |   267  |
+-----------+--------+--------+--------+
