// Seed: 3478062790
module module_0 (
    output logic id_0,
    input  tri1  id_1,
    input  logic id_2,
    input  uwire id_3,
    input  wire  id_4
);
  always #1 begin
    id_0 = 1'h0;
    id_0 <= id_2;
  end
endmodule
module module_1 (
    output tri id_0,
    input logic id_1,
    input supply1 id_2,
    input wor id_3,
    input tri id_4,
    input tri0 id_5,
    output logic id_6
);
  assign id_6 = id_1;
  reg id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19 = id_12;
  module_0(
      id_6, id_5, id_1, id_4, id_2
  );
  wire id_20;
  wire id_21;
  assign id_18 = 1 * 1;
  wire id_22;
  initial id_23;
  initial
    if (id_13 || id_1) begin
      id_13 <= 1;
    end else id_17 <= id_1;
endmodule
