// Seed: 1989513980
module module_0 (
    output uwire id_0,
    output tri0 id_1,
    input wor id_2,
    output tri1 id_3,
    input tri0 id_4,
    input wire id_5,
    output tri0 id_6,
    output supply1 id_7,
    input tri id_8,
    input tri0 id_9,
    output tri id_10,
    output wor id_11,
    input tri0 id_12,
    input tri0 id_13,
    input tri0 id_14,
    input wand id_15,
    input tri1 id_16
    , id_27,
    output wire id_17,
    output wor id_18,
    input wire id_19,
    output tri1 id_20,
    output supply0 id_21,
    output wand id_22,
    input wand id_23,
    output supply1 id_24,
    output tri0 id_25
);
  id_28(
      1 - id_16, id_5
  );
endmodule
macromodule module_1 (
    input tri1 id_0,
    input tri id_1,
    output uwire id_2,
    input supply1 id_3,
    output tri0 id_4,
    output tri1 id_5,
    output wor id_6,
    input wor id_7,
    input wand id_8,
    output wand id_9
);
  wire id_11;
  module_0(
      id_2,
      id_2,
      id_1,
      id_9,
      id_7,
      id_1,
      id_6,
      id_6,
      id_3,
      id_8,
      id_9,
      id_9,
      id_0,
      id_3,
      id_8,
      id_3,
      id_3,
      id_5,
      id_4,
      id_3,
      id_9,
      id_9,
      id_9,
      id_3,
      id_6,
      id_6
  );
  wire id_12;
endmodule
