// Seed: 3686421765
module module_0 (
    output tri id_0,
    input uwire id_1,
    input supply0 id_2,
    input uwire id_3,
    input wor id_4,
    input tri1 id_5,
    output uwire id_6,
    input supply1 id_7,
    output tri id_8
);
  assign id_8 = (-1 ? -1 : id_2);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    input supply0 id_4
    , id_7,
    output wand id_5
);
  logic id_8;
  assign id_5 = (1 && id_4) & 1 || id_8 || -1 / 1 || -1'b0 ? id_8 : id_8;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_4,
      id_1,
      id_3,
      id_4,
      id_5,
      id_2,
      id_0
  );
endmodule
