{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488465337914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488465337925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 08:35:37 2017 " "Processing started: Thu Mar 02 08:35:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488465337925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488465337925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SLC3 -c SLC3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SLC3 -c SLC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488465337925 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1488465338874 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC3_7_1200mv_85c_slow.svo D:/University of Illinois/Spring 2017/ECE 385/Lab_6/Lab6/simulation/modelsim/ simulation " "Generated file SLC3_7_1200mv_85c_slow.svo in folder \"D:/University of Illinois/Spring 2017/ECE 385/Lab_6/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1488465338979 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1488465339019 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC3_7_1200mv_0c_slow.svo D:/University of Illinois/Spring 2017/ECE 385/Lab_6/Lab6/simulation/modelsim/ simulation " "Generated file SLC3_7_1200mv_0c_slow.svo in folder \"D:/University of Illinois/Spring 2017/ECE 385/Lab_6/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1488465339129 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1488465339167 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC3_min_1200mv_0c_fast.svo D:/University of Illinois/Spring 2017/ECE 385/Lab_6/Lab6/simulation/modelsim/ simulation " "Generated file SLC3_min_1200mv_0c_fast.svo in folder \"D:/University of Illinois/Spring 2017/ECE 385/Lab_6/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1488465339276 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1488465339317 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC3.svo D:/University of Illinois/Spring 2017/ECE 385/Lab_6/Lab6/simulation/modelsim/ simulation " "Generated file SLC3.svo in folder \"D:/University of Illinois/Spring 2017/ECE 385/Lab_6/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1488465339445 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC3_7_1200mv_85c_v_slow.sdo D:/University of Illinois/Spring 2017/ECE 385/Lab_6/Lab6/simulation/modelsim/ simulation " "Generated file SLC3_7_1200mv_85c_v_slow.sdo in folder \"D:/University of Illinois/Spring 2017/ECE 385/Lab_6/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1488465339597 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC3_7_1200mv_0c_v_slow.sdo D:/University of Illinois/Spring 2017/ECE 385/Lab_6/Lab6/simulation/modelsim/ simulation " "Generated file SLC3_7_1200mv_0c_v_slow.sdo in folder \"D:/University of Illinois/Spring 2017/ECE 385/Lab_6/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1488465339745 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC3_min_1200mv_0c_v_fast.sdo D:/University of Illinois/Spring 2017/ECE 385/Lab_6/Lab6/simulation/modelsim/ simulation " "Generated file SLC3_min_1200mv_0c_v_fast.sdo in folder \"D:/University of Illinois/Spring 2017/ECE 385/Lab_6/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1488465339897 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC3_v.sdo D:/University of Illinois/Spring 2017/ECE 385/Lab_6/Lab6/simulation/modelsim/ simulation " "Generated file SLC3_v.sdo in folder \"D:/University of Illinois/Spring 2017/ECE 385/Lab_6/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1488465340049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488465340157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 08:35:40 2017 " "Processing ended: Thu Mar 02 08:35:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488465340157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488465340157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488465340157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488465340157 ""}
