
WIO-E5-LE-Tx_Bsp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043a8  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  080044e8  080044e8  000054e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800465c  0800465c  0000609c  2**0
                  CONTENTS
  4 .ARM          00000008  0800465c  0800465c  0000565c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004664  08004664  0000609c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004664  08004664  00005664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004668  08004668  00005668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  0800466c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  2000009c  08004708  0000609c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f8  08004708  000062f8  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000609c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ebea  00000000  00000000  000060c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000235a  00000000  00000000  00014cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001018  00000000  00000000  00017010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c34  00000000  00000000  00018028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019279  00000000  00000000  00018c5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fcfa  00000000  00000000  00031ed5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e5bf  00000000  00000000  00041bcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e018e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047b8  00000000  00000000  000e01d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000083  00000000  00000000  000e498c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000009c 	.word	0x2000009c
 800015c:	00000000 	.word	0x00000000
 8000160:	080044d0 	.word	0x080044d0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200000a0 	.word	0x200000a0
 800017c:	080044d0 	.word	0x080044d0

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b96a 	b.w	800050c <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	460c      	mov	r4, r1
 8000258:	2b00      	cmp	r3, #0
 800025a:	d14e      	bne.n	80002fa <__udivmoddi4+0xaa>
 800025c:	4694      	mov	ip, r2
 800025e:	458c      	cmp	ip, r1
 8000260:	4686      	mov	lr, r0
 8000262:	fab2 f282 	clz	r2, r2
 8000266:	d962      	bls.n	800032e <__udivmoddi4+0xde>
 8000268:	b14a      	cbz	r2, 800027e <__udivmoddi4+0x2e>
 800026a:	f1c2 0320 	rsb	r3, r2, #32
 800026e:	4091      	lsls	r1, r2
 8000270:	fa20 f303 	lsr.w	r3, r0, r3
 8000274:	fa0c fc02 	lsl.w	ip, ip, r2
 8000278:	4319      	orrs	r1, r3
 800027a:	fa00 fe02 	lsl.w	lr, r0, r2
 800027e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000282:	fa1f f68c 	uxth.w	r6, ip
 8000286:	fbb1 f4f7 	udiv	r4, r1, r7
 800028a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800028e:	fb07 1114 	mls	r1, r7, r4, r1
 8000292:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000296:	fb04 f106 	mul.w	r1, r4, r6
 800029a:	4299      	cmp	r1, r3
 800029c:	d90a      	bls.n	80002b4 <__udivmoddi4+0x64>
 800029e:	eb1c 0303 	adds.w	r3, ip, r3
 80002a2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002a6:	f080 8112 	bcs.w	80004ce <__udivmoddi4+0x27e>
 80002aa:	4299      	cmp	r1, r3
 80002ac:	f240 810f 	bls.w	80004ce <__udivmoddi4+0x27e>
 80002b0:	3c02      	subs	r4, #2
 80002b2:	4463      	add	r3, ip
 80002b4:	1a59      	subs	r1, r3, r1
 80002b6:	fa1f f38e 	uxth.w	r3, lr
 80002ba:	fbb1 f0f7 	udiv	r0, r1, r7
 80002be:	fb07 1110 	mls	r1, r7, r0, r1
 80002c2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002c6:	fb00 f606 	mul.w	r6, r0, r6
 80002ca:	429e      	cmp	r6, r3
 80002cc:	d90a      	bls.n	80002e4 <__udivmoddi4+0x94>
 80002ce:	eb1c 0303 	adds.w	r3, ip, r3
 80002d2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002d6:	f080 80fc 	bcs.w	80004d2 <__udivmoddi4+0x282>
 80002da:	429e      	cmp	r6, r3
 80002dc:	f240 80f9 	bls.w	80004d2 <__udivmoddi4+0x282>
 80002e0:	4463      	add	r3, ip
 80002e2:	3802      	subs	r0, #2
 80002e4:	1b9b      	subs	r3, r3, r6
 80002e6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ea:	2100      	movs	r1, #0
 80002ec:	b11d      	cbz	r5, 80002f6 <__udivmoddi4+0xa6>
 80002ee:	40d3      	lsrs	r3, r2
 80002f0:	2200      	movs	r2, #0
 80002f2:	e9c5 3200 	strd	r3, r2, [r5]
 80002f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d905      	bls.n	800030a <__udivmoddi4+0xba>
 80002fe:	b10d      	cbz	r5, 8000304 <__udivmoddi4+0xb4>
 8000300:	e9c5 0100 	strd	r0, r1, [r5]
 8000304:	2100      	movs	r1, #0
 8000306:	4608      	mov	r0, r1
 8000308:	e7f5      	b.n	80002f6 <__udivmoddi4+0xa6>
 800030a:	fab3 f183 	clz	r1, r3
 800030e:	2900      	cmp	r1, #0
 8000310:	d146      	bne.n	80003a0 <__udivmoddi4+0x150>
 8000312:	42a3      	cmp	r3, r4
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xcc>
 8000316:	4290      	cmp	r0, r2
 8000318:	f0c0 80f0 	bcc.w	80004fc <__udivmoddi4+0x2ac>
 800031c:	1a86      	subs	r6, r0, r2
 800031e:	eb64 0303 	sbc.w	r3, r4, r3
 8000322:	2001      	movs	r0, #1
 8000324:	2d00      	cmp	r5, #0
 8000326:	d0e6      	beq.n	80002f6 <__udivmoddi4+0xa6>
 8000328:	e9c5 6300 	strd	r6, r3, [r5]
 800032c:	e7e3      	b.n	80002f6 <__udivmoddi4+0xa6>
 800032e:	2a00      	cmp	r2, #0
 8000330:	f040 8090 	bne.w	8000454 <__udivmoddi4+0x204>
 8000334:	eba1 040c 	sub.w	r4, r1, ip
 8000338:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800033c:	fa1f f78c 	uxth.w	r7, ip
 8000340:	2101      	movs	r1, #1
 8000342:	fbb4 f6f8 	udiv	r6, r4, r8
 8000346:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800034a:	fb08 4416 	mls	r4, r8, r6, r4
 800034e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000352:	fb07 f006 	mul.w	r0, r7, r6
 8000356:	4298      	cmp	r0, r3
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x11c>
 800035a:	eb1c 0303 	adds.w	r3, ip, r3
 800035e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x11a>
 8000364:	4298      	cmp	r0, r3
 8000366:	f200 80cd 	bhi.w	8000504 <__udivmoddi4+0x2b4>
 800036a:	4626      	mov	r6, r4
 800036c:	1a1c      	subs	r4, r3, r0
 800036e:	fa1f f38e 	uxth.w	r3, lr
 8000372:	fbb4 f0f8 	udiv	r0, r4, r8
 8000376:	fb08 4410 	mls	r4, r8, r0, r4
 800037a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800037e:	fb00 f707 	mul.w	r7, r0, r7
 8000382:	429f      	cmp	r7, r3
 8000384:	d908      	bls.n	8000398 <__udivmoddi4+0x148>
 8000386:	eb1c 0303 	adds.w	r3, ip, r3
 800038a:	f100 34ff 	add.w	r4, r0, #4294967295
 800038e:	d202      	bcs.n	8000396 <__udivmoddi4+0x146>
 8000390:	429f      	cmp	r7, r3
 8000392:	f200 80b0 	bhi.w	80004f6 <__udivmoddi4+0x2a6>
 8000396:	4620      	mov	r0, r4
 8000398:	1bdb      	subs	r3, r3, r7
 800039a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800039e:	e7a5      	b.n	80002ec <__udivmoddi4+0x9c>
 80003a0:	f1c1 0620 	rsb	r6, r1, #32
 80003a4:	408b      	lsls	r3, r1
 80003a6:	fa22 f706 	lsr.w	r7, r2, r6
 80003aa:	431f      	orrs	r7, r3
 80003ac:	fa20 fc06 	lsr.w	ip, r0, r6
 80003b0:	fa04 f301 	lsl.w	r3, r4, r1
 80003b4:	ea43 030c 	orr.w	r3, r3, ip
 80003b8:	40f4      	lsrs	r4, r6
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	0c38      	lsrs	r0, r7, #16
 80003c0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003c4:	fbb4 fef0 	udiv	lr, r4, r0
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	fb00 441e 	mls	r4, r0, lr, r4
 80003d0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003d4:	fb0e f90c 	mul.w	r9, lr, ip
 80003d8:	45a1      	cmp	r9, r4
 80003da:	fa02 f201 	lsl.w	r2, r2, r1
 80003de:	d90a      	bls.n	80003f6 <__udivmoddi4+0x1a6>
 80003e0:	193c      	adds	r4, r7, r4
 80003e2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003e6:	f080 8084 	bcs.w	80004f2 <__udivmoddi4+0x2a2>
 80003ea:	45a1      	cmp	r9, r4
 80003ec:	f240 8081 	bls.w	80004f2 <__udivmoddi4+0x2a2>
 80003f0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003f4:	443c      	add	r4, r7
 80003f6:	eba4 0409 	sub.w	r4, r4, r9
 80003fa:	fa1f f983 	uxth.w	r9, r3
 80003fe:	fbb4 f3f0 	udiv	r3, r4, r0
 8000402:	fb00 4413 	mls	r4, r0, r3, r4
 8000406:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800040a:	fb03 fc0c 	mul.w	ip, r3, ip
 800040e:	45a4      	cmp	ip, r4
 8000410:	d907      	bls.n	8000422 <__udivmoddi4+0x1d2>
 8000412:	193c      	adds	r4, r7, r4
 8000414:	f103 30ff 	add.w	r0, r3, #4294967295
 8000418:	d267      	bcs.n	80004ea <__udivmoddi4+0x29a>
 800041a:	45a4      	cmp	ip, r4
 800041c:	d965      	bls.n	80004ea <__udivmoddi4+0x29a>
 800041e:	3b02      	subs	r3, #2
 8000420:	443c      	add	r4, r7
 8000422:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000426:	fba0 9302 	umull	r9, r3, r0, r2
 800042a:	eba4 040c 	sub.w	r4, r4, ip
 800042e:	429c      	cmp	r4, r3
 8000430:	46ce      	mov	lr, r9
 8000432:	469c      	mov	ip, r3
 8000434:	d351      	bcc.n	80004da <__udivmoddi4+0x28a>
 8000436:	d04e      	beq.n	80004d6 <__udivmoddi4+0x286>
 8000438:	b155      	cbz	r5, 8000450 <__udivmoddi4+0x200>
 800043a:	ebb8 030e 	subs.w	r3, r8, lr
 800043e:	eb64 040c 	sbc.w	r4, r4, ip
 8000442:	fa04 f606 	lsl.w	r6, r4, r6
 8000446:	40cb      	lsrs	r3, r1
 8000448:	431e      	orrs	r6, r3
 800044a:	40cc      	lsrs	r4, r1
 800044c:	e9c5 6400 	strd	r6, r4, [r5]
 8000450:	2100      	movs	r1, #0
 8000452:	e750      	b.n	80002f6 <__udivmoddi4+0xa6>
 8000454:	f1c2 0320 	rsb	r3, r2, #32
 8000458:	fa20 f103 	lsr.w	r1, r0, r3
 800045c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000460:	fa24 f303 	lsr.w	r3, r4, r3
 8000464:	4094      	lsls	r4, r2
 8000466:	430c      	orrs	r4, r1
 8000468:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800046c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000470:	fa1f f78c 	uxth.w	r7, ip
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3110 	mls	r1, r8, r0, r3
 800047c:	0c23      	lsrs	r3, r4, #16
 800047e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000482:	fb00 f107 	mul.w	r1, r0, r7
 8000486:	4299      	cmp	r1, r3
 8000488:	d908      	bls.n	800049c <__udivmoddi4+0x24c>
 800048a:	eb1c 0303 	adds.w	r3, ip, r3
 800048e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000492:	d22c      	bcs.n	80004ee <__udivmoddi4+0x29e>
 8000494:	4299      	cmp	r1, r3
 8000496:	d92a      	bls.n	80004ee <__udivmoddi4+0x29e>
 8000498:	3802      	subs	r0, #2
 800049a:	4463      	add	r3, ip
 800049c:	1a5b      	subs	r3, r3, r1
 800049e:	b2a4      	uxth	r4, r4
 80004a0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004a4:	fb08 3311 	mls	r3, r8, r1, r3
 80004a8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004ac:	fb01 f307 	mul.w	r3, r1, r7
 80004b0:	42a3      	cmp	r3, r4
 80004b2:	d908      	bls.n	80004c6 <__udivmoddi4+0x276>
 80004b4:	eb1c 0404 	adds.w	r4, ip, r4
 80004b8:	f101 36ff 	add.w	r6, r1, #4294967295
 80004bc:	d213      	bcs.n	80004e6 <__udivmoddi4+0x296>
 80004be:	42a3      	cmp	r3, r4
 80004c0:	d911      	bls.n	80004e6 <__udivmoddi4+0x296>
 80004c2:	3902      	subs	r1, #2
 80004c4:	4464      	add	r4, ip
 80004c6:	1ae4      	subs	r4, r4, r3
 80004c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004cc:	e739      	b.n	8000342 <__udivmoddi4+0xf2>
 80004ce:	4604      	mov	r4, r0
 80004d0:	e6f0      	b.n	80002b4 <__udivmoddi4+0x64>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e706      	b.n	80002e4 <__udivmoddi4+0x94>
 80004d6:	45c8      	cmp	r8, r9
 80004d8:	d2ae      	bcs.n	8000438 <__udivmoddi4+0x1e8>
 80004da:	ebb9 0e02 	subs.w	lr, r9, r2
 80004de:	eb63 0c07 	sbc.w	ip, r3, r7
 80004e2:	3801      	subs	r0, #1
 80004e4:	e7a8      	b.n	8000438 <__udivmoddi4+0x1e8>
 80004e6:	4631      	mov	r1, r6
 80004e8:	e7ed      	b.n	80004c6 <__udivmoddi4+0x276>
 80004ea:	4603      	mov	r3, r0
 80004ec:	e799      	b.n	8000422 <__udivmoddi4+0x1d2>
 80004ee:	4630      	mov	r0, r6
 80004f0:	e7d4      	b.n	800049c <__udivmoddi4+0x24c>
 80004f2:	46d6      	mov	lr, sl
 80004f4:	e77f      	b.n	80003f6 <__udivmoddi4+0x1a6>
 80004f6:	4463      	add	r3, ip
 80004f8:	3802      	subs	r0, #2
 80004fa:	e74d      	b.n	8000398 <__udivmoddi4+0x148>
 80004fc:	4606      	mov	r6, r0
 80004fe:	4623      	mov	r3, r4
 8000500:	4608      	mov	r0, r1
 8000502:	e70f      	b.n	8000324 <__udivmoddi4+0xd4>
 8000504:	3e02      	subs	r6, #2
 8000506:	4463      	add	r3, ip
 8000508:	e730      	b.n	800036c <__udivmoddi4+0x11c>
 800050a:	bf00      	nop

0800050c <__aeabi_idiv0>:
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000510:	b480      	push	{r7}
 8000512:	b085      	sub	sp, #20
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000518:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800051c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800051e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	4313      	orrs	r3, r2
 8000526:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000528:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800052c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	4013      	ands	r3, r2
 8000532:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000534:	68fb      	ldr	r3, [r7, #12]
}
 8000536:	bf00      	nop
 8000538:	3714      	adds	r7, #20
 800053a:	46bd      	mov	sp, r7
 800053c:	bc80      	pop	{r7}
 800053e:	4770      	bx	lr

08000540 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000546:	f000 fb9f 	bl	8000c88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800054a:	f000 f973 	bl	8000834 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800054e:	f000 fa21 	bl	8000994 <MX_GPIO_Init>
  MX_SUBGHZ_Init();
 8000552:	f000 f9c1 	bl	80008d8 <MX_SUBGHZ_Init>
  MX_USART1_UART_Init();
 8000556:	f000 f9d1 	bl	80008fc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800055a:	2200      	movs	r2, #0
 800055c:	2120      	movs	r1, #32
 800055e:	48ab      	ldr	r0, [pc, #684]	@ (800080c <main+0x2cc>)
 8000560:	f000 fe6e 	bl	8001240 <HAL_GPIO_WritePin>
  HAL_Delay(300);
 8000564:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000568:	f000 fc04 	bl	8000d74 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800056c:	2201      	movs	r2, #1
 800056e:	2120      	movs	r1, #32
 8000570:	48a6      	ldr	r0, [pc, #664]	@ (800080c <main+0x2cc>)
 8000572:	f000 fe65 	bl	8001240 <HAL_GPIO_WritePin>
  HAL_Delay(300);
 8000576:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800057a:	f000 fbfb 	bl	8000d74 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800057e:	2200      	movs	r2, #0
 8000580:	2120      	movs	r1, #32
 8000582:	48a2      	ldr	r0, [pc, #648]	@ (800080c <main+0x2cc>)
 8000584:	f000 fe5c 	bl	8001240 <HAL_GPIO_WritePin>
  HAL_Delay(300);
 8000588:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800058c:	f000 fbf2 	bl	8000d74 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000590:	2201      	movs	r2, #1
 8000592:	2120      	movs	r1, #32
 8000594:	489d      	ldr	r0, [pc, #628]	@ (800080c <main+0x2cc>)
 8000596:	f000 fe53 	bl	8001240 <HAL_GPIO_WritePin>

  sprintf(uart_buff, "\n\rTransmitter:\n\r");
 800059a:	499d      	ldr	r1, [pc, #628]	@ (8000810 <main+0x2d0>)
 800059c:	489d      	ldr	r0, [pc, #628]	@ (8000814 <main+0x2d4>)
 800059e:	f003 faf7 	bl	8003b90 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t *)uart_buff, sizeof(uart_buff), 100);
 80005a2:	2364      	movs	r3, #100	@ 0x64
 80005a4:	2241      	movs	r2, #65	@ 0x41
 80005a6:	499b      	ldr	r1, [pc, #620]	@ (8000814 <main+0x2d4>)
 80005a8:	489b      	ldr	r0, [pc, #620]	@ (8000818 <main+0x2d8>)
 80005aa:	f002 fd3e 	bl	800302a <HAL_UART_Transmit>
  reset_uart_buff();
 80005ae:	f000 fa19 	bl	80009e4 <reset_uart_buff>

  // 1. Set Buffer Address
  RadioParam[0] = 0x80U; // Tx base address
 80005b2:	4b9a      	ldr	r3, [pc, #616]	@ (800081c <main+0x2dc>)
 80005b4:	2280      	movs	r2, #128	@ 0x80
 80005b6:	701a      	strb	r2, [r3, #0]
  RadioParam[1] = 0x00U; // Rx base address
 80005b8:	4b98      	ldr	r3, [pc, #608]	@ (800081c <main+0x2dc>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	705a      	strb	r2, [r3, #1]

  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_BUFFERBASEADDRESS, &RadioParam, 2) != HAL_OK)
 80005be:	2302      	movs	r3, #2
 80005c0:	4a96      	ldr	r2, [pc, #600]	@ (800081c <main+0x2dc>)
 80005c2:	218f      	movs	r1, #143	@ 0x8f
 80005c4:	4896      	ldr	r0, [pc, #600]	@ (8000820 <main+0x2e0>)
 80005c6:	f002 fa98 	bl	8002afa <HAL_SUBGHZ_ExecSetCmd>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d001      	beq.n	80005d4 <main+0x94>
  {
	  Error_Handler();
 80005d0:	f000 fa22 	bl	8000a18 <Error_Handler>
  }


  // 2. Write Payload to Buffer
  if (HAL_SUBGHZ_WriteBuffer(&hsubghz, 0x80U, &payload, sizeof(payload)) != HAL_OK)
 80005d4:	2340      	movs	r3, #64	@ 0x40
 80005d6:	4a93      	ldr	r2, [pc, #588]	@ (8000824 <main+0x2e4>)
 80005d8:	2180      	movs	r1, #128	@ 0x80
 80005da:	4891      	ldr	r0, [pc, #580]	@ (8000820 <main+0x2e0>)
 80005dc:	f002 fb40 	bl	8002c60 <HAL_SUBGHZ_WriteBuffer>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <main+0xaa>
  {
	  Error_Handler();
 80005e6:	f000 fa17 	bl	8000a18 <Error_Handler>
  }


  // 3. Set Packet Type
  RadioParam[0] = 0x01U; //LoRa packet type
 80005ea:	4b8c      	ldr	r3, [pc, #560]	@ (800081c <main+0x2dc>)
 80005ec:	2201      	movs	r2, #1
 80005ee:	701a      	strb	r2, [r3, #0]

  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_PACKETTYPE, &RadioParam, 1) != HAL_OK)
 80005f0:	2301      	movs	r3, #1
 80005f2:	4a8a      	ldr	r2, [pc, #552]	@ (800081c <main+0x2dc>)
 80005f4:	218a      	movs	r1, #138	@ 0x8a
 80005f6:	488a      	ldr	r0, [pc, #552]	@ (8000820 <main+0x2e0>)
 80005f8:	f002 fa7f 	bl	8002afa <HAL_SUBGHZ_ExecSetCmd>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <main+0xc6>
  {
	  Error_Handler();
 8000602:	f000 fa09 	bl	8000a18 <Error_Handler>
  }


  // 4. Set Frame Format
  RadioParam[0] = 0x00U; // PbLength MSB - 12-symbol-long preamble sequence
 8000606:	4b85      	ldr	r3, [pc, #532]	@ (800081c <main+0x2dc>)
 8000608:	2200      	movs	r2, #0
 800060a:	701a      	strb	r2, [r3, #0]
  RadioParam[1] = 0x0CU; // PbLength LSB - 12-symbol-long preamble sequence
 800060c:	4b83      	ldr	r3, [pc, #524]	@ (800081c <main+0x2dc>)
 800060e:	220c      	movs	r2, #12
 8000610:	705a      	strb	r2, [r3, #1]
  RadioParam[2] = 0x00U; // explicit header type
 8000612:	4b82      	ldr	r3, [pc, #520]	@ (800081c <main+0x2dc>)
 8000614:	2200      	movs	r2, #0
 8000616:	709a      	strb	r2, [r3, #2]
  RadioParam[3] = 0x40U; // 64 bit packet length.
 8000618:	4b80      	ldr	r3, [pc, #512]	@ (800081c <main+0x2dc>)
 800061a:	2240      	movs	r2, #64	@ 0x40
 800061c:	70da      	strb	r2, [r3, #3]
  RadioParam[4] = 0x01U; // CRC enabled
 800061e:	4b7f      	ldr	r3, [pc, #508]	@ (800081c <main+0x2dc>)
 8000620:	2201      	movs	r2, #1
 8000622:	711a      	strb	r2, [r3, #4]
  RadioParam[5] = 0x00U; // standard IQ setup
 8000624:	4b7d      	ldr	r3, [pc, #500]	@ (800081c <main+0x2dc>)
 8000626:	2200      	movs	r2, #0
 8000628:	715a      	strb	r2, [r3, #5]

  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_PACKETPARAMS, &RadioParam, 6) != HAL_OK)
 800062a:	2306      	movs	r3, #6
 800062c:	4a7b      	ldr	r2, [pc, #492]	@ (800081c <main+0x2dc>)
 800062e:	218c      	movs	r1, #140	@ 0x8c
 8000630:	487b      	ldr	r0, [pc, #492]	@ (8000820 <main+0x2e0>)
 8000632:	f002 fa62 	bl	8002afa <HAL_SUBGHZ_ExecSetCmd>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <main+0x100>
  {
	  Error_Handler();
 800063c:	f000 f9ec 	bl	8000a18 <Error_Handler>
  }


  // 5. Define synchronisation word
  RadioParam[0] = 0x14U; // LoRa private network
 8000640:	4b76      	ldr	r3, [pc, #472]	@ (800081c <main+0x2dc>)
 8000642:	2214      	movs	r2, #20
 8000644:	701a      	strb	r2, [r3, #0]
  RadioParam[1] = 0x24U; // LoRa private network
 8000646:	4b75      	ldr	r3, [pc, #468]	@ (800081c <main+0x2dc>)
 8000648:	2224      	movs	r2, #36	@ 0x24
 800064a:	705a      	strb	r2, [r3, #1]

  if (HAL_SUBGHZ_WriteRegisters(&hsubghz, (uint16_t) 0x740, &RadioParam, 2) != HAL_OK)
 800064c:	2302      	movs	r3, #2
 800064e:	4a73      	ldr	r2, [pc, #460]	@ (800081c <main+0x2dc>)
 8000650:	f44f 61e8 	mov.w	r1, #1856	@ 0x740
 8000654:	4872      	ldr	r0, [pc, #456]	@ (8000820 <main+0x2e0>)
 8000656:	f002 f9f1 	bl	8002a3c <HAL_SUBGHZ_WriteRegisters>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <main+0x124>
  {
	  Error_Handler();
 8000660:	f000 f9da 	bl	8000a18 <Error_Handler>
  }


  // 6. Define RF Frequency
  RadioParam[0] = 0x33U; //RF frequency - 868000000Hz
 8000664:	4b6d      	ldr	r3, [pc, #436]	@ (800081c <main+0x2dc>)
 8000666:	2233      	movs	r2, #51	@ 0x33
 8000668:	701a      	strb	r2, [r3, #0]
  RadioParam[1] = 0xBCU; //RF frequency - 868000000Hz
 800066a:	4b6c      	ldr	r3, [pc, #432]	@ (800081c <main+0x2dc>)
 800066c:	22bc      	movs	r2, #188	@ 0xbc
 800066e:	705a      	strb	r2, [r3, #1]
  RadioParam[2] = 0xA1U; //RF frequency - 868000000Hz
 8000670:	4b6a      	ldr	r3, [pc, #424]	@ (800081c <main+0x2dc>)
 8000672:	22a1      	movs	r2, #161	@ 0xa1
 8000674:	709a      	strb	r2, [r3, #2]
  RadioParam[3] = 0x00U; //RF frequency - 868000000Hz
 8000676:	4b69      	ldr	r3, [pc, #420]	@ (800081c <main+0x2dc>)
 8000678:	2200      	movs	r2, #0
 800067a:	70da      	strb	r2, [r3, #3]

  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_RFFREQUENCY, &RadioParam, 4) != HAL_OK)
 800067c:	2304      	movs	r3, #4
 800067e:	4a67      	ldr	r2, [pc, #412]	@ (800081c <main+0x2dc>)
 8000680:	2186      	movs	r1, #134	@ 0x86
 8000682:	4867      	ldr	r0, [pc, #412]	@ (8000820 <main+0x2e0>)
 8000684:	f002 fa39 	bl	8002afa <HAL_SUBGHZ_ExecSetCmd>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <main+0x152>
  {
	  Error_Handler();
 800068e:	f000 f9c3 	bl	8000a18 <Error_Handler>
  }


  // 7. Set PA Config
  RadioParam[0] = 0x04U; // PaDutyCycle
 8000692:	4b62      	ldr	r3, [pc, #392]	@ (800081c <main+0x2dc>)
 8000694:	2204      	movs	r2, #4
 8000696:	701a      	strb	r2, [r3, #0]
  RadioParam[1] = 0x00U; // HpMax
 8000698:	4b60      	ldr	r3, [pc, #384]	@ (800081c <main+0x2dc>)
 800069a:	2200      	movs	r2, #0
 800069c:	705a      	strb	r2, [r3, #1]
  RadioParam[2] = 0x01U; // LP PA selected
 800069e:	4b5f      	ldr	r3, [pc, #380]	@ (800081c <main+0x2dc>)
 80006a0:	2201      	movs	r2, #1
 80006a2:	709a      	strb	r2, [r3, #2]
  RadioParam[3] = 0x01U; // predefined in RM0461 and RM0453
 80006a4:	4b5d      	ldr	r3, [pc, #372]	@ (800081c <main+0x2dc>)
 80006a6:	2201      	movs	r2, #1
 80006a8:	70da      	strb	r2, [r3, #3]

  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_PACONFIG, &RadioParam, 4) != HAL_OK)
 80006aa:	2304      	movs	r3, #4
 80006ac:	4a5b      	ldr	r2, [pc, #364]	@ (800081c <main+0x2dc>)
 80006ae:	2195      	movs	r1, #149	@ 0x95
 80006b0:	485b      	ldr	r0, [pc, #364]	@ (8000820 <main+0x2e0>)
 80006b2:	f002 fa22 	bl	8002afa <HAL_SUBGHZ_ExecSetCmd>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <main+0x180>
  {
	  Error_Handler();
 80006bc:	f000 f9ac 	bl	8000a18 <Error_Handler>
  }


  // 8.  Set Tx Parameters
  RadioParam[0] = 0x0EU; // Power - +14dB
 80006c0:	4b56      	ldr	r3, [pc, #344]	@ (800081c <main+0x2dc>)
 80006c2:	220e      	movs	r2, #14
 80006c4:	701a      	strb	r2, [r3, #0]
  RadioParam[1] = 0x04U; // RampTime - 200us
 80006c6:	4b55      	ldr	r3, [pc, #340]	@ (800081c <main+0x2dc>)
 80006c8:	2204      	movs	r2, #4
 80006ca:	705a      	strb	r2, [r3, #1]

  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_TXPARAMS, &RadioParam, 2) != HAL_OK)
 80006cc:	2302      	movs	r3, #2
 80006ce:	4a53      	ldr	r2, [pc, #332]	@ (800081c <main+0x2dc>)
 80006d0:	218e      	movs	r1, #142	@ 0x8e
 80006d2:	4853      	ldr	r0, [pc, #332]	@ (8000820 <main+0x2e0>)
 80006d4:	f002 fa11 	bl	8002afa <HAL_SUBGHZ_ExecSetCmd>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <main+0x1a2>
  {
	  Error_Handler();
 80006de:	f000 f99b 	bl	8000a18 <Error_Handler>
  }


  // 9. Set Modulation parameter
  RadioParam[0] = 0x07U; // SF (Spreading factor) - 7 (default)
 80006e2:	4b4e      	ldr	r3, [pc, #312]	@ (800081c <main+0x2dc>)
 80006e4:	2207      	movs	r2, #7
 80006e6:	701a      	strb	r2, [r3, #0]
  RadioParam[1] = 0x09U; // BW (Bandwidth) - 20.83kHz
 80006e8:	4b4c      	ldr	r3, [pc, #304]	@ (800081c <main+0x2dc>)
 80006ea:	2209      	movs	r2, #9
 80006ec:	705a      	strb	r2, [r3, #1]
  RadioParam[2] = 0x01U; // CR (Forward error correction coding rate) - 4/5
 80006ee:	4b4b      	ldr	r3, [pc, #300]	@ (800081c <main+0x2dc>)
 80006f0:	2201      	movs	r2, #1
 80006f2:	709a      	strb	r2, [r3, #2]
  RadioParam[3] = 0x00U; // LDRO (Low data rate optimization) - off
 80006f4:	4b49      	ldr	r3, [pc, #292]	@ (800081c <main+0x2dc>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	70da      	strb	r2, [r3, #3]

  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_MODULATIONPARAMS, &RadioParam, 4) != HAL_OK)
 80006fa:	2304      	movs	r3, #4
 80006fc:	4a47      	ldr	r2, [pc, #284]	@ (800081c <main+0x2dc>)
 80006fe:	218b      	movs	r1, #139	@ 0x8b
 8000700:	4847      	ldr	r0, [pc, #284]	@ (8000820 <main+0x2e0>)
 8000702:	f002 f9fa 	bl	8002afa <HAL_SUBGHZ_ExecSetCmd>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <main+0x1d0>
  {
	  Error_Handler();
 800070c:	f000 f984 	bl	8000a18 <Error_Handler>
  }


  // 10. Configure interrupts
  RadioParam[0] = 0x01U; // IRQ Mask MSB - Timeout interrupt
 8000710:	4b42      	ldr	r3, [pc, #264]	@ (800081c <main+0x2dc>)
 8000712:	2201      	movs	r2, #1
 8000714:	701a      	strb	r2, [r3, #0]
  RadioParam[1] = 0x01U; // IRQ Mask LSB - Tx done interrupt
 8000716:	4b41      	ldr	r3, [pc, #260]	@ (800081c <main+0x2dc>)
 8000718:	2201      	movs	r2, #1
 800071a:	705a      	strb	r2, [r3, #1]
  RadioParam[2] = 0x00U; // IRQ1 Line Mask MSB
 800071c:	4b3f      	ldr	r3, [pc, #252]	@ (800081c <main+0x2dc>)
 800071e:	2200      	movs	r2, #0
 8000720:	709a      	strb	r2, [r3, #2]
  RadioParam[3] = 0x01U; // IRQ1 Line Mask LSB - Tx done interrupt on IRQ line 1
 8000722:	4b3e      	ldr	r3, [pc, #248]	@ (800081c <main+0x2dc>)
 8000724:	2201      	movs	r2, #1
 8000726:	70da      	strb	r2, [r3, #3]
  RadioParam[4] = 0x01U; // IRQ2 Line Mask MSB - Timeout interrupt on IRQ line 2
 8000728:	4b3c      	ldr	r3, [pc, #240]	@ (800081c <main+0x2dc>)
 800072a:	2201      	movs	r2, #1
 800072c:	711a      	strb	r2, [r3, #4]
  RadioParam[5] = 0x00U; // IRQ2 Line Mask LSB
 800072e:	4b3b      	ldr	r3, [pc, #236]	@ (800081c <main+0x2dc>)
 8000730:	2200      	movs	r2, #0
 8000732:	715a      	strb	r2, [r3, #5]
  RadioParam[6] = 0x00U; // IRQ3 Line Mask MSB
 8000734:	4b39      	ldr	r3, [pc, #228]	@ (800081c <main+0x2dc>)
 8000736:	2200      	movs	r2, #0
 8000738:	719a      	strb	r2, [r3, #6]
  RadioParam[7] = 0x00U; // IRQ3 Line Mask LSB
 800073a:	4b38      	ldr	r3, [pc, #224]	@ (800081c <main+0x2dc>)
 800073c:	2200      	movs	r2, #0
 800073e:	71da      	strb	r2, [r3, #7]

  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_CFG_DIOIRQ, &RadioParam, 8) != HAL_OK)
 8000740:	2308      	movs	r3, #8
 8000742:	4a36      	ldr	r2, [pc, #216]	@ (800081c <main+0x2dc>)
 8000744:	2108      	movs	r1, #8
 8000746:	4836      	ldr	r0, [pc, #216]	@ (8000820 <main+0x2e0>)
 8000748:	f002 f9d7 	bl	8002afa <HAL_SUBGHZ_ExecSetCmd>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <main+0x216>
  {
	  Error_Handler();
 8000752:	f000 f961 	bl	8000a18 <Error_Handler>
  }


  // 10.1 Read Interrupts
  if (HAL_SUBGHZ_ExecGetCmd(&hsubghz, RADIO_GET_IRQSTATUS, &interrupts, 3) != HAL_OK)
 8000756:	2303      	movs	r3, #3
 8000758:	4a33      	ldr	r2, [pc, #204]	@ (8000828 <main+0x2e8>)
 800075a:	2112      	movs	r1, #18
 800075c:	4830      	ldr	r0, [pc, #192]	@ (8000820 <main+0x2e0>)
 800075e:	f002 fa2b 	bl	8002bb8 <HAL_SUBGHZ_ExecGetCmd>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d001      	beq.n	800076c <main+0x22c>
  {
	  Error_Handler();
 8000768:	f000 f956 	bl	8000a18 <Error_Handler>
  }

  sprintf(uart_buff, "Interrupts after set:  %i %i %i \n\r", interrupts[0], interrupts[1], interrupts[2]);
 800076c:	4b2e      	ldr	r3, [pc, #184]	@ (8000828 <main+0x2e8>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	461a      	mov	r2, r3
 8000772:	4b2d      	ldr	r3, [pc, #180]	@ (8000828 <main+0x2e8>)
 8000774:	785b      	ldrb	r3, [r3, #1]
 8000776:	4619      	mov	r1, r3
 8000778:	4b2b      	ldr	r3, [pc, #172]	@ (8000828 <main+0x2e8>)
 800077a:	789b      	ldrb	r3, [r3, #2]
 800077c:	9300      	str	r3, [sp, #0]
 800077e:	460b      	mov	r3, r1
 8000780:	492a      	ldr	r1, [pc, #168]	@ (800082c <main+0x2ec>)
 8000782:	4824      	ldr	r0, [pc, #144]	@ (8000814 <main+0x2d4>)
 8000784:	f003 fa04 	bl	8003b90 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t *)uart_buff, sizeof(uart_buff), 100);
 8000788:	2364      	movs	r3, #100	@ 0x64
 800078a:	2241      	movs	r2, #65	@ 0x41
 800078c:	4921      	ldr	r1, [pc, #132]	@ (8000814 <main+0x2d4>)
 800078e:	4822      	ldr	r0, [pc, #136]	@ (8000818 <main+0x2d8>)
 8000790:	f002 fc4b 	bl	800302a <HAL_UART_Transmit>
  reset_uart_buff();
 8000794:	f000 f926 	bl	80009e4 <reset_uart_buff>




  // 11. Set Tx
  RadioParam[0] = 0x09U; // Timeout
 8000798:	4b20      	ldr	r3, [pc, #128]	@ (800081c <main+0x2dc>)
 800079a:	2209      	movs	r2, #9
 800079c:	701a      	strb	r2, [r3, #0]
  RadioParam[1] = 0xC4U; // Timeout
 800079e:	4b1f      	ldr	r3, [pc, #124]	@ (800081c <main+0x2dc>)
 80007a0:	22c4      	movs	r2, #196	@ 0xc4
 80007a2:	705a      	strb	r2, [r3, #1]
  RadioParam[2] = 0x00U; // Timeout
 80007a4:	4b1d      	ldr	r3, [pc, #116]	@ (800081c <main+0x2dc>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	709a      	strb	r2, [r3, #2]

  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_TX, &RadioParam, 3) != HAL_OK)
 80007aa:	2303      	movs	r3, #3
 80007ac:	4a1b      	ldr	r2, [pc, #108]	@ (800081c <main+0x2dc>)
 80007ae:	2183      	movs	r1, #131	@ 0x83
 80007b0:	481b      	ldr	r0, [pc, #108]	@ (8000820 <main+0x2e0>)
 80007b2:	f002 f9a2 	bl	8002afa <HAL_SUBGHZ_ExecSetCmd>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <main+0x280>
  {
	  Error_Handler();
 80007bc:	f000 f92c 	bl	8000a18 <Error_Handler>


  // Check interrupts
  do
  {
	  if (HAL_SUBGHZ_ExecGetCmd(&hsubghz, RADIO_GET_IRQSTATUS, &interrupts, 3) != HAL_OK)
 80007c0:	2303      	movs	r3, #3
 80007c2:	4a19      	ldr	r2, [pc, #100]	@ (8000828 <main+0x2e8>)
 80007c4:	2112      	movs	r1, #18
 80007c6:	4816      	ldr	r0, [pc, #88]	@ (8000820 <main+0x2e0>)
 80007c8:	f002 f9f6 	bl	8002bb8 <HAL_SUBGHZ_ExecGetCmd>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <main+0x296>
	  {
		  Error_Handler();
 80007d2:	f000 f921 	bl	8000a18 <Error_Handler>
	  }

	  sprintf(uart_buff, "Interrupts after send: %i %i %i \n\r", interrupts[0], interrupts[1], interrupts[2]);
 80007d6:	4b14      	ldr	r3, [pc, #80]	@ (8000828 <main+0x2e8>)
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	461a      	mov	r2, r3
 80007dc:	4b12      	ldr	r3, [pc, #72]	@ (8000828 <main+0x2e8>)
 80007de:	785b      	ldrb	r3, [r3, #1]
 80007e0:	4619      	mov	r1, r3
 80007e2:	4b11      	ldr	r3, [pc, #68]	@ (8000828 <main+0x2e8>)
 80007e4:	789b      	ldrb	r3, [r3, #2]
 80007e6:	9300      	str	r3, [sp, #0]
 80007e8:	460b      	mov	r3, r1
 80007ea:	4911      	ldr	r1, [pc, #68]	@ (8000830 <main+0x2f0>)
 80007ec:	4809      	ldr	r0, [pc, #36]	@ (8000814 <main+0x2d4>)
 80007ee:	f003 f9cf 	bl	8003b90 <siprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t *)uart_buff, sizeof(uart_buff), 100);
 80007f2:	2364      	movs	r3, #100	@ 0x64
 80007f4:	2241      	movs	r2, #65	@ 0x41
 80007f6:	4907      	ldr	r1, [pc, #28]	@ (8000814 <main+0x2d4>)
 80007f8:	4807      	ldr	r0, [pc, #28]	@ (8000818 <main+0x2d8>)
 80007fa:	f002 fc16 	bl	800302a <HAL_UART_Transmit>
	  reset_uart_buff();
 80007fe:	f000 f8f1 	bl	80009e4 <reset_uart_buff>

	  HAL_Delay(2000);
 8000802:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000806:	f000 fab5 	bl	8000d74 <HAL_Delay>
	  if (HAL_SUBGHZ_ExecGetCmd(&hsubghz, RADIO_GET_IRQSTATUS, &interrupts, 3) != HAL_OK)
 800080a:	e7d9      	b.n	80007c0 <main+0x280>
 800080c:	48000400 	.word	0x48000400
 8000810:	080044e8 	.word	0x080044e8
 8000814:	20000164 	.word	0x20000164
 8000818:	200000c4 	.word	0x200000c4
 800081c:	20000158 	.word	0x20000158
 8000820:	200000b8 	.word	0x200000b8
 8000824:	20000000 	.word	0x20000000
 8000828:	20000160 	.word	0x20000160
 800082c:	080044fc 	.word	0x080044fc
 8000830:	08004520 	.word	0x08004520

08000834 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b09a      	sub	sp, #104	@ 0x68
 8000838:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800083a:	f107 0320 	add.w	r3, r7, #32
 800083e:	2248      	movs	r2, #72	@ 0x48
 8000840:	2100      	movs	r1, #0
 8000842:	4618      	mov	r0, r3
 8000844:	f003 f9c4 	bl	8003bd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000848:	f107 0308 	add.w	r3, r7, #8
 800084c:	2200      	movs	r2, #0
 800084e:	601a      	str	r2, [r3, #0]
 8000850:	605a      	str	r2, [r3, #4]
 8000852:	609a      	str	r2, [r3, #8]
 8000854:	60da      	str	r2, [r3, #12]
 8000856:	611a      	str	r2, [r3, #16]
 8000858:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800085a:	4b1e      	ldr	r3, [pc, #120]	@ (80008d4 <SystemClock_Config+0xa0>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000862:	4a1c      	ldr	r2, [pc, #112]	@ (80008d4 <SystemClock_Config+0xa0>)
 8000864:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000868:	6013      	str	r3, [r2, #0]
 800086a:	4b1a      	ldr	r3, [pc, #104]	@ (80008d4 <SystemClock_Config+0xa0>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000872:	607b      	str	r3, [r7, #4]
 8000874:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000876:	2320      	movs	r3, #32
 8000878:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800087a:	2301      	movs	r3, #1
 800087c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800087e:	2300      	movs	r3, #0
 8000880:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000882:	2360      	movs	r3, #96	@ 0x60
 8000884:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000886:	2300      	movs	r3, #0
 8000888:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800088a:	f107 0320 	add.w	r3, r7, #32
 800088e:	4618      	mov	r0, r3
 8000890:	f000 ff98 	bl	80017c4 <HAL_RCC_OscConfig>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800089a:	f000 f8bd 	bl	8000a18 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 800089e:	234f      	movs	r3, #79	@ 0x4f
 80008a0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80008a2:	2300      	movs	r3, #0
 80008a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008a6:	2300      	movs	r3, #0
 80008a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008aa:	2300      	movs	r3, #0
 80008ac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008ae:	2300      	movs	r3, #0
 80008b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80008b2:	2300      	movs	r3, #0
 80008b4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008b6:	f107 0308 	add.w	r3, r7, #8
 80008ba:	2100      	movs	r1, #0
 80008bc:	4618      	mov	r0, r3
 80008be:	f001 fb03 	bl	8001ec8 <HAL_RCC_ClockConfig>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80008c8:	f000 f8a6 	bl	8000a18 <Error_Handler>
  }
}
 80008cc:	bf00      	nop
 80008ce:	3768      	adds	r7, #104	@ 0x68
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	58000400 	.word	0x58000400

080008d8 <MX_SUBGHZ_Init>:
  * @brief SUBGHZ Initialization Function
  * @param None
  * @retval None
  */
static void MX_SUBGHZ_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_8;
 80008dc:	4b06      	ldr	r3, [pc, #24]	@ (80008f8 <MX_SUBGHZ_Init+0x20>)
 80008de:	2210      	movs	r2, #16
 80008e0:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 80008e2:	4805      	ldr	r0, [pc, #20]	@ (80008f8 <MX_SUBGHZ_Init+0x20>)
 80008e4:	f002 f846 	bl	8002974 <HAL_SUBGHZ_Init>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 80008ee:	f000 f893 	bl	8000a18 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	200000b8 	.word	0x200000b8

080008fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000900:	4b22      	ldr	r3, [pc, #136]	@ (800098c <MX_USART1_UART_Init+0x90>)
 8000902:	4a23      	ldr	r2, [pc, #140]	@ (8000990 <MX_USART1_UART_Init+0x94>)
 8000904:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000906:	4b21      	ldr	r3, [pc, #132]	@ (800098c <MX_USART1_UART_Init+0x90>)
 8000908:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800090c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800090e:	4b1f      	ldr	r3, [pc, #124]	@ (800098c <MX_USART1_UART_Init+0x90>)
 8000910:	2200      	movs	r2, #0
 8000912:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000914:	4b1d      	ldr	r3, [pc, #116]	@ (800098c <MX_USART1_UART_Init+0x90>)
 8000916:	2200      	movs	r2, #0
 8000918:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800091a:	4b1c      	ldr	r3, [pc, #112]	@ (800098c <MX_USART1_UART_Init+0x90>)
 800091c:	2200      	movs	r2, #0
 800091e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000920:	4b1a      	ldr	r3, [pc, #104]	@ (800098c <MX_USART1_UART_Init+0x90>)
 8000922:	220c      	movs	r2, #12
 8000924:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000926:	4b19      	ldr	r3, [pc, #100]	@ (800098c <MX_USART1_UART_Init+0x90>)
 8000928:	2200      	movs	r2, #0
 800092a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800092c:	4b17      	ldr	r3, [pc, #92]	@ (800098c <MX_USART1_UART_Init+0x90>)
 800092e:	2200      	movs	r2, #0
 8000930:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000932:	4b16      	ldr	r3, [pc, #88]	@ (800098c <MX_USART1_UART_Init+0x90>)
 8000934:	2200      	movs	r2, #0
 8000936:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000938:	4b14      	ldr	r3, [pc, #80]	@ (800098c <MX_USART1_UART_Init+0x90>)
 800093a:	2200      	movs	r2, #0
 800093c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800093e:	4b13      	ldr	r3, [pc, #76]	@ (800098c <MX_USART1_UART_Init+0x90>)
 8000940:	2200      	movs	r2, #0
 8000942:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000944:	4811      	ldr	r0, [pc, #68]	@ (800098c <MX_USART1_UART_Init+0x90>)
 8000946:	f002 fb20 	bl	8002f8a <HAL_UART_Init>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000950:	f000 f862 	bl	8000a18 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000954:	2100      	movs	r1, #0
 8000956:	480d      	ldr	r0, [pc, #52]	@ (800098c <MX_USART1_UART_Init+0x90>)
 8000958:	f003 f851 	bl	80039fe <HAL_UARTEx_SetTxFifoThreshold>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000962:	f000 f859 	bl	8000a18 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000966:	2100      	movs	r1, #0
 8000968:	4808      	ldr	r0, [pc, #32]	@ (800098c <MX_USART1_UART_Init+0x90>)
 800096a:	f003 f886 	bl	8003a7a <HAL_UARTEx_SetRxFifoThreshold>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000974:	f000 f850 	bl	8000a18 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000978:	4804      	ldr	r0, [pc, #16]	@ (800098c <MX_USART1_UART_Init+0x90>)
 800097a:	f003 f808 	bl	800398e <HAL_UARTEx_DisableFifoMode>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000984:	f000 f848 	bl	8000a18 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000988:	bf00      	nop
 800098a:	bd80      	pop	{r7, pc}
 800098c:	200000c4 	.word	0x200000c4
 8000990:	40013800 	.word	0x40013800

08000994 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099a:	1d3b      	adds	r3, r7, #4
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	605a      	str	r2, [r3, #4]
 80009a2:	609a      	str	r2, [r3, #8]
 80009a4:	60da      	str	r2, [r3, #12]
 80009a6:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a8:	2001      	movs	r0, #1
 80009aa:	f7ff fdb1 	bl	8000510 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ae:	2002      	movs	r0, #2
 80009b0:	f7ff fdae 	bl	8000510 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80009b4:	2200      	movs	r2, #0
 80009b6:	2120      	movs	r1, #32
 80009b8:	4809      	ldr	r0, [pc, #36]	@ (80009e0 <MX_GPIO_Init+0x4c>)
 80009ba:	f000 fc41 	bl	8001240 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80009be:	2320      	movs	r3, #32
 80009c0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80009c2:	2311      	movs	r3, #17
 80009c4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c6:	2300      	movs	r3, #0
 80009c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ca:	2300      	movs	r3, #0
 80009cc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ce:	1d3b      	adds	r3, r7, #4
 80009d0:	4619      	mov	r1, r3
 80009d2:	4803      	ldr	r0, [pc, #12]	@ (80009e0 <MX_GPIO_Init+0x4c>)
 80009d4:	f000 fad4 	bl	8000f80 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009d8:	bf00      	nop
 80009da:	3718      	adds	r7, #24
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	48000400 	.word	0x48000400

080009e4 <reset_uart_buff>:
    }
}


void reset_uart_buff(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
	for(int i = 0; i < 100; i++)
 80009ea:	2300      	movs	r3, #0
 80009ec:	607b      	str	r3, [r7, #4]
 80009ee:	e007      	b.n	8000a00 <reset_uart_buff+0x1c>
	{
		uart_buff[i] = 0;
 80009f0:	4a08      	ldr	r2, [pc, #32]	@ (8000a14 <reset_uart_buff+0x30>)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	4413      	add	r3, r2
 80009f6:	2200      	movs	r2, #0
 80009f8:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 100; i++)
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	3301      	adds	r3, #1
 80009fe:	607b      	str	r3, [r7, #4]
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	2b63      	cmp	r3, #99	@ 0x63
 8000a04:	ddf4      	ble.n	80009f0 <reset_uart_buff+0xc>
	}
}
 8000a06:	bf00      	nop
 8000a08:	bf00      	nop
 8000a0a:	370c      	adds	r7, #12
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bc80      	pop	{r7}
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	20000164 	.word	0x20000164

08000a18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a1c:	b672      	cpsid	i
}
 8000a1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a20:	bf00      	nop
 8000a22:	e7fd      	b.n	8000a20 <Error_Handler+0x8>

08000a24 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b085      	sub	sp, #20
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000a2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a30:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000a32:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4313      	orrs	r3, r2
 8000a3a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000a3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a40:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	4013      	ands	r3, r2
 8000a46:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a48:	68fb      	ldr	r3, [r7, #12]
}
 8000a4a:	bf00      	nop
 8000a4c:	3714      	adds	r7, #20
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bc80      	pop	{r7}
 8000a52:	4770      	bx	lr

08000a54 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b085      	sub	sp, #20
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000a5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a60:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000a62:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000a6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a70:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	4013      	ands	r3, r2
 8000a76:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a78:	68fb      	ldr	r3, [r7, #12]
}
 8000a7a:	bf00      	nop
 8000a7c:	3714      	adds	r7, #20
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bc80      	pop	{r7}
 8000a82:	4770      	bx	lr

08000a84 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8000a84:	b480      	push	{r7}
 8000a86:	b085      	sub	sp, #20
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000a8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a90:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000a92:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8000a9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000aa0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	4013      	ands	r3, r2
 8000aa6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000aa8:	68fb      	ldr	r3, [r7, #12]
}
 8000aaa:	bf00      	nop
 8000aac:	3714      	adds	r7, #20
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bc80      	pop	{r7}
 8000ab2:	4770      	bx	lr

08000ab4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ab8:	bf00      	nop
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bc80      	pop	{r7}
 8000abe:	4770      	bx	lr

08000ac0 <HAL_SUBGHZ_MspInit>:
* This function configures the hardware resources used in this example
* @param hsubghz: SUBGHZ handle pointer
* @retval None
*/
void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* hsubghz)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8000ac8:	2001      	movs	r0, #1
 8000aca:	f7ff ffdb 	bl	8000a84 <LL_APB3_GRP1_EnableClock>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */

}
 8000ace:	bf00      	nop
 8000ad0:	3708      	adds	r7, #8
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
	...

08000ad8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b096      	sub	sp, #88	@ 0x58
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	601a      	str	r2, [r3, #0]
 8000ae8:	605a      	str	r2, [r3, #4]
 8000aea:	609a      	str	r2, [r3, #8]
 8000aec:	60da      	str	r2, [r3, #12]
 8000aee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000af0:	f107 030c 	add.w	r3, r7, #12
 8000af4:	2238      	movs	r2, #56	@ 0x38
 8000af6:	2100      	movs	r1, #0
 8000af8:	4618      	mov	r0, r3
 8000afa:	f003 f869 	bl	8003bd0 <memset>
  if(huart->Instance==USART1)
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4a16      	ldr	r2, [pc, #88]	@ (8000b5c <HAL_UART_MspInit+0x84>)
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d125      	bne.n	8000b54 <HAL_UART_MspInit+0x7c>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000b0c:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8000b10:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b12:	f107 030c 	add.w	r3, r7, #12
 8000b16:	4618      	mov	r0, r3
 8000b18:	f001 fd78 	bl	800260c <HAL_RCCEx_PeriphCLKConfig>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d001      	beq.n	8000b26 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000b22:	f7ff ff79 	bl	8000a18 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b26:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000b2a:	f7ff ff93 	bl	8000a54 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b2e:	2002      	movs	r0, #2
 8000b30:	f7ff ff78 	bl	8000a24 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8000b34:	23c0      	movs	r3, #192	@ 0xc0
 8000b36:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b40:	2300      	movs	r3, #0
 8000b42:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b44:	2307      	movs	r3, #7
 8000b46:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b48:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4804      	ldr	r0, [pc, #16]	@ (8000b60 <HAL_UART_MspInit+0x88>)
 8000b50:	f000 fa16 	bl	8000f80 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000b54:	bf00      	nop
 8000b56:	3758      	adds	r7, #88	@ 0x58
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	40013800 	.word	0x40013800
 8000b60:	48000400 	.word	0x48000400

08000b64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b68:	bf00      	nop
 8000b6a:	e7fd      	b.n	8000b68 <NMI_Handler+0x4>

08000b6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b70:	bf00      	nop
 8000b72:	e7fd      	b.n	8000b70 <HardFault_Handler+0x4>

08000b74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b78:	bf00      	nop
 8000b7a:	e7fd      	b.n	8000b78 <MemManage_Handler+0x4>

08000b7c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b80:	bf00      	nop
 8000b82:	e7fd      	b.n	8000b80 <BusFault_Handler+0x4>

08000b84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <UsageFault_Handler+0x4>

08000b8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b90:	bf00      	nop
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bc80      	pop	{r7}
 8000b96:	4770      	bx	lr

08000b98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b9c:	bf00      	nop
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bc80      	pop	{r7}
 8000ba2:	4770      	bx	lr

08000ba4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ba8:	bf00      	nop
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bc80      	pop	{r7}
 8000bae:	4770      	bx	lr

08000bb0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bb4:	f000 f8c2 	bl	8000d3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bb8:	bf00      	nop
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bc4:	4a14      	ldr	r2, [pc, #80]	@ (8000c18 <_sbrk+0x5c>)
 8000bc6:	4b15      	ldr	r3, [pc, #84]	@ (8000c1c <_sbrk+0x60>)
 8000bc8:	1ad3      	subs	r3, r2, r3
 8000bca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bd0:	4b13      	ldr	r3, [pc, #76]	@ (8000c20 <_sbrk+0x64>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d102      	bne.n	8000bde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bd8:	4b11      	ldr	r3, [pc, #68]	@ (8000c20 <_sbrk+0x64>)
 8000bda:	4a12      	ldr	r2, [pc, #72]	@ (8000c24 <_sbrk+0x68>)
 8000bdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bde:	4b10      	ldr	r3, [pc, #64]	@ (8000c20 <_sbrk+0x64>)
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4413      	add	r3, r2
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	429a      	cmp	r2, r3
 8000bea:	d207      	bcs.n	8000bfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bec:	f002 fff8 	bl	8003be0 <__errno>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	220c      	movs	r2, #12
 8000bf4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bfa:	e009      	b.n	8000c10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bfc:	4b08      	ldr	r3, [pc, #32]	@ (8000c20 <_sbrk+0x64>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c02:	4b07      	ldr	r3, [pc, #28]	@ (8000c20 <_sbrk+0x64>)
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4413      	add	r3, r2
 8000c0a:	4a05      	ldr	r2, [pc, #20]	@ (8000c20 <_sbrk+0x64>)
 8000c0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c0e:	68fb      	ldr	r3, [r7, #12]
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	3718      	adds	r7, #24
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	20010000 	.word	0x20010000
 8000c1c:	00000400 	.word	0x00000400
 8000c20:	200001a8 	.word	0x200001a8
 8000c24:	200002f8 	.word	0x200002f8

08000c28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000c2c:	bf00      	nop
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bc80      	pop	{r7}
 8000c32:	4770      	bx	lr

08000c34 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c34:	480d      	ldr	r0, [pc, #52]	@ (8000c6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c36:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c38:	f7ff fff6 	bl	8000c28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c3c:	480c      	ldr	r0, [pc, #48]	@ (8000c70 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c3e:	490d      	ldr	r1, [pc, #52]	@ (8000c74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c40:	4a0d      	ldr	r2, [pc, #52]	@ (8000c78 <LoopForever+0xe>)
  movs r3, #0
 8000c42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c44:	e002      	b.n	8000c4c <LoopCopyDataInit>

08000c46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c4a:	3304      	adds	r3, #4

08000c4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c50:	d3f9      	bcc.n	8000c46 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c52:	4a0a      	ldr	r2, [pc, #40]	@ (8000c7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c54:	4c0a      	ldr	r4, [pc, #40]	@ (8000c80 <LoopForever+0x16>)
  movs r3, #0
 8000c56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c58:	e001      	b.n	8000c5e <LoopFillZerobss>

08000c5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c5c:	3204      	adds	r2, #4

08000c5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c60:	d3fb      	bcc.n	8000c5a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c62:	f002 ffc3 	bl	8003bec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c66:	f7ff fc6b 	bl	8000540 <main>

08000c6a <LoopForever>:

LoopForever:
    b LoopForever
 8000c6a:	e7fe      	b.n	8000c6a <LoopForever>
  ldr   r0, =_estack
 8000c6c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000c70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c74:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8000c78:	0800466c 	.word	0x0800466c
  ldr r2, =_sbss
 8000c7c:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8000c80:	200002f8 	.word	0x200002f8

08000c84 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c84:	e7fe      	b.n	8000c84 <ADC_IRQHandler>
	...

08000c88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c92:	2003      	movs	r0, #3
 8000c94:	f000 f942 	bl	8000f1c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8000c98:	f001 fada 	bl	8002250 <HAL_RCC_GetHCLKFreq>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	4a09      	ldr	r2, [pc, #36]	@ (8000cc4 <HAL_Init+0x3c>)
 8000ca0:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ca2:	200f      	movs	r0, #15
 8000ca4:	f000 f810 	bl	8000cc8 <HAL_InitTick>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d002      	beq.n	8000cb4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	71fb      	strb	r3, [r7, #7]
 8000cb2:	e001      	b.n	8000cb8 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cb4:	f7ff fefe 	bl	8000ab4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3708      	adds	r7, #8
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	20000040 	.word	0x20000040

08000cc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000cd4:	4b17      	ldr	r3, [pc, #92]	@ (8000d34 <HAL_InitTick+0x6c>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d024      	beq.n	8000d26 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000cdc:	f001 fab8 	bl	8002250 <HAL_RCC_GetHCLKFreq>
 8000ce0:	4602      	mov	r2, r0
 8000ce2:	4b14      	ldr	r3, [pc, #80]	@ (8000d34 <HAL_InitTick+0x6c>)
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cec:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f000 f936 	bl	8000f66 <HAL_SYSTICK_Config>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d10f      	bne.n	8000d20 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	2b0f      	cmp	r3, #15
 8000d04:	d809      	bhi.n	8000d1a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d06:	2200      	movs	r2, #0
 8000d08:	6879      	ldr	r1, [r7, #4]
 8000d0a:	f04f 30ff 	mov.w	r0, #4294967295
 8000d0e:	f000 f910 	bl	8000f32 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d12:	4a09      	ldr	r2, [pc, #36]	@ (8000d38 <HAL_InitTick+0x70>)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	6013      	str	r3, [r2, #0]
 8000d18:	e007      	b.n	8000d2a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	73fb      	strb	r3, [r7, #15]
 8000d1e:	e004      	b.n	8000d2a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d20:	2301      	movs	r3, #1
 8000d22:	73fb      	strb	r3, [r7, #15]
 8000d24:	e001      	b.n	8000d2a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d26:	2301      	movs	r3, #1
 8000d28:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	3710      	adds	r7, #16
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	20000048 	.word	0x20000048
 8000d38:	20000044 	.word	0x20000044

08000d3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d40:	4b05      	ldr	r3, [pc, #20]	@ (8000d58 <HAL_IncTick+0x1c>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	461a      	mov	r2, r3
 8000d46:	4b05      	ldr	r3, [pc, #20]	@ (8000d5c <HAL_IncTick+0x20>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4413      	add	r3, r2
 8000d4c:	4a03      	ldr	r2, [pc, #12]	@ (8000d5c <HAL_IncTick+0x20>)
 8000d4e:	6013      	str	r3, [r2, #0]
}
 8000d50:	bf00      	nop
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bc80      	pop	{r7}
 8000d56:	4770      	bx	lr
 8000d58:	20000048 	.word	0x20000048
 8000d5c:	200001ac 	.word	0x200001ac

08000d60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  return uwTick;
 8000d64:	4b02      	ldr	r3, [pc, #8]	@ (8000d70 <HAL_GetTick+0x10>)
 8000d66:	681b      	ldr	r3, [r3, #0]
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bc80      	pop	{r7}
 8000d6e:	4770      	bx	lr
 8000d70:	200001ac 	.word	0x200001ac

08000d74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d7c:	f7ff fff0 	bl	8000d60 <HAL_GetTick>
 8000d80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d8c:	d005      	beq.n	8000d9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000db8 <HAL_Delay+0x44>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	461a      	mov	r2, r3
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	4413      	add	r3, r2
 8000d98:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d9a:	bf00      	nop
 8000d9c:	f7ff ffe0 	bl	8000d60 <HAL_GetTick>
 8000da0:	4602      	mov	r2, r0
 8000da2:	68bb      	ldr	r3, [r7, #8]
 8000da4:	1ad3      	subs	r3, r2, r3
 8000da6:	68fa      	ldr	r2, [r7, #12]
 8000da8:	429a      	cmp	r2, r3
 8000daa:	d8f7      	bhi.n	8000d9c <HAL_Delay+0x28>
  {
  }
}
 8000dac:	bf00      	nop
 8000dae:	bf00      	nop
 8000db0:	3710      	adds	r7, #16
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	20000048 	.word	0x20000048

08000dbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	f003 0307 	and.w	r3, r3, #7
 8000dca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8000e00 <__NVIC_SetPriorityGrouping+0x44>)
 8000dce:	68db      	ldr	r3, [r3, #12]
 8000dd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dd2:	68ba      	ldr	r2, [r7, #8]
 8000dd4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000dd8:	4013      	ands	r3, r2
 8000dda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000de4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000de8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dee:	4a04      	ldr	r2, [pc, #16]	@ (8000e00 <__NVIC_SetPriorityGrouping+0x44>)
 8000df0:	68bb      	ldr	r3, [r7, #8]
 8000df2:	60d3      	str	r3, [r2, #12]
}
 8000df4:	bf00      	nop
 8000df6:	3714      	adds	r7, #20
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bc80      	pop	{r7}
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	e000ed00 	.word	0xe000ed00

08000e04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e08:	4b04      	ldr	r3, [pc, #16]	@ (8000e1c <__NVIC_GetPriorityGrouping+0x18>)
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	0a1b      	lsrs	r3, r3, #8
 8000e0e:	f003 0307 	and.w	r3, r3, #7
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bc80      	pop	{r7}
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	6039      	str	r1, [r7, #0]
 8000e2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	db0a      	blt.n	8000e4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	b2da      	uxtb	r2, r3
 8000e38:	490c      	ldr	r1, [pc, #48]	@ (8000e6c <__NVIC_SetPriority+0x4c>)
 8000e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3e:	0112      	lsls	r2, r2, #4
 8000e40:	b2d2      	uxtb	r2, r2
 8000e42:	440b      	add	r3, r1
 8000e44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e48:	e00a      	b.n	8000e60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	b2da      	uxtb	r2, r3
 8000e4e:	4908      	ldr	r1, [pc, #32]	@ (8000e70 <__NVIC_SetPriority+0x50>)
 8000e50:	79fb      	ldrb	r3, [r7, #7]
 8000e52:	f003 030f 	and.w	r3, r3, #15
 8000e56:	3b04      	subs	r3, #4
 8000e58:	0112      	lsls	r2, r2, #4
 8000e5a:	b2d2      	uxtb	r2, r2
 8000e5c:	440b      	add	r3, r1
 8000e5e:	761a      	strb	r2, [r3, #24]
}
 8000e60:	bf00      	nop
 8000e62:	370c      	adds	r7, #12
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bc80      	pop	{r7}
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	e000e100 	.word	0xe000e100
 8000e70:	e000ed00 	.word	0xe000ed00

08000e74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b089      	sub	sp, #36	@ 0x24
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	60f8      	str	r0, [r7, #12]
 8000e7c:	60b9      	str	r1, [r7, #8]
 8000e7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	f003 0307 	and.w	r3, r3, #7
 8000e86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e88:	69fb      	ldr	r3, [r7, #28]
 8000e8a:	f1c3 0307 	rsb	r3, r3, #7
 8000e8e:	2b04      	cmp	r3, #4
 8000e90:	bf28      	it	cs
 8000e92:	2304      	movcs	r3, #4
 8000e94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	3304      	adds	r3, #4
 8000e9a:	2b06      	cmp	r3, #6
 8000e9c:	d902      	bls.n	8000ea4 <NVIC_EncodePriority+0x30>
 8000e9e:	69fb      	ldr	r3, [r7, #28]
 8000ea0:	3b03      	subs	r3, #3
 8000ea2:	e000      	b.n	8000ea6 <NVIC_EncodePriority+0x32>
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea8:	f04f 32ff 	mov.w	r2, #4294967295
 8000eac:	69bb      	ldr	r3, [r7, #24]
 8000eae:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb2:	43da      	mvns	r2, r3
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	401a      	ands	r2, r3
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ebc:	f04f 31ff 	mov.w	r1, #4294967295
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ec6:	43d9      	mvns	r1, r3
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ecc:	4313      	orrs	r3, r2
         );
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3724      	adds	r7, #36	@ 0x24
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bc80      	pop	{r7}
 8000ed6:	4770      	bx	lr

08000ed8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	3b01      	subs	r3, #1
 8000ee4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ee8:	d301      	bcc.n	8000eee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000eea:	2301      	movs	r3, #1
 8000eec:	e00f      	b.n	8000f0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eee:	4a0a      	ldr	r2, [pc, #40]	@ (8000f18 <SysTick_Config+0x40>)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	3b01      	subs	r3, #1
 8000ef4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ef6:	210f      	movs	r1, #15
 8000ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8000efc:	f7ff ff90 	bl	8000e20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f00:	4b05      	ldr	r3, [pc, #20]	@ (8000f18 <SysTick_Config+0x40>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f06:	4b04      	ldr	r3, [pc, #16]	@ (8000f18 <SysTick_Config+0x40>)
 8000f08:	2207      	movs	r2, #7
 8000f0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f0c:	2300      	movs	r3, #0
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	e000e010 	.word	0xe000e010

08000f1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f7ff ff49 	bl	8000dbc <__NVIC_SetPriorityGrouping>
}
 8000f2a:	bf00      	nop
 8000f2c:	3708      	adds	r7, #8
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}

08000f32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f32:	b580      	push	{r7, lr}
 8000f34:	b086      	sub	sp, #24
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	4603      	mov	r3, r0
 8000f3a:	60b9      	str	r1, [r7, #8]
 8000f3c:	607a      	str	r2, [r7, #4]
 8000f3e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f40:	f7ff ff60 	bl	8000e04 <__NVIC_GetPriorityGrouping>
 8000f44:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f46:	687a      	ldr	r2, [r7, #4]
 8000f48:	68b9      	ldr	r1, [r7, #8]
 8000f4a:	6978      	ldr	r0, [r7, #20]
 8000f4c:	f7ff ff92 	bl	8000e74 <NVIC_EncodePriority>
 8000f50:	4602      	mov	r2, r0
 8000f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f56:	4611      	mov	r1, r2
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f7ff ff61 	bl	8000e20 <__NVIC_SetPriority>
}
 8000f5e:	bf00      	nop
 8000f60:	3718      	adds	r7, #24
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f66:	b580      	push	{r7, lr}
 8000f68:	b082      	sub	sp, #8
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000f6e:	6878      	ldr	r0, [r7, #4]
 8000f70:	f7ff ffb2 	bl	8000ed8 <SysTick_Config>
 8000f74:	4603      	mov	r3, r0
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	3708      	adds	r7, #8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
	...

08000f80 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b087      	sub	sp, #28
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f8e:	e140      	b.n	8001212 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	2101      	movs	r1, #1
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	fa01 f303 	lsl.w	r3, r1, r3
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	f000 8132 	beq.w	800120c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	f003 0303 	and.w	r3, r3, #3
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	d005      	beq.n	8000fc0 <HAL_GPIO_Init+0x40>
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	f003 0303 	and.w	r3, r3, #3
 8000fbc:	2b02      	cmp	r3, #2
 8000fbe:	d130      	bne.n	8001022 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	689b      	ldr	r3, [r3, #8]
 8000fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	2203      	movs	r2, #3
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	43db      	mvns	r3, r3
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	68da      	ldr	r2, [r3, #12]
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe4:	693a      	ldr	r2, [r7, #16]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	693a      	ldr	r2, [r7, #16]
 8000fee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffe:	43db      	mvns	r3, r3
 8001000:	693a      	ldr	r2, [r7, #16]
 8001002:	4013      	ands	r3, r2
 8001004:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	091b      	lsrs	r3, r3, #4
 800100c:	f003 0201 	and.w	r2, r3, #1
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	fa02 f303 	lsl.w	r3, r2, r3
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	4313      	orrs	r3, r2
 800101a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f003 0303 	and.w	r3, r3, #3
 800102a:	2b03      	cmp	r3, #3
 800102c:	d017      	beq.n	800105e <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	68db      	ldr	r3, [r3, #12]
 8001032:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	2203      	movs	r2, #3
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	43db      	mvns	r3, r3
 8001040:	693a      	ldr	r2, [r7, #16]
 8001042:	4013      	ands	r3, r2
 8001044:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	689a      	ldr	r2, [r3, #8]
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	fa02 f303 	lsl.w	r3, r2, r3
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	4313      	orrs	r3, r2
 8001056:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	693a      	ldr	r2, [r7, #16]
 800105c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f003 0303 	and.w	r3, r3, #3
 8001066:	2b02      	cmp	r3, #2
 8001068:	d123      	bne.n	80010b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	08da      	lsrs	r2, r3, #3
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	3208      	adds	r2, #8
 8001072:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001076:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	f003 0307 	and.w	r3, r3, #7
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	220f      	movs	r2, #15
 8001082:	fa02 f303 	lsl.w	r3, r2, r3
 8001086:	43db      	mvns	r3, r3
 8001088:	693a      	ldr	r2, [r7, #16]
 800108a:	4013      	ands	r3, r2
 800108c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	691a      	ldr	r2, [r3, #16]
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	f003 0307 	and.w	r3, r3, #7
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	fa02 f303 	lsl.w	r3, r2, r3
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	4313      	orrs	r3, r2
 80010a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	08da      	lsrs	r2, r3, #3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	3208      	adds	r2, #8
 80010ac:	6939      	ldr	r1, [r7, #16]
 80010ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	2203      	movs	r2, #3
 80010be:	fa02 f303 	lsl.w	r3, r2, r3
 80010c2:	43db      	mvns	r3, r3
 80010c4:	693a      	ldr	r2, [r7, #16]
 80010c6:	4013      	ands	r3, r2
 80010c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	f003 0203 	and.w	r2, r3, #3
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	005b      	lsls	r3, r3, #1
 80010d6:	fa02 f303 	lsl.w	r3, r2, r3
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	4313      	orrs	r3, r2
 80010de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	f000 808c 	beq.w	800120c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80010f4:	4a4e      	ldr	r2, [pc, #312]	@ (8001230 <HAL_GPIO_Init+0x2b0>)
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	089b      	lsrs	r3, r3, #2
 80010fa:	3302      	adds	r3, #2
 80010fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001100:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	f003 0303 	and.w	r3, r3, #3
 8001108:	009b      	lsls	r3, r3, #2
 800110a:	2207      	movs	r2, #7
 800110c:	fa02 f303 	lsl.w	r3, r2, r3
 8001110:	43db      	mvns	r3, r3
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	4013      	ands	r3, r2
 8001116:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800111e:	d00d      	beq.n	800113c <HAL_GPIO_Init+0x1bc>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	4a44      	ldr	r2, [pc, #272]	@ (8001234 <HAL_GPIO_Init+0x2b4>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d007      	beq.n	8001138 <HAL_GPIO_Init+0x1b8>
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	4a43      	ldr	r2, [pc, #268]	@ (8001238 <HAL_GPIO_Init+0x2b8>)
 800112c:	4293      	cmp	r3, r2
 800112e:	d101      	bne.n	8001134 <HAL_GPIO_Init+0x1b4>
 8001130:	2302      	movs	r3, #2
 8001132:	e004      	b.n	800113e <HAL_GPIO_Init+0x1be>
 8001134:	2307      	movs	r3, #7
 8001136:	e002      	b.n	800113e <HAL_GPIO_Init+0x1be>
 8001138:	2301      	movs	r3, #1
 800113a:	e000      	b.n	800113e <HAL_GPIO_Init+0x1be>
 800113c:	2300      	movs	r3, #0
 800113e:	697a      	ldr	r2, [r7, #20]
 8001140:	f002 0203 	and.w	r2, r2, #3
 8001144:	0092      	lsls	r2, r2, #2
 8001146:	4093      	lsls	r3, r2
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	4313      	orrs	r3, r2
 800114c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800114e:	4938      	ldr	r1, [pc, #224]	@ (8001230 <HAL_GPIO_Init+0x2b0>)
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	089b      	lsrs	r3, r3, #2
 8001154:	3302      	adds	r3, #2
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800115c:	4b37      	ldr	r3, [pc, #220]	@ (800123c <HAL_GPIO_Init+0x2bc>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	43db      	mvns	r3, r3
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	4013      	ands	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001174:	2b00      	cmp	r3, #0
 8001176:	d003      	beq.n	8001180 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8001178:	693a      	ldr	r2, [r7, #16]
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	4313      	orrs	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001180:	4a2e      	ldr	r2, [pc, #184]	@ (800123c <HAL_GPIO_Init+0x2bc>)
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001186:	4b2d      	ldr	r3, [pc, #180]	@ (800123c <HAL_GPIO_Init+0x2bc>)
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	43db      	mvns	r3, r3
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	4013      	ands	r3, r2
 8001194:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d003      	beq.n	80011aa <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80011aa:	4a24      	ldr	r2, [pc, #144]	@ (800123c <HAL_GPIO_Init+0x2bc>)
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80011b0:	4b22      	ldr	r3, [pc, #136]	@ (800123c <HAL_GPIO_Init+0x2bc>)
 80011b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80011b6:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	43db      	mvns	r3, r3
 80011bc:	693a      	ldr	r2, [r7, #16]
 80011be:	4013      	ands	r3, r2
 80011c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d003      	beq.n	80011d6 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	4313      	orrs	r3, r2
 80011d4:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 80011d6:	4a19      	ldr	r2, [pc, #100]	@ (800123c <HAL_GPIO_Init+0x2bc>)
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 80011de:	4b17      	ldr	r3, [pc, #92]	@ (800123c <HAL_GPIO_Init+0x2bc>)
 80011e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80011e4:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	43db      	mvns	r3, r3
 80011ea:	693a      	ldr	r2, [r7, #16]
 80011ec:	4013      	ands	r3, r2
 80011ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d003      	beq.n	8001204 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80011fc:	693a      	ldr	r2, [r7, #16]
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	4313      	orrs	r3, r2
 8001202:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8001204:	4a0d      	ldr	r2, [pc, #52]	@ (800123c <HAL_GPIO_Init+0x2bc>)
 8001206:	693b      	ldr	r3, [r7, #16]
 8001208:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	3301      	adds	r3, #1
 8001210:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	fa22 f303 	lsr.w	r3, r2, r3
 800121c:	2b00      	cmp	r3, #0
 800121e:	f47f aeb7 	bne.w	8000f90 <HAL_GPIO_Init+0x10>
  }
}
 8001222:	bf00      	nop
 8001224:	bf00      	nop
 8001226:	371c      	adds	r7, #28
 8001228:	46bd      	mov	sp, r7
 800122a:	bc80      	pop	{r7}
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	40010000 	.word	0x40010000
 8001234:	48000400 	.word	0x48000400
 8001238:	48000800 	.word	0x48000800
 800123c:	58000800 	.word	0x58000800

08001240 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	460b      	mov	r3, r1
 800124a:	807b      	strh	r3, [r7, #2]
 800124c:	4613      	mov	r3, r2
 800124e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001250:	787b      	ldrb	r3, [r7, #1]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d003      	beq.n	800125e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001256:	887a      	ldrh	r2, [r7, #2]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800125c:	e002      	b.n	8001264 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800125e:	887a      	ldrh	r2, [r7, #2]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001264:	bf00      	nop
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	bc80      	pop	{r7}
 800126c:	4770      	bx	lr
	...

08001270 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001274:	4b04      	ldr	r3, [pc, #16]	@ (8001288 <HAL_PWR_EnableBkUpAccess+0x18>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a03      	ldr	r2, [pc, #12]	@ (8001288 <HAL_PWR_EnableBkUpAccess+0x18>)
 800127a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800127e:	6013      	str	r3, [r2, #0]
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	bc80      	pop	{r7}
 8001286:	4770      	bx	lr
 8001288:	58000400 	.word	0x58000400

0800128c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <HAL_PWREx_GetVoltageRange+0x14>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8001298:	4618      	mov	r0, r3
 800129a:	46bd      	mov	sp, r7
 800129c:	bc80      	pop	{r7}
 800129e:	4770      	bx	lr
 80012a0:	58000400 	.word	0x58000400

080012a4 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 80012a8:	4b06      	ldr	r3, [pc, #24]	@ (80012c4 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80012b4:	d101      	bne.n	80012ba <LL_PWR_IsEnabledBkUpAccess+0x16>
 80012b6:	2301      	movs	r3, #1
 80012b8:	e000      	b.n	80012bc <LL_PWR_IsEnabledBkUpAccess+0x18>
 80012ba:	2300      	movs	r3, #0
}
 80012bc:	4618      	mov	r0, r3
 80012be:	46bd      	mov	sp, r7
 80012c0:	bc80      	pop	{r7}
 80012c2:	4770      	bx	lr
 80012c4:	58000400 	.word	0x58000400

080012c8 <LL_RCC_HSE_EnableTcxo>:
  * @note PB0 must be configured in analog mode prior enabling VDDTCXO supply
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_EnableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableTcxo(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80012cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80012d6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80012da:	6013      	str	r3, [r2, #0]
}
 80012dc:	bf00      	nop
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr

080012e4 <LL_RCC_HSE_DisableTcxo>:
  * @brief  Disable HSE VDDTCXO output on package pin PB0-VDDTCXO
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_DisableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_DisableTcxo(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80012e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80012f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80012f6:	6013      	str	r3, [r2, #0]
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bc80      	pop	{r7}
 80012fe:	4770      	bx	lr

08001300 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler  division by 2
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001304:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800130e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001312:	d101      	bne.n	8001318 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001314:	2301      	movs	r3, #1
 8001316:	e000      	b.n	800131a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001318:	2300      	movs	r3, #0
}
 800131a:	4618      	mov	r0, r3
 800131c:	46bd      	mov	sp, r7
 800131e:	bc80      	pop	{r7}
 8001320:	4770      	bx	lr

08001322 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8001322:	b480      	push	{r7}
 8001324:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001326:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001330:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001334:	6013      	str	r3, [r2, #0]
}
 8001336:	bf00      	nop
 8001338:	46bd      	mov	sp, r7
 800133a:	bc80      	pop	{r7}
 800133c:	4770      	bx	lr

0800133e <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 800133e:	b480      	push	{r7}
 8001340:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001342:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800134c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001350:	6013      	str	r3, [r2, #0]
}
 8001352:	bf00      	nop
 8001354:	46bd      	mov	sp, r7
 8001356:	bc80      	pop	{r7}
 8001358:	4770      	bx	lr

0800135a <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 800135a:	b480      	push	{r7}
 800135c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800135e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001368:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800136c:	d101      	bne.n	8001372 <LL_RCC_HSE_IsReady+0x18>
 800136e:	2301      	movs	r3, #1
 8001370:	e000      	b.n	8001374 <LL_RCC_HSE_IsReady+0x1a>
 8001372:	2300      	movs	r3, #0
}
 8001374:	4618      	mov	r0, r3
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr

0800137c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001380:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800138a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800138e:	6013      	str	r3, [r2, #0]
}
 8001390:	bf00      	nop
 8001392:	46bd      	mov	sp, r7
 8001394:	bc80      	pop	{r7}
 8001396:	4770      	bx	lr

08001398 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800139c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80013a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80013aa:	6013      	str	r3, [r2, #0]
}
 80013ac:	bf00      	nop
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bc80      	pop	{r7}
 80013b2:	4770      	bx	lr

080013b4 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80013b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013c6:	d101      	bne.n	80013cc <LL_RCC_HSI_IsReady+0x18>
 80013c8:	2301      	movs	r3, #1
 80013ca:	e000      	b.n	80013ce <LL_RCC_HSI_IsReady+0x1a>
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bc80      	pop	{r7}
 80013d4:	4770      	bx	lr

080013d6 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80013d6:	b480      	push	{r7}
 80013d8:	b083      	sub	sp, #12
 80013da:	af00      	add	r7, sp, #0
 80013dc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80013de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	061b      	lsls	r3, r3, #24
 80013ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013f0:	4313      	orrs	r3, r2
 80013f2:	604b      	str	r3, [r1, #4]
}
 80013f4:	bf00      	nop
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bc80      	pop	{r7}
 80013fc:	4770      	bx	lr

080013fe <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80013fe:	b480      	push	{r7}
 8001400:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001402:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001406:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800140a:	f003 0302 	and.w	r3, r3, #2
 800140e:	2b02      	cmp	r3, #2
 8001410:	d101      	bne.n	8001416 <LL_RCC_LSE_IsReady+0x18>
 8001412:	2301      	movs	r3, #1
 8001414:	e000      	b.n	8001418 <LL_RCC_LSE_IsReady+0x1a>
 8001416:	2300      	movs	r3, #0
}
 8001418:	4618      	mov	r0, r3
 800141a:	46bd      	mov	sp, r7
 800141c:	bc80      	pop	{r7}
 800141e:	4770      	bx	lr

08001420 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8001424:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001428:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800142c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001430:	f043 0301 	orr.w	r3, r3, #1
 8001434:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	bc80      	pop	{r7}
 800143e:	4770      	bx	lr

08001440 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8001444:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001448:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800144c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001450:	f023 0301 	bic.w	r3, r3, #1
 8001454:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr

08001460 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8001464:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001468:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800146c:	f003 0302 	and.w	r3, r3, #2
 8001470:	2b02      	cmp	r3, #2
 8001472:	d101      	bne.n	8001478 <LL_RCC_LSI_IsReady+0x18>
 8001474:	2301      	movs	r3, #1
 8001476:	e000      	b.n	800147a <LL_RCC_LSI_IsReady+0x1a>
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	46bd      	mov	sp, r7
 800147e:	bc80      	pop	{r7}
 8001480:	4770      	bx	lr

08001482 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8001482:	b480      	push	{r7}
 8001484:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001486:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001490:	f043 0301 	orr.w	r3, r3, #1
 8001494:	6013      	str	r3, [r2, #0]
}
 8001496:	bf00      	nop
 8001498:	46bd      	mov	sp, r7
 800149a:	bc80      	pop	{r7}
 800149c:	4770      	bx	lr

0800149e <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 800149e:	b480      	push	{r7}
 80014a0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80014a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80014ac:	f023 0301 	bic.w	r3, r3, #1
 80014b0:	6013      	str	r3, [r2, #0]
}
 80014b2:	bf00      	nop
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bc80      	pop	{r7}
 80014b8:	4770      	bx	lr

080014ba <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80014ba:	b480      	push	{r7}
 80014bc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80014be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f003 0302 	and.w	r3, r3, #2
 80014c8:	2b02      	cmp	r3, #2
 80014ca:	d101      	bne.n	80014d0 <LL_RCC_MSI_IsReady+0x16>
 80014cc:	2301      	movs	r3, #1
 80014ce:	e000      	b.n	80014d2 <LL_RCC_MSI_IsReady+0x18>
 80014d0:	2300      	movs	r3, #0
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bc80      	pop	{r7}
 80014d8:	4770      	bx	lr

080014da <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 80014da:	b480      	push	{r7}
 80014dc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 80014de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f003 0308 	and.w	r3, r3, #8
 80014e8:	2b08      	cmp	r3, #8
 80014ea:	d101      	bne.n	80014f0 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 80014ec:	2301      	movs	r3, #1
 80014ee:	e000      	b.n	80014f2 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 80014f0:	2300      	movs	r3, #0
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bc80      	pop	{r7}
 80014f8:	4770      	bx	lr

080014fa <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 80014fa:	b480      	push	{r7}
 80014fc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80014fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001508:	4618      	mov	r0, r3
 800150a:	46bd      	mov	sp, r7
 800150c:	bc80      	pop	{r7}
 800150e:	4770      	bx	lr

08001510 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8001514:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001518:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800151c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8001520:	4618      	mov	r0, r3
 8001522:	46bd      	mov	sp, r7
 8001524:	bc80      	pop	{r7}
 8001526:	4770      	bx	lr

08001528 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001530:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	021b      	lsls	r3, r3, #8
 800153e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001542:	4313      	orrs	r3, r2
 8001544:	604b      	str	r3, [r1, #4]
}
 8001546:	bf00      	nop
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr

08001550 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001558:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	f023 0203 	bic.w	r2, r3, #3
 8001562:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4313      	orrs	r3, r2
 800156a:	608b      	str	r3, [r1, #8]
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	bc80      	pop	{r7}
 8001574:	4770      	bx	lr

08001576 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001576:	b480      	push	{r7}
 8001578:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800157a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	f003 030c 	and.w	r3, r3, #12
}
 8001584:	4618      	mov	r0, r3
 8001586:	46bd      	mov	sp, r7
 8001588:	bc80      	pop	{r7}
 800158a:	4770      	bx	lr

0800158c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001594:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800159e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4313      	orrs	r3, r2
 80015a6:	608b      	str	r3, [r1, #8]
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr

080015b2 <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 80015b2:	b480      	push	{r7}
 80015b4:	b083      	sub	sp, #12
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80015ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015be:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80015c2:	f023 020f 	bic.w	r2, r3, #15
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	091b      	lsrs	r3, r3, #4
 80015ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80015ce:	4313      	orrs	r3, r2
 80015d0:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80015d4:	bf00      	nop
 80015d6:	370c      	adds	r7, #12
 80015d8:	46bd      	mov	sp, r7
 80015da:	bc80      	pop	{r7}
 80015dc:	4770      	bx	lr

080015de <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80015de:	b480      	push	{r7}
 80015e0:	b083      	sub	sp, #12
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80015e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80015f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	4313      	orrs	r3, r2
 80015f8:	608b      	str	r3, [r1, #8]
}
 80015fa:	bf00      	nop
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	bc80      	pop	{r7}
 8001602:	4770      	bx	lr

08001604 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800160c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001616:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4313      	orrs	r3, r2
 800161e:	608b      	str	r3, [r1, #8]
}
 8001620:	bf00      	nop
 8001622:	370c      	adds	r7, #12
 8001624:	46bd      	mov	sp, r7
 8001626:	bc80      	pop	{r7}
 8001628:	4770      	bx	lr

0800162a <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800162e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001638:	4618      	mov	r0, r3
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr

08001640 <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8001644:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001648:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800164c:	011b      	lsls	r3, r3, #4
 800164e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001652:	4618      	mov	r0, r3
 8001654:	46bd      	mov	sp, r7
 8001656:	bc80      	pop	{r7}
 8001658:	4770      	bx	lr

0800165a <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800165a:	b480      	push	{r7}
 800165c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800165e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8001668:	4618      	mov	r0, r3
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr

08001670 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001674:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800167e:	4618      	mov	r0, r3
 8001680:	46bd      	mov	sp, r7
 8001682:	bc80      	pop	{r7}
 8001684:	4770      	bx	lr

08001686 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001686:	b480      	push	{r7}
 8001688:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800168a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001694:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001698:	6013      	str	r3, [r2, #0]
}
 800169a:	bf00      	nop
 800169c:	46bd      	mov	sp, r7
 800169e:	bc80      	pop	{r7}
 80016a0:	4770      	bx	lr

080016a2 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80016a2:	b480      	push	{r7}
 80016a4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80016a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80016b0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80016b4:	6013      	str	r3, [r2, #0]
}
 80016b6:	bf00      	nop
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bc80      	pop	{r7}
 80016bc:	4770      	bx	lr

080016be <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80016be:	b480      	push	{r7}
 80016c0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80016c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80016d0:	d101      	bne.n	80016d6 <LL_RCC_PLL_IsReady+0x18>
 80016d2:	2301      	movs	r3, #1
 80016d4:	e000      	b.n	80016d8 <LL_RCC_PLL_IsReady+0x1a>
 80016d6:	2300      	movs	r3, #0
}
 80016d8:	4618      	mov	r0, r3
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr

080016e0 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80016e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	0a1b      	lsrs	r3, r3, #8
 80016ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bc80      	pop	{r7}
 80016f6:	4770      	bx	lr

080016f8 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80016fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8001706:	4618      	mov	r0, r3
 8001708:	46bd      	mov	sp, r7
 800170a:	bc80      	pop	{r7}
 800170c:	4770      	bx	lr

0800170e <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800170e:	b480      	push	{r7}
 8001710:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001712:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001716:	68db      	ldr	r3, [r3, #12]
 8001718:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800171c:	4618      	mov	r0, r3
 800171e:	46bd      	mov	sp, r7
 8001720:	bc80      	pop	{r7}
 8001722:	4770      	bx	lr

08001724 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001728:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800172c:	68db      	ldr	r3, [r3, #12]
 800172e:	f003 0303 	and.w	r3, r3, #3
}
 8001732:	4618      	mov	r0, r3
 8001734:	46bd      	mov	sp, r7
 8001736:	bc80      	pop	{r7}
 8001738:	4770      	bx	lr

0800173a <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800173a:	b480      	push	{r7}
 800173c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800173e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001748:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800174c:	d101      	bne.n	8001752 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800174e:	2301      	movs	r3, #1
 8001750:	e000      	b.n	8001754 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8001752:	2300      	movs	r3, #0
}
 8001754:	4618      	mov	r0, r3
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr

0800175c <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8001760:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001764:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001768:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800176c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001770:	d101      	bne.n	8001776 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8001772:	2301      	movs	r3, #1
 8001774:	e000      	b.n	8001778 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001776:	2300      	movs	r3, #0
}
 8001778:	4618      	mov	r0, r3
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr

08001780 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8001784:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800178e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001792:	d101      	bne.n	8001798 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8001794:	2301      	movs	r3, #1
 8001796:	e000      	b.n	800179a <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8001798:	2300      	movs	r3, #0
}
 800179a:	4618      	mov	r0, r3
 800179c:	46bd      	mov	sp, r7
 800179e:	bc80      	pop	{r7}
 80017a0:	4770      	bx	lr

080017a2 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80017a2:	b480      	push	{r7}
 80017a4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80017a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80017b4:	d101      	bne.n	80017ba <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80017b6:	2301      	movs	r3, #1
 80017b8:	e000      	b.n	80017bc <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80017ba:	2300      	movs	r3, #0
}
 80017bc:	4618      	mov	r0, r3
 80017be:	46bd      	mov	sp, r7
 80017c0:	bc80      	pop	{r7}
 80017c2:	4770      	bx	lr

080017c4 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b088      	sub	sp, #32
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d101      	bne.n	80017d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e36f      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017d6:	f7ff fece 	bl	8001576 <LL_RCC_GetSysClkSource>
 80017da:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80017dc:	f7ff ffa2 	bl	8001724 <LL_RCC_PLL_GetMainSource>
 80017e0:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0320 	and.w	r3, r3, #32
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	f000 80c4 	beq.w	8001978 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d005      	beq.n	8001802 <HAL_RCC_OscConfig+0x3e>
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	2b0c      	cmp	r3, #12
 80017fa:	d176      	bne.n	80018ea <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80017fc:	69bb      	ldr	r3, [r7, #24]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d173      	bne.n	80018ea <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6a1b      	ldr	r3, [r3, #32]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d101      	bne.n	800180e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e353      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001812:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f003 0308 	and.w	r3, r3, #8
 800181c:	2b00      	cmp	r3, #0
 800181e:	d005      	beq.n	800182c <HAL_RCC_OscConfig+0x68>
 8001820:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800182a:	e006      	b.n	800183a <HAL_RCC_OscConfig+0x76>
 800182c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001830:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001834:	091b      	lsrs	r3, r3, #4
 8001836:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800183a:	4293      	cmp	r3, r2
 800183c:	d222      	bcs.n	8001884 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001842:	4618      	mov	r0, r3
 8001844:	f000 fd3c 	bl	80022c0 <RCC_SetFlashLatencyFromMSIRange>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e331      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001852:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800185c:	f043 0308 	orr.w	r3, r3, #8
 8001860:	6013      	str	r3, [r2, #0]
 8001862:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001870:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001874:	4313      	orrs	r3, r2
 8001876:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800187c:	4618      	mov	r0, r3
 800187e:	f7ff fe53 	bl	8001528 <LL_RCC_MSI_SetCalibTrimming>
 8001882:	e021      	b.n	80018c8 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001884:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800188e:	f043 0308 	orr.w	r3, r3, #8
 8001892:	6013      	str	r3, [r2, #0]
 8001894:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80018a6:	4313      	orrs	r3, r2
 80018a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff fe3a 	bl	8001528 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018b8:	4618      	mov	r0, r3
 80018ba:	f000 fd01 	bl	80022c0 <RCC_SetFlashLatencyFromMSIRange>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e2f6      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80018c8:	f000 fcc2 	bl	8002250 <HAL_RCC_GetHCLKFreq>
 80018cc:	4603      	mov	r3, r0
 80018ce:	4aa7      	ldr	r2, [pc, #668]	@ (8001b6c <HAL_RCC_OscConfig+0x3a8>)
 80018d0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 80018d2:	4ba7      	ldr	r3, [pc, #668]	@ (8001b70 <HAL_RCC_OscConfig+0x3ac>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7ff f9f6 	bl	8000cc8 <HAL_InitTick>
 80018dc:	4603      	mov	r3, r0
 80018de:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 80018e0:	7cfb      	ldrb	r3, [r7, #19]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d047      	beq.n	8001976 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 80018e6:	7cfb      	ldrb	r3, [r7, #19]
 80018e8:	e2e5      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6a1b      	ldr	r3, [r3, #32]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d02c      	beq.n	800194c <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80018f2:	f7ff fdc6 	bl	8001482 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80018f6:	f7ff fa33 	bl	8000d60 <HAL_GetTick>
 80018fa:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80018fc:	e008      	b.n	8001910 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80018fe:	f7ff fa2f 	bl	8000d60 <HAL_GetTick>
 8001902:	4602      	mov	r2, r0
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	1ad3      	subs	r3, r2, r3
 8001908:	2b02      	cmp	r3, #2
 800190a:	d901      	bls.n	8001910 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 800190c:	2303      	movs	r3, #3
 800190e:	e2d2      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8001910:	f7ff fdd3 	bl	80014ba <LL_RCC_MSI_IsReady>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d0f1      	beq.n	80018fe <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800191a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001924:	f043 0308 	orr.w	r3, r3, #8
 8001928:	6013      	str	r3, [r2, #0]
 800192a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001938:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800193c:	4313      	orrs	r3, r2
 800193e:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff fdef 	bl	8001528 <LL_RCC_MSI_SetCalibTrimming>
 800194a:	e015      	b.n	8001978 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800194c:	f7ff fda7 	bl	800149e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001950:	f7ff fa06 	bl	8000d60 <HAL_GetTick>
 8001954:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8001956:	e008      	b.n	800196a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001958:	f7ff fa02 	bl	8000d60 <HAL_GetTick>
 800195c:	4602      	mov	r2, r0
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	2b02      	cmp	r3, #2
 8001964:	d901      	bls.n	800196a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8001966:	2303      	movs	r3, #3
 8001968:	e2a5      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 800196a:	f7ff fda6 	bl	80014ba <LL_RCC_MSI_IsReady>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d1f1      	bne.n	8001958 <HAL_RCC_OscConfig+0x194>
 8001974:	e000      	b.n	8001978 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001976:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0301 	and.w	r3, r3, #1
 8001980:	2b00      	cmp	r3, #0
 8001982:	d058      	beq.n	8001a36 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	2b08      	cmp	r3, #8
 8001988:	d005      	beq.n	8001996 <HAL_RCC_OscConfig+0x1d2>
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	2b0c      	cmp	r3, #12
 800198e:	d108      	bne.n	80019a2 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	2b03      	cmp	r3, #3
 8001994:	d105      	bne.n	80019a2 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d14b      	bne.n	8001a36 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e289      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 80019a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80019b4:	4313      	orrs	r3, r2
 80019b6:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019c0:	d102      	bne.n	80019c8 <HAL_RCC_OscConfig+0x204>
 80019c2:	f7ff fcae 	bl	8001322 <LL_RCC_HSE_Enable>
 80019c6:	e00d      	b.n	80019e4 <HAL_RCC_OscConfig+0x220>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 80019d0:	d104      	bne.n	80019dc <HAL_RCC_OscConfig+0x218>
 80019d2:	f7ff fc79 	bl	80012c8 <LL_RCC_HSE_EnableTcxo>
 80019d6:	f7ff fca4 	bl	8001322 <LL_RCC_HSE_Enable>
 80019da:	e003      	b.n	80019e4 <HAL_RCC_OscConfig+0x220>
 80019dc:	f7ff fcaf 	bl	800133e <LL_RCC_HSE_Disable>
 80019e0:	f7ff fc80 	bl	80012e4 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d012      	beq.n	8001a12 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ec:	f7ff f9b8 	bl	8000d60 <HAL_GetTick>
 80019f0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80019f2:	e008      	b.n	8001a06 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019f4:	f7ff f9b4 	bl	8000d60 <HAL_GetTick>
 80019f8:	4602      	mov	r2, r0
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	1ad3      	subs	r3, r2, r3
 80019fe:	2b64      	cmp	r3, #100	@ 0x64
 8001a00:	d901      	bls.n	8001a06 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8001a02:	2303      	movs	r3, #3
 8001a04:	e257      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8001a06:	f7ff fca8 	bl	800135a <LL_RCC_HSE_IsReady>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d0f1      	beq.n	80019f4 <HAL_RCC_OscConfig+0x230>
 8001a10:	e011      	b.n	8001a36 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a12:	f7ff f9a5 	bl	8000d60 <HAL_GetTick>
 8001a16:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8001a18:	e008      	b.n	8001a2c <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a1a:	f7ff f9a1 	bl	8000d60 <HAL_GetTick>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	2b64      	cmp	r3, #100	@ 0x64
 8001a26:	d901      	bls.n	8001a2c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e244      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8001a2c:	f7ff fc95 	bl	800135a <LL_RCC_HSE_IsReady>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d1f1      	bne.n	8001a1a <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0302 	and.w	r3, r3, #2
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d046      	beq.n	8001ad0 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	2b04      	cmp	r3, #4
 8001a46:	d005      	beq.n	8001a54 <HAL_RCC_OscConfig+0x290>
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	2b0c      	cmp	r3, #12
 8001a4c:	d10e      	bne.n	8001a6c <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001a4e:	69bb      	ldr	r3, [r7, #24]
 8001a50:	2b02      	cmp	r3, #2
 8001a52:	d10b      	bne.n	8001a6c <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	691b      	ldr	r3, [r3, #16]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d101      	bne.n	8001a60 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e22a      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	695b      	ldr	r3, [r3, #20]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff fcb6 	bl	80013d6 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001a6a:	e031      	b.n	8001ad0 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	691b      	ldr	r3, [r3, #16]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d019      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a74:	f7ff fc82 	bl	800137c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a78:	f7ff f972 	bl	8000d60 <HAL_GetTick>
 8001a7c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8001a7e:	e008      	b.n	8001a92 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a80:	f7ff f96e 	bl	8000d60 <HAL_GetTick>
 8001a84:	4602      	mov	r2, r0
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	2b02      	cmp	r3, #2
 8001a8c:	d901      	bls.n	8001a92 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e211      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8001a92:	f7ff fc8f 	bl	80013b4 <LL_RCC_HSI_IsReady>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d0f1      	beq.n	8001a80 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	695b      	ldr	r3, [r3, #20]
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff fc98 	bl	80013d6 <LL_RCC_HSI_SetCalibTrimming>
 8001aa6:	e013      	b.n	8001ad0 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001aa8:	f7ff fc76 	bl	8001398 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aac:	f7ff f958 	bl	8000d60 <HAL_GetTick>
 8001ab0:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8001ab2:	e008      	b.n	8001ac6 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ab4:	f7ff f954 	bl	8000d60 <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d901      	bls.n	8001ac6 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e1f7      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8001ac6:	f7ff fc75 	bl	80013b4 <LL_RCC_HSI_IsReady>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d1f1      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f003 0308 	and.w	r3, r3, #8
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d06e      	beq.n	8001bba <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	699b      	ldr	r3, [r3, #24]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d056      	beq.n	8001b92 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8001ae4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ae8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001aec:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	69da      	ldr	r2, [r3, #28]
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	f003 0310 	and.w	r3, r3, #16
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d031      	beq.n	8001b60 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d006      	beq.n	8001b14 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d101      	bne.n	8001b14 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e1d0      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d013      	beq.n	8001b46 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8001b1e:	f7ff fc8f 	bl	8001440 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001b22:	f7ff f91d 	bl	8000d60 <HAL_GetTick>
 8001b26:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8001b28:	e008      	b.n	8001b3c <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b2a:	f7ff f919 	bl	8000d60 <HAL_GetTick>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	2b11      	cmp	r3, #17
 8001b36:	d901      	bls.n	8001b3c <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e1bc      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8001b3c:	f7ff fc90 	bl	8001460 <LL_RCC_LSI_IsReady>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d1f1      	bne.n	8001b2a <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8001b46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b4e:	f023 0210 	bic.w	r2, r3, #16
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	69db      	ldr	r3, [r3, #28]
 8001b56:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b60:	f7ff fc5e 	bl	8001420 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b64:	f7ff f8fc 	bl	8000d60 <HAL_GetTick>
 8001b68:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8001b6a:	e00c      	b.n	8001b86 <HAL_RCC_OscConfig+0x3c2>
 8001b6c:	20000040 	.word	0x20000040
 8001b70:	20000044 	.word	0x20000044
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b74:	f7ff f8f4 	bl	8000d60 <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	2b11      	cmp	r3, #17
 8001b80:	d901      	bls.n	8001b86 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8001b82:	2303      	movs	r3, #3
 8001b84:	e197      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8001b86:	f7ff fc6b 	bl	8001460 <LL_RCC_LSI_IsReady>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d0f1      	beq.n	8001b74 <HAL_RCC_OscConfig+0x3b0>
 8001b90:	e013      	b.n	8001bba <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b92:	f7ff fc55 	bl	8001440 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b96:	f7ff f8e3 	bl	8000d60 <HAL_GetTick>
 8001b9a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8001b9c:	e008      	b.n	8001bb0 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b9e:	f7ff f8df 	bl	8000d60 <HAL_GetTick>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	1ad3      	subs	r3, r2, r3
 8001ba8:	2b11      	cmp	r3, #17
 8001baa:	d901      	bls.n	8001bb0 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001bac:	2303      	movs	r3, #3
 8001bae:	e182      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8001bb0:	f7ff fc56 	bl	8001460 <LL_RCC_LSI_IsReady>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d1f1      	bne.n	8001b9e <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0304 	and.w	r3, r3, #4
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	f000 80d8 	beq.w	8001d78 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001bc8:	f7ff fb6c 	bl	80012a4 <LL_PWR_IsEnabledBkUpAccess>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d113      	bne.n	8001bfa <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8001bd2:	f7ff fb4d 	bl	8001270 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bd6:	f7ff f8c3 	bl	8000d60 <HAL_GetTick>
 8001bda:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001bdc:	e008      	b.n	8001bf0 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bde:	f7ff f8bf 	bl	8000d60 <HAL_GetTick>
 8001be2:	4602      	mov	r2, r0
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d901      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	e162      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001bf0:	f7ff fb58 	bl	80012a4 <LL_PWR_IsEnabledBkUpAccess>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d0f1      	beq.n	8001bde <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	68db      	ldr	r3, [r3, #12]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d07b      	beq.n	8001cfa <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	68db      	ldr	r3, [r3, #12]
 8001c06:	2b85      	cmp	r3, #133	@ 0x85
 8001c08:	d003      	beq.n	8001c12 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	2b05      	cmp	r3, #5
 8001c10:	d109      	bne.n	8001c26 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001c12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c1a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c1e:	f043 0304 	orr.w	r3, r3, #4
 8001c22:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c26:	f7ff f89b 	bl	8000d60 <HAL_GetTick>
 8001c2a:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001c2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c34:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c38:	f043 0301 	orr.w	r3, r3, #1
 8001c3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8001c40:	e00a      	b.n	8001c58 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c42:	f7ff f88d 	bl	8000d60 <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d901      	bls.n	8001c58 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8001c54:	2303      	movs	r3, #3
 8001c56:	e12e      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8001c58:	f7ff fbd1 	bl	80013fe <LL_RCC_LSE_IsReady>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d0ef      	beq.n	8001c42 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	2b81      	cmp	r3, #129	@ 0x81
 8001c68:	d003      	beq.n	8001c72 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	2b85      	cmp	r3, #133	@ 0x85
 8001c70:	d121      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c72:	f7ff f875 	bl	8000d60 <HAL_GetTick>
 8001c76:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001c78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c80:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001c8c:	e00a      	b.n	8001ca4 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c8e:	f7ff f867 	bl	8000d60 <HAL_GetTick>
 8001c92:	4602      	mov	r2, r0
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d901      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e108      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001ca4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d0ec      	beq.n	8001c8e <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001cb4:	e060      	b.n	8001d78 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb6:	f7ff f853 	bl	8000d60 <HAL_GetTick>
 8001cba:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001cbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cc4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001cc8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ccc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001cd0:	e00a      	b.n	8001ce8 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cd2:	f7ff f845 	bl	8000d60 <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d901      	bls.n	8001ce8 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e0e6      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001ce8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cf0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d1ec      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x50e>
 8001cf8:	e03e      	b.n	8001d78 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cfa:	f7ff f831 	bl	8000d60 <HAL_GetTick>
 8001cfe:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001d00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d08:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001d10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001d14:	e00a      	b.n	8001d2c <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d16:	f7ff f823 	bl	8000d60 <HAL_GetTick>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	1ad3      	subs	r3, r2, r3
 8001d20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d901      	bls.n	8001d2c <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e0c4      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001d2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d1ec      	bne.n	8001d16 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d3c:	f7ff f810 	bl	8000d60 <HAL_GetTick>
 8001d40:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001d42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d4a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d4e:	f023 0301 	bic.w	r3, r3, #1
 8001d52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8001d56:	e00a      	b.n	8001d6e <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d58:	f7ff f802 	bl	8000d60 <HAL_GetTick>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e0a3      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8001d6e:	f7ff fb46 	bl	80013fe <LL_RCC_LSE_IsReady>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d1ef      	bne.n	8001d58 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	f000 8099 	beq.w	8001eb4 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	2b0c      	cmp	r3, #12
 8001d86:	d06c      	beq.n	8001e62 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d8c:	2b02      	cmp	r3, #2
 8001d8e:	d14b      	bne.n	8001e28 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d90:	f7ff fc87 	bl	80016a2 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d94:	f7fe ffe4 	bl	8000d60 <HAL_GetTick>
 8001d98:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001d9a:	e008      	b.n	8001dae <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d9c:	f7fe ffe0 	bl	8000d60 <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	2b0a      	cmp	r3, #10
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e083      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001dae:	f7ff fc86 	bl	80016be <LL_RCC_PLL_IsReady>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d1f1      	bne.n	8001d9c <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001db8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dbc:	68da      	ldr	r2, [r3, #12]
 8001dbe:	4b40      	ldr	r3, [pc, #256]	@ (8001ec0 <HAL_RCC_OscConfig+0x6fc>)
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8001dc6:	687a      	ldr	r2, [r7, #4]
 8001dc8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001dca:	4311      	orrs	r1, r2
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001dd0:	0212      	lsls	r2, r2, #8
 8001dd2:	4311      	orrs	r1, r2
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001dd8:	4311      	orrs	r1, r2
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001dde:	4311      	orrs	r1, r2
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001de4:	430a      	orrs	r2, r1
 8001de6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001dea:	4313      	orrs	r3, r2
 8001dec:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dee:	f7ff fc4a 	bl	8001686 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001df2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001dfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e00:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e02:	f7fe ffad 	bl	8000d60 <HAL_GetTick>
 8001e06:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8001e08:	e008      	b.n	8001e1c <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e0a:	f7fe ffa9 	bl	8000d60 <HAL_GetTick>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	2b0a      	cmp	r3, #10
 8001e16:	d901      	bls.n	8001e1c <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	e04c      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8001e1c:	f7ff fc4f 	bl	80016be <LL_RCC_PLL_IsReady>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d0f1      	beq.n	8001e0a <HAL_RCC_OscConfig+0x646>
 8001e26:	e045      	b.n	8001eb4 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e28:	f7ff fc3b 	bl	80016a2 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e2c:	f7fe ff98 	bl	8000d60 <HAL_GetTick>
 8001e30:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001e32:	e008      	b.n	8001e46 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e34:	f7fe ff94 	bl	8000d60 <HAL_GetTick>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	2b0a      	cmp	r3, #10
 8001e40:	d901      	bls.n	8001e46 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e037      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001e46:	f7ff fc3a 	bl	80016be <LL_RCC_PLL_IsReady>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d1f1      	bne.n	8001e34 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8001e50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e54:	68da      	ldr	r2, [r3, #12]
 8001e56:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001e5a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ec4 <HAL_RCC_OscConfig+0x700>)
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	60cb      	str	r3, [r1, #12]
 8001e60:	e028      	b.n	8001eb4 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d101      	bne.n	8001e6e <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e023      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	f003 0203 	and.w	r2, r3, #3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d115      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d10e      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e9c:	021b      	lsls	r3, r3, #8
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d106      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d001      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e000      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8001eb4:	2300      	movs	r3, #0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3720      	adds	r7, #32
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	11c1808c 	.word	0x11c1808c
 8001ec4:	eefefffc 	.word	0xeefefffc

08001ec8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d101      	bne.n	8001edc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e10f      	b.n	80020fc <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001edc:	4b89      	ldr	r3, [pc, #548]	@ (8002104 <HAL_RCC_ClockConfig+0x23c>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 0307 	and.w	r3, r3, #7
 8001ee4:	683a      	ldr	r2, [r7, #0]
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	d91b      	bls.n	8001f22 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eea:	4b86      	ldr	r3, [pc, #536]	@ (8002104 <HAL_RCC_ClockConfig+0x23c>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f023 0207 	bic.w	r2, r3, #7
 8001ef2:	4984      	ldr	r1, [pc, #528]	@ (8002104 <HAL_RCC_ClockConfig+0x23c>)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001efa:	f7fe ff31 	bl	8000d60 <HAL_GetTick>
 8001efe:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f00:	e008      	b.n	8001f14 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001f02:	f7fe ff2d 	bl	8000d60 <HAL_GetTick>
 8001f06:	4602      	mov	r2, r0
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d901      	bls.n	8001f14 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e0f3      	b.n	80020fc <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f14:	4b7b      	ldr	r3, [pc, #492]	@ (8002104 <HAL_RCC_ClockConfig+0x23c>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0307 	and.w	r3, r3, #7
 8001f1c:	683a      	ldr	r2, [r7, #0]
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d1ef      	bne.n	8001f02 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d016      	beq.n	8001f5c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7ff fb2a 	bl	800158c <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001f38:	f7fe ff12 	bl	8000d60 <HAL_GetTick>
 8001f3c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8001f3e:	e008      	b.n	8001f52 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001f40:	f7fe ff0e 	bl	8000d60 <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e0d4      	b.n	80020fc <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8001f52:	f7ff fbf2 	bl	800173a <LL_RCC_IsActiveFlag_HPRE>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d0f1      	beq.n	8001f40 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d016      	beq.n	8001f96 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	695b      	ldr	r3, [r3, #20]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7ff fb20 	bl	80015b2 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001f72:	f7fe fef5 	bl	8000d60 <HAL_GetTick>
 8001f76:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8001f78:	e008      	b.n	8001f8c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001f7a:	f7fe fef1 	bl	8000d60 <HAL_GetTick>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d901      	bls.n	8001f8c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8001f88:	2303      	movs	r3, #3
 8001f8a:	e0b7      	b.n	80020fc <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8001f8c:	f7ff fbe6 	bl	800175c <LL_RCC_IsActiveFlag_SHDHPRE>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d0f1      	beq.n	8001f7a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0304 	and.w	r3, r3, #4
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d016      	beq.n	8001fd0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff fb19 	bl	80015de <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001fac:	f7fe fed8 	bl	8000d60 <HAL_GetTick>
 8001fb0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8001fb2:	e008      	b.n	8001fc6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001fb4:	f7fe fed4 	bl	8000d60 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e09a      	b.n	80020fc <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8001fc6:	f7ff fbdb 	bl	8001780 <LL_RCC_IsActiveFlag_PPRE1>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d0f1      	beq.n	8001fb4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0308 	and.w	r3, r3, #8
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d017      	beq.n	800200c <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	691b      	ldr	r3, [r3, #16]
 8001fe0:	00db      	lsls	r3, r3, #3
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7ff fb0e 	bl	8001604 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001fe8:	f7fe feba 	bl	8000d60 <HAL_GetTick>
 8001fec:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8001fee:	e008      	b.n	8002002 <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001ff0:	f7fe feb6 	bl	8000d60 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e07c      	b.n	80020fc <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002002:	f7ff fbce 	bl	80017a2 <LL_RCC_IsActiveFlag_PPRE2>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d0f1      	beq.n	8001ff0 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 0301 	and.w	r3, r3, #1
 8002014:	2b00      	cmp	r3, #0
 8002016:	d043      	beq.n	80020a0 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	2b02      	cmp	r3, #2
 800201e:	d106      	bne.n	800202e <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8002020:	f7ff f99b 	bl	800135a <LL_RCC_HSE_IsReady>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d11e      	bne.n	8002068 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e066      	b.n	80020fc <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	2b03      	cmp	r3, #3
 8002034:	d106      	bne.n	8002044 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002036:	f7ff fb42 	bl	80016be <LL_RCC_PLL_IsReady>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d113      	bne.n	8002068 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e05b      	b.n	80020fc <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d106      	bne.n	800205a <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800204c:	f7ff fa35 	bl	80014ba <LL_RCC_MSI_IsReady>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d108      	bne.n	8002068 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e050      	b.n	80020fc <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800205a:	f7ff f9ab 	bl	80013b4 <LL_RCC_HSI_IsReady>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d101      	bne.n	8002068 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	e049      	b.n	80020fc <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	4618      	mov	r0, r3
 800206e:	f7ff fa6f 	bl	8001550 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002072:	f7fe fe75 	bl	8000d60 <HAL_GetTick>
 8002076:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002078:	e00a      	b.n	8002090 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800207a:	f7fe fe71 	bl	8000d60 <HAL_GetTick>
 800207e:	4602      	mov	r2, r0
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002088:	4293      	cmp	r3, r2
 800208a:	d901      	bls.n	8002090 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e035      	b.n	80020fc <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002090:	f7ff fa71 	bl	8001576 <LL_RCC_GetSysClkSource>
 8002094:	4602      	mov	r2, r0
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	429a      	cmp	r2, r3
 800209e:	d1ec      	bne.n	800207a <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020a0:	4b18      	ldr	r3, [pc, #96]	@ (8002104 <HAL_RCC_ClockConfig+0x23c>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 0307 	and.w	r3, r3, #7
 80020a8:	683a      	ldr	r2, [r7, #0]
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d21b      	bcs.n	80020e6 <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020ae:	4b15      	ldr	r3, [pc, #84]	@ (8002104 <HAL_RCC_ClockConfig+0x23c>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f023 0207 	bic.w	r2, r3, #7
 80020b6:	4913      	ldr	r1, [pc, #76]	@ (8002104 <HAL_RCC_ClockConfig+0x23c>)
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020be:	f7fe fe4f 	bl	8000d60 <HAL_GetTick>
 80020c2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020c4:	e008      	b.n	80020d8 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80020c6:	f7fe fe4b 	bl	8000d60 <HAL_GetTick>
 80020ca:	4602      	mov	r2, r0
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d901      	bls.n	80020d8 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 80020d4:	2303      	movs	r3, #3
 80020d6:	e011      	b.n	80020fc <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020d8:	4b0a      	ldr	r3, [pc, #40]	@ (8002104 <HAL_RCC_ClockConfig+0x23c>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0307 	and.w	r3, r3, #7
 80020e0:	683a      	ldr	r2, [r7, #0]
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d1ef      	bne.n	80020c6 <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80020e6:	f000 f8b3 	bl	8002250 <HAL_RCC_GetHCLKFreq>
 80020ea:	4603      	mov	r3, r0
 80020ec:	4a06      	ldr	r2, [pc, #24]	@ (8002108 <HAL_RCC_ClockConfig+0x240>)
 80020ee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 80020f0:	4b06      	ldr	r3, [pc, #24]	@ (800210c <HAL_RCC_ClockConfig+0x244>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7fe fde7 	bl	8000cc8 <HAL_InitTick>
 80020fa:	4603      	mov	r3, r0
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3710      	adds	r7, #16
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	58004000 	.word	0x58004000
 8002108:	20000040 	.word	0x20000040
 800210c:	20000044 	.word	0x20000044

08002110 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002110:	b590      	push	{r4, r7, lr}
 8002112:	b087      	sub	sp, #28
 8002114:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8002116:	2300      	movs	r3, #0
 8002118:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 800211a:	2300      	movs	r3, #0
 800211c:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800211e:	f7ff fa2a 	bl	8001576 <LL_RCC_GetSysClkSource>
 8002122:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002124:	f7ff fafe 	bl	8001724 <LL_RCC_PLL_GetMainSource>
 8002128:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d005      	beq.n	800213c <HAL_RCC_GetSysClockFreq+0x2c>
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	2b0c      	cmp	r3, #12
 8002134:	d139      	bne.n	80021aa <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d136      	bne.n	80021aa <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800213c:	f7ff f9cd 	bl	80014da <LL_RCC_MSI_IsEnabledRangeSelect>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d115      	bne.n	8002172 <HAL_RCC_GetSysClockFreq+0x62>
 8002146:	f7ff f9c8 	bl	80014da <LL_RCC_MSI_IsEnabledRangeSelect>
 800214a:	4603      	mov	r3, r0
 800214c:	2b01      	cmp	r3, #1
 800214e:	d106      	bne.n	800215e <HAL_RCC_GetSysClockFreq+0x4e>
 8002150:	f7ff f9d3 	bl	80014fa <LL_RCC_MSI_GetRange>
 8002154:	4603      	mov	r3, r0
 8002156:	0a1b      	lsrs	r3, r3, #8
 8002158:	f003 030f 	and.w	r3, r3, #15
 800215c:	e005      	b.n	800216a <HAL_RCC_GetSysClockFreq+0x5a>
 800215e:	f7ff f9d7 	bl	8001510 <LL_RCC_MSI_GetRangeAfterStandby>
 8002162:	4603      	mov	r3, r0
 8002164:	0a1b      	lsrs	r3, r3, #8
 8002166:	f003 030f 	and.w	r3, r3, #15
 800216a:	4a36      	ldr	r2, [pc, #216]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x134>)
 800216c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002170:	e014      	b.n	800219c <HAL_RCC_GetSysClockFreq+0x8c>
 8002172:	f7ff f9b2 	bl	80014da <LL_RCC_MSI_IsEnabledRangeSelect>
 8002176:	4603      	mov	r3, r0
 8002178:	2b01      	cmp	r3, #1
 800217a:	d106      	bne.n	800218a <HAL_RCC_GetSysClockFreq+0x7a>
 800217c:	f7ff f9bd 	bl	80014fa <LL_RCC_MSI_GetRange>
 8002180:	4603      	mov	r3, r0
 8002182:	091b      	lsrs	r3, r3, #4
 8002184:	f003 030f 	and.w	r3, r3, #15
 8002188:	e005      	b.n	8002196 <HAL_RCC_GetSysClockFreq+0x86>
 800218a:	f7ff f9c1 	bl	8001510 <LL_RCC_MSI_GetRangeAfterStandby>
 800218e:	4603      	mov	r3, r0
 8002190:	091b      	lsrs	r3, r3, #4
 8002192:	f003 030f 	and.w	r3, r3, #15
 8002196:	4a2b      	ldr	r2, [pc, #172]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x134>)
 8002198:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800219c:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d115      	bne.n	80021d0 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80021a8:	e012      	b.n	80021d0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	2b04      	cmp	r3, #4
 80021ae:	d102      	bne.n	80021b6 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80021b0:	4b25      	ldr	r3, [pc, #148]	@ (8002248 <HAL_RCC_GetSysClockFreq+0x138>)
 80021b2:	617b      	str	r3, [r7, #20]
 80021b4:	e00c      	b.n	80021d0 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	2b08      	cmp	r3, #8
 80021ba:	d109      	bne.n	80021d0 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80021bc:	f7ff f8a0 	bl	8001300 <LL_RCC_HSE_IsEnabledDiv2>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d102      	bne.n	80021cc <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80021c6:	4b20      	ldr	r3, [pc, #128]	@ (8002248 <HAL_RCC_GetSysClockFreq+0x138>)
 80021c8:	617b      	str	r3, [r7, #20]
 80021ca:	e001      	b.n	80021d0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80021cc:	4b1f      	ldr	r3, [pc, #124]	@ (800224c <HAL_RCC_GetSysClockFreq+0x13c>)
 80021ce:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021d0:	f7ff f9d1 	bl	8001576 <LL_RCC_GetSysClkSource>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b0c      	cmp	r3, #12
 80021d8:	d12f      	bne.n	800223a <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80021da:	f7ff faa3 	bl	8001724 <LL_RCC_PLL_GetMainSource>
 80021de:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2b02      	cmp	r3, #2
 80021e4:	d003      	beq.n	80021ee <HAL_RCC_GetSysClockFreq+0xde>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2b03      	cmp	r3, #3
 80021ea:	d003      	beq.n	80021f4 <HAL_RCC_GetSysClockFreq+0xe4>
 80021ec:	e00d      	b.n	800220a <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80021ee:	4b16      	ldr	r3, [pc, #88]	@ (8002248 <HAL_RCC_GetSysClockFreq+0x138>)
 80021f0:	60fb      	str	r3, [r7, #12]
        break;
 80021f2:	e00d      	b.n	8002210 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80021f4:	f7ff f884 	bl	8001300 <LL_RCC_HSE_IsEnabledDiv2>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d102      	bne.n	8002204 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80021fe:	4b12      	ldr	r3, [pc, #72]	@ (8002248 <HAL_RCC_GetSysClockFreq+0x138>)
 8002200:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002202:	e005      	b.n	8002210 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8002204:	4b11      	ldr	r3, [pc, #68]	@ (800224c <HAL_RCC_GetSysClockFreq+0x13c>)
 8002206:	60fb      	str	r3, [r7, #12]
        break;
 8002208:	e002      	b.n	8002210 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	60fb      	str	r3, [r7, #12]
        break;
 800220e:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002210:	f7ff fa66 	bl	80016e0 <LL_RCC_PLL_GetN>
 8002214:	4602      	mov	r2, r0
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	fb03 f402 	mul.w	r4, r3, r2
 800221c:	f7ff fa77 	bl	800170e <LL_RCC_PLL_GetDivider>
 8002220:	4603      	mov	r3, r0
 8002222:	091b      	lsrs	r3, r3, #4
 8002224:	3301      	adds	r3, #1
 8002226:	fbb4 f4f3 	udiv	r4, r4, r3
 800222a:	f7ff fa65 	bl	80016f8 <LL_RCC_PLL_GetR>
 800222e:	4603      	mov	r3, r0
 8002230:	0f5b      	lsrs	r3, r3, #29
 8002232:	3301      	adds	r3, #1
 8002234:	fbb4 f3f3 	udiv	r3, r4, r3
 8002238:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800223a:	697b      	ldr	r3, [r7, #20]
}
 800223c:	4618      	mov	r0, r3
 800223e:	371c      	adds	r7, #28
 8002240:	46bd      	mov	sp, r7
 8002242:	bd90      	pop	{r4, r7, pc}
 8002244:	080045c0 	.word	0x080045c0
 8002248:	00f42400 	.word	0x00f42400
 800224c:	01e84800 	.word	0x01e84800

08002250 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002250:	b598      	push	{r3, r4, r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002254:	f7ff ff5c 	bl	8002110 <HAL_RCC_GetSysClockFreq>
 8002258:	4604      	mov	r4, r0
 800225a:	f7ff f9e6 	bl	800162a <LL_RCC_GetAHBPrescaler>
 800225e:	4603      	mov	r3, r0
 8002260:	091b      	lsrs	r3, r3, #4
 8002262:	f003 030f 	and.w	r3, r3, #15
 8002266:	4a03      	ldr	r2, [pc, #12]	@ (8002274 <HAL_RCC_GetHCLKFreq+0x24>)
 8002268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800226c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002270:	4618      	mov	r0, r3
 8002272:	bd98      	pop	{r3, r4, r7, pc}
 8002274:	08004560 	.word	0x08004560

08002278 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002278:	b598      	push	{r3, r4, r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800227c:	f7ff ffe8 	bl	8002250 <HAL_RCC_GetHCLKFreq>
 8002280:	4604      	mov	r4, r0
 8002282:	f7ff f9ea 	bl	800165a <LL_RCC_GetAPB1Prescaler>
 8002286:	4603      	mov	r3, r0
 8002288:	0a1b      	lsrs	r3, r3, #8
 800228a:	4a03      	ldr	r2, [pc, #12]	@ (8002298 <HAL_RCC_GetPCLK1Freq+0x20>)
 800228c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002290:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002294:	4618      	mov	r0, r3
 8002296:	bd98      	pop	{r3, r4, r7, pc}
 8002298:	080045a0 	.word	0x080045a0

0800229c <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800229c:	b598      	push	{r3, r4, r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80022a0:	f7ff ffd6 	bl	8002250 <HAL_RCC_GetHCLKFreq>
 80022a4:	4604      	mov	r4, r0
 80022a6:	f7ff f9e3 	bl	8001670 <LL_RCC_GetAPB2Prescaler>
 80022aa:	4603      	mov	r3, r0
 80022ac:	0adb      	lsrs	r3, r3, #11
 80022ae:	4a03      	ldr	r2, [pc, #12]	@ (80022bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80022b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022b4:	fa24 f303 	lsr.w	r3, r4, r3
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	bd98      	pop	{r3, r4, r7, pc}
 80022bc:	080045a0 	.word	0x080045a0

080022c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80022c0:	b590      	push	{r4, r7, lr}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	091b      	lsrs	r3, r3, #4
 80022cc:	f003 030f 	and.w	r3, r3, #15
 80022d0:	4a10      	ldr	r2, [pc, #64]	@ (8002314 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 80022d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022d6:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 80022d8:	f7ff f9b2 	bl	8001640 <LL_RCC_GetAHB3Prescaler>
 80022dc:	4603      	mov	r3, r0
 80022de:	091b      	lsrs	r3, r3, #4
 80022e0:	f003 030f 	and.w	r3, r3, #15
 80022e4:	4a0c      	ldr	r2, [pc, #48]	@ (8002318 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 80022e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022ea:	68fa      	ldr	r2, [r7, #12]
 80022ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80022f0:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	4a09      	ldr	r2, [pc, #36]	@ (800231c <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 80022f6:	fba2 2303 	umull	r2, r3, r2, r3
 80022fa:	0c9c      	lsrs	r4, r3, #18
 80022fc:	f7fe ffc6 	bl	800128c <HAL_PWREx_GetVoltageRange>
 8002300:	4603      	mov	r3, r0
 8002302:	4619      	mov	r1, r3
 8002304:	4620      	mov	r0, r4
 8002306:	f000 f80b 	bl	8002320 <RCC_SetFlashLatency>
 800230a:	4603      	mov	r3, r0
}
 800230c:	4618      	mov	r0, r3
 800230e:	3714      	adds	r7, #20
 8002310:	46bd      	mov	sp, r7
 8002312:	bd90      	pop	{r4, r7, pc}
 8002314:	080045c0 	.word	0x080045c0
 8002318:	08004560 	.word	0x08004560
 800231c:	431bde83 	.word	0x431bde83

08002320 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b08e      	sub	sp, #56	@ 0x38
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 800232a:	4a3a      	ldr	r2, [pc, #232]	@ (8002414 <RCC_SetFlashLatency+0xf4>)
 800232c:	f107 0320 	add.w	r3, r7, #32
 8002330:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002334:	6018      	str	r0, [r3, #0]
 8002336:	3304      	adds	r3, #4
 8002338:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 800233a:	4a37      	ldr	r2, [pc, #220]	@ (8002418 <RCC_SetFlashLatency+0xf8>)
 800233c:	f107 0318 	add.w	r3, r7, #24
 8002340:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002344:	6018      	str	r0, [r3, #0]
 8002346:	3304      	adds	r3, #4
 8002348:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 800234a:	4a34      	ldr	r2, [pc, #208]	@ (800241c <RCC_SetFlashLatency+0xfc>)
 800234c:	f107 030c 	add.w	r3, r7, #12
 8002350:	ca07      	ldmia	r2, {r0, r1, r2}
 8002352:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002356:	2300      	movs	r3, #0
 8002358:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002360:	d11b      	bne.n	800239a <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002362:	2300      	movs	r3, #0
 8002364:	633b      	str	r3, [r7, #48]	@ 0x30
 8002366:	e014      	b.n	8002392 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800236a:	005b      	lsls	r3, r3, #1
 800236c:	3338      	adds	r3, #56	@ 0x38
 800236e:	443b      	add	r3, r7
 8002370:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002374:	461a      	mov	r2, r3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4293      	cmp	r3, r2
 800237a:	d807      	bhi.n	800238c <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800237c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	3338      	adds	r3, #56	@ 0x38
 8002382:	443b      	add	r3, r7
 8002384:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002388:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800238a:	e021      	b.n	80023d0 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800238c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800238e:	3301      	adds	r3, #1
 8002390:	633b      	str	r3, [r7, #48]	@ 0x30
 8002392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002394:	2b02      	cmp	r3, #2
 8002396:	d9e7      	bls.n	8002368 <RCC_SetFlashLatency+0x48>
 8002398:	e01a      	b.n	80023d0 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800239a:	2300      	movs	r3, #0
 800239c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800239e:	e014      	b.n	80023ca <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80023a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	3338      	adds	r3, #56	@ 0x38
 80023a6:	443b      	add	r3, r7
 80023a8:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80023ac:	461a      	mov	r2, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d807      	bhi.n	80023c4 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80023b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	3338      	adds	r3, #56	@ 0x38
 80023ba:	443b      	add	r3, r7
 80023bc:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80023c0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80023c2:	e005      	b.n	80023d0 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80023c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023c6:	3301      	adds	r3, #1
 80023c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d9e7      	bls.n	80023a0 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80023d0:	4b13      	ldr	r3, [pc, #76]	@ (8002420 <RCC_SetFlashLatency+0x100>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f023 0207 	bic.w	r2, r3, #7
 80023d8:	4911      	ldr	r1, [pc, #68]	@ (8002420 <RCC_SetFlashLatency+0x100>)
 80023da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023dc:	4313      	orrs	r3, r2
 80023de:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80023e0:	f7fe fcbe 	bl	8000d60 <HAL_GetTick>
 80023e4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80023e6:	e008      	b.n	80023fa <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80023e8:	f7fe fcba 	bl	8000d60 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d901      	bls.n	80023fa <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e007      	b.n	800240a <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80023fa:	4b09      	ldr	r3, [pc, #36]	@ (8002420 <RCC_SetFlashLatency+0x100>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0307 	and.w	r3, r3, #7
 8002402:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002404:	429a      	cmp	r2, r3
 8002406:	d1ef      	bne.n	80023e8 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8002408:	2300      	movs	r3, #0
}
 800240a:	4618      	mov	r0, r3
 800240c:	3738      	adds	r7, #56	@ 0x38
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	08004544 	.word	0x08004544
 8002418:	0800454c 	.word	0x0800454c
 800241c:	08004554 	.word	0x08004554
 8002420:	58004000 	.word	0x58004000

08002424 <LL_RCC_LSE_IsReady>:
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002428:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800242c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002430:	f003 0302 	and.w	r3, r3, #2
 8002434:	2b02      	cmp	r3, #2
 8002436:	d101      	bne.n	800243c <LL_RCC_LSE_IsReady+0x18>
 8002438:	2301      	movs	r3, #1
 800243a:	e000      	b.n	800243e <LL_RCC_LSE_IsReady+0x1a>
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	46bd      	mov	sp, r7
 8002442:	bc80      	pop	{r7}
 8002444:	4770      	bx	lr

08002446 <LL_RCC_SetUSARTClockSource>:
{
 8002446:	b480      	push	{r7}
 8002448:	b083      	sub	sp, #12
 800244a:	af00      	add	r7, sp, #0
 800244c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800244e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002452:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	0c1b      	lsrs	r3, r3, #16
 800245a:	43db      	mvns	r3, r3
 800245c:	401a      	ands	r2, r3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	b29b      	uxth	r3, r3
 8002462:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002466:	4313      	orrs	r3, r2
 8002468:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800246c:	bf00      	nop
 800246e:	370c      	adds	r7, #12
 8002470:	46bd      	mov	sp, r7
 8002472:	bc80      	pop	{r7}
 8002474:	4770      	bx	lr

08002476 <LL_RCC_SetI2SClockSource>:
{
 8002476:	b480      	push	{r7}
 8002478:	b083      	sub	sp, #12
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800247e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002486:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800248a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4313      	orrs	r3, r2
 8002492:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002496:	bf00      	nop
 8002498:	370c      	adds	r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	bc80      	pop	{r7}
 800249e:	4770      	bx	lr

080024a0 <LL_RCC_SetLPUARTClockSource>:
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80024a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024b0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80024b4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80024c0:	bf00      	nop
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bc80      	pop	{r7}
 80024c8:	4770      	bx	lr

080024ca <LL_RCC_SetI2CClockSource>:
{
 80024ca:	b480      	push	{r7}
 80024cc:	b083      	sub	sp, #12
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80024d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024d6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	091b      	lsrs	r3, r3, #4
 80024de:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80024e2:	43db      	mvns	r3, r3
 80024e4:	401a      	ands	r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	011b      	lsls	r3, r3, #4
 80024ea:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80024ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80024f2:	4313      	orrs	r3, r2
 80024f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bc80      	pop	{r7}
 8002500:	4770      	bx	lr

08002502 <LL_RCC_SetLPTIMClockSource>:
{
 8002502:	b480      	push	{r7}
 8002504:	b083      	sub	sp, #12
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800250a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800250e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	0c1b      	lsrs	r3, r3, #16
 8002516:	041b      	lsls	r3, r3, #16
 8002518:	43db      	mvns	r3, r3
 800251a:	401a      	ands	r2, r3
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	041b      	lsls	r3, r3, #16
 8002520:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002524:	4313      	orrs	r3, r2
 8002526:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800252a:	bf00      	nop
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	bc80      	pop	{r7}
 8002532:	4770      	bx	lr

08002534 <LL_RCC_SetRNGClockSource>:
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800253c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002540:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002544:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8002548:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	4313      	orrs	r3, r2
 8002550:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002554:	bf00      	nop
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	bc80      	pop	{r7}
 800255c:	4770      	bx	lr

0800255e <LL_RCC_SetADCClockSource>:
{
 800255e:	b480      	push	{r7}
 8002560:	b083      	sub	sp, #12
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002566:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800256a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800256e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002572:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	4313      	orrs	r3, r2
 800257a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800257e:	bf00      	nop
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr

08002588 <LL_RCC_SetRTCClockSource>:
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002590:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002594:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002598:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800259c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80025a8:	bf00      	nop
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bc80      	pop	{r7}
 80025b0:	4770      	bx	lr

080025b2 <LL_RCC_GetRTCClockSource>:
{
 80025b2:	b480      	push	{r7}
 80025b4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80025b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bc80      	pop	{r7}
 80025c8:	4770      	bx	lr

080025ca <LL_RCC_ForceBackupDomainReset>:
{
 80025ca:	b480      	push	{r7}
 80025cc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80025ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80025e2:	bf00      	nop
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bc80      	pop	{r7}
 80025e8:	4770      	bx	lr

080025ea <LL_RCC_ReleaseBackupDomainReset>:
{
 80025ea:	b480      	push	{r7}
 80025ec:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80025ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002602:	bf00      	nop
 8002604:	46bd      	mov	sp, r7
 8002606:	bc80      	pop	{r7}
 8002608:	4770      	bx	lr
	...

0800260c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b086      	sub	sp, #24
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8002614:	2300      	movs	r3, #0
 8002616:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8002618:	2300      	movs	r3, #0
 800261a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800261c:	2300      	movs	r3, #0
 800261e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d058      	beq.n	80026de <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 800262c:	f7fe fe20 	bl	8001270 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002630:	f7fe fb96 	bl	8000d60 <HAL_GetTick>
 8002634:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8002636:	e009      	b.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002638:	f7fe fb92 	bl	8000d60 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	2b02      	cmp	r3, #2
 8002644:	d902      	bls.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	74fb      	strb	r3, [r7, #19]
        break;
 800264a:	e006      	b.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800264c:	4b7b      	ldr	r3, [pc, #492]	@ (800283c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002654:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002658:	d1ee      	bne.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 800265a:	7cfb      	ldrb	r3, [r7, #19]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d13c      	bne.n	80026da <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8002660:	f7ff ffa7 	bl	80025b2 <LL_RCC_GetRTCClockSource>
 8002664:	4602      	mov	r2, r0
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800266a:	429a      	cmp	r2, r3
 800266c:	d00f      	beq.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800266e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002672:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002676:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800267a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800267c:	f7ff ffa5 	bl	80025ca <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002680:	f7ff ffb3 	bl	80025ea <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002684:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	f003 0302 	and.w	r3, r3, #2
 8002694:	2b00      	cmp	r3, #0
 8002696:	d014      	beq.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002698:	f7fe fb62 	bl	8000d60 <HAL_GetTick>
 800269c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800269e:	e00b      	b.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026a0:	f7fe fb5e 	bl	8000d60 <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d902      	bls.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	74fb      	strb	r3, [r7, #19]
            break;
 80026b6:	e004      	b.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 80026b8:	f7ff feb4 	bl	8002424 <LL_RCC_LSE_IsReady>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d1ee      	bne.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 80026c2:	7cfb      	ldrb	r3, [r7, #19]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d105      	bne.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7ff ff5b 	bl	8002588 <LL_RCC_SetRTCClockSource>
 80026d2:	e004      	b.n	80026de <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80026d4:	7cfb      	ldrb	r3, [r7, #19]
 80026d6:	74bb      	strb	r3, [r7, #18]
 80026d8:	e001      	b.n	80026de <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026da:	7cfb      	ldrb	r3, [r7, #19]
 80026dc:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d004      	beq.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7ff fea9 	bl	8002446 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 0302 	and.w	r3, r3, #2
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d004      	beq.n	800270a <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff fe9e 	bl	8002446 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0320 	and.w	r3, r3, #32
 8002712:	2b00      	cmp	r3, #0
 8002714:	d004      	beq.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	691b      	ldr	r3, [r3, #16]
 800271a:	4618      	mov	r0, r3
 800271c:	f7ff fec0 	bl	80024a0 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002728:	2b00      	cmp	r3, #0
 800272a:	d004      	beq.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6a1b      	ldr	r3, [r3, #32]
 8002730:	4618      	mov	r0, r3
 8002732:	f7ff fee6 	bl	8002502 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800273e:	2b00      	cmp	r3, #0
 8002740:	d004      	beq.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002746:	4618      	mov	r0, r3
 8002748:	f7ff fedb 	bl	8002502 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002754:	2b00      	cmp	r3, #0
 8002756:	d004      	beq.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800275c:	4618      	mov	r0, r3
 800275e:	f7ff fed0 	bl	8002502 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800276a:	2b00      	cmp	r3, #0
 800276c:	d004      	beq.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	695b      	ldr	r3, [r3, #20]
 8002772:	4618      	mov	r0, r3
 8002774:	f7ff fea9 	bl	80024ca <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002780:	2b00      	cmp	r3, #0
 8002782:	d004      	beq.n	800278e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	699b      	ldr	r3, [r3, #24]
 8002788:	4618      	mov	r0, r3
 800278a:	f7ff fe9e 	bl	80024ca <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002796:	2b00      	cmp	r3, #0
 8002798:	d004      	beq.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	69db      	ldr	r3, [r3, #28]
 800279e:	4618      	mov	r0, r3
 80027a0:	f7ff fe93 	bl	80024ca <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0310 	and.w	r3, r3, #16
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d011      	beq.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7ff fe5e 	bl	8002476 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027c2:	d107      	bne.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80027c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80027ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027d2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d010      	beq.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7ff fea5 	bl	8002534 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d107      	bne.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80027f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80027fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002800:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d011      	beq.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002812:	4618      	mov	r0, r3
 8002814:	f7ff fea3 	bl	800255e <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800281c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002820:	d107      	bne.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002822:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800282c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002830:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8002832:	7cbb      	ldrb	r3, [r7, #18]
}
 8002834:	4618      	mov	r0, r3
 8002836:	3718      	adds	r7, #24
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	58000400 	.word	0x58000400

08002840 <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8002848:	4b06      	ldr	r3, [pc, #24]	@ (8002864 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002850:	4904      	ldr	r1, [pc, #16]	@ (8002864 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4313      	orrs	r3, r2
 8002856:	608b      	str	r3, [r1, #8]
}
 8002858:	bf00      	nop
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	bc80      	pop	{r7}
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	58000400 	.word	0x58000400

08002868 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800286c:	4b05      	ldr	r3, [pc, #20]	@ (8002884 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800286e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002872:	4a04      	ldr	r2, [pc, #16]	@ (8002884 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8002874:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002878:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800287c:	bf00      	nop
 800287e:	46bd      	mov	sp, r7
 8002880:	bc80      	pop	{r7}
 8002882:	4770      	bx	lr
 8002884:	58000400 	.word	0x58000400

08002888 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800288c:	4b05      	ldr	r3, [pc, #20]	@ (80028a4 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800288e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002892:	4a04      	ldr	r2, [pc, #16]	@ (80028a4 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8002894:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002898:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800289c:	bf00      	nop
 800289e:	46bd      	mov	sp, r7
 80028a0:	bc80      	pop	{r7}
 80028a2:	4770      	bx	lr
 80028a4:	58000400 	.word	0x58000400

080028a8 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 80028ac:	4b03      	ldr	r3, [pc, #12]	@ (80028bc <LL_PWR_ClearFlag_RFBUSY+0x14>)
 80028ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80028b2:	619a      	str	r2, [r3, #24]
}
 80028b4:	bf00      	nop
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bc80      	pop	{r7}
 80028ba:	4770      	bx	lr
 80028bc:	58000400 	.word	0x58000400

080028c0 <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 80028c4:	4b06      	ldr	r3, [pc, #24]	@ (80028e0 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 80028c6:	695b      	ldr	r3, [r3, #20]
 80028c8:	f003 0302 	and.w	r3, r3, #2
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d101      	bne.n	80028d4 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 80028d0:	2301      	movs	r3, #1
 80028d2:	e000      	b.n	80028d6 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 80028d4:	2300      	movs	r3, #0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	46bd      	mov	sp, r7
 80028da:	bc80      	pop	{r7}
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	58000400 	.word	0x58000400

080028e4 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 80028e8:	4b06      	ldr	r3, [pc, #24]	@ (8002904 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 80028ea:	695b      	ldr	r3, [r3, #20]
 80028ec:	f003 0304 	and.w	r3, r3, #4
 80028f0:	2b04      	cmp	r3, #4
 80028f2:	d101      	bne.n	80028f8 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 80028f4:	2301      	movs	r3, #1
 80028f6:	e000      	b.n	80028fa <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 80028f8:	2300      	movs	r3, #0
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bc80      	pop	{r7}
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	58000400 	.word	0x58000400

08002908 <LL_RCC_RF_DisableReset>:
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 800290c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002910:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002914:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002918:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800291c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002920:	bf00      	nop
 8002922:	46bd      	mov	sp, r7
 8002924:	bc80      	pop	{r7}
 8002926:	4770      	bx	lr

08002928 <LL_RCC_IsRFUnderReset>:
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 800292c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002930:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002934:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002938:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800293c:	d101      	bne.n	8002942 <LL_RCC_IsRFUnderReset+0x1a>
 800293e:	2301      	movs	r3, #1
 8002940:	e000      	b.n	8002944 <LL_RCC_IsRFUnderReset+0x1c>
 8002942:	2300      	movs	r3, #0
}
 8002944:	4618      	mov	r0, r3
 8002946:	46bd      	mov	sp, r7
 8002948:	bc80      	pop	{r7}
 800294a:	4770      	bx	lr

0800294c <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8002954:	4b06      	ldr	r3, [pc, #24]	@ (8002970 <LL_EXTI_EnableIT_32_63+0x24>)
 8002956:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800295a:	4905      	ldr	r1, [pc, #20]	@ (8002970 <LL_EXTI_EnableIT_32_63+0x24>)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	4313      	orrs	r3, r2
 8002960:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002964:	bf00      	nop
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	bc80      	pop	{r7}
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	58000800 	.word	0x58000800

08002974 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d103      	bne.n	800298a <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	73fb      	strb	r3, [r7, #15]
    return status;
 8002986:	7bfb      	ldrb	r3, [r7, #15]
 8002988:	e052      	b.n	8002a30 <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 800298a:	2300      	movs	r3, #0
 800298c:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	799b      	ldrb	r3, [r3, #6]
 8002992:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8002994:	7bbb      	ldrb	r3, [r7, #14]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d002      	beq.n	80029a0 <HAL_SUBGHZ_Init+0x2c>
 800299a:	7bbb      	ldrb	r3, [r7, #14]
 800299c:	2b03      	cmp	r3, #3
 800299e:	d109      	bne.n	80029b4 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2200      	movs	r2, #0
 80029a4:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f7fe f88a 	bl	8000ac0 <HAL_SUBGHZ_MspInit>
#if defined(CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 80029ac:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80029b0:	f7ff ffcc 	bl	800294c <LL_EXTI_EnableIT_32_63>
#endif /* CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 80029b4:	7bbb      	ldrb	r3, [r7, #14]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d126      	bne.n	8002a08 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2202      	movs	r2, #2
 80029be:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 80029c0:	f7ff ffa2 	bl	8002908 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80029c4:	4b1c      	ldr	r3, [pc, #112]	@ (8002a38 <HAL_SUBGHZ_Init+0xc4>)
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	4613      	mov	r3, r2
 80029ca:	00db      	lsls	r3, r3, #3
 80029cc:	1a9b      	subs	r3, r3, r2
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	0cdb      	lsrs	r3, r3, #19
 80029d2:	2264      	movs	r2, #100	@ 0x64
 80029d4:	fb02 f303 	mul.w	r3, r2, r3
 80029d8:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d105      	bne.n	80029ec <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	609a      	str	r2, [r3, #8]
        break;
 80029ea:	e007      	b.n	80029fc <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	3b01      	subs	r3, #1
 80029f0:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 80029f2:	f7ff ff99 	bl	8002928 <LL_RCC_IsRFUnderReset>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d1ee      	bne.n	80029da <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80029fc:	f7ff ff34 	bl	8002868 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8002a00:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002a04:	f7ff ff1c 	bl	8002840 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8002a08:	f7ff ff4e 	bl	80028a8 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8002a0c:	7bfb      	ldrb	r3, [r7, #15]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d10a      	bne.n	8002a28 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4618      	mov	r0, r3
 8002a18:	f000 f976 	bl	8002d08 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	719a      	strb	r2, [r3, #6]

  return status;
 8002a2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3710      	adds	r7, #16
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	20000040 	.word	0x20000040

08002a3c <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b086      	sub	sp, #24
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	607a      	str	r2, [r7, #4]
 8002a46:	461a      	mov	r2, r3
 8002a48:	460b      	mov	r3, r1
 8002a4a:	817b      	strh	r3, [r7, #10]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	799b      	ldrb	r3, [r3, #6]
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d14a      	bne.n	8002af0 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	795b      	ldrb	r3, [r3, #5]
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d101      	bne.n	8002a66 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8002a62:	2302      	movs	r3, #2
 8002a64:	e045      	b.n	8002af2 <HAL_SUBGHZ_WriteRegisters+0xb6>
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2201      	movs	r2, #1
 8002a6a:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2202      	movs	r2, #2
 8002a70:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002a72:	68f8      	ldr	r0, [r7, #12]
 8002a74:	f000 fa16 	bl	8002ea4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002a78:	f7ff ff06 	bl	8002888 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8002a7c:	210d      	movs	r1, #13
 8002a7e:	68f8      	ldr	r0, [r7, #12]
 8002a80:	f000 f962 	bl	8002d48 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8002a84:	897b      	ldrh	r3, [r7, #10]
 8002a86:	0a1b      	lsrs	r3, r3, #8
 8002a88:	b29b      	uxth	r3, r3
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	68f8      	ldr	r0, [r7, #12]
 8002a90:	f000 f95a 	bl	8002d48 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8002a94:	897b      	ldrh	r3, [r7, #10]
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	4619      	mov	r1, r3
 8002a9a:	68f8      	ldr	r0, [r7, #12]
 8002a9c:	f000 f954 	bl	8002d48 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	82bb      	strh	r3, [r7, #20]
 8002aa4:	e00a      	b.n	8002abc <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8002aa6:	8abb      	ldrh	r3, [r7, #20]
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	4413      	add	r3, r2
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	4619      	mov	r1, r3
 8002ab0:	68f8      	ldr	r0, [r7, #12]
 8002ab2:	f000 f949 	bl	8002d48 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002ab6:	8abb      	ldrh	r3, [r7, #20]
 8002ab8:	3301      	adds	r3, #1
 8002aba:	82bb      	strh	r3, [r7, #20]
 8002abc:	8aba      	ldrh	r2, [r7, #20]
 8002abe:	893b      	ldrh	r3, [r7, #8]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d3f0      	bcc.n	8002aa6 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002ac4:	f7ff fed0 	bl	8002868 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002ac8:	68f8      	ldr	r0, [r7, #12]
 8002aca:	f000 fa0f 	bl	8002eec <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d002      	beq.n	8002adc <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	75fb      	strb	r3, [r7, #23]
 8002ada:	e001      	b.n	8002ae0 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8002adc:	2300      	movs	r3, #0
 8002ade:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	715a      	strb	r2, [r3, #5]

    return status;
 8002aec:	7dfb      	ldrb	r3, [r7, #23]
 8002aee:	e000      	b.n	8002af2 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8002af0:	2302      	movs	r3, #2
  }
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3718      	adds	r7, #24
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b086      	sub	sp, #24
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	60f8      	str	r0, [r7, #12]
 8002b02:	607a      	str	r2, [r7, #4]
 8002b04:	461a      	mov	r2, r3
 8002b06:	460b      	mov	r3, r1
 8002b08:	72fb      	strb	r3, [r7, #11]
 8002b0a:	4613      	mov	r3, r2
 8002b0c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	799b      	ldrb	r3, [r3, #6]
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d14a      	bne.n	8002bae <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	795b      	ldrb	r3, [r3, #5]
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d101      	bne.n	8002b24 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8002b20:	2302      	movs	r3, #2
 8002b22:	e045      	b.n	8002bb0 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2201      	movs	r2, #1
 8002b28:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002b2a:	68f8      	ldr	r0, [r7, #12]
 8002b2c:	f000 f9ba 	bl	8002ea4 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8002b30:	7afb      	ldrb	r3, [r7, #11]
 8002b32:	2b84      	cmp	r3, #132	@ 0x84
 8002b34:	d002      	beq.n	8002b3c <HAL_SUBGHZ_ExecSetCmd+0x42>
 8002b36:	7afb      	ldrb	r3, [r7, #11]
 8002b38:	2b94      	cmp	r3, #148	@ 0x94
 8002b3a:	d103      	bne.n	8002b44 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	711a      	strb	r2, [r3, #4]
 8002b42:	e002      	b.n	8002b4a <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2200      	movs	r2, #0
 8002b48:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002b4a:	f7ff fe9d 	bl	8002888 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8002b4e:	7afb      	ldrb	r3, [r7, #11]
 8002b50:	4619      	mov	r1, r3
 8002b52:	68f8      	ldr	r0, [r7, #12]
 8002b54:	f000 f8f8 	bl	8002d48 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002b58:	2300      	movs	r3, #0
 8002b5a:	82bb      	strh	r3, [r7, #20]
 8002b5c:	e00a      	b.n	8002b74 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8002b5e:	8abb      	ldrh	r3, [r7, #20]
 8002b60:	687a      	ldr	r2, [r7, #4]
 8002b62:	4413      	add	r3, r2
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	4619      	mov	r1, r3
 8002b68:	68f8      	ldr	r0, [r7, #12]
 8002b6a:	f000 f8ed 	bl	8002d48 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002b6e:	8abb      	ldrh	r3, [r7, #20]
 8002b70:	3301      	adds	r3, #1
 8002b72:	82bb      	strh	r3, [r7, #20]
 8002b74:	8aba      	ldrh	r2, [r7, #20]
 8002b76:	893b      	ldrh	r3, [r7, #8]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d3f0      	bcc.n	8002b5e <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002b7c:	f7ff fe74 	bl	8002868 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8002b80:	7afb      	ldrb	r3, [r7, #11]
 8002b82:	2b84      	cmp	r3, #132	@ 0x84
 8002b84:	d002      	beq.n	8002b8c <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002b86:	68f8      	ldr	r0, [r7, #12]
 8002b88:	f000 f9b0 	bl	8002eec <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d002      	beq.n	8002b9a <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	75fb      	strb	r3, [r7, #23]
 8002b98:	e001      	b.n	8002b9e <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	715a      	strb	r2, [r3, #5]

    return status;
 8002baa:	7dfb      	ldrb	r3, [r7, #23]
 8002bac:	e000      	b.n	8002bb0 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8002bae:	2302      	movs	r3, #2
  }
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3718      	adds	r7, #24
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b088      	sub	sp, #32
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	60f8      	str	r0, [r7, #12]
 8002bc0:	607a      	str	r2, [r7, #4]
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	72fb      	strb	r3, [r7, #11]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	799b      	ldrb	r3, [r3, #6]
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d13d      	bne.n	8002c56 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	795b      	ldrb	r3, [r3, #5]
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d101      	bne.n	8002be6 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8002be2:	2302      	movs	r3, #2
 8002be4:	e038      	b.n	8002c58 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2201      	movs	r2, #1
 8002bea:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002bec:	68f8      	ldr	r0, [r7, #12]
 8002bee:	f000 f959 	bl	8002ea4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002bf2:	f7ff fe49 	bl	8002888 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8002bf6:	7afb      	ldrb	r3, [r7, #11]
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	68f8      	ldr	r0, [r7, #12]
 8002bfc:	f000 f8a4 	bl	8002d48 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8002c00:	2100      	movs	r1, #0
 8002c02:	68f8      	ldr	r0, [r7, #12]
 8002c04:	f000 f8a0 	bl	8002d48 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002c08:	2300      	movs	r3, #0
 8002c0a:	82fb      	strh	r3, [r7, #22]
 8002c0c:	e009      	b.n	8002c22 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8002c0e:	69b9      	ldr	r1, [r7, #24]
 8002c10:	68f8      	ldr	r0, [r7, #12]
 8002c12:	f000 f8ef 	bl	8002df4 <SUBGHZSPI_Receive>
      pData++;
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	3301      	adds	r3, #1
 8002c1a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8002c1c:	8afb      	ldrh	r3, [r7, #22]
 8002c1e:	3301      	adds	r3, #1
 8002c20:	82fb      	strh	r3, [r7, #22]
 8002c22:	8afa      	ldrh	r2, [r7, #22]
 8002c24:	893b      	ldrh	r3, [r7, #8]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d3f1      	bcc.n	8002c0e <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002c2a:	f7ff fe1d 	bl	8002868 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002c2e:	68f8      	ldr	r0, [r7, #12]
 8002c30:	f000 f95c 	bl	8002eec <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d002      	beq.n	8002c42 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	77fb      	strb	r3, [r7, #31]
 8002c40:	e001      	b.n	8002c46 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8002c42:	2300      	movs	r3, #0
 8002c44:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	715a      	strb	r2, [r3, #5]

    return status;
 8002c52:	7ffb      	ldrb	r3, [r7, #31]
 8002c54:	e000      	b.n	8002c58 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002c56:	2302      	movs	r3, #2
  }
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3720      	adds	r7, #32
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b086      	sub	sp, #24
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	607a      	str	r2, [r7, #4]
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	460b      	mov	r3, r1
 8002c6e:	72fb      	strb	r3, [r7, #11]
 8002c70:	4613      	mov	r3, r2
 8002c72:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	799b      	ldrb	r3, [r3, #6]
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d13e      	bne.n	8002cfc <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	795b      	ldrb	r3, [r3, #5]
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d101      	bne.n	8002c8a <HAL_SUBGHZ_WriteBuffer+0x2a>
 8002c86:	2302      	movs	r3, #2
 8002c88:	e039      	b.n	8002cfe <HAL_SUBGHZ_WriteBuffer+0x9e>
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002c90:	68f8      	ldr	r0, [r7, #12]
 8002c92:	f000 f907 	bl	8002ea4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002c96:	f7ff fdf7 	bl	8002888 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8002c9a:	210e      	movs	r1, #14
 8002c9c:	68f8      	ldr	r0, [r7, #12]
 8002c9e:	f000 f853 	bl	8002d48 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8002ca2:	7afb      	ldrb	r3, [r7, #11]
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	68f8      	ldr	r0, [r7, #12]
 8002ca8:	f000 f84e 	bl	8002d48 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002cac:	2300      	movs	r3, #0
 8002cae:	82bb      	strh	r3, [r7, #20]
 8002cb0:	e00a      	b.n	8002cc8 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8002cb2:	8abb      	ldrh	r3, [r7, #20]
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	4413      	add	r3, r2
 8002cb8:	781b      	ldrb	r3, [r3, #0]
 8002cba:	4619      	mov	r1, r3
 8002cbc:	68f8      	ldr	r0, [r7, #12]
 8002cbe:	f000 f843 	bl	8002d48 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002cc2:	8abb      	ldrh	r3, [r7, #20]
 8002cc4:	3301      	adds	r3, #1
 8002cc6:	82bb      	strh	r3, [r7, #20]
 8002cc8:	8aba      	ldrh	r2, [r7, #20]
 8002cca:	893b      	ldrh	r3, [r7, #8]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d3f0      	bcc.n	8002cb2 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002cd0:	f7ff fdca 	bl	8002868 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002cd4:	68f8      	ldr	r0, [r7, #12]
 8002cd6:	f000 f909 	bl	8002eec <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d002      	beq.n	8002ce8 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	75fb      	strb	r3, [r7, #23]
 8002ce6:	e001      	b.n	8002cec <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	715a      	strb	r2, [r3, #5]

    return status;
 8002cf8:	7dfb      	ldrb	r3, [r7, #23]
 8002cfa:	e000      	b.n	8002cfe <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8002cfc:	2302      	movs	r3, #2
  }
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3718      	adds	r7, #24
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
	...

08002d08 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8002d10:	4b0c      	ldr	r3, [pc, #48]	@ (8002d44 <SUBGHZSPI_Init+0x3c>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a0b      	ldr	r2, [pc, #44]	@ (8002d44 <SUBGHZSPI_Init+0x3c>)
 8002d16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d1a:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8002d1c:	4a09      	ldr	r2, [pc, #36]	@ (8002d44 <SUBGHZSPI_Init+0x3c>)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8002d24:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8002d26:	4b07      	ldr	r3, [pc, #28]	@ (8002d44 <SUBGHZSPI_Init+0x3c>)
 8002d28:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8002d2c:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8002d2e:	4b05      	ldr	r3, [pc, #20]	@ (8002d44 <SUBGHZSPI_Init+0x3c>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a04      	ldr	r2, [pc, #16]	@ (8002d44 <SUBGHZSPI_Init+0x3c>)
 8002d34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d38:	6013      	str	r3, [r2, #0]
}
 8002d3a:	bf00      	nop
 8002d3c:	370c      	adds	r7, #12
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bc80      	pop	{r7}
 8002d42:	4770      	bx	lr
 8002d44:	58010000 	.word	0x58010000

08002d48 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b087      	sub	sp, #28
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	460b      	mov	r3, r1
 8002d52:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002d54:	2300      	movs	r3, #0
 8002d56:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002d58:	4b23      	ldr	r3, [pc, #140]	@ (8002de8 <SUBGHZSPI_Transmit+0xa0>)
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	00db      	lsls	r3, r3, #3
 8002d60:	1a9b      	subs	r3, r3, r2
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	0cdb      	lsrs	r3, r3, #19
 8002d66:	2264      	movs	r2, #100	@ 0x64
 8002d68:	fb02 f303 	mul.w	r3, r2, r3
 8002d6c:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d105      	bne.n	8002d80 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	609a      	str	r2, [r3, #8]
      break;
 8002d7e:	e008      	b.n	8002d92 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	3b01      	subs	r3, #1
 8002d84:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8002d86:	4b19      	ldr	r3, [pc, #100]	@ (8002dec <SUBGHZSPI_Transmit+0xa4>)
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d1ed      	bne.n	8002d6e <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8002d92:	4b17      	ldr	r3, [pc, #92]	@ (8002df0 <SUBGHZSPI_Transmit+0xa8>)
 8002d94:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	78fa      	ldrb	r2, [r7, #3]
 8002d9a:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002d9c:	4b12      	ldr	r3, [pc, #72]	@ (8002de8 <SUBGHZSPI_Transmit+0xa0>)
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	4613      	mov	r3, r2
 8002da2:	00db      	lsls	r3, r3, #3
 8002da4:	1a9b      	subs	r3, r3, r2
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	0cdb      	lsrs	r3, r3, #19
 8002daa:	2264      	movs	r2, #100	@ 0x64
 8002dac:	fb02 f303 	mul.w	r3, r2, r3
 8002db0:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d105      	bne.n	8002dc4 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	609a      	str	r2, [r3, #8]
      break;
 8002dc2:	e008      	b.n	8002dd6 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	3b01      	subs	r3, #1
 8002dc8:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8002dca:	4b08      	ldr	r3, [pc, #32]	@ (8002dec <SUBGHZSPI_Transmit+0xa4>)
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f003 0301 	and.w	r3, r3, #1
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d1ed      	bne.n	8002db2 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8002dd6:	4b05      	ldr	r3, [pc, #20]	@ (8002dec <SUBGHZSPI_Transmit+0xa4>)
 8002dd8:	68db      	ldr	r3, [r3, #12]

  return status;
 8002dda:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	371c      	adds	r7, #28
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bc80      	pop	{r7}
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	20000040 	.word	0x20000040
 8002dec:	58010000 	.word	0x58010000
 8002df0:	5801000c 	.word	0x5801000c

08002df4 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b087      	sub	sp, #28
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002e02:	4b25      	ldr	r3, [pc, #148]	@ (8002e98 <SUBGHZSPI_Receive+0xa4>)
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	4613      	mov	r3, r2
 8002e08:	00db      	lsls	r3, r3, #3
 8002e0a:	1a9b      	subs	r3, r3, r2
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	0cdb      	lsrs	r3, r3, #19
 8002e10:	2264      	movs	r2, #100	@ 0x64
 8002e12:	fb02 f303 	mul.w	r3, r2, r3
 8002e16:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d105      	bne.n	8002e2a <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2201      	movs	r2, #1
 8002e26:	609a      	str	r2, [r3, #8]
      break;
 8002e28:	e008      	b.n	8002e3c <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	3b01      	subs	r3, #1
 8002e2e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8002e30:	4b1a      	ldr	r3, [pc, #104]	@ (8002e9c <SUBGHZSPI_Receive+0xa8>)
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	f003 0302 	and.w	r3, r3, #2
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d1ed      	bne.n	8002e18 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8002e3c:	4b18      	ldr	r3, [pc, #96]	@ (8002ea0 <SUBGHZSPI_Receive+0xac>)
 8002e3e:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	22ff      	movs	r2, #255	@ 0xff
 8002e44:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002e46:	4b14      	ldr	r3, [pc, #80]	@ (8002e98 <SUBGHZSPI_Receive+0xa4>)
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	00db      	lsls	r3, r3, #3
 8002e4e:	1a9b      	subs	r3, r3, r2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	0cdb      	lsrs	r3, r3, #19
 8002e54:	2264      	movs	r2, #100	@ 0x64
 8002e56:	fb02 f303 	mul.w	r3, r2, r3
 8002e5a:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d105      	bne.n	8002e6e <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	609a      	str	r2, [r3, #8]
      break;
 8002e6c:	e008      	b.n	8002e80 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	3b01      	subs	r3, #1
 8002e72:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8002e74:	4b09      	ldr	r3, [pc, #36]	@ (8002e9c <SUBGHZSPI_Receive+0xa8>)
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	f003 0301 	and.w	r3, r3, #1
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d1ed      	bne.n	8002e5c <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8002e80:	4b06      	ldr	r3, [pc, #24]	@ (8002e9c <SUBGHZSPI_Receive+0xa8>)
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	b2da      	uxtb	r2, r3
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	701a      	strb	r2, [r3, #0]

  return status;
 8002e8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	371c      	adds	r7, #28
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bc80      	pop	{r7}
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	20000040 	.word	0x20000040
 8002e9c:	58010000 	.word	0x58010000
 8002ea0:	5801000c 	.word	0x5801000c

08002ea4 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	791b      	ldrb	r3, [r3, #4]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d111      	bne.n	8002ed8 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8002eb4:	4b0c      	ldr	r3, [pc, #48]	@ (8002ee8 <SUBGHZ_CheckDeviceReady+0x44>)
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	4413      	add	r3, r2
 8002ebe:	00db      	lsls	r3, r3, #3
 8002ec0:	0c1b      	lsrs	r3, r3, #16
 8002ec2:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002ec4:	f7ff fce0 	bl	8002888 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	3b01      	subs	r3, #1
 8002ecc:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d1f9      	bne.n	8002ec8 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002ed4:	f7ff fcc8 	bl	8002868 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f000 f807 	bl	8002eec <SUBGHZ_WaitOnBusy>
 8002ede:	4603      	mov	r3, r0
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3710      	adds	r7, #16
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	20000040 	.word	0x20000040

08002eec <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b086      	sub	sp, #24
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8002ef8:	4b12      	ldr	r3, [pc, #72]	@ (8002f44 <SUBGHZ_WaitOnBusy+0x58>)
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	4613      	mov	r3, r2
 8002efe:	005b      	lsls	r3, r3, #1
 8002f00:	4413      	add	r3, r2
 8002f02:	00db      	lsls	r3, r3, #3
 8002f04:	0d1b      	lsrs	r3, r3, #20
 8002f06:	2264      	movs	r2, #100	@ 0x64
 8002f08:	fb02 f303 	mul.w	r3, r2, r3
 8002f0c:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8002f0e:	f7ff fce9 	bl	80028e4 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8002f12:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d105      	bne.n	8002f26 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2202      	movs	r2, #2
 8002f22:	609a      	str	r2, [r3, #8]
      break;
 8002f24:	e009      	b.n	8002f3a <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8002f2c:	f7ff fcc8 	bl	80028c0 <LL_PWR_IsActiveFlag_RFBUSYS>
 8002f30:	4602      	mov	r2, r0
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	4013      	ands	r3, r2
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d0e9      	beq.n	8002f0e <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8002f3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3718      	adds	r7, #24
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	20000040 	.word	0x20000040

08002f48 <LL_RCC_GetUSARTClockSource>:
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8002f50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f54:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	401a      	ands	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	041b      	lsls	r3, r3, #16
 8002f60:	4313      	orrs	r3, r2
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	370c      	adds	r7, #12
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bc80      	pop	{r7}
 8002f6a:	4770      	bx	lr

08002f6c <LL_RCC_GetLPUARTClockSource>:
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8002f74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f78:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	4013      	ands	r3, r2
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	370c      	adds	r7, #12
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bc80      	pop	{r7}
 8002f88:	4770      	bx	lr

08002f8a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f8a:	b580      	push	{r7, lr}
 8002f8c:	b082      	sub	sp, #8
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d101      	bne.n	8002f9c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e042      	b.n	8003022 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d106      	bne.n	8002fb4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f7fd fd92 	bl	8000ad8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2224      	movs	r2, #36	@ 0x24
 8002fb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f022 0201 	bic.w	r2, r2, #1
 8002fca:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f000 f8b3 	bl	8003138 <UART_SetConfig>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d101      	bne.n	8002fdc <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e022      	b.n	8003022 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d002      	beq.n	8002fea <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f000 fb1b 	bl	8003620 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	685a      	ldr	r2, [r3, #4]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002ff8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	689a      	ldr	r2, [r3, #8]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003008:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f042 0201 	orr.w	r2, r2, #1
 8003018:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f000 fba1 	bl	8003762 <UART_CheckIdleState>
 8003020:	4603      	mov	r3, r0
}
 8003022:	4618      	mov	r0, r3
 8003024:	3708      	adds	r7, #8
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}

0800302a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800302a:	b580      	push	{r7, lr}
 800302c:	b08a      	sub	sp, #40	@ 0x28
 800302e:	af02      	add	r7, sp, #8
 8003030:	60f8      	str	r0, [r7, #12]
 8003032:	60b9      	str	r1, [r7, #8]
 8003034:	603b      	str	r3, [r7, #0]
 8003036:	4613      	mov	r3, r2
 8003038:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003040:	2b20      	cmp	r3, #32
 8003042:	d173      	bne.n	800312c <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d002      	beq.n	8003050 <HAL_UART_Transmit+0x26>
 800304a:	88fb      	ldrh	r3, [r7, #6]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d101      	bne.n	8003054 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e06c      	b.n	800312e <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2200      	movs	r2, #0
 8003058:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2221      	movs	r2, #33	@ 0x21
 8003060:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003064:	f7fd fe7c 	bl	8000d60 <HAL_GetTick>
 8003068:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	88fa      	ldrh	r2, [r7, #6]
 800306e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	88fa      	ldrh	r2, [r7, #6]
 8003076:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003082:	d108      	bne.n	8003096 <HAL_UART_Transmit+0x6c>
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	691b      	ldr	r3, [r3, #16]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d104      	bne.n	8003096 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800308c:	2300      	movs	r3, #0
 800308e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	61bb      	str	r3, [r7, #24]
 8003094:	e003      	b.n	800309e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800309a:	2300      	movs	r3, #0
 800309c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800309e:	e02c      	b.n	80030fa <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	9300      	str	r3, [sp, #0]
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	2200      	movs	r2, #0
 80030a8:	2180      	movs	r1, #128	@ 0x80
 80030aa:	68f8      	ldr	r0, [r7, #12]
 80030ac:	f000 fba7 	bl	80037fe <UART_WaitOnFlagUntilTimeout>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e039      	b.n	800312e <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d10b      	bne.n	80030d8 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	881b      	ldrh	r3, [r3, #0]
 80030c4:	461a      	mov	r2, r3
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030ce:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80030d0:	69bb      	ldr	r3, [r7, #24]
 80030d2:	3302      	adds	r3, #2
 80030d4:	61bb      	str	r3, [r7, #24]
 80030d6:	e007      	b.n	80030e8 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	781a      	ldrb	r2, [r3, #0]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	3301      	adds	r3, #1
 80030e6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	3b01      	subs	r3, #1
 80030f2:	b29a      	uxth	r2, r3
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003100:	b29b      	uxth	r3, r3
 8003102:	2b00      	cmp	r3, #0
 8003104:	d1cc      	bne.n	80030a0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	9300      	str	r3, [sp, #0]
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	2200      	movs	r2, #0
 800310e:	2140      	movs	r1, #64	@ 0x40
 8003110:	68f8      	ldr	r0, [r7, #12]
 8003112:	f000 fb74 	bl	80037fe <UART_WaitOnFlagUntilTimeout>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d001      	beq.n	8003120 <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 800311c:	2303      	movs	r3, #3
 800311e:	e006      	b.n	800312e <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2220      	movs	r2, #32
 8003124:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003128:	2300      	movs	r3, #0
 800312a:	e000      	b.n	800312e <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 800312c:	2302      	movs	r3, #2
  }
}
 800312e:	4618      	mov	r0, r3
 8003130:	3720      	adds	r7, #32
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
	...

08003138 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003138:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800313c:	b08c      	sub	sp, #48	@ 0x30
 800313e:	af00      	add	r7, sp, #0
 8003140:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003142:	2300      	movs	r3, #0
 8003144:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	689a      	ldr	r2, [r3, #8]
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	431a      	orrs	r2, r3
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	695b      	ldr	r3, [r3, #20]
 8003156:	431a      	orrs	r2, r3
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	69db      	ldr	r3, [r3, #28]
 800315c:	4313      	orrs	r3, r2
 800315e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	4b94      	ldr	r3, [pc, #592]	@ (80033b8 <UART_SetConfig+0x280>)
 8003168:	4013      	ands	r3, r2
 800316a:	697a      	ldr	r2, [r7, #20]
 800316c:	6812      	ldr	r2, [r2, #0]
 800316e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003170:	430b      	orrs	r3, r1
 8003172:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	68da      	ldr	r2, [r3, #12]
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	430a      	orrs	r2, r1
 8003188:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	699b      	ldr	r3, [r3, #24]
 800318e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a89      	ldr	r2, [pc, #548]	@ (80033bc <UART_SetConfig+0x284>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d004      	beq.n	80031a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	6a1b      	ldr	r3, [r3, #32]
 800319e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80031a0:	4313      	orrs	r3, r2
 80031a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80031ae:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80031b2:	697a      	ldr	r2, [r7, #20]
 80031b4:	6812      	ldr	r2, [r2, #0]
 80031b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80031b8:	430b      	orrs	r3, r1
 80031ba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031c2:	f023 010f 	bic.w	r1, r3, #15
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	430a      	orrs	r2, r1
 80031d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a7a      	ldr	r2, [pc, #488]	@ (80033c0 <UART_SetConfig+0x288>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d127      	bne.n	800322c <UART_SetConfig+0xf4>
 80031dc:	2003      	movs	r0, #3
 80031de:	f7ff feb3 	bl	8002f48 <LL_RCC_GetUSARTClockSource>
 80031e2:	4603      	mov	r3, r0
 80031e4:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 80031e8:	2b03      	cmp	r3, #3
 80031ea:	d81b      	bhi.n	8003224 <UART_SetConfig+0xec>
 80031ec:	a201      	add	r2, pc, #4	@ (adr r2, 80031f4 <UART_SetConfig+0xbc>)
 80031ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031f2:	bf00      	nop
 80031f4:	08003205 	.word	0x08003205
 80031f8:	08003215 	.word	0x08003215
 80031fc:	0800320d 	.word	0x0800320d
 8003200:	0800321d 	.word	0x0800321d
 8003204:	2301      	movs	r3, #1
 8003206:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800320a:	e080      	b.n	800330e <UART_SetConfig+0x1d6>
 800320c:	2302      	movs	r3, #2
 800320e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003212:	e07c      	b.n	800330e <UART_SetConfig+0x1d6>
 8003214:	2304      	movs	r3, #4
 8003216:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800321a:	e078      	b.n	800330e <UART_SetConfig+0x1d6>
 800321c:	2308      	movs	r3, #8
 800321e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003222:	e074      	b.n	800330e <UART_SetConfig+0x1d6>
 8003224:	2310      	movs	r3, #16
 8003226:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800322a:	e070      	b.n	800330e <UART_SetConfig+0x1d6>
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a64      	ldr	r2, [pc, #400]	@ (80033c4 <UART_SetConfig+0x28c>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d138      	bne.n	80032a8 <UART_SetConfig+0x170>
 8003236:	200c      	movs	r0, #12
 8003238:	f7ff fe86 	bl	8002f48 <LL_RCC_GetUSARTClockSource>
 800323c:	4603      	mov	r3, r0
 800323e:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8003242:	2b0c      	cmp	r3, #12
 8003244:	d82c      	bhi.n	80032a0 <UART_SetConfig+0x168>
 8003246:	a201      	add	r2, pc, #4	@ (adr r2, 800324c <UART_SetConfig+0x114>)
 8003248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800324c:	08003281 	.word	0x08003281
 8003250:	080032a1 	.word	0x080032a1
 8003254:	080032a1 	.word	0x080032a1
 8003258:	080032a1 	.word	0x080032a1
 800325c:	08003291 	.word	0x08003291
 8003260:	080032a1 	.word	0x080032a1
 8003264:	080032a1 	.word	0x080032a1
 8003268:	080032a1 	.word	0x080032a1
 800326c:	08003289 	.word	0x08003289
 8003270:	080032a1 	.word	0x080032a1
 8003274:	080032a1 	.word	0x080032a1
 8003278:	080032a1 	.word	0x080032a1
 800327c:	08003299 	.word	0x08003299
 8003280:	2300      	movs	r3, #0
 8003282:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003286:	e042      	b.n	800330e <UART_SetConfig+0x1d6>
 8003288:	2302      	movs	r3, #2
 800328a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800328e:	e03e      	b.n	800330e <UART_SetConfig+0x1d6>
 8003290:	2304      	movs	r3, #4
 8003292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003296:	e03a      	b.n	800330e <UART_SetConfig+0x1d6>
 8003298:	2308      	movs	r3, #8
 800329a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800329e:	e036      	b.n	800330e <UART_SetConfig+0x1d6>
 80032a0:	2310      	movs	r3, #16
 80032a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80032a6:	e032      	b.n	800330e <UART_SetConfig+0x1d6>
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a43      	ldr	r2, [pc, #268]	@ (80033bc <UART_SetConfig+0x284>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d12a      	bne.n	8003308 <UART_SetConfig+0x1d0>
 80032b2:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 80032b6:	f7ff fe59 	bl	8002f6c <LL_RCC_GetLPUARTClockSource>
 80032ba:	4603      	mov	r3, r0
 80032bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80032c0:	d01a      	beq.n	80032f8 <UART_SetConfig+0x1c0>
 80032c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80032c6:	d81b      	bhi.n	8003300 <UART_SetConfig+0x1c8>
 80032c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80032cc:	d00c      	beq.n	80032e8 <UART_SetConfig+0x1b0>
 80032ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80032d2:	d815      	bhi.n	8003300 <UART_SetConfig+0x1c8>
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d003      	beq.n	80032e0 <UART_SetConfig+0x1a8>
 80032d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032dc:	d008      	beq.n	80032f0 <UART_SetConfig+0x1b8>
 80032de:	e00f      	b.n	8003300 <UART_SetConfig+0x1c8>
 80032e0:	2300      	movs	r3, #0
 80032e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80032e6:	e012      	b.n	800330e <UART_SetConfig+0x1d6>
 80032e8:	2302      	movs	r3, #2
 80032ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80032ee:	e00e      	b.n	800330e <UART_SetConfig+0x1d6>
 80032f0:	2304      	movs	r3, #4
 80032f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80032f6:	e00a      	b.n	800330e <UART_SetConfig+0x1d6>
 80032f8:	2308      	movs	r3, #8
 80032fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80032fe:	e006      	b.n	800330e <UART_SetConfig+0x1d6>
 8003300:	2310      	movs	r3, #16
 8003302:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003306:	e002      	b.n	800330e <UART_SetConfig+0x1d6>
 8003308:	2310      	movs	r3, #16
 800330a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a2a      	ldr	r2, [pc, #168]	@ (80033bc <UART_SetConfig+0x284>)
 8003314:	4293      	cmp	r3, r2
 8003316:	f040 80a4 	bne.w	8003462 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800331a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800331e:	2b08      	cmp	r3, #8
 8003320:	d823      	bhi.n	800336a <UART_SetConfig+0x232>
 8003322:	a201      	add	r2, pc, #4	@ (adr r2, 8003328 <UART_SetConfig+0x1f0>)
 8003324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003328:	0800334d 	.word	0x0800334d
 800332c:	0800336b 	.word	0x0800336b
 8003330:	08003355 	.word	0x08003355
 8003334:	0800336b 	.word	0x0800336b
 8003338:	0800335b 	.word	0x0800335b
 800333c:	0800336b 	.word	0x0800336b
 8003340:	0800336b 	.word	0x0800336b
 8003344:	0800336b 	.word	0x0800336b
 8003348:	08003363 	.word	0x08003363
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800334c:	f7fe ff94 	bl	8002278 <HAL_RCC_GetPCLK1Freq>
 8003350:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003352:	e010      	b.n	8003376 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003354:	4b1c      	ldr	r3, [pc, #112]	@ (80033c8 <UART_SetConfig+0x290>)
 8003356:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003358:	e00d      	b.n	8003376 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800335a:	f7fe fed9 	bl	8002110 <HAL_RCC_GetSysClockFreq>
 800335e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003360:	e009      	b.n	8003376 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003362:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003366:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003368:	e005      	b.n	8003376 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 800336a:	2300      	movs	r3, #0
 800336c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003374:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003378:	2b00      	cmp	r3, #0
 800337a:	f000 8137 	beq.w	80035ec <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003382:	4a12      	ldr	r2, [pc, #72]	@ (80033cc <UART_SetConfig+0x294>)
 8003384:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003388:	461a      	mov	r2, r3
 800338a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800338c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003390:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	685a      	ldr	r2, [r3, #4]
 8003396:	4613      	mov	r3, r2
 8003398:	005b      	lsls	r3, r3, #1
 800339a:	4413      	add	r3, r2
 800339c:	69ba      	ldr	r2, [r7, #24]
 800339e:	429a      	cmp	r2, r3
 80033a0:	d305      	bcc.n	80033ae <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80033a8:	69ba      	ldr	r2, [r7, #24]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d910      	bls.n	80033d0 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80033b4:	e11a      	b.n	80035ec <UART_SetConfig+0x4b4>
 80033b6:	bf00      	nop
 80033b8:	cfff69f3 	.word	0xcfff69f3
 80033bc:	40008000 	.word	0x40008000
 80033c0:	40013800 	.word	0x40013800
 80033c4:	40004400 	.word	0x40004400
 80033c8:	00f42400 	.word	0x00f42400
 80033cc:	08004600 	.word	0x08004600
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80033d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d2:	2200      	movs	r2, #0
 80033d4:	60bb      	str	r3, [r7, #8]
 80033d6:	60fa      	str	r2, [r7, #12]
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033dc:	4a8e      	ldr	r2, [pc, #568]	@ (8003618 <UART_SetConfig+0x4e0>)
 80033de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	2200      	movs	r2, #0
 80033e6:	603b      	str	r3, [r7, #0]
 80033e8:	607a      	str	r2, [r7, #4]
 80033ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80033ee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80033f2:	f7fc ff15 	bl	8000220 <__aeabi_uldivmod>
 80033f6:	4602      	mov	r2, r0
 80033f8:	460b      	mov	r3, r1
 80033fa:	4610      	mov	r0, r2
 80033fc:	4619      	mov	r1, r3
 80033fe:	f04f 0200 	mov.w	r2, #0
 8003402:	f04f 0300 	mov.w	r3, #0
 8003406:	020b      	lsls	r3, r1, #8
 8003408:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800340c:	0202      	lsls	r2, r0, #8
 800340e:	6979      	ldr	r1, [r7, #20]
 8003410:	6849      	ldr	r1, [r1, #4]
 8003412:	0849      	lsrs	r1, r1, #1
 8003414:	2000      	movs	r0, #0
 8003416:	460c      	mov	r4, r1
 8003418:	4605      	mov	r5, r0
 800341a:	eb12 0804 	adds.w	r8, r2, r4
 800341e:	eb43 0905 	adc.w	r9, r3, r5
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	469a      	mov	sl, r3
 800342a:	4693      	mov	fp, r2
 800342c:	4652      	mov	r2, sl
 800342e:	465b      	mov	r3, fp
 8003430:	4640      	mov	r0, r8
 8003432:	4649      	mov	r1, r9
 8003434:	f7fc fef4 	bl	8000220 <__aeabi_uldivmod>
 8003438:	4602      	mov	r2, r0
 800343a:	460b      	mov	r3, r1
 800343c:	4613      	mov	r3, r2
 800343e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003440:	6a3b      	ldr	r3, [r7, #32]
 8003442:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003446:	d308      	bcc.n	800345a <UART_SetConfig+0x322>
 8003448:	6a3b      	ldr	r3, [r7, #32]
 800344a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800344e:	d204      	bcs.n	800345a <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	6a3a      	ldr	r2, [r7, #32]
 8003456:	60da      	str	r2, [r3, #12]
 8003458:	e0c8      	b.n	80035ec <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003460:	e0c4      	b.n	80035ec <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	69db      	ldr	r3, [r3, #28]
 8003466:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800346a:	d167      	bne.n	800353c <UART_SetConfig+0x404>
  {
    switch (clocksource)
 800346c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003470:	2b08      	cmp	r3, #8
 8003472:	d828      	bhi.n	80034c6 <UART_SetConfig+0x38e>
 8003474:	a201      	add	r2, pc, #4	@ (adr r2, 800347c <UART_SetConfig+0x344>)
 8003476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800347a:	bf00      	nop
 800347c:	080034a1 	.word	0x080034a1
 8003480:	080034a9 	.word	0x080034a9
 8003484:	080034b1 	.word	0x080034b1
 8003488:	080034c7 	.word	0x080034c7
 800348c:	080034b7 	.word	0x080034b7
 8003490:	080034c7 	.word	0x080034c7
 8003494:	080034c7 	.word	0x080034c7
 8003498:	080034c7 	.word	0x080034c7
 800349c:	080034bf 	.word	0x080034bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034a0:	f7fe feea 	bl	8002278 <HAL_RCC_GetPCLK1Freq>
 80034a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80034a6:	e014      	b.n	80034d2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80034a8:	f7fe fef8 	bl	800229c <HAL_RCC_GetPCLK2Freq>
 80034ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80034ae:	e010      	b.n	80034d2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034b0:	4b5a      	ldr	r3, [pc, #360]	@ (800361c <UART_SetConfig+0x4e4>)
 80034b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80034b4:	e00d      	b.n	80034d2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034b6:	f7fe fe2b 	bl	8002110 <HAL_RCC_GetSysClockFreq>
 80034ba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80034bc:	e009      	b.n	80034d2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80034c4:	e005      	b.n	80034d2 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 80034c6:	2300      	movs	r3, #0
 80034c8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80034d0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80034d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	f000 8089 	beq.w	80035ec <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034de:	4a4e      	ldr	r2, [pc, #312]	@ (8003618 <UART_SetConfig+0x4e0>)
 80034e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80034e4:	461a      	mov	r2, r3
 80034e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80034ec:	005a      	lsls	r2, r3, #1
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	085b      	lsrs	r3, r3, #1
 80034f4:	441a      	add	r2, r3
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80034fe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003500:	6a3b      	ldr	r3, [r7, #32]
 8003502:	2b0f      	cmp	r3, #15
 8003504:	d916      	bls.n	8003534 <UART_SetConfig+0x3fc>
 8003506:	6a3b      	ldr	r3, [r7, #32]
 8003508:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800350c:	d212      	bcs.n	8003534 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800350e:	6a3b      	ldr	r3, [r7, #32]
 8003510:	b29b      	uxth	r3, r3
 8003512:	f023 030f 	bic.w	r3, r3, #15
 8003516:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003518:	6a3b      	ldr	r3, [r7, #32]
 800351a:	085b      	lsrs	r3, r3, #1
 800351c:	b29b      	uxth	r3, r3
 800351e:	f003 0307 	and.w	r3, r3, #7
 8003522:	b29a      	uxth	r2, r3
 8003524:	8bfb      	ldrh	r3, [r7, #30]
 8003526:	4313      	orrs	r3, r2
 8003528:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	8bfa      	ldrh	r2, [r7, #30]
 8003530:	60da      	str	r2, [r3, #12]
 8003532:	e05b      	b.n	80035ec <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800353a:	e057      	b.n	80035ec <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800353c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003540:	2b08      	cmp	r3, #8
 8003542:	d828      	bhi.n	8003596 <UART_SetConfig+0x45e>
 8003544:	a201      	add	r2, pc, #4	@ (adr r2, 800354c <UART_SetConfig+0x414>)
 8003546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800354a:	bf00      	nop
 800354c:	08003571 	.word	0x08003571
 8003550:	08003579 	.word	0x08003579
 8003554:	08003581 	.word	0x08003581
 8003558:	08003597 	.word	0x08003597
 800355c:	08003587 	.word	0x08003587
 8003560:	08003597 	.word	0x08003597
 8003564:	08003597 	.word	0x08003597
 8003568:	08003597 	.word	0x08003597
 800356c:	0800358f 	.word	0x0800358f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003570:	f7fe fe82 	bl	8002278 <HAL_RCC_GetPCLK1Freq>
 8003574:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003576:	e014      	b.n	80035a2 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003578:	f7fe fe90 	bl	800229c <HAL_RCC_GetPCLK2Freq>
 800357c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800357e:	e010      	b.n	80035a2 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003580:	4b26      	ldr	r3, [pc, #152]	@ (800361c <UART_SetConfig+0x4e4>)
 8003582:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003584:	e00d      	b.n	80035a2 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003586:	f7fe fdc3 	bl	8002110 <HAL_RCC_GetSysClockFreq>
 800358a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800358c:	e009      	b.n	80035a2 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800358e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003592:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003594:	e005      	b.n	80035a2 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8003596:	2300      	movs	r3, #0
 8003598:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80035a0:	bf00      	nop
    }

    if (pclk != 0U)
 80035a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d021      	beq.n	80035ec <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ac:	4a1a      	ldr	r2, [pc, #104]	@ (8003618 <UART_SetConfig+0x4e0>)
 80035ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80035b2:	461a      	mov	r2, r3
 80035b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b6:	fbb3 f2f2 	udiv	r2, r3, r2
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	085b      	lsrs	r3, r3, #1
 80035c0:	441a      	add	r2, r3
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035cc:	6a3b      	ldr	r3, [r7, #32]
 80035ce:	2b0f      	cmp	r3, #15
 80035d0:	d909      	bls.n	80035e6 <UART_SetConfig+0x4ae>
 80035d2:	6a3b      	ldr	r3, [r7, #32]
 80035d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035d8:	d205      	bcs.n	80035e6 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80035da:	6a3b      	ldr	r3, [r7, #32]
 80035dc:	b29a      	uxth	r2, r3
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	60da      	str	r2, [r3, #12]
 80035e4:	e002      	b.n	80035ec <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	2201      	movs	r2, #1
 80035f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	2201      	movs	r2, #1
 80035f8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	2200      	movs	r2, #0
 8003600:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	2200      	movs	r2, #0
 8003606:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003608:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800360c:	4618      	mov	r0, r3
 800360e:	3730      	adds	r7, #48	@ 0x30
 8003610:	46bd      	mov	sp, r7
 8003612:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003616:	bf00      	nop
 8003618:	08004600 	.word	0x08004600
 800361c:	00f42400 	.word	0x00f42400

08003620 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800362c:	f003 0301 	and.w	r3, r3, #1
 8003630:	2b00      	cmp	r3, #0
 8003632:	d00a      	beq.n	800364a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	430a      	orrs	r2, r1
 8003648:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	2b00      	cmp	r3, #0
 8003654:	d00a      	beq.n	800366c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	430a      	orrs	r2, r1
 800366a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003670:	f003 0304 	and.w	r3, r3, #4
 8003674:	2b00      	cmp	r3, #0
 8003676:	d00a      	beq.n	800368e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	430a      	orrs	r2, r1
 800368c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003692:	f003 0308 	and.w	r3, r3, #8
 8003696:	2b00      	cmp	r3, #0
 8003698:	d00a      	beq.n	80036b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	430a      	orrs	r2, r1
 80036ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b4:	f003 0310 	and.w	r3, r3, #16
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d00a      	beq.n	80036d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	430a      	orrs	r2, r1
 80036d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d6:	f003 0320 	and.w	r3, r3, #32
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00a      	beq.n	80036f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	430a      	orrs	r2, r1
 80036f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d01a      	beq.n	8003736 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	430a      	orrs	r2, r1
 8003714:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800371a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800371e:	d10a      	bne.n	8003736 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	430a      	orrs	r2, r1
 8003734:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800373a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800373e:	2b00      	cmp	r3, #0
 8003740:	d00a      	beq.n	8003758 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	430a      	orrs	r2, r1
 8003756:	605a      	str	r2, [r3, #4]
  }
}
 8003758:	bf00      	nop
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	bc80      	pop	{r7}
 8003760:	4770      	bx	lr

08003762 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003762:	b580      	push	{r7, lr}
 8003764:	b086      	sub	sp, #24
 8003766:	af02      	add	r7, sp, #8
 8003768:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003772:	f7fd faf5 	bl	8000d60 <HAL_GetTick>
 8003776:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0308 	and.w	r3, r3, #8
 8003782:	2b08      	cmp	r3, #8
 8003784:	d10e      	bne.n	80037a4 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003786:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800378a:	9300      	str	r3, [sp, #0]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f000 f832 	bl	80037fe <UART_WaitOnFlagUntilTimeout>
 800379a:	4603      	mov	r3, r0
 800379c:	2b00      	cmp	r3, #0
 800379e:	d001      	beq.n	80037a4 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037a0:	2303      	movs	r3, #3
 80037a2:	e028      	b.n	80037f6 <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0304 	and.w	r3, r3, #4
 80037ae:	2b04      	cmp	r3, #4
 80037b0:	d10e      	bne.n	80037d0 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037b2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80037b6:	9300      	str	r3, [sp, #0]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2200      	movs	r2, #0
 80037bc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f000 f81c 	bl	80037fe <UART_WaitOnFlagUntilTimeout>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d001      	beq.n	80037d0 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037cc:	2303      	movs	r3, #3
 80037ce:	e012      	b.n	80037f6 <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2220      	movs	r2, #32
 80037d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2220      	movs	r2, #32
 80037dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b09c      	sub	sp, #112	@ 0x70
 8003802:	af00      	add	r7, sp, #0
 8003804:	60f8      	str	r0, [r7, #12]
 8003806:	60b9      	str	r1, [r7, #8]
 8003808:	603b      	str	r3, [r7, #0]
 800380a:	4613      	mov	r3, r2
 800380c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800380e:	e0a9      	b.n	8003964 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003810:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003812:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003816:	f000 80a5 	beq.w	8003964 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800381a:	f7fd faa1 	bl	8000d60 <HAL_GetTick>
 800381e:	4602      	mov	r2, r0
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8003826:	429a      	cmp	r2, r3
 8003828:	d302      	bcc.n	8003830 <UART_WaitOnFlagUntilTimeout+0x32>
 800382a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800382c:	2b00      	cmp	r3, #0
 800382e:	d140      	bne.n	80038b2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003836:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003838:	e853 3f00 	ldrex	r3, [r3]
 800383c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800383e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003840:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8003844:	667b      	str	r3, [r7, #100]	@ 0x64
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	461a      	mov	r2, r3
 800384c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800384e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003850:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003852:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8003854:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003856:	e841 2300 	strex	r3, r2, [r1]
 800385a:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800385c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800385e:	2b00      	cmp	r3, #0
 8003860:	d1e6      	bne.n	8003830 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	3308      	adds	r3, #8
 8003868:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800386a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800386c:	e853 3f00 	ldrex	r3, [r3]
 8003870:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003874:	f023 0301 	bic.w	r3, r3, #1
 8003878:	663b      	str	r3, [r7, #96]	@ 0x60
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	3308      	adds	r3, #8
 8003880:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003882:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003884:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003886:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003888:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800388a:	e841 2300 	strex	r3, r2, [r1]
 800388e:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8003890:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003892:	2b00      	cmp	r3, #0
 8003894:	d1e5      	bne.n	8003862 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2220      	movs	r2, #32
 800389a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2220      	movs	r2, #32
 80038a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2200      	movs	r2, #0
 80038aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 80038ae:	2303      	movs	r3, #3
 80038b0:	e069      	b.n	8003986 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0304 	and.w	r3, r3, #4
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d051      	beq.n	8003964 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	69db      	ldr	r3, [r3, #28]
 80038c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038ce:	d149      	bne.n	8003964 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80038d8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038e2:	e853 3f00 	ldrex	r3, [r3]
 80038e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80038e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ea:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80038ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	461a      	mov	r2, r3
 80038f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80038f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80038fa:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038fc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80038fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003900:	e841 2300 	strex	r3, r2, [r1]
 8003904:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003908:	2b00      	cmp	r3, #0
 800390a:	d1e6      	bne.n	80038da <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	3308      	adds	r3, #8
 8003912:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	e853 3f00 	ldrex	r3, [r3]
 800391a:	613b      	str	r3, [r7, #16]
   return(result);
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	f023 0301 	bic.w	r3, r3, #1
 8003922:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	3308      	adds	r3, #8
 800392a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800392c:	623a      	str	r2, [r7, #32]
 800392e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003930:	69f9      	ldr	r1, [r7, #28]
 8003932:	6a3a      	ldr	r2, [r7, #32]
 8003934:	e841 2300 	strex	r3, r2, [r1]
 8003938:	61bb      	str	r3, [r7, #24]
   return(result);
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d1e5      	bne.n	800390c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2220      	movs	r2, #32
 8003944:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2220      	movs	r2, #32
 800394c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2220      	movs	r2, #32
 8003954:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2200      	movs	r2, #0
 800395c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	e010      	b.n	8003986 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	69da      	ldr	r2, [r3, #28]
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	4013      	ands	r3, r2
 800396e:	68ba      	ldr	r2, [r7, #8]
 8003970:	429a      	cmp	r2, r3
 8003972:	bf0c      	ite	eq
 8003974:	2301      	moveq	r3, #1
 8003976:	2300      	movne	r3, #0
 8003978:	b2db      	uxtb	r3, r3
 800397a:	461a      	mov	r2, r3
 800397c:	79fb      	ldrb	r3, [r7, #7]
 800397e:	429a      	cmp	r2, r3
 8003980:	f43f af46 	beq.w	8003810 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003984:	2300      	movs	r3, #0
}
 8003986:	4618      	mov	r0, r3
 8003988:	3770      	adds	r7, #112	@ 0x70
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800398e:	b480      	push	{r7}
 8003990:	b085      	sub	sp, #20
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800399c:	2b01      	cmp	r3, #1
 800399e:	d101      	bne.n	80039a4 <HAL_UARTEx_DisableFifoMode+0x16>
 80039a0:	2302      	movs	r3, #2
 80039a2:	e027      	b.n	80039f4 <HAL_UARTEx_DisableFifoMode+0x66>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2201      	movs	r2, #1
 80039a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2224      	movs	r2, #36	@ 0x24
 80039b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f022 0201 	bic.w	r2, r2, #1
 80039ca:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80039d2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	68fa      	ldr	r2, [r7, #12]
 80039e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2220      	movs	r2, #32
 80039e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80039f2:	2300      	movs	r3, #0
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3714      	adds	r7, #20
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bc80      	pop	{r7}
 80039fc:	4770      	bx	lr

080039fe <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80039fe:	b580      	push	{r7, lr}
 8003a00:	b084      	sub	sp, #16
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
 8003a06:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d101      	bne.n	8003a16 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003a12:	2302      	movs	r3, #2
 8003a14:	e02d      	b.n	8003a72 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2201      	movs	r2, #1
 8003a1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2224      	movs	r2, #36	@ 0x24
 8003a22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f022 0201 	bic.w	r2, r2, #1
 8003a3c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	683a      	ldr	r2, [r7, #0]
 8003a4e:	430a      	orrs	r2, r1
 8003a50:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f000 f850 	bl	8003af8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	68fa      	ldr	r2, [r7, #12]
 8003a5e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2220      	movs	r2, #32
 8003a64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003a70:	2300      	movs	r3, #0
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3710      	adds	r7, #16
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}

08003a7a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003a7a:	b580      	push	{r7, lr}
 8003a7c:	b084      	sub	sp, #16
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	6078      	str	r0, [r7, #4]
 8003a82:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d101      	bne.n	8003a92 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003a8e:	2302      	movs	r3, #2
 8003a90:	e02d      	b.n	8003aee <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2201      	movs	r2, #1
 8003a96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2224      	movs	r2, #36	@ 0x24
 8003a9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f022 0201 	bic.w	r2, r2, #1
 8003ab8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	683a      	ldr	r2, [r7, #0]
 8003aca:	430a      	orrs	r2, r1
 8003acc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f000 f812 	bl	8003af8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	68fa      	ldr	r2, [r7, #12]
 8003ada:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2220      	movs	r2, #32
 8003ae0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003aec:	2300      	movs	r3, #0
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3710      	adds	r7, #16
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
	...

08003af8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b085      	sub	sp, #20
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d108      	bne.n	8003b1a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2201      	movs	r2, #1
 8003b14:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003b18:	e031      	b.n	8003b7e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003b1a:	2308      	movs	r3, #8
 8003b1c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003b1e:	2308      	movs	r3, #8
 8003b20:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	0e5b      	lsrs	r3, r3, #25
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	f003 0307 	and.w	r3, r3, #7
 8003b30:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	0f5b      	lsrs	r3, r3, #29
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	f003 0307 	and.w	r3, r3, #7
 8003b40:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003b42:	7bbb      	ldrb	r3, [r7, #14]
 8003b44:	7b3a      	ldrb	r2, [r7, #12]
 8003b46:	4910      	ldr	r1, [pc, #64]	@ (8003b88 <UARTEx_SetNbDataToProcess+0x90>)
 8003b48:	5c8a      	ldrb	r2, [r1, r2]
 8003b4a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003b4e:	7b3a      	ldrb	r2, [r7, #12]
 8003b50:	490e      	ldr	r1, [pc, #56]	@ (8003b8c <UARTEx_SetNbDataToProcess+0x94>)
 8003b52:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003b54:	fb93 f3f2 	sdiv	r3, r3, r2
 8003b58:	b29a      	uxth	r2, r3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003b60:	7bfb      	ldrb	r3, [r7, #15]
 8003b62:	7b7a      	ldrb	r2, [r7, #13]
 8003b64:	4908      	ldr	r1, [pc, #32]	@ (8003b88 <UARTEx_SetNbDataToProcess+0x90>)
 8003b66:	5c8a      	ldrb	r2, [r1, r2]
 8003b68:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003b6c:	7b7a      	ldrb	r2, [r7, #13]
 8003b6e:	4907      	ldr	r1, [pc, #28]	@ (8003b8c <UARTEx_SetNbDataToProcess+0x94>)
 8003b70:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003b72:	fb93 f3f2 	sdiv	r3, r3, r2
 8003b76:	b29a      	uxth	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8003b7e:	bf00      	nop
 8003b80:	3714      	adds	r7, #20
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bc80      	pop	{r7}
 8003b86:	4770      	bx	lr
 8003b88:	08004618 	.word	0x08004618
 8003b8c:	08004620 	.word	0x08004620

08003b90 <siprintf>:
 8003b90:	b40e      	push	{r1, r2, r3}
 8003b92:	b500      	push	{lr}
 8003b94:	b09c      	sub	sp, #112	@ 0x70
 8003b96:	ab1d      	add	r3, sp, #116	@ 0x74
 8003b98:	9002      	str	r0, [sp, #8]
 8003b9a:	9006      	str	r0, [sp, #24]
 8003b9c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003ba0:	4809      	ldr	r0, [pc, #36]	@ (8003bc8 <siprintf+0x38>)
 8003ba2:	9107      	str	r1, [sp, #28]
 8003ba4:	9104      	str	r1, [sp, #16]
 8003ba6:	4909      	ldr	r1, [pc, #36]	@ (8003bcc <siprintf+0x3c>)
 8003ba8:	f853 2b04 	ldr.w	r2, [r3], #4
 8003bac:	9105      	str	r1, [sp, #20]
 8003bae:	6800      	ldr	r0, [r0, #0]
 8003bb0:	9301      	str	r3, [sp, #4]
 8003bb2:	a902      	add	r1, sp, #8
 8003bb4:	f000 f994 	bl	8003ee0 <_svfiprintf_r>
 8003bb8:	9b02      	ldr	r3, [sp, #8]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	701a      	strb	r2, [r3, #0]
 8003bbe:	b01c      	add	sp, #112	@ 0x70
 8003bc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003bc4:	b003      	add	sp, #12
 8003bc6:	4770      	bx	lr
 8003bc8:	2000004c 	.word	0x2000004c
 8003bcc:	ffff0208 	.word	0xffff0208

08003bd0 <memset>:
 8003bd0:	4402      	add	r2, r0
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d100      	bne.n	8003bda <memset+0xa>
 8003bd8:	4770      	bx	lr
 8003bda:	f803 1b01 	strb.w	r1, [r3], #1
 8003bde:	e7f9      	b.n	8003bd4 <memset+0x4>

08003be0 <__errno>:
 8003be0:	4b01      	ldr	r3, [pc, #4]	@ (8003be8 <__errno+0x8>)
 8003be2:	6818      	ldr	r0, [r3, #0]
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	2000004c 	.word	0x2000004c

08003bec <__libc_init_array>:
 8003bec:	b570      	push	{r4, r5, r6, lr}
 8003bee:	4d0d      	ldr	r5, [pc, #52]	@ (8003c24 <__libc_init_array+0x38>)
 8003bf0:	4c0d      	ldr	r4, [pc, #52]	@ (8003c28 <__libc_init_array+0x3c>)
 8003bf2:	1b64      	subs	r4, r4, r5
 8003bf4:	10a4      	asrs	r4, r4, #2
 8003bf6:	2600      	movs	r6, #0
 8003bf8:	42a6      	cmp	r6, r4
 8003bfa:	d109      	bne.n	8003c10 <__libc_init_array+0x24>
 8003bfc:	4d0b      	ldr	r5, [pc, #44]	@ (8003c2c <__libc_init_array+0x40>)
 8003bfe:	4c0c      	ldr	r4, [pc, #48]	@ (8003c30 <__libc_init_array+0x44>)
 8003c00:	f000 fc66 	bl	80044d0 <_init>
 8003c04:	1b64      	subs	r4, r4, r5
 8003c06:	10a4      	asrs	r4, r4, #2
 8003c08:	2600      	movs	r6, #0
 8003c0a:	42a6      	cmp	r6, r4
 8003c0c:	d105      	bne.n	8003c1a <__libc_init_array+0x2e>
 8003c0e:	bd70      	pop	{r4, r5, r6, pc}
 8003c10:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c14:	4798      	blx	r3
 8003c16:	3601      	adds	r6, #1
 8003c18:	e7ee      	b.n	8003bf8 <__libc_init_array+0xc>
 8003c1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c1e:	4798      	blx	r3
 8003c20:	3601      	adds	r6, #1
 8003c22:	e7f2      	b.n	8003c0a <__libc_init_array+0x1e>
 8003c24:	08004664 	.word	0x08004664
 8003c28:	08004664 	.word	0x08004664
 8003c2c:	08004664 	.word	0x08004664
 8003c30:	08004668 	.word	0x08004668

08003c34 <__retarget_lock_acquire_recursive>:
 8003c34:	4770      	bx	lr

08003c36 <__retarget_lock_release_recursive>:
 8003c36:	4770      	bx	lr

08003c38 <_free_r>:
 8003c38:	b538      	push	{r3, r4, r5, lr}
 8003c3a:	4605      	mov	r5, r0
 8003c3c:	2900      	cmp	r1, #0
 8003c3e:	d041      	beq.n	8003cc4 <_free_r+0x8c>
 8003c40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c44:	1f0c      	subs	r4, r1, #4
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	bfb8      	it	lt
 8003c4a:	18e4      	addlt	r4, r4, r3
 8003c4c:	f000 f8e0 	bl	8003e10 <__malloc_lock>
 8003c50:	4a1d      	ldr	r2, [pc, #116]	@ (8003cc8 <_free_r+0x90>)
 8003c52:	6813      	ldr	r3, [r2, #0]
 8003c54:	b933      	cbnz	r3, 8003c64 <_free_r+0x2c>
 8003c56:	6063      	str	r3, [r4, #4]
 8003c58:	6014      	str	r4, [r2, #0]
 8003c5a:	4628      	mov	r0, r5
 8003c5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c60:	f000 b8dc 	b.w	8003e1c <__malloc_unlock>
 8003c64:	42a3      	cmp	r3, r4
 8003c66:	d908      	bls.n	8003c7a <_free_r+0x42>
 8003c68:	6820      	ldr	r0, [r4, #0]
 8003c6a:	1821      	adds	r1, r4, r0
 8003c6c:	428b      	cmp	r3, r1
 8003c6e:	bf01      	itttt	eq
 8003c70:	6819      	ldreq	r1, [r3, #0]
 8003c72:	685b      	ldreq	r3, [r3, #4]
 8003c74:	1809      	addeq	r1, r1, r0
 8003c76:	6021      	streq	r1, [r4, #0]
 8003c78:	e7ed      	b.n	8003c56 <_free_r+0x1e>
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	b10b      	cbz	r3, 8003c84 <_free_r+0x4c>
 8003c80:	42a3      	cmp	r3, r4
 8003c82:	d9fa      	bls.n	8003c7a <_free_r+0x42>
 8003c84:	6811      	ldr	r1, [r2, #0]
 8003c86:	1850      	adds	r0, r2, r1
 8003c88:	42a0      	cmp	r0, r4
 8003c8a:	d10b      	bne.n	8003ca4 <_free_r+0x6c>
 8003c8c:	6820      	ldr	r0, [r4, #0]
 8003c8e:	4401      	add	r1, r0
 8003c90:	1850      	adds	r0, r2, r1
 8003c92:	4283      	cmp	r3, r0
 8003c94:	6011      	str	r1, [r2, #0]
 8003c96:	d1e0      	bne.n	8003c5a <_free_r+0x22>
 8003c98:	6818      	ldr	r0, [r3, #0]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	6053      	str	r3, [r2, #4]
 8003c9e:	4408      	add	r0, r1
 8003ca0:	6010      	str	r0, [r2, #0]
 8003ca2:	e7da      	b.n	8003c5a <_free_r+0x22>
 8003ca4:	d902      	bls.n	8003cac <_free_r+0x74>
 8003ca6:	230c      	movs	r3, #12
 8003ca8:	602b      	str	r3, [r5, #0]
 8003caa:	e7d6      	b.n	8003c5a <_free_r+0x22>
 8003cac:	6820      	ldr	r0, [r4, #0]
 8003cae:	1821      	adds	r1, r4, r0
 8003cb0:	428b      	cmp	r3, r1
 8003cb2:	bf04      	itt	eq
 8003cb4:	6819      	ldreq	r1, [r3, #0]
 8003cb6:	685b      	ldreq	r3, [r3, #4]
 8003cb8:	6063      	str	r3, [r4, #4]
 8003cba:	bf04      	itt	eq
 8003cbc:	1809      	addeq	r1, r1, r0
 8003cbe:	6021      	streq	r1, [r4, #0]
 8003cc0:	6054      	str	r4, [r2, #4]
 8003cc2:	e7ca      	b.n	8003c5a <_free_r+0x22>
 8003cc4:	bd38      	pop	{r3, r4, r5, pc}
 8003cc6:	bf00      	nop
 8003cc8:	200002f4 	.word	0x200002f4

08003ccc <sbrk_aligned>:
 8003ccc:	b570      	push	{r4, r5, r6, lr}
 8003cce:	4e0f      	ldr	r6, [pc, #60]	@ (8003d0c <sbrk_aligned+0x40>)
 8003cd0:	460c      	mov	r4, r1
 8003cd2:	6831      	ldr	r1, [r6, #0]
 8003cd4:	4605      	mov	r5, r0
 8003cd6:	b911      	cbnz	r1, 8003cde <sbrk_aligned+0x12>
 8003cd8:	f000 fba6 	bl	8004428 <_sbrk_r>
 8003cdc:	6030      	str	r0, [r6, #0]
 8003cde:	4621      	mov	r1, r4
 8003ce0:	4628      	mov	r0, r5
 8003ce2:	f000 fba1 	bl	8004428 <_sbrk_r>
 8003ce6:	1c43      	adds	r3, r0, #1
 8003ce8:	d103      	bne.n	8003cf2 <sbrk_aligned+0x26>
 8003cea:	f04f 34ff 	mov.w	r4, #4294967295
 8003cee:	4620      	mov	r0, r4
 8003cf0:	bd70      	pop	{r4, r5, r6, pc}
 8003cf2:	1cc4      	adds	r4, r0, #3
 8003cf4:	f024 0403 	bic.w	r4, r4, #3
 8003cf8:	42a0      	cmp	r0, r4
 8003cfa:	d0f8      	beq.n	8003cee <sbrk_aligned+0x22>
 8003cfc:	1a21      	subs	r1, r4, r0
 8003cfe:	4628      	mov	r0, r5
 8003d00:	f000 fb92 	bl	8004428 <_sbrk_r>
 8003d04:	3001      	adds	r0, #1
 8003d06:	d1f2      	bne.n	8003cee <sbrk_aligned+0x22>
 8003d08:	e7ef      	b.n	8003cea <sbrk_aligned+0x1e>
 8003d0a:	bf00      	nop
 8003d0c:	200002f0 	.word	0x200002f0

08003d10 <_malloc_r>:
 8003d10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d14:	1ccd      	adds	r5, r1, #3
 8003d16:	f025 0503 	bic.w	r5, r5, #3
 8003d1a:	3508      	adds	r5, #8
 8003d1c:	2d0c      	cmp	r5, #12
 8003d1e:	bf38      	it	cc
 8003d20:	250c      	movcc	r5, #12
 8003d22:	2d00      	cmp	r5, #0
 8003d24:	4606      	mov	r6, r0
 8003d26:	db01      	blt.n	8003d2c <_malloc_r+0x1c>
 8003d28:	42a9      	cmp	r1, r5
 8003d2a:	d904      	bls.n	8003d36 <_malloc_r+0x26>
 8003d2c:	230c      	movs	r3, #12
 8003d2e:	6033      	str	r3, [r6, #0]
 8003d30:	2000      	movs	r0, #0
 8003d32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003e0c <_malloc_r+0xfc>
 8003d3a:	f000 f869 	bl	8003e10 <__malloc_lock>
 8003d3e:	f8d8 3000 	ldr.w	r3, [r8]
 8003d42:	461c      	mov	r4, r3
 8003d44:	bb44      	cbnz	r4, 8003d98 <_malloc_r+0x88>
 8003d46:	4629      	mov	r1, r5
 8003d48:	4630      	mov	r0, r6
 8003d4a:	f7ff ffbf 	bl	8003ccc <sbrk_aligned>
 8003d4e:	1c43      	adds	r3, r0, #1
 8003d50:	4604      	mov	r4, r0
 8003d52:	d158      	bne.n	8003e06 <_malloc_r+0xf6>
 8003d54:	f8d8 4000 	ldr.w	r4, [r8]
 8003d58:	4627      	mov	r7, r4
 8003d5a:	2f00      	cmp	r7, #0
 8003d5c:	d143      	bne.n	8003de6 <_malloc_r+0xd6>
 8003d5e:	2c00      	cmp	r4, #0
 8003d60:	d04b      	beq.n	8003dfa <_malloc_r+0xea>
 8003d62:	6823      	ldr	r3, [r4, #0]
 8003d64:	4639      	mov	r1, r7
 8003d66:	4630      	mov	r0, r6
 8003d68:	eb04 0903 	add.w	r9, r4, r3
 8003d6c:	f000 fb5c 	bl	8004428 <_sbrk_r>
 8003d70:	4581      	cmp	r9, r0
 8003d72:	d142      	bne.n	8003dfa <_malloc_r+0xea>
 8003d74:	6821      	ldr	r1, [r4, #0]
 8003d76:	1a6d      	subs	r5, r5, r1
 8003d78:	4629      	mov	r1, r5
 8003d7a:	4630      	mov	r0, r6
 8003d7c:	f7ff ffa6 	bl	8003ccc <sbrk_aligned>
 8003d80:	3001      	adds	r0, #1
 8003d82:	d03a      	beq.n	8003dfa <_malloc_r+0xea>
 8003d84:	6823      	ldr	r3, [r4, #0]
 8003d86:	442b      	add	r3, r5
 8003d88:	6023      	str	r3, [r4, #0]
 8003d8a:	f8d8 3000 	ldr.w	r3, [r8]
 8003d8e:	685a      	ldr	r2, [r3, #4]
 8003d90:	bb62      	cbnz	r2, 8003dec <_malloc_r+0xdc>
 8003d92:	f8c8 7000 	str.w	r7, [r8]
 8003d96:	e00f      	b.n	8003db8 <_malloc_r+0xa8>
 8003d98:	6822      	ldr	r2, [r4, #0]
 8003d9a:	1b52      	subs	r2, r2, r5
 8003d9c:	d420      	bmi.n	8003de0 <_malloc_r+0xd0>
 8003d9e:	2a0b      	cmp	r2, #11
 8003da0:	d917      	bls.n	8003dd2 <_malloc_r+0xc2>
 8003da2:	1961      	adds	r1, r4, r5
 8003da4:	42a3      	cmp	r3, r4
 8003da6:	6025      	str	r5, [r4, #0]
 8003da8:	bf18      	it	ne
 8003daa:	6059      	strne	r1, [r3, #4]
 8003dac:	6863      	ldr	r3, [r4, #4]
 8003dae:	bf08      	it	eq
 8003db0:	f8c8 1000 	streq.w	r1, [r8]
 8003db4:	5162      	str	r2, [r4, r5]
 8003db6:	604b      	str	r3, [r1, #4]
 8003db8:	4630      	mov	r0, r6
 8003dba:	f000 f82f 	bl	8003e1c <__malloc_unlock>
 8003dbe:	f104 000b 	add.w	r0, r4, #11
 8003dc2:	1d23      	adds	r3, r4, #4
 8003dc4:	f020 0007 	bic.w	r0, r0, #7
 8003dc8:	1ac2      	subs	r2, r0, r3
 8003dca:	bf1c      	itt	ne
 8003dcc:	1a1b      	subne	r3, r3, r0
 8003dce:	50a3      	strne	r3, [r4, r2]
 8003dd0:	e7af      	b.n	8003d32 <_malloc_r+0x22>
 8003dd2:	6862      	ldr	r2, [r4, #4]
 8003dd4:	42a3      	cmp	r3, r4
 8003dd6:	bf0c      	ite	eq
 8003dd8:	f8c8 2000 	streq.w	r2, [r8]
 8003ddc:	605a      	strne	r2, [r3, #4]
 8003dde:	e7eb      	b.n	8003db8 <_malloc_r+0xa8>
 8003de0:	4623      	mov	r3, r4
 8003de2:	6864      	ldr	r4, [r4, #4]
 8003de4:	e7ae      	b.n	8003d44 <_malloc_r+0x34>
 8003de6:	463c      	mov	r4, r7
 8003de8:	687f      	ldr	r7, [r7, #4]
 8003dea:	e7b6      	b.n	8003d5a <_malloc_r+0x4a>
 8003dec:	461a      	mov	r2, r3
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	42a3      	cmp	r3, r4
 8003df2:	d1fb      	bne.n	8003dec <_malloc_r+0xdc>
 8003df4:	2300      	movs	r3, #0
 8003df6:	6053      	str	r3, [r2, #4]
 8003df8:	e7de      	b.n	8003db8 <_malloc_r+0xa8>
 8003dfa:	230c      	movs	r3, #12
 8003dfc:	6033      	str	r3, [r6, #0]
 8003dfe:	4630      	mov	r0, r6
 8003e00:	f000 f80c 	bl	8003e1c <__malloc_unlock>
 8003e04:	e794      	b.n	8003d30 <_malloc_r+0x20>
 8003e06:	6005      	str	r5, [r0, #0]
 8003e08:	e7d6      	b.n	8003db8 <_malloc_r+0xa8>
 8003e0a:	bf00      	nop
 8003e0c:	200002f4 	.word	0x200002f4

08003e10 <__malloc_lock>:
 8003e10:	4801      	ldr	r0, [pc, #4]	@ (8003e18 <__malloc_lock+0x8>)
 8003e12:	f7ff bf0f 	b.w	8003c34 <__retarget_lock_acquire_recursive>
 8003e16:	bf00      	nop
 8003e18:	200002ec 	.word	0x200002ec

08003e1c <__malloc_unlock>:
 8003e1c:	4801      	ldr	r0, [pc, #4]	@ (8003e24 <__malloc_unlock+0x8>)
 8003e1e:	f7ff bf0a 	b.w	8003c36 <__retarget_lock_release_recursive>
 8003e22:	bf00      	nop
 8003e24:	200002ec 	.word	0x200002ec

08003e28 <__ssputs_r>:
 8003e28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e2c:	688e      	ldr	r6, [r1, #8]
 8003e2e:	461f      	mov	r7, r3
 8003e30:	42be      	cmp	r6, r7
 8003e32:	680b      	ldr	r3, [r1, #0]
 8003e34:	4682      	mov	sl, r0
 8003e36:	460c      	mov	r4, r1
 8003e38:	4690      	mov	r8, r2
 8003e3a:	d82d      	bhi.n	8003e98 <__ssputs_r+0x70>
 8003e3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003e40:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003e44:	d026      	beq.n	8003e94 <__ssputs_r+0x6c>
 8003e46:	6965      	ldr	r5, [r4, #20]
 8003e48:	6909      	ldr	r1, [r1, #16]
 8003e4a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003e4e:	eba3 0901 	sub.w	r9, r3, r1
 8003e52:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003e56:	1c7b      	adds	r3, r7, #1
 8003e58:	444b      	add	r3, r9
 8003e5a:	106d      	asrs	r5, r5, #1
 8003e5c:	429d      	cmp	r5, r3
 8003e5e:	bf38      	it	cc
 8003e60:	461d      	movcc	r5, r3
 8003e62:	0553      	lsls	r3, r2, #21
 8003e64:	d527      	bpl.n	8003eb6 <__ssputs_r+0x8e>
 8003e66:	4629      	mov	r1, r5
 8003e68:	f7ff ff52 	bl	8003d10 <_malloc_r>
 8003e6c:	4606      	mov	r6, r0
 8003e6e:	b360      	cbz	r0, 8003eca <__ssputs_r+0xa2>
 8003e70:	6921      	ldr	r1, [r4, #16]
 8003e72:	464a      	mov	r2, r9
 8003e74:	f000 fae8 	bl	8004448 <memcpy>
 8003e78:	89a3      	ldrh	r3, [r4, #12]
 8003e7a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003e7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e82:	81a3      	strh	r3, [r4, #12]
 8003e84:	6126      	str	r6, [r4, #16]
 8003e86:	6165      	str	r5, [r4, #20]
 8003e88:	444e      	add	r6, r9
 8003e8a:	eba5 0509 	sub.w	r5, r5, r9
 8003e8e:	6026      	str	r6, [r4, #0]
 8003e90:	60a5      	str	r5, [r4, #8]
 8003e92:	463e      	mov	r6, r7
 8003e94:	42be      	cmp	r6, r7
 8003e96:	d900      	bls.n	8003e9a <__ssputs_r+0x72>
 8003e98:	463e      	mov	r6, r7
 8003e9a:	6820      	ldr	r0, [r4, #0]
 8003e9c:	4632      	mov	r2, r6
 8003e9e:	4641      	mov	r1, r8
 8003ea0:	f000 faa8 	bl	80043f4 <memmove>
 8003ea4:	68a3      	ldr	r3, [r4, #8]
 8003ea6:	1b9b      	subs	r3, r3, r6
 8003ea8:	60a3      	str	r3, [r4, #8]
 8003eaa:	6823      	ldr	r3, [r4, #0]
 8003eac:	4433      	add	r3, r6
 8003eae:	6023      	str	r3, [r4, #0]
 8003eb0:	2000      	movs	r0, #0
 8003eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003eb6:	462a      	mov	r2, r5
 8003eb8:	f000 fad4 	bl	8004464 <_realloc_r>
 8003ebc:	4606      	mov	r6, r0
 8003ebe:	2800      	cmp	r0, #0
 8003ec0:	d1e0      	bne.n	8003e84 <__ssputs_r+0x5c>
 8003ec2:	6921      	ldr	r1, [r4, #16]
 8003ec4:	4650      	mov	r0, sl
 8003ec6:	f7ff feb7 	bl	8003c38 <_free_r>
 8003eca:	230c      	movs	r3, #12
 8003ecc:	f8ca 3000 	str.w	r3, [sl]
 8003ed0:	89a3      	ldrh	r3, [r4, #12]
 8003ed2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ed6:	81a3      	strh	r3, [r4, #12]
 8003ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8003edc:	e7e9      	b.n	8003eb2 <__ssputs_r+0x8a>
	...

08003ee0 <_svfiprintf_r>:
 8003ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ee4:	4698      	mov	r8, r3
 8003ee6:	898b      	ldrh	r3, [r1, #12]
 8003ee8:	061b      	lsls	r3, r3, #24
 8003eea:	b09d      	sub	sp, #116	@ 0x74
 8003eec:	4607      	mov	r7, r0
 8003eee:	460d      	mov	r5, r1
 8003ef0:	4614      	mov	r4, r2
 8003ef2:	d510      	bpl.n	8003f16 <_svfiprintf_r+0x36>
 8003ef4:	690b      	ldr	r3, [r1, #16]
 8003ef6:	b973      	cbnz	r3, 8003f16 <_svfiprintf_r+0x36>
 8003ef8:	2140      	movs	r1, #64	@ 0x40
 8003efa:	f7ff ff09 	bl	8003d10 <_malloc_r>
 8003efe:	6028      	str	r0, [r5, #0]
 8003f00:	6128      	str	r0, [r5, #16]
 8003f02:	b930      	cbnz	r0, 8003f12 <_svfiprintf_r+0x32>
 8003f04:	230c      	movs	r3, #12
 8003f06:	603b      	str	r3, [r7, #0]
 8003f08:	f04f 30ff 	mov.w	r0, #4294967295
 8003f0c:	b01d      	add	sp, #116	@ 0x74
 8003f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f12:	2340      	movs	r3, #64	@ 0x40
 8003f14:	616b      	str	r3, [r5, #20]
 8003f16:	2300      	movs	r3, #0
 8003f18:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f1a:	2320      	movs	r3, #32
 8003f1c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003f20:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f24:	2330      	movs	r3, #48	@ 0x30
 8003f26:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80040c4 <_svfiprintf_r+0x1e4>
 8003f2a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003f2e:	f04f 0901 	mov.w	r9, #1
 8003f32:	4623      	mov	r3, r4
 8003f34:	469a      	mov	sl, r3
 8003f36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f3a:	b10a      	cbz	r2, 8003f40 <_svfiprintf_r+0x60>
 8003f3c:	2a25      	cmp	r2, #37	@ 0x25
 8003f3e:	d1f9      	bne.n	8003f34 <_svfiprintf_r+0x54>
 8003f40:	ebba 0b04 	subs.w	fp, sl, r4
 8003f44:	d00b      	beq.n	8003f5e <_svfiprintf_r+0x7e>
 8003f46:	465b      	mov	r3, fp
 8003f48:	4622      	mov	r2, r4
 8003f4a:	4629      	mov	r1, r5
 8003f4c:	4638      	mov	r0, r7
 8003f4e:	f7ff ff6b 	bl	8003e28 <__ssputs_r>
 8003f52:	3001      	adds	r0, #1
 8003f54:	f000 80a7 	beq.w	80040a6 <_svfiprintf_r+0x1c6>
 8003f58:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003f5a:	445a      	add	r2, fp
 8003f5c:	9209      	str	r2, [sp, #36]	@ 0x24
 8003f5e:	f89a 3000 	ldrb.w	r3, [sl]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	f000 809f 	beq.w	80040a6 <_svfiprintf_r+0x1c6>
 8003f68:	2300      	movs	r3, #0
 8003f6a:	f04f 32ff 	mov.w	r2, #4294967295
 8003f6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f72:	f10a 0a01 	add.w	sl, sl, #1
 8003f76:	9304      	str	r3, [sp, #16]
 8003f78:	9307      	str	r3, [sp, #28]
 8003f7a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003f7e:	931a      	str	r3, [sp, #104]	@ 0x68
 8003f80:	4654      	mov	r4, sl
 8003f82:	2205      	movs	r2, #5
 8003f84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f88:	484e      	ldr	r0, [pc, #312]	@ (80040c4 <_svfiprintf_r+0x1e4>)
 8003f8a:	f7fc f8f9 	bl	8000180 <memchr>
 8003f8e:	9a04      	ldr	r2, [sp, #16]
 8003f90:	b9d8      	cbnz	r0, 8003fca <_svfiprintf_r+0xea>
 8003f92:	06d0      	lsls	r0, r2, #27
 8003f94:	bf44      	itt	mi
 8003f96:	2320      	movmi	r3, #32
 8003f98:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f9c:	0711      	lsls	r1, r2, #28
 8003f9e:	bf44      	itt	mi
 8003fa0:	232b      	movmi	r3, #43	@ 0x2b
 8003fa2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003fa6:	f89a 3000 	ldrb.w	r3, [sl]
 8003faa:	2b2a      	cmp	r3, #42	@ 0x2a
 8003fac:	d015      	beq.n	8003fda <_svfiprintf_r+0xfa>
 8003fae:	9a07      	ldr	r2, [sp, #28]
 8003fb0:	4654      	mov	r4, sl
 8003fb2:	2000      	movs	r0, #0
 8003fb4:	f04f 0c0a 	mov.w	ip, #10
 8003fb8:	4621      	mov	r1, r4
 8003fba:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003fbe:	3b30      	subs	r3, #48	@ 0x30
 8003fc0:	2b09      	cmp	r3, #9
 8003fc2:	d94b      	bls.n	800405c <_svfiprintf_r+0x17c>
 8003fc4:	b1b0      	cbz	r0, 8003ff4 <_svfiprintf_r+0x114>
 8003fc6:	9207      	str	r2, [sp, #28]
 8003fc8:	e014      	b.n	8003ff4 <_svfiprintf_r+0x114>
 8003fca:	eba0 0308 	sub.w	r3, r0, r8
 8003fce:	fa09 f303 	lsl.w	r3, r9, r3
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	9304      	str	r3, [sp, #16]
 8003fd6:	46a2      	mov	sl, r4
 8003fd8:	e7d2      	b.n	8003f80 <_svfiprintf_r+0xa0>
 8003fda:	9b03      	ldr	r3, [sp, #12]
 8003fdc:	1d19      	adds	r1, r3, #4
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	9103      	str	r1, [sp, #12]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	bfbb      	ittet	lt
 8003fe6:	425b      	neglt	r3, r3
 8003fe8:	f042 0202 	orrlt.w	r2, r2, #2
 8003fec:	9307      	strge	r3, [sp, #28]
 8003fee:	9307      	strlt	r3, [sp, #28]
 8003ff0:	bfb8      	it	lt
 8003ff2:	9204      	strlt	r2, [sp, #16]
 8003ff4:	7823      	ldrb	r3, [r4, #0]
 8003ff6:	2b2e      	cmp	r3, #46	@ 0x2e
 8003ff8:	d10a      	bne.n	8004010 <_svfiprintf_r+0x130>
 8003ffa:	7863      	ldrb	r3, [r4, #1]
 8003ffc:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ffe:	d132      	bne.n	8004066 <_svfiprintf_r+0x186>
 8004000:	9b03      	ldr	r3, [sp, #12]
 8004002:	1d1a      	adds	r2, r3, #4
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	9203      	str	r2, [sp, #12]
 8004008:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800400c:	3402      	adds	r4, #2
 800400e:	9305      	str	r3, [sp, #20]
 8004010:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80040c8 <_svfiprintf_r+0x1e8>
 8004014:	7821      	ldrb	r1, [r4, #0]
 8004016:	2203      	movs	r2, #3
 8004018:	4650      	mov	r0, sl
 800401a:	f7fc f8b1 	bl	8000180 <memchr>
 800401e:	b138      	cbz	r0, 8004030 <_svfiprintf_r+0x150>
 8004020:	9b04      	ldr	r3, [sp, #16]
 8004022:	eba0 000a 	sub.w	r0, r0, sl
 8004026:	2240      	movs	r2, #64	@ 0x40
 8004028:	4082      	lsls	r2, r0
 800402a:	4313      	orrs	r3, r2
 800402c:	3401      	adds	r4, #1
 800402e:	9304      	str	r3, [sp, #16]
 8004030:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004034:	4825      	ldr	r0, [pc, #148]	@ (80040cc <_svfiprintf_r+0x1ec>)
 8004036:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800403a:	2206      	movs	r2, #6
 800403c:	f7fc f8a0 	bl	8000180 <memchr>
 8004040:	2800      	cmp	r0, #0
 8004042:	d036      	beq.n	80040b2 <_svfiprintf_r+0x1d2>
 8004044:	4b22      	ldr	r3, [pc, #136]	@ (80040d0 <_svfiprintf_r+0x1f0>)
 8004046:	bb1b      	cbnz	r3, 8004090 <_svfiprintf_r+0x1b0>
 8004048:	9b03      	ldr	r3, [sp, #12]
 800404a:	3307      	adds	r3, #7
 800404c:	f023 0307 	bic.w	r3, r3, #7
 8004050:	3308      	adds	r3, #8
 8004052:	9303      	str	r3, [sp, #12]
 8004054:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004056:	4433      	add	r3, r6
 8004058:	9309      	str	r3, [sp, #36]	@ 0x24
 800405a:	e76a      	b.n	8003f32 <_svfiprintf_r+0x52>
 800405c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004060:	460c      	mov	r4, r1
 8004062:	2001      	movs	r0, #1
 8004064:	e7a8      	b.n	8003fb8 <_svfiprintf_r+0xd8>
 8004066:	2300      	movs	r3, #0
 8004068:	3401      	adds	r4, #1
 800406a:	9305      	str	r3, [sp, #20]
 800406c:	4619      	mov	r1, r3
 800406e:	f04f 0c0a 	mov.w	ip, #10
 8004072:	4620      	mov	r0, r4
 8004074:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004078:	3a30      	subs	r2, #48	@ 0x30
 800407a:	2a09      	cmp	r2, #9
 800407c:	d903      	bls.n	8004086 <_svfiprintf_r+0x1a6>
 800407e:	2b00      	cmp	r3, #0
 8004080:	d0c6      	beq.n	8004010 <_svfiprintf_r+0x130>
 8004082:	9105      	str	r1, [sp, #20]
 8004084:	e7c4      	b.n	8004010 <_svfiprintf_r+0x130>
 8004086:	fb0c 2101 	mla	r1, ip, r1, r2
 800408a:	4604      	mov	r4, r0
 800408c:	2301      	movs	r3, #1
 800408e:	e7f0      	b.n	8004072 <_svfiprintf_r+0x192>
 8004090:	ab03      	add	r3, sp, #12
 8004092:	9300      	str	r3, [sp, #0]
 8004094:	462a      	mov	r2, r5
 8004096:	4b0f      	ldr	r3, [pc, #60]	@ (80040d4 <_svfiprintf_r+0x1f4>)
 8004098:	a904      	add	r1, sp, #16
 800409a:	4638      	mov	r0, r7
 800409c:	f3af 8000 	nop.w
 80040a0:	1c42      	adds	r2, r0, #1
 80040a2:	4606      	mov	r6, r0
 80040a4:	d1d6      	bne.n	8004054 <_svfiprintf_r+0x174>
 80040a6:	89ab      	ldrh	r3, [r5, #12]
 80040a8:	065b      	lsls	r3, r3, #25
 80040aa:	f53f af2d 	bmi.w	8003f08 <_svfiprintf_r+0x28>
 80040ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80040b0:	e72c      	b.n	8003f0c <_svfiprintf_r+0x2c>
 80040b2:	ab03      	add	r3, sp, #12
 80040b4:	9300      	str	r3, [sp, #0]
 80040b6:	462a      	mov	r2, r5
 80040b8:	4b06      	ldr	r3, [pc, #24]	@ (80040d4 <_svfiprintf_r+0x1f4>)
 80040ba:	a904      	add	r1, sp, #16
 80040bc:	4638      	mov	r0, r7
 80040be:	f000 f879 	bl	80041b4 <_printf_i>
 80040c2:	e7ed      	b.n	80040a0 <_svfiprintf_r+0x1c0>
 80040c4:	08004628 	.word	0x08004628
 80040c8:	0800462e 	.word	0x0800462e
 80040cc:	08004632 	.word	0x08004632
 80040d0:	00000000 	.word	0x00000000
 80040d4:	08003e29 	.word	0x08003e29

080040d8 <_printf_common>:
 80040d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040dc:	4616      	mov	r6, r2
 80040de:	4698      	mov	r8, r3
 80040e0:	688a      	ldr	r2, [r1, #8]
 80040e2:	690b      	ldr	r3, [r1, #16]
 80040e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80040e8:	4293      	cmp	r3, r2
 80040ea:	bfb8      	it	lt
 80040ec:	4613      	movlt	r3, r2
 80040ee:	6033      	str	r3, [r6, #0]
 80040f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80040f4:	4607      	mov	r7, r0
 80040f6:	460c      	mov	r4, r1
 80040f8:	b10a      	cbz	r2, 80040fe <_printf_common+0x26>
 80040fa:	3301      	adds	r3, #1
 80040fc:	6033      	str	r3, [r6, #0]
 80040fe:	6823      	ldr	r3, [r4, #0]
 8004100:	0699      	lsls	r1, r3, #26
 8004102:	bf42      	ittt	mi
 8004104:	6833      	ldrmi	r3, [r6, #0]
 8004106:	3302      	addmi	r3, #2
 8004108:	6033      	strmi	r3, [r6, #0]
 800410a:	6825      	ldr	r5, [r4, #0]
 800410c:	f015 0506 	ands.w	r5, r5, #6
 8004110:	d106      	bne.n	8004120 <_printf_common+0x48>
 8004112:	f104 0a19 	add.w	sl, r4, #25
 8004116:	68e3      	ldr	r3, [r4, #12]
 8004118:	6832      	ldr	r2, [r6, #0]
 800411a:	1a9b      	subs	r3, r3, r2
 800411c:	42ab      	cmp	r3, r5
 800411e:	dc26      	bgt.n	800416e <_printf_common+0x96>
 8004120:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004124:	6822      	ldr	r2, [r4, #0]
 8004126:	3b00      	subs	r3, #0
 8004128:	bf18      	it	ne
 800412a:	2301      	movne	r3, #1
 800412c:	0692      	lsls	r2, r2, #26
 800412e:	d42b      	bmi.n	8004188 <_printf_common+0xb0>
 8004130:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004134:	4641      	mov	r1, r8
 8004136:	4638      	mov	r0, r7
 8004138:	47c8      	blx	r9
 800413a:	3001      	adds	r0, #1
 800413c:	d01e      	beq.n	800417c <_printf_common+0xa4>
 800413e:	6823      	ldr	r3, [r4, #0]
 8004140:	6922      	ldr	r2, [r4, #16]
 8004142:	f003 0306 	and.w	r3, r3, #6
 8004146:	2b04      	cmp	r3, #4
 8004148:	bf02      	ittt	eq
 800414a:	68e5      	ldreq	r5, [r4, #12]
 800414c:	6833      	ldreq	r3, [r6, #0]
 800414e:	1aed      	subeq	r5, r5, r3
 8004150:	68a3      	ldr	r3, [r4, #8]
 8004152:	bf0c      	ite	eq
 8004154:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004158:	2500      	movne	r5, #0
 800415a:	4293      	cmp	r3, r2
 800415c:	bfc4      	itt	gt
 800415e:	1a9b      	subgt	r3, r3, r2
 8004160:	18ed      	addgt	r5, r5, r3
 8004162:	2600      	movs	r6, #0
 8004164:	341a      	adds	r4, #26
 8004166:	42b5      	cmp	r5, r6
 8004168:	d11a      	bne.n	80041a0 <_printf_common+0xc8>
 800416a:	2000      	movs	r0, #0
 800416c:	e008      	b.n	8004180 <_printf_common+0xa8>
 800416e:	2301      	movs	r3, #1
 8004170:	4652      	mov	r2, sl
 8004172:	4641      	mov	r1, r8
 8004174:	4638      	mov	r0, r7
 8004176:	47c8      	blx	r9
 8004178:	3001      	adds	r0, #1
 800417a:	d103      	bne.n	8004184 <_printf_common+0xac>
 800417c:	f04f 30ff 	mov.w	r0, #4294967295
 8004180:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004184:	3501      	adds	r5, #1
 8004186:	e7c6      	b.n	8004116 <_printf_common+0x3e>
 8004188:	18e1      	adds	r1, r4, r3
 800418a:	1c5a      	adds	r2, r3, #1
 800418c:	2030      	movs	r0, #48	@ 0x30
 800418e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004192:	4422      	add	r2, r4
 8004194:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004198:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800419c:	3302      	adds	r3, #2
 800419e:	e7c7      	b.n	8004130 <_printf_common+0x58>
 80041a0:	2301      	movs	r3, #1
 80041a2:	4622      	mov	r2, r4
 80041a4:	4641      	mov	r1, r8
 80041a6:	4638      	mov	r0, r7
 80041a8:	47c8      	blx	r9
 80041aa:	3001      	adds	r0, #1
 80041ac:	d0e6      	beq.n	800417c <_printf_common+0xa4>
 80041ae:	3601      	adds	r6, #1
 80041b0:	e7d9      	b.n	8004166 <_printf_common+0x8e>
	...

080041b4 <_printf_i>:
 80041b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041b8:	7e0f      	ldrb	r7, [r1, #24]
 80041ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80041bc:	2f78      	cmp	r7, #120	@ 0x78
 80041be:	4691      	mov	r9, r2
 80041c0:	4680      	mov	r8, r0
 80041c2:	460c      	mov	r4, r1
 80041c4:	469a      	mov	sl, r3
 80041c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80041ca:	d807      	bhi.n	80041dc <_printf_i+0x28>
 80041cc:	2f62      	cmp	r7, #98	@ 0x62
 80041ce:	d80a      	bhi.n	80041e6 <_printf_i+0x32>
 80041d0:	2f00      	cmp	r7, #0
 80041d2:	f000 80d2 	beq.w	800437a <_printf_i+0x1c6>
 80041d6:	2f58      	cmp	r7, #88	@ 0x58
 80041d8:	f000 80b9 	beq.w	800434e <_printf_i+0x19a>
 80041dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80041e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80041e4:	e03a      	b.n	800425c <_printf_i+0xa8>
 80041e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80041ea:	2b15      	cmp	r3, #21
 80041ec:	d8f6      	bhi.n	80041dc <_printf_i+0x28>
 80041ee:	a101      	add	r1, pc, #4	@ (adr r1, 80041f4 <_printf_i+0x40>)
 80041f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80041f4:	0800424d 	.word	0x0800424d
 80041f8:	08004261 	.word	0x08004261
 80041fc:	080041dd 	.word	0x080041dd
 8004200:	080041dd 	.word	0x080041dd
 8004204:	080041dd 	.word	0x080041dd
 8004208:	080041dd 	.word	0x080041dd
 800420c:	08004261 	.word	0x08004261
 8004210:	080041dd 	.word	0x080041dd
 8004214:	080041dd 	.word	0x080041dd
 8004218:	080041dd 	.word	0x080041dd
 800421c:	080041dd 	.word	0x080041dd
 8004220:	08004361 	.word	0x08004361
 8004224:	0800428b 	.word	0x0800428b
 8004228:	0800431b 	.word	0x0800431b
 800422c:	080041dd 	.word	0x080041dd
 8004230:	080041dd 	.word	0x080041dd
 8004234:	08004383 	.word	0x08004383
 8004238:	080041dd 	.word	0x080041dd
 800423c:	0800428b 	.word	0x0800428b
 8004240:	080041dd 	.word	0x080041dd
 8004244:	080041dd 	.word	0x080041dd
 8004248:	08004323 	.word	0x08004323
 800424c:	6833      	ldr	r3, [r6, #0]
 800424e:	1d1a      	adds	r2, r3, #4
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	6032      	str	r2, [r6, #0]
 8004254:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004258:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800425c:	2301      	movs	r3, #1
 800425e:	e09d      	b.n	800439c <_printf_i+0x1e8>
 8004260:	6833      	ldr	r3, [r6, #0]
 8004262:	6820      	ldr	r0, [r4, #0]
 8004264:	1d19      	adds	r1, r3, #4
 8004266:	6031      	str	r1, [r6, #0]
 8004268:	0606      	lsls	r6, r0, #24
 800426a:	d501      	bpl.n	8004270 <_printf_i+0xbc>
 800426c:	681d      	ldr	r5, [r3, #0]
 800426e:	e003      	b.n	8004278 <_printf_i+0xc4>
 8004270:	0645      	lsls	r5, r0, #25
 8004272:	d5fb      	bpl.n	800426c <_printf_i+0xb8>
 8004274:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004278:	2d00      	cmp	r5, #0
 800427a:	da03      	bge.n	8004284 <_printf_i+0xd0>
 800427c:	232d      	movs	r3, #45	@ 0x2d
 800427e:	426d      	negs	r5, r5
 8004280:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004284:	4859      	ldr	r0, [pc, #356]	@ (80043ec <_printf_i+0x238>)
 8004286:	230a      	movs	r3, #10
 8004288:	e011      	b.n	80042ae <_printf_i+0xfa>
 800428a:	6821      	ldr	r1, [r4, #0]
 800428c:	6833      	ldr	r3, [r6, #0]
 800428e:	0608      	lsls	r0, r1, #24
 8004290:	f853 5b04 	ldr.w	r5, [r3], #4
 8004294:	d402      	bmi.n	800429c <_printf_i+0xe8>
 8004296:	0649      	lsls	r1, r1, #25
 8004298:	bf48      	it	mi
 800429a:	b2ad      	uxthmi	r5, r5
 800429c:	2f6f      	cmp	r7, #111	@ 0x6f
 800429e:	4853      	ldr	r0, [pc, #332]	@ (80043ec <_printf_i+0x238>)
 80042a0:	6033      	str	r3, [r6, #0]
 80042a2:	bf14      	ite	ne
 80042a4:	230a      	movne	r3, #10
 80042a6:	2308      	moveq	r3, #8
 80042a8:	2100      	movs	r1, #0
 80042aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80042ae:	6866      	ldr	r6, [r4, #4]
 80042b0:	60a6      	str	r6, [r4, #8]
 80042b2:	2e00      	cmp	r6, #0
 80042b4:	bfa2      	ittt	ge
 80042b6:	6821      	ldrge	r1, [r4, #0]
 80042b8:	f021 0104 	bicge.w	r1, r1, #4
 80042bc:	6021      	strge	r1, [r4, #0]
 80042be:	b90d      	cbnz	r5, 80042c4 <_printf_i+0x110>
 80042c0:	2e00      	cmp	r6, #0
 80042c2:	d04b      	beq.n	800435c <_printf_i+0x1a8>
 80042c4:	4616      	mov	r6, r2
 80042c6:	fbb5 f1f3 	udiv	r1, r5, r3
 80042ca:	fb03 5711 	mls	r7, r3, r1, r5
 80042ce:	5dc7      	ldrb	r7, [r0, r7]
 80042d0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80042d4:	462f      	mov	r7, r5
 80042d6:	42bb      	cmp	r3, r7
 80042d8:	460d      	mov	r5, r1
 80042da:	d9f4      	bls.n	80042c6 <_printf_i+0x112>
 80042dc:	2b08      	cmp	r3, #8
 80042de:	d10b      	bne.n	80042f8 <_printf_i+0x144>
 80042e0:	6823      	ldr	r3, [r4, #0]
 80042e2:	07df      	lsls	r7, r3, #31
 80042e4:	d508      	bpl.n	80042f8 <_printf_i+0x144>
 80042e6:	6923      	ldr	r3, [r4, #16]
 80042e8:	6861      	ldr	r1, [r4, #4]
 80042ea:	4299      	cmp	r1, r3
 80042ec:	bfde      	ittt	le
 80042ee:	2330      	movle	r3, #48	@ 0x30
 80042f0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80042f4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80042f8:	1b92      	subs	r2, r2, r6
 80042fa:	6122      	str	r2, [r4, #16]
 80042fc:	f8cd a000 	str.w	sl, [sp]
 8004300:	464b      	mov	r3, r9
 8004302:	aa03      	add	r2, sp, #12
 8004304:	4621      	mov	r1, r4
 8004306:	4640      	mov	r0, r8
 8004308:	f7ff fee6 	bl	80040d8 <_printf_common>
 800430c:	3001      	adds	r0, #1
 800430e:	d14a      	bne.n	80043a6 <_printf_i+0x1f2>
 8004310:	f04f 30ff 	mov.w	r0, #4294967295
 8004314:	b004      	add	sp, #16
 8004316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800431a:	6823      	ldr	r3, [r4, #0]
 800431c:	f043 0320 	orr.w	r3, r3, #32
 8004320:	6023      	str	r3, [r4, #0]
 8004322:	4833      	ldr	r0, [pc, #204]	@ (80043f0 <_printf_i+0x23c>)
 8004324:	2778      	movs	r7, #120	@ 0x78
 8004326:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800432a:	6823      	ldr	r3, [r4, #0]
 800432c:	6831      	ldr	r1, [r6, #0]
 800432e:	061f      	lsls	r7, r3, #24
 8004330:	f851 5b04 	ldr.w	r5, [r1], #4
 8004334:	d402      	bmi.n	800433c <_printf_i+0x188>
 8004336:	065f      	lsls	r7, r3, #25
 8004338:	bf48      	it	mi
 800433a:	b2ad      	uxthmi	r5, r5
 800433c:	6031      	str	r1, [r6, #0]
 800433e:	07d9      	lsls	r1, r3, #31
 8004340:	bf44      	itt	mi
 8004342:	f043 0320 	orrmi.w	r3, r3, #32
 8004346:	6023      	strmi	r3, [r4, #0]
 8004348:	b11d      	cbz	r5, 8004352 <_printf_i+0x19e>
 800434a:	2310      	movs	r3, #16
 800434c:	e7ac      	b.n	80042a8 <_printf_i+0xf4>
 800434e:	4827      	ldr	r0, [pc, #156]	@ (80043ec <_printf_i+0x238>)
 8004350:	e7e9      	b.n	8004326 <_printf_i+0x172>
 8004352:	6823      	ldr	r3, [r4, #0]
 8004354:	f023 0320 	bic.w	r3, r3, #32
 8004358:	6023      	str	r3, [r4, #0]
 800435a:	e7f6      	b.n	800434a <_printf_i+0x196>
 800435c:	4616      	mov	r6, r2
 800435e:	e7bd      	b.n	80042dc <_printf_i+0x128>
 8004360:	6833      	ldr	r3, [r6, #0]
 8004362:	6825      	ldr	r5, [r4, #0]
 8004364:	6961      	ldr	r1, [r4, #20]
 8004366:	1d18      	adds	r0, r3, #4
 8004368:	6030      	str	r0, [r6, #0]
 800436a:	062e      	lsls	r6, r5, #24
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	d501      	bpl.n	8004374 <_printf_i+0x1c0>
 8004370:	6019      	str	r1, [r3, #0]
 8004372:	e002      	b.n	800437a <_printf_i+0x1c6>
 8004374:	0668      	lsls	r0, r5, #25
 8004376:	d5fb      	bpl.n	8004370 <_printf_i+0x1bc>
 8004378:	8019      	strh	r1, [r3, #0]
 800437a:	2300      	movs	r3, #0
 800437c:	6123      	str	r3, [r4, #16]
 800437e:	4616      	mov	r6, r2
 8004380:	e7bc      	b.n	80042fc <_printf_i+0x148>
 8004382:	6833      	ldr	r3, [r6, #0]
 8004384:	1d1a      	adds	r2, r3, #4
 8004386:	6032      	str	r2, [r6, #0]
 8004388:	681e      	ldr	r6, [r3, #0]
 800438a:	6862      	ldr	r2, [r4, #4]
 800438c:	2100      	movs	r1, #0
 800438e:	4630      	mov	r0, r6
 8004390:	f7fb fef6 	bl	8000180 <memchr>
 8004394:	b108      	cbz	r0, 800439a <_printf_i+0x1e6>
 8004396:	1b80      	subs	r0, r0, r6
 8004398:	6060      	str	r0, [r4, #4]
 800439a:	6863      	ldr	r3, [r4, #4]
 800439c:	6123      	str	r3, [r4, #16]
 800439e:	2300      	movs	r3, #0
 80043a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043a4:	e7aa      	b.n	80042fc <_printf_i+0x148>
 80043a6:	6923      	ldr	r3, [r4, #16]
 80043a8:	4632      	mov	r2, r6
 80043aa:	4649      	mov	r1, r9
 80043ac:	4640      	mov	r0, r8
 80043ae:	47d0      	blx	sl
 80043b0:	3001      	adds	r0, #1
 80043b2:	d0ad      	beq.n	8004310 <_printf_i+0x15c>
 80043b4:	6823      	ldr	r3, [r4, #0]
 80043b6:	079b      	lsls	r3, r3, #30
 80043b8:	d413      	bmi.n	80043e2 <_printf_i+0x22e>
 80043ba:	68e0      	ldr	r0, [r4, #12]
 80043bc:	9b03      	ldr	r3, [sp, #12]
 80043be:	4298      	cmp	r0, r3
 80043c0:	bfb8      	it	lt
 80043c2:	4618      	movlt	r0, r3
 80043c4:	e7a6      	b.n	8004314 <_printf_i+0x160>
 80043c6:	2301      	movs	r3, #1
 80043c8:	4632      	mov	r2, r6
 80043ca:	4649      	mov	r1, r9
 80043cc:	4640      	mov	r0, r8
 80043ce:	47d0      	blx	sl
 80043d0:	3001      	adds	r0, #1
 80043d2:	d09d      	beq.n	8004310 <_printf_i+0x15c>
 80043d4:	3501      	adds	r5, #1
 80043d6:	68e3      	ldr	r3, [r4, #12]
 80043d8:	9903      	ldr	r1, [sp, #12]
 80043da:	1a5b      	subs	r3, r3, r1
 80043dc:	42ab      	cmp	r3, r5
 80043de:	dcf2      	bgt.n	80043c6 <_printf_i+0x212>
 80043e0:	e7eb      	b.n	80043ba <_printf_i+0x206>
 80043e2:	2500      	movs	r5, #0
 80043e4:	f104 0619 	add.w	r6, r4, #25
 80043e8:	e7f5      	b.n	80043d6 <_printf_i+0x222>
 80043ea:	bf00      	nop
 80043ec:	08004639 	.word	0x08004639
 80043f0:	0800464a 	.word	0x0800464a

080043f4 <memmove>:
 80043f4:	4288      	cmp	r0, r1
 80043f6:	b510      	push	{r4, lr}
 80043f8:	eb01 0402 	add.w	r4, r1, r2
 80043fc:	d902      	bls.n	8004404 <memmove+0x10>
 80043fe:	4284      	cmp	r4, r0
 8004400:	4623      	mov	r3, r4
 8004402:	d807      	bhi.n	8004414 <memmove+0x20>
 8004404:	1e43      	subs	r3, r0, #1
 8004406:	42a1      	cmp	r1, r4
 8004408:	d008      	beq.n	800441c <memmove+0x28>
 800440a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800440e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004412:	e7f8      	b.n	8004406 <memmove+0x12>
 8004414:	4402      	add	r2, r0
 8004416:	4601      	mov	r1, r0
 8004418:	428a      	cmp	r2, r1
 800441a:	d100      	bne.n	800441e <memmove+0x2a>
 800441c:	bd10      	pop	{r4, pc}
 800441e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004422:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004426:	e7f7      	b.n	8004418 <memmove+0x24>

08004428 <_sbrk_r>:
 8004428:	b538      	push	{r3, r4, r5, lr}
 800442a:	4d06      	ldr	r5, [pc, #24]	@ (8004444 <_sbrk_r+0x1c>)
 800442c:	2300      	movs	r3, #0
 800442e:	4604      	mov	r4, r0
 8004430:	4608      	mov	r0, r1
 8004432:	602b      	str	r3, [r5, #0]
 8004434:	f7fc fbc2 	bl	8000bbc <_sbrk>
 8004438:	1c43      	adds	r3, r0, #1
 800443a:	d102      	bne.n	8004442 <_sbrk_r+0x1a>
 800443c:	682b      	ldr	r3, [r5, #0]
 800443e:	b103      	cbz	r3, 8004442 <_sbrk_r+0x1a>
 8004440:	6023      	str	r3, [r4, #0]
 8004442:	bd38      	pop	{r3, r4, r5, pc}
 8004444:	200002e8 	.word	0x200002e8

08004448 <memcpy>:
 8004448:	440a      	add	r2, r1
 800444a:	4291      	cmp	r1, r2
 800444c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004450:	d100      	bne.n	8004454 <memcpy+0xc>
 8004452:	4770      	bx	lr
 8004454:	b510      	push	{r4, lr}
 8004456:	f811 4b01 	ldrb.w	r4, [r1], #1
 800445a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800445e:	4291      	cmp	r1, r2
 8004460:	d1f9      	bne.n	8004456 <memcpy+0xe>
 8004462:	bd10      	pop	{r4, pc}

08004464 <_realloc_r>:
 8004464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004468:	4680      	mov	r8, r0
 800446a:	4615      	mov	r5, r2
 800446c:	460c      	mov	r4, r1
 800446e:	b921      	cbnz	r1, 800447a <_realloc_r+0x16>
 8004470:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004474:	4611      	mov	r1, r2
 8004476:	f7ff bc4b 	b.w	8003d10 <_malloc_r>
 800447a:	b92a      	cbnz	r2, 8004488 <_realloc_r+0x24>
 800447c:	f7ff fbdc 	bl	8003c38 <_free_r>
 8004480:	2400      	movs	r4, #0
 8004482:	4620      	mov	r0, r4
 8004484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004488:	f000 f81a 	bl	80044c0 <_malloc_usable_size_r>
 800448c:	4285      	cmp	r5, r0
 800448e:	4606      	mov	r6, r0
 8004490:	d802      	bhi.n	8004498 <_realloc_r+0x34>
 8004492:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004496:	d8f4      	bhi.n	8004482 <_realloc_r+0x1e>
 8004498:	4629      	mov	r1, r5
 800449a:	4640      	mov	r0, r8
 800449c:	f7ff fc38 	bl	8003d10 <_malloc_r>
 80044a0:	4607      	mov	r7, r0
 80044a2:	2800      	cmp	r0, #0
 80044a4:	d0ec      	beq.n	8004480 <_realloc_r+0x1c>
 80044a6:	42b5      	cmp	r5, r6
 80044a8:	462a      	mov	r2, r5
 80044aa:	4621      	mov	r1, r4
 80044ac:	bf28      	it	cs
 80044ae:	4632      	movcs	r2, r6
 80044b0:	f7ff ffca 	bl	8004448 <memcpy>
 80044b4:	4621      	mov	r1, r4
 80044b6:	4640      	mov	r0, r8
 80044b8:	f7ff fbbe 	bl	8003c38 <_free_r>
 80044bc:	463c      	mov	r4, r7
 80044be:	e7e0      	b.n	8004482 <_realloc_r+0x1e>

080044c0 <_malloc_usable_size_r>:
 80044c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044c4:	1f18      	subs	r0, r3, #4
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	bfbc      	itt	lt
 80044ca:	580b      	ldrlt	r3, [r1, r0]
 80044cc:	18c0      	addlt	r0, r0, r3
 80044ce:	4770      	bx	lr

080044d0 <_init>:
 80044d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044d2:	bf00      	nop
 80044d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044d6:	bc08      	pop	{r3}
 80044d8:	469e      	mov	lr, r3
 80044da:	4770      	bx	lr

080044dc <_fini>:
 80044dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044de:	bf00      	nop
 80044e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044e2:	bc08      	pop	{r3}
 80044e4:	469e      	mov	lr, r3
 80044e6:	4770      	bx	lr
