{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666377990549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666377990550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 22 01:46:30 2022 " "Processing started: Sat Oct 22 01:46:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666377990550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666377990550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modfa2test -c modfa2test " "Command: quartus_map --read_settings_files=on --write_settings_files=off modfa2test -c modfa2test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666377990550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666377990910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666377990910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/rtldbgsipo1.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/rtldbgsipo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtldbgsipo1 " "Found entity 1: rtldbgsipo1" {  } { { "../alutesttiming/rtldbgsipo1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/rtldbgsipo1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666377998810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666377998810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/ffxkclkx.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/ffxkclkx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclkx " "Found entity 1: ffxkclkx" {  } { { "../alutesttiming/ffxkclkx.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/ffxkclkx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666377998811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666377998811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/ffxkclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/ffxkclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclk " "Found entity 1: ffxkclk" {  } { { "../alutesttiming/ffxkclk.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/ffxkclk.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666377998812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666377998812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/fflopx.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/fflopx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopx " "Found entity 1: fflopx" {  } { { "../alutesttiming/fflopx.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/fflopx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666377998813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666377998813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/fflopknx.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/fflopknx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopknx " "Found entity 1: fflopknx" {  } { { "../alutesttiming/fflopknx.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/fflopknx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666377998815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666377998815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/modfa2test.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/modfa2test.v" { { "Info" "ISGN_ENTITY_NAME" "1 modfa2test " "Found entity 1: modfa2test" {  } { { "../alutesttiming/modfa2test.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa2test.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666377998816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666377998816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/modfa2.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/modfa2.v" { { "Info" "ISGN_ENTITY_NAME" "1 modfa " "Found entity 1: modfa" {  } { { "../alutesttiming/modfa2.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666377998817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666377998817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/cla.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla " "Found entity 1: cla" {  } { { "../alutesttiming/cla.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/cla.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666377998819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666377998819 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "WID modfa2test.v(52) " "Verilog HDL error at modfa2test.v(52): object \"WID\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../alutesttiming/modfa2test.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa2test.v" 52 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1666377998820 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666377998901 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 22 01:46:38 2022 " "Processing ended: Sat Oct 22 01:46:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666377998901 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666377998901 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666377998901 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666377998901 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666377999563 ""}
