// Seed: 2975778672
module module_0 (
    input uwire id_0,
    output uwire id_1,
    output wor id_2,
    output wor id_3,
    input uwire id_4,
    input uwire id_5,
    output tri id_6,
    output uwire id_7,
    input supply0 id_8,
    input tri module_0,
    output tri id_10,
    output supply1 id_11,
    output wire id_12,
    output wire id_13,
    input tri1 id_14,
    output supply1 id_15,
    input tri1 id_16,
    input wand id_17,
    output wire id_18,
    output wor id_19,
    input supply0 id_20
);
  assign id_19 = -1;
  logic id_22;
  ;
  assign id_10 = -id_5 == 1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output tri1 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_0,
      id_1,
      id_1,
      id_6,
      id_6,
      id_2,
      id_5,
      id_0,
      id_0,
      id_6,
      id_3,
      id_2,
      id_6,
      id_5,
      id_2,
      id_3,
      id_6,
      id_5
  );
  assign modCall_1.id_11 = 0;
endmodule
