$date
	Sun Oct 23 01:04:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#861587
b1000 !
1"
#861590
b1000 &
b1000 %
1$
#861591
0"
#861594
b100 &
b100 %
#861598
b10 &
b10 %
#861602
b1 &
b1 %
1#
#861606
b0 &
0#
b0 %
0$
#1833521
b100 !
1"
#1833522
b100 &
b100 %
1$
#1833523
0"
#1833526
b10 &
b10 %
#1833530
b1 &
b1 %
1#
#1833534
b0 &
0#
b0 %
0$
#2803081
b1101 !
1"
#2803082
b1101 &
b1101 %
1$
#2803083
0"
#2803086
b101000 &
b101000 %
#2803090
b10100 &
b10100 %
#2803094
b1010 &
b1010 %
#2803098
b101 &
b101 %
#2803102
b10000 &
b10000 %
#2803106
b1000 &
b1000 %
#2803110
b100 &
b100 %
#2803114
b10 &
b10 %
#2803118
b1 &
1#
b1 %
#2803122
b0 &
b0 %
0#
0$
#4500012
