// Automatically generated by PRGA's RTL generator
module {{ module.name }} (
    {% set width = module.all_ports.i|length -%}
    {% set width_sel = module.all_ports.cfg_d|length -%}
    input wire [{{ width - 1 }}:0] i,
    output reg [0:0] o,
    input wire [{{ width_sel - 1 }}:0] cfg_d
    );

    always @* begin
        o = 1'b0;
        case (cfg_d)    // synopsys infer_mux
            {%- for idx in range(width) %}
            {{ width_sel }}'d{{ idx }}: o = i[{{ idx }}];
            {%- endfor %}
        endcase
    end

endmodule

