<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: /home/developer/mtrain-firmware/external/STM32F7xx_HAL_Drivers/Inc/stm32f7xx_ll_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">mTrain device firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f7xx__ll__dma_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f7xx_ll_dma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__ll__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F7xx_LL_DMA_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F7xx_LL_DMA_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx_8h.html">stm32f7xx.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#if defined (DMA1) || defined (DMA2)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* Array used to get the DMA stream register offset versus stream index LL_DMA_STREAM_x */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t STREAM_OFFSET_TAB[] =</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;{</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  (uint8_t)(<a class="code" href="group___peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a> - <a class="code" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  (uint8_t)(<a class="code" href="group___peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a> - <a class="code" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  (uint8_t)(<a class="code" href="group___peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a> - <a class="code" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  (uint8_t)(<a class="code" href="group___peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a> - <a class="code" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  (uint8_t)(<a class="code" href="group___peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a> - <a class="code" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  (uint8_t)(<a class="code" href="group___peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a> - <a class="code" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  (uint8_t)(<a class="code" href="group___peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a> - <a class="code" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  (uint8_t)(<a class="code" href="group___peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a> - <a class="code" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;};</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#if defined(DMA_SxCR_CHSEL_3)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define DMA_CHANNEL_SELECTION_8_15</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA_SxCR_CHSEL_3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;{</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  uint32_t PeriphOrM2MSrcAddress;  </div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  uint32_t MemoryOrM2MDstAddress;  </div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  uint32_t Direction;              </div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  uint32_t Mode;                   </div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  uint32_t PeriphOrM2MSrcIncMode;  </div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  uint32_t MemoryOrM2MDstIncMode;  </div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  uint32_t PeriphOrM2MSrcDataSize; </div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  uint32_t MemoryOrM2MDstDataSize; </div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  uint32_t NbData;                 </div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  uint32_t Channel;                </div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  uint32_t Priority;               </div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  uint32_t FIFOMode;               </div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  uint32_t FIFOThreshold;          </div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  uint32_t MemBurst;               </div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  uint32_t PeriphBurst;            </div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;} LL_DMA_InitTypeDef;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_0                   0x00000000U</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_1                   0x00000001U</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_2                   0x00000002U</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_3                   0x00000003U</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_4                   0x00000004U</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_5                   0x00000005U</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_6                   0x00000006U</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_7                   0x00000007U</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_ALL                 0xFFFF0000U</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U               </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_SxCR_DIR_0            </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_SxCR_DIR_1            </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define LL_DMA_MODE_NORMAL                0x00000000U               </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define LL_DMA_MODE_CIRCULAR              DMA_SxCR_CIRC             </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define LL_DMA_MODE_PFCTRL                DMA_SxCR_PFCTRL           </span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define LL_DMA_DOUBLEBUFFER_MODE_DISABLE  0x00000000U               </span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define LL_DMA_DOUBLEBUFFER_MODE_ENABLE   DMA_SxCR_DBM              </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define LL_DMA_PERIPH_NOINCREMENT         0x00000000U               </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define LL_DMA_PERIPH_INCREMENT           DMA_SxCR_PINC             </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define LL_DMA_MEMORY_NOINCREMENT         0x00000000U               </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define LL_DMA_MEMORY_INCREMENT           DMA_SxCR_MINC             </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define LL_DMA_PDATAALIGN_BYTE            0x00000000U               </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define LL_DMA_PDATAALIGN_HALFWORD        DMA_SxCR_PSIZE_0          </span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define LL_DMA_PDATAALIGN_WORD            DMA_SxCR_PSIZE_1          </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define LL_DMA_MDATAALIGN_BYTE            0x00000000U               </span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define LL_DMA_MDATAALIGN_HALFWORD        DMA_SxCR_MSIZE_0          </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define LL_DMA_MDATAALIGN_WORD            DMA_SxCR_MSIZE_1          </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define LL_DMA_OFFSETSIZE_PSIZE           0x00000000U               </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define LL_DMA_OFFSETSIZE_FIXEDTO4        DMA_SxCR_PINCOS           </span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_LOW               0x00000000U               </span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_MEDIUM            DMA_SxCR_PL_0             </span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_HIGH              DMA_SxCR_PL_1             </span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_VERYHIGH          DMA_SxCR_PL               </span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_0                  0x00000000U                                                </span><span class="comment">/* Select Channel0 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_1                  DMA_SxCR_CHSEL_0                                           </span><span class="comment">/* Select Channel1 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_2                  DMA_SxCR_CHSEL_1                                           </span><span class="comment">/* Select Channel2 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_3                  (DMA_SxCR_CHSEL_0 | DMA_SxCR_CHSEL_1)                      </span><span class="comment">/* Select Channel3 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_4                  DMA_SxCR_CHSEL_2                                           </span><span class="comment">/* Select Channel4 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_5                  (DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_0)                      </span><span class="comment">/* Select Channel5 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_6                  (DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1)                      </span><span class="comment">/* Select Channel6 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_7                  (DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1 | DMA_SxCR_CHSEL_0)   </span><span class="comment">/* Select Channel7 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#if defined(DMA_CHANNEL_SELECTION_8_15)</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_8                  DMA_SxCR_CHSEL_3                                           </span><span class="comment">/* Select Channel8 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_9                  (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_0)                      </span><span class="comment">/* Select Channel9 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_10                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_1)                      </span><span class="comment">/* Select Channel10 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_11                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_1 | DMA_SxCR_CHSEL_0)   </span><span class="comment">/* Select Channel11 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_12                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_2)                      </span><span class="comment">/* Select Channel12 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_13                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_0)   </span><span class="comment">/* Select Channel13 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_14                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1)   </span><span class="comment">/* Select Channel14 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_15                 DMA_SxCR_CHSEL                                             </span><span class="comment">/* Select Channel15 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA_CHANNEL_SELECTION_8_15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define LL_DMA_MBURST_SINGLE              0x00000000U                             </span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define LL_DMA_MBURST_INC4                DMA_SxCR_MBURST_0                       </span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define LL_DMA_MBURST_INC8                DMA_SxCR_MBURST_1                       </span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define LL_DMA_MBURST_INC16               (DMA_SxCR_MBURST_0 | DMA_SxCR_MBURST_1) </span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define LL_DMA_PBURST_SINGLE              0x00000000U                             </span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define LL_DMA_PBURST_INC4                DMA_SxCR_PBURST_0                       </span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define LL_DMA_PBURST_INC8                DMA_SxCR_PBURST_1                       </span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define LL_DMA_PBURST_INC16               (DMA_SxCR_PBURST_0 | DMA_SxCR_PBURST_1) </span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOMODE_DISABLE           0x00000000U                             </span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOMODE_ENABLE            DMA_SxFCR_DMDIS                         </span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOSTATUS_0_25            0x00000000U                             </span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOSTATUS_25_50           DMA_SxFCR_FS_0                          </span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOSTATUS_50_75           DMA_SxFCR_FS_1                          </span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOSTATUS_75_100          (DMA_SxFCR_FS_1 | DMA_SxFCR_FS_0)       </span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOSTATUS_EMPTY           DMA_SxFCR_FS_2                          </span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOSTATUS_FULL            (DMA_SxFCR_FS_2 | DMA_SxFCR_FS_0)       </span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_1_4          0x00000000U                             </span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_1_2          DMA_SxFCR_FTH_0                         </span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_3_4          DMA_SxFCR_FTH_1                         </span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_FULL         DMA_SxFCR_FTH                           </span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define LL_DMA_CURRENTTARGETMEM0          0x00000000U                             </span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define LL_DMA_CURRENTTARGETMEM1          DMA_SxCR_CT                             </span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_INSTANCE(__STREAM_INSTANCE__)   \</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">(((uint32_t)(__STREAM_INSTANCE__) &gt; ((uint32_t)DMA1_Stream7)) ?  DMA2 : DMA1)</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_STREAM(__STREAM_INSTANCE__)   \</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">(((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream0)) ? LL_DMA_STREAM_0 : \</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream0)) ? LL_DMA_STREAM_0 : \</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream1)) ? LL_DMA_STREAM_1 : \</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream1)) ? LL_DMA_STREAM_1 : \</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream2)) ? LL_DMA_STREAM_2 : \</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream2)) ? LL_DMA_STREAM_2 : \</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream3)) ? LL_DMA_STREAM_3 : \</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream3)) ? LL_DMA_STREAM_3 : \</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream4)) ? LL_DMA_STREAM_4 : \</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream4)) ? LL_DMA_STREAM_4 : \</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream5)) ? LL_DMA_STREAM_5 : \</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream5)) ? LL_DMA_STREAM_5 : \</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream6)) ? LL_DMA_STREAM_6 : \</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream6)) ? LL_DMA_STREAM_6 : \</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"> LL_DMA_STREAM_7)</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_STREAM_INSTANCE(__DMA_INSTANCE__, __STREAM__)   \</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA1_Stream0 : \</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA2_Stream0 : \</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_1))) ? DMA1_Stream1 : \</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_1))) ? DMA2_Stream1 : \</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_2))) ? DMA1_Stream2 : \</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_2))) ? DMA2_Stream2 : \</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_3))) ? DMA1_Stream3 : \</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_3))) ? DMA2_Stream3 : \</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_4))) ? DMA1_Stream4 : \</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_4))) ? DMA2_Stream4 : \</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_5))) ? DMA1_Stream5 : \</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_5))) ? DMA2_Stream5 : \</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_6))) ? DMA1_Stream6 : \</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_6))) ? DMA2_Stream6 : \</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_7))) ? DMA1_Stream7 : \</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"> DMA2_Stream7)</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableStream(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;{</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>);</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;}</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableStream(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;{</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;}</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsEnabledStream(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;{</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>));</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;}</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ConfigTransfer(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Configuration)</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;{</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR,</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>,</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;             Configuration);</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;}</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetDataTransferDirection(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t  Direction)</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;{</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a>, Direction);</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;}</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;{</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a>));</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;}</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMode(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Mode)</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;{</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>, Mode);</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;}</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetMode(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;{</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>));</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;}</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphIncMode(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t IncrementMode)</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;{</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a>, IncrementMode);</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;}</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;{</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a>));</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;}</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemoryIncMode(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t IncrementMode)</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;{</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a>, IncrementMode);</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;}</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;{</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a>));</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;}</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphSize(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t  Size)</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;{</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a>, Size);</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;}</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;{</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a>));</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;}</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemorySize(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t  Size)</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;{</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a>, Size);</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;}</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetMemorySize(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;{</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a>));</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;}</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetIncOffsetSize(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t OffsetSize)</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;{</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>, OffsetSize);</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;}</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetIncOffsetSize(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;{</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>));</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;}</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetStreamPriorityLevel(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t  Priority)</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;{</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a>, Priority);</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;}</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetStreamPriorityLevel(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;{</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a>));</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;}</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetDataLength(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream, uint32_t NbData)</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;{</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;NDTR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga62e0e1a1121885de705e618855ba83b0">DMA_SxNDT</a>, NbData);</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;}</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetDataLength(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream)</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;{</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;NDTR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga62e0e1a1121885de705e618855ba83b0">DMA_SxNDT</a>));</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;}</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetChannelSelection(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Channel)</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;{</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a>, Channel);</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;}</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetChannelSelection(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;{</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a>));</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;}</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemoryBurstxfer(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Mburst)</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;{</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a>, Mburst);</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;}</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetMemoryBurstxfer(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;{</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a>));</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;}</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphBurstxfer(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Pburst)</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;{</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a>, Pburst);</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;}</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetPeriphBurstxfer(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;{</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a>));</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;}</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetCurrentTargetMem(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t CurrentMemory)</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;{</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;   <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>, CurrentMemory);</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;}</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetCurrentTargetMem(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;{</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>));</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;}</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableDoubleBufferMode(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;{</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>);</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;}</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableDoubleBufferMode(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;{</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>);</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;}</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetFIFOStatus(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;{</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</a>));</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;}</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableFifoMode(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;{</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a>);</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;}</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableFifoMode(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;{</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a>);</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;}</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetFIFOThreshold(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Threshold)</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;{</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>, Threshold);</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;}</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetFIFOThreshold(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;{</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>));</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;}</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ConfigFifo(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t FifoMode, uint32_t FifoThreshold)</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;{</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>|<a class="code" href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a>, FifoMode|FifoThreshold);</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;}</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ConfigAddresses(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream, uint32_t SrcAddress, uint32_t DstAddress, uint32_t Direction)</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;{</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;  <span class="comment">/* Direction Memory to Periph */</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  <span class="keywordflow">if</span> (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  {</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR, SrcAddress);</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;    <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR, DstAddress);</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  }</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  <span class="comment">/* Direction Periph to Memory and Memory to Memory */</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;  {</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;    <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR, SrcAddress);</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR, DstAddress);</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  }</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;}</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemoryAddress(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream, uint32_t MemoryAddress)</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;{</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR, MemoryAddress);</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;}</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphAddress(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream, uint32_t PeriphAddress)</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;{</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR, PeriphAddress);</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;}</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream)</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;{</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR));</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;}</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream)</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;{</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR));</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;}</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetM2MSrcAddress(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream, uint32_t MemoryAddress)</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;{</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR, MemoryAddress);</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;}</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetM2MDstAddress(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream, uint32_t MemoryAddress)</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;  {</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;    <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR, MemoryAddress);</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;  }</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream)</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;  {</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;   <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR));</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;  }</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream)</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;{</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160; <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR));</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;}</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemory1Address(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Address)</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;{</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M1AR, <a class="code" href="group___peripheral___registers___bits___definition.html#gae057bfb6e5d7b553b668a050fcdb152d">DMA_SxM1AR_M1A</a>, Address);</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;}</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetMemory1Address(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;{</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;  <span class="keywordflow">return</span> (((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M1AR);</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;}</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT0(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;{</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a>));</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;}</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;{</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga04304a9f8891e325247c0aaa4c9fac72">DMA_LISR_HTIF1</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga04304a9f8891e325247c0aaa4c9fac72">DMA_LISR_HTIF1</a>));</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;}</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;{</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6">DMA_LISR_HTIF2</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6">DMA_LISR_HTIF2</a>));</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;}</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;{</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gaa10c891ee2ec333b7f87eea5886d574f">DMA_LISR_HTIF3</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gaa10c891ee2ec333b7f87eea5886d574f">DMA_LISR_HTIF3</a>));</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;}</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;{</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gadba8d24329c676d70560eda0b8c1e5b0">DMA_HISR_HTIF4</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gadba8d24329c676d70560eda0b8c1e5b0">DMA_HISR_HTIF4</a>));</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;}</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;{</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga8617bf8160d1027879ffd354e04908d9">DMA_HISR_HTIF5</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga8617bf8160d1027879ffd354e04908d9">DMA_HISR_HTIF5</a>));</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;}</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;{</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga0d39c14138e9ff216c203b288137144b">DMA_HISR_HTIF6</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga0d39c14138e9ff216c203b288137144b">DMA_HISR_HTIF6</a>));</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;}</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;{</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gaf535d1a3209d2e2e0e616e2d7501525d">DMA_HISR_HTIF7</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gaf535d1a3209d2e2e0e616e2d7501525d">DMA_HISR_HTIF7</a>));</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;} </div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC0(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;{</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a>));</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;}</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;{</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gae02aec39ded937b3ce816d3df4520d9b">DMA_LISR_TCIF1</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gae02aec39ded937b3ce816d3df4520d9b">DMA_LISR_TCIF1</a>));</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;}</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;{</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">DMA_LISR_TCIF2</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">DMA_LISR_TCIF2</a>));</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;}</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;{</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8">DMA_LISR_TCIF3</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8">DMA_LISR_TCIF3</a>));</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;}</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;{</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gafcce25c245499f9e62cb757e1871d973">DMA_HISR_TCIF4</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gafcce25c245499f9e62cb757e1871d973">DMA_HISR_TCIF4</a>));</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;}</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;{</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga64f15eaf1dd30450d1d35ee517507321">DMA_HISR_TCIF5</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga64f15eaf1dd30450d1d35ee517507321">DMA_HISR_TCIF5</a>));</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;}</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;{</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gad29468aa609150e241d9ae62c477cf45">DMA_HISR_TCIF6</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gad29468aa609150e241d9ae62c477cf45">DMA_HISR_TCIF6</a>));</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;}</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;{</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gad20a0a5e103def436d4e329fc0888482">DMA_HISR_TCIF7</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gad20a0a5e103def436d4e329fc0888482">DMA_HISR_TCIF7</a>));</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;} </div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE0(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;{</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a>));</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;}</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;{</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga0cd826db0b9ea5544d1a93beb90f8972">DMA_LISR_TEIF1</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga0cd826db0b9ea5544d1a93beb90f8972">DMA_LISR_TEIF1</a>));</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;}</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;{</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga74d540802cadde42bdd6debae5d8ab89">DMA_LISR_TEIF2</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga74d540802cadde42bdd6debae5d8ab89">DMA_LISR_TEIF2</a>));</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;}</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;{</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f">DMA_LISR_TEIF3</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f">DMA_LISR_TEIF3</a>));</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;}</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;{</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga9005d4b958193fbd701c879eede467c1">DMA_HISR_TEIF4</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga9005d4b958193fbd701c879eede467c1">DMA_HISR_TEIF4</a>));</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;}</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;{</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gaf16fb0e5d87f704c89824f961bfb7637">DMA_HISR_TEIF5</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gaf16fb0e5d87f704c89824f961bfb7637">DMA_HISR_TEIF5</a>));</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;}</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;{</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c">DMA_HISR_TEIF6</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c">DMA_HISR_TEIF6</a>));</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;}</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;{</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga960f094539b5afc7f9d5e45b7909afe6">DMA_HISR_TEIF7</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga960f094539b5afc7f9d5e45b7909afe6">DMA_HISR_TEIF7</a>));</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;} </div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME0(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;{</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a>));</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;}</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME1(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;{</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gaa4903814bfc12dd6193416374fbddf8c">DMA_LISR_DMEIF1</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gaa4903814bfc12dd6193416374fbddf8c">DMA_LISR_DMEIF1</a>));</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;}</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME2(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;{</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gabc7edcd7404f0dcf19a724dfad22026a">DMA_LISR_DMEIF2</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gabc7edcd7404f0dcf19a724dfad22026a">DMA_LISR_DMEIF2</a>));</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;}</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME3(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;{</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga01fd1397b41221f5bdf6f107cb92e196">DMA_LISR_DMEIF3</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga01fd1397b41221f5bdf6f107cb92e196">DMA_LISR_DMEIF3</a>));</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;}</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME4(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;{</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gaf716f1bc12ea70f49802d84fb77646e8">DMA_HISR_DMEIF4</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gaf716f1bc12ea70f49802d84fb77646e8">DMA_HISR_DMEIF4</a>));</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;}</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME5(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;{</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2">DMA_HISR_DMEIF5</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2">DMA_HISR_DMEIF5</a>));</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;}</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME6(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;{</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gab7b58e7ba316d3fc296f4433b3e62c38">DMA_HISR_DMEIF6</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gab7b58e7ba316d3fc296f4433b3e62c38">DMA_HISR_DMEIF6</a>));</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;}</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME7(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;{</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">DMA_HISR_DMEIF7</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">DMA_HISR_DMEIF7</a>));</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;}</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE0(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;{</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a>));</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;}</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE1(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;{</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gafbc4fecde60c09e12f10113a156bb922">DMA_LISR_FEIF1</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gafbc4fecde60c09e12f10113a156bb922">DMA_LISR_FEIF1</a>));</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;}</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE2(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;{</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga99c42b194213872753460ef9b7745213">DMA_LISR_FEIF2</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga99c42b194213872753460ef9b7745213">DMA_LISR_FEIF2</a>));</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;}</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE3(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;{</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga5367443a1378eef82aed62ca22763952">DMA_LISR_FEIF3</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga5367443a1378eef82aed62ca22763952">DMA_LISR_FEIF3</a>));</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;}</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE4(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;{</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gacab90057201b1da9774308ff3fb6cfa1">DMA_HISR_FEIF4</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gacab90057201b1da9774308ff3fb6cfa1">DMA_HISR_FEIF4</a>));</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;}</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE5(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;{</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#ga0d62494b31bb830433ddd683f4872519">DMA_HISR_FEIF5</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#ga0d62494b31bb830433ddd683f4872519">DMA_HISR_FEIF5</a>));</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;}</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE6(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;{</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gafb297f94bde8d1aea580683d466ca8ca">DMA_HISR_FEIF6</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gafb297f94bde8d1aea580683d466ca8ca">DMA_HISR_FEIF6</a>));</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;}</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE7(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;{</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group___peripheral___registers___bits___definition.html#gadea53385fca360f16c4474db1cf18bc1">DMA_HISR_FEIF7</a>)==(<a class="code" href="group___peripheral___registers___bits___definition.html#gadea53385fca360f16c4474db1cf18bc1">DMA_HISR_FEIF7</a>));</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;}</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT0(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;{</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga44f83ba08feb98240a553403d977b8d1">DMA_LIFCR_CHTIF0</a>);</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;}</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT1(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;{</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#gad2f38b0c141a9afb3943276dacdcb969">DMA_LIFCR_CHTIF1</a>);</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;}</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT2(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;{</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#gae19254e8ad726a73c6edc01bc7cf2cfa">DMA_LIFCR_CHTIF2</a>);</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;}</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT3(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;{</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga0ed3ab4e5d7975f985eb25dc65f99be3">DMA_LIFCR_CHTIF3</a>);</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;}</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT4(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;{</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#gaf8f0afa9a6526f7f4413766417a56be8">DMA_HIFCR_CHTIF4</a>);</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;}</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT5(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;{</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga2cef7eeccd11737c1ebf5735284046cc">DMA_HIFCR_CHTIF5</a>);</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;}</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT6(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;{</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#gaed7cbbbc0602d00e101e3f57aa3b696a">DMA_HIFCR_CHTIF6</a>);</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;}</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT7(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;{</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga95e9989cbd70b18d833bb4cfcb8afce9">DMA_HIFCR_CHTIF7</a>);</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;}</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC0(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;{</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#gab7a0b2cc41c63504195714614e59dc8e">DMA_LIFCR_CTCIF0</a>);</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;}</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC1(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;{</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga7494c54901b8f5bcb4894d20b8cfafed">DMA_LIFCR_CTCIF1</a>);</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;}</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC2(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;{</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga52d6df2b5ab2b43da273a702fe139b59">DMA_LIFCR_CTCIF2</a>);</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;}</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC3(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;{</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga5210736d34dc24eb9507975921233137">DMA_LIFCR_CTCIF3</a>);</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;}</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC4(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;{</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga42e529507a40f0dc4c16da7cc6d659db">DMA_HIFCR_CTCIF4</a>);</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;}</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC5(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;{</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#gaa55d19705147a6ee16effe9ec1012a72">DMA_HIFCR_CTCIF5</a>);</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;}</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC6(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;{</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#gacd88be16962491e41e586f5109014bc6">DMA_HIFCR_CTCIF6</a>);</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;}</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC7(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;{</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#gadf8056629f4948fb236b4339e213cc69">DMA_HIFCR_CTCIF7</a>);</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;}</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE0(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;{</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga5824a64683ce2039260c952d989bf420">DMA_LIFCR_CTEIF0</a>);</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;}</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE1(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;{</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#gaf6d8adf52567aee2969492db65d448d4">DMA_LIFCR_CTEIF1</a>);</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;}</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE2(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;{</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#gaa9d761752657a3d268da5434a04c6c6a">DMA_LIFCR_CTEIF2</a>);</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;}</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE3(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;{</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga0a51c601387d1ae49333d5ace8ae86ee">DMA_LIFCR_CTEIF3</a>);</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;}</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE4(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;{</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga9e05ff4fc6bace9cc6c0f0d4ec7b3314">DMA_HIFCR_CTEIF4</a>);</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;}</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE5(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;{</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga33394fe20a3567c8baaeb15ad9aab586">DMA_HIFCR_CTEIF5</a>);</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;}</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE6(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;{</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga69e01e2f6a5cd1c800321e4121f8e788">DMA_HIFCR_CTEIF6</a>);</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;}</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE7(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;{</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga84ab215e0b217547745beefb65dfefdf">DMA_HIFCR_CTEIF7</a>);</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;}</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME0(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;{</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#gafe80a122bf0537e8c95877ccf2b7b6d9">DMA_LIFCR_CDMEIF0</a>);</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;}</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME1(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;{</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a5aea54a390886f7de82e87e6dfc936">DMA_LIFCR_CDMEIF1</a>);</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;}</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME2(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;{</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga7680fc5f5e6c0032044f1d8ab7766de8">DMA_LIFCR_CDMEIF2</a>);</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;}</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME3(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;{</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#gabea10cdf2d3b0773b4e6b7fc9422f361">DMA_LIFCR_CDMEIF3</a>);</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;}</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME4(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;{</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga0d70d58a4423ac8973c30ddbc7404b44">DMA_HIFCR_CDMEIF4</a>);</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;}</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME5(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;{</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga15b404d9e1601cf3627cbf0163b50221">DMA_HIFCR_CDMEIF5</a>);</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;}</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME6(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;{</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga7f73fa93a4e01fbf279e920eca139807">DMA_HIFCR_CDMEIF6</a>);</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;}</div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME7(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;{</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#gad70bf852fd8c24d79fcc104c950a589f">DMA_HIFCR_CDMEIF7</a>);</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;}</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE0(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;{</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#gadf6b8892189f3779f7fecf529ed87c74">DMA_LIFCR_CFEIF0</a>);</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;}</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE1(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;{</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga96cea0049553ab806bbc956f52528c37">DMA_LIFCR_CFEIF1</a>);</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;}</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE2(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;{</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#gae0f58173c721a4cee3f3885b352fa2a3">DMA_LIFCR_CFEIF2</a>);</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;}</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE3(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;{</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#gad9432964145dc55af9186aea425e9963">DMA_LIFCR_CFEIF3</a>);</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;}</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE4(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;{</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga1e5ea118900178d4fa2d19656c1b48ff">DMA_HIFCR_CFEIF4</a>);</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;}</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE5(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;{</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a4e90af967fa0a76c842384264e0e52">DMA_HIFCR_CFEIF5</a>);</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;}</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE6(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;{</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga39a0a7f42498f71dedae8140483b7ced">DMA_HIFCR_CFEIF6</a>);</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;}</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE7(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;{</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group___peripheral___registers___bits___definition.html#ga50332abe2e7b5a4f9cffd65d9a29382a">DMA_HIFCR_CFEIF7</a>);</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;}</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_HT(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;{</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>);</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;}</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_TE(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;{</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>);</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;}</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_TC(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;{</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>);</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;}</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_DME(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;{</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>);</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;}</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_FE(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;{</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>);</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;}</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_HT(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;{</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>);</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;}</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_TE(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;{</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>);</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;}</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_TC(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;{</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>);</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;}</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_DME(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;{</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>);</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;}</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;</div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_FE(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;{</div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>);</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;}</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;{</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>);</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;}</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;{</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>);</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;}</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;{</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>);</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;}</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_DME(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;{</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>);</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;}</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_FE(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;{</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>);</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;}</div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;</div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;uint32_t LL_DMA_Init(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, LL_DMA_InitTypeDef *DMA_InitStruct);</div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;uint32_t LL_DMA_DeInit(<a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream);</div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="keywordtype">void</span> LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct);</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1 || DMA2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;}</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F7xx_LL_DMA_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___peripheral___registers___bits___definition_html_gad70bf852fd8c24d79fcc104c950a589f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad70bf852fd8c24d79fcc104c950a589f">DMA_HIFCR_CDMEIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CDMEIF7</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6945</div></div>
<div class="ttc" id="group___exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:204</div></div>
<div class="ttc" id="group___peripheral__memory__map_html_ga48a551ee91d3f07dd74347fdb35c703d"><div class="ttname"><a href="group___peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a></div><div class="ttdeci">#define DMA1_Stream2_BASE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1517</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab7a0b2cc41c63504195714614e59dc8e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab7a0b2cc41c63504195714614e59dc8e">DMA_LIFCR_CTCIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CTCIF0</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6919</div></div>
<div class="ttc" id="group___peripheral__memory__map_html_ga757a3c0d866c0fe68c6176156065a26b"><div class="ttname"><a href="group___peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a></div><div class="ttdeci">#define DMA1_Stream4_BASE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1519</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadba8d24329c676d70560eda0b8c1e5b0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadba8d24329c676d70560eda0b8c1e5b0">DMA_HISR_HTIF4</a></div><div class="ttdeci">#define DMA_HISR_HTIF4</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6860</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac5ee964eee9c88fa28d32ce3ea6478f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2">DMA_HISR_DMEIF5</a></div><div class="ttdeci">#define DMA_HISR_DMEIF5</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6851</div></div>
<div class="ttc" id="group___peripheral__memory__map_html_ga5b4152cef577e37eccc9311d8bdbf3c2"><div class="ttname"><a href="group___peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a></div><div class="ttdeci">#define DMA1_Stream1_BASE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1516</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5210736d34dc24eb9507975921233137"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5210736d34dc24eb9507975921233137">DMA_LIFCR_CTCIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CTCIF3</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6874</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga89406bb954742665691c0ac2f8d95ec9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a></div><div class="ttdeci">#define DMA_SxFCR_DMDIS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6740</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6ae47cc2cd2e985d29cb6b0bb65da1d7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a></div><div class="ttdeci">#define DMA_SxCR_TCIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6693</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad2f38b0c141a9afb3943276dacdcb969"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad2f38b0c141a9afb3943276dacdcb969">DMA_LIFCR_CHTIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CHTIF1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6907</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae9a98cb706a722d726d8ec6e9fe4a773"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a></div><div class="ttdeci">#define DMA_SxCR_MSIZE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6666</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9a5aea54a390886f7de82e87e6dfc936"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a5aea54a390886f7de82e87e6dfc936">DMA_LIFCR_CDMEIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CDMEIF1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6913</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga42e529507a40f0dc4c16da7cc6d659db"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga42e529507a40f0dc4c16da7cc6d659db">DMA_HIFCR_CTCIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CTCIF4</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6981</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2cef7eeccd11737c1ebf5735284046cc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2cef7eeccd11737c1ebf5735284046cc">DMA_HIFCR_CHTIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CHTIF5</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6969</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf8f0afa9a6526f7f4413766417a56be8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf8f0afa9a6526f7f4413766417a56be8">DMA_HIFCR_CHTIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CHTIF4</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6984</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9005d4b958193fbd701c879eede467c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9005d4b958193fbd701c879eede467c1">DMA_HISR_TEIF4</a></div><div class="ttdeci">#define DMA_HISR_TEIF4</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6863</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5367443a1378eef82aed62ca22763952"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5367443a1378eef82aed62ca22763952">DMA_LISR_FEIF3</a></div><div class="ttdeci">#define DMA_LISR_FEIF3</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6762</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html_aacb4a0977d281bc809cb5974e178bc2b"><div class="ttname"><a href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">DMA_TypeDef::LISR</a></div><div class="ttdeci">__IO uint32_t LISR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:449</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga72de97ebc9d063dceb38bada91c44878"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a></div><div class="ttdeci">#define DMA_LISR_DMEIF0</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6804</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga14c115d71a4e3b3c4da360108288154c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a></div><div class="ttdeci">#define DMA_SxCR_PL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6658</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga62e0e1a1121885de705e618855ba83b0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga62e0e1a1121885de705e618855ba83b0">DMA_SxNDT</a></div><div class="ttdeci">#define DMA_SxNDT</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6710</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0a51c601387d1ae49333d5ace8ae86ee"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0a51c601387d1ae49333d5ace8ae86ee">DMA_LIFCR_CTEIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CTEIF3</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6880</div></div>
<div class="ttc" id="group___exported__macro_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:200</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf21350cce8c4cb5d7c6fcf5edc930cf8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">DMA_LISR_TCIF2</a></div><div class="ttdeci">#define DMA_LISR_TCIF2</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6765</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadf353426d72702c7801416ba36d53dc6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a></div><div class="ttdeci">#define DMA_SxCR_CHSEL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6635</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7680fc5f5e6c0032044f1d8ab7766de8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7680fc5f5e6c0032044f1d8ab7766de8">DMA_LIFCR_CDMEIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CDMEIF2</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6898</div></div>
<div class="ttc" id="group___peripheral__memory__map_html_ga58998ddc40adb6361704d6c9dad08125"><div class="ttname"><a href="group___peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a></div><div class="ttdeci">#define DMA1_Stream6_BASE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1521</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga44c16978164026a81f5b07280e800e7f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a></div><div class="ttdeci">#define DMA_SxFCR_FTH</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6743</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacab90057201b1da9774308ff3fb6cfa1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacab90057201b1da9774308ff3fb6cfa1">DMA_HISR_FEIF4</a></div><div class="ttdeci">#define DMA_HISR_FEIF4</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6869</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad9432964145dc55af9186aea425e9963"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad9432964145dc55af9186aea425e9963">DMA_LIFCR_CFEIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CFEIF3</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6886</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8617bf8160d1027879ffd354e04908d9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8617bf8160d1027879ffd354e04908d9">DMA_HISR_HTIF5</a></div><div class="ttdeci">#define DMA_HISR_HTIF5</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6845</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafb297f94bde8d1aea580683d466ca8ca"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafb297f94bde8d1aea580683d466ca8ca">DMA_HISR_FEIF6</a></div><div class="ttdeci">#define DMA_HISR_FEIF6</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6839</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:447</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3bb23848f8a022a47ab4abd5aa9b7d39"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">DMA_HISR_DMEIF7</a></div><div class="ttdeci">#define DMA_HISR_DMEIF7</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6821</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga13a7fe097608bc5031d42ba69effed20"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a></div><div class="ttdeci">#define DMA_SxCR_HTIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6696</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html_a11adb689c874d38b49fa44990323b653"><div class="ttname"><a href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">DMA_TypeDef::LIFCR</a></div><div class="ttdeci">__IO uint32_t LIFCR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:451</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf16fb0e5d87f704c89824f961bfb7637"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf16fb0e5d87f704c89824f961bfb7637">DMA_HISR_TEIF5</a></div><div class="ttdeci">#define DMA_HISR_TEIF5</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6848</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga29c5d5c559dd14646fdc170e74f1f03b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a></div><div class="ttdeci">#define DMA_SxCR_PINC</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6679</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga01fd1397b41221f5bdf6f107cb92e196"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga01fd1397b41221f5bdf6f107cb92e196">DMA_LISR_DMEIF3</a></div><div class="ttdeci">#define DMA_LISR_DMEIF3</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6759</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab7b58e7ba316d3fc296f4433b3e62c38"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab7b58e7ba316d3fc296f4433b3e62c38">DMA_HISR_DMEIF6</a></div><div class="ttdeci">#define DMA_HISR_DMEIF6</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6836</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9e05ff4fc6bace9cc6c0f0d4ec7b3314"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9e05ff4fc6bace9cc6c0f0d4ec7b3314">DMA_HIFCR_CTEIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CTEIF4</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6987</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0cd826db0b9ea5544d1a93beb90f8972"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0cd826db0b9ea5544d1a93beb90f8972">DMA_LISR_TEIF1</a></div><div class="ttdeci">#define DMA_LISR_TEIF1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6786</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae02aec39ded937b3ce816d3df4520d9b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae02aec39ded937b3ce816d3df4520d9b">DMA_LISR_TCIF1</a></div><div class="ttdeci">#define DMA_LISR_TCIF1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6780</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1e5ea118900178d4fa2d19656c1b48ff"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e5ea118900178d4fa2d19656c1b48ff">DMA_HIFCR_CFEIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CFEIF4</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6993</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf716f1bc12ea70f49802d84fb77646e8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf716f1bc12ea70f49802d84fb77646e8">DMA_HISR_DMEIF4</a></div><div class="ttdeci">#define DMA_HISR_DMEIF4</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6866</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa55d19705147a6ee16effe9ec1012a72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa55d19705147a6ee16effe9ec1012a72">DMA_HIFCR_CTCIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CTCIF5</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6966</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafbc4fecde60c09e12f10113a156bb922"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafbc4fecde60c09e12f10113a156bb922">DMA_LISR_FEIF1</a></div><div class="ttdeci">#define DMA_LISR_FEIF1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6792</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae0f58173c721a4cee3f3885b352fa2a3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae0f58173c721a4cee3f3885b352fa2a3">DMA_LIFCR_CFEIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CFEIF2</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6901</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadc248dbc519cc580621cdadcdd8741fb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a></div><div class="ttdeci">#define DMA_SxCR_CIRC</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6682</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadbc3f7e52c0688bed4b71fa37666901d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a></div><div class="ttdeci">#define DMA_LISR_TCIF0</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6795</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga44e5bf8adbb2646d325cba8d5dd670d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8">DMA_LISR_TCIF3</a></div><div class="ttdeci">#define DMA_LISR_TCIF3</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6750</div></div>
<div class="ttc" id="group___exported__macro_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:192</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadf8056629f4948fb236b4339e213cc69"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadf8056629f4948fb236b4339e213cc69">DMA_HIFCR_CTCIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CTCIF7</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6936</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga771a295832a584a3777ede523a691719"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a></div><div class="ttdeci">#define DMA_SxCR_MINC</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6676</div></div>
<div class="ttc" id="group___peripheral__memory__map_html_ga82186dd6d3f60995d428b34c041919d7"><div class="ttname"><a href="group___peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a></div><div class="ttdeci">#define DMA1_Stream7_BASE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1522</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9a4e90af967fa0a76c842384264e0e52"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a4e90af967fa0a76c842384264e0e52">DMA_HIFCR_CFEIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CFEIF5</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6978</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gabc7edcd7404f0dcf19a724dfad22026a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabc7edcd7404f0dcf19a724dfad22026a">DMA_LISR_DMEIF2</a></div><div class="ttdeci">#define DMA_LISR_DMEIF2</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6774</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga52d6df2b5ab2b43da273a702fe139b59"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52d6df2b5ab2b43da273a702fe139b59">DMA_LIFCR_CTCIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CTCIF2</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6889</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga53a1cde736b2afc5a394a67849f0c497"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a></div><div class="ttdeci">#define DMA_SxCR_DBM</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6655</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga15b404d9e1601cf3627cbf0163b50221"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15b404d9e1601cf3627cbf0163b50221">DMA_HIFCR_CDMEIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CDMEIF5</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6975</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacaecc56f94a9af756d077cf7df1b6c41"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a></div><div class="ttdeci">#define DMA_SxCR_DMEIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6702</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa9d761752657a3d268da5434a04c6c6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9d761752657a3d268da5434a04c6c6a">DMA_LIFCR_CTEIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CTEIF2</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6895</div></div>
<div class="ttc" id="group___peripheral__memory__map_html_ga0ded7bed8969fe2e2d616e7f90eb7654"><div class="ttname"><a href="group___peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a></div><div class="ttdeci">#define DMA1_Stream5_BASE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1520</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga96cea0049553ab806bbc956f52528c37"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga96cea0049553ab806bbc956f52528c37">DMA_LIFCR_CFEIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CFEIF1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6916</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga79bcc3f8e773206a66aba95c6f889d6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a></div><div class="ttdeci">#define DMA_LISR_FEIF0</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6807</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf6d8adf52567aee2969492db65d448d4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf6d8adf52567aee2969492db65d448d4">DMA_LIFCR_CTEIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CTEIF1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6910</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga84ab215e0b217547745beefb65dfefdf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga84ab215e0b217547745beefb65dfefdf">DMA_HIFCR_CTEIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CTEIF7</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6942</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga11f412d256043bec3e01ceef7f2099f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a></div><div class="ttdeci">#define DMA_SxCR_PFCTRL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6690</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaba9ca2264bc381abe0f4183729ab1fb1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a></div><div class="ttdeci">#define DMA_SxFCR_FEIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6731</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5dfaba3a5db7cdcbddf9ee5974b44c2f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f">DMA_LISR_TEIF3</a></div><div class="ttdeci">#define DMA_LISR_TEIF3</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6756</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga99c42b194213872753460ef9b7745213"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga99c42b194213872753460ef9b7745213">DMA_LISR_FEIF2</a></div><div class="ttdeci">#define DMA_LISR_FEIF2</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6777</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafe80a122bf0537e8c95877ccf2b7b6d9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe80a122bf0537e8c95877ccf2b7b6d9">DMA_LIFCR_CDMEIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CDMEIF0</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6928</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gabea10cdf2d3b0773b4e6b7fc9422f361"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabea10cdf2d3b0773b4e6b7fc9422f361">DMA_LIFCR_CDMEIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CDMEIF3</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6883</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafcce25c245499f9e62cb757e1871d973"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafcce25c245499f9e62cb757e1871d973">DMA_HISR_TCIF4</a></div><div class="ttdeci">#define DMA_HISR_TCIF4</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6857</div></div>
<div class="ttc" id="struct_d_m_a___stream___type_def_html"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a></div><div class="ttdoc">DMA Controller. </div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:437</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7494c54901b8f5bcb4894d20b8cfafed"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7494c54901b8f5bcb4894d20b8cfafed">DMA_LIFCR_CTCIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CTCIF1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6904</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga56094479dc9b173b00ccfb199d8a2853"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</a></div><div class="ttdeci">#define DMA_SxFCR_FS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6734</div></div>
<div class="ttc" id="stm32f7xx_8h_html"><div class="ttname"><a href="stm32f7xx_8h.html">stm32f7xx.h</a></div><div class="ttdoc">CMSIS STM32F7xx Device Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadea53385fca360f16c4474db1cf18bc1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadea53385fca360f16c4474db1cf18bc1">DMA_HISR_FEIF7</a></div><div class="ttdeci">#define DMA_HISR_FEIF7</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6824</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga33394fe20a3567c8baaeb15ad9aab586"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga33394fe20a3567c8baaeb15ad9aab586">DMA_HIFCR_CTEIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CTEIF5</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6972</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html_a01a90a5fcd6459e10b81c0ab737dd2e3"><div class="ttname"><a href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">DMA_TypeDef::HISR</a></div><div class="ttdeci">__IO uint32_t HISR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:450</div></div>
<div class="ttc" id="group___exported__macro_html_gae7f188a4d26c9e713a48414783421071"><div class="ttname"><a href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a></div><div class="ttdeci">#define READ_REG(REG)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:202</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga16bc78076551c42cbdc084e9d0006bd4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a></div><div class="ttdeci">#define DMA_SxCR_DIR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6685</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaabf69fe92e9a44167535365b0fe4ea9e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a></div><div class="ttdeci">#define DMA_SxCR_EN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6705</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga64f15eaf1dd30450d1d35ee517507321"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga64f15eaf1dd30450d1d35ee517507321">DMA_HISR_TCIF5</a></div><div class="ttdeci">#define DMA_HISR_TCIF5</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6842</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacd88be16962491e41e586f5109014bc6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacd88be16962491e41e586f5109014bc6">DMA_HIFCR_CTCIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CTCIF6</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6951</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5824a64683ce2039260c952d989bf420"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5824a64683ce2039260c952d989bf420">DMA_LIFCR_CTEIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CTEIF0</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6925</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaeee99c36ba3ea56cdb4f73a0b01fb602"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a></div><div class="ttdeci">#define DMA_SxCR_TEIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6699</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaea0808f979c27b7b68d79ad511e95ea0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a></div><div class="ttdeci">#define DMA_SxCR_PSIZE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6671</div></div>
<div class="ttc" id="group___exported__macro_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:196</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga960f094539b5afc7f9d5e45b7909afe6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga960f094539b5afc7f9d5e45b7909afe6">DMA_HISR_TEIF7</a></div><div class="ttdeci">#define DMA_HISR_TEIF7</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6818</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1a7ec01955fb504a5aa4f9f16a9ac52c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c">DMA_HISR_TEIF6</a></div><div class="ttdeci">#define DMA_HISR_TEIF6</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6833</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6ca25185d14a1f0c208ec8ceadc787a6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6">DMA_LISR_HTIF2</a></div><div class="ttdeci">#define DMA_LISR_HTIF2</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6768</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad43cdafa5acfcd683b7a2ee8976dd8ba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a></div><div class="ttdeci">#define DMA_LISR_TEIF0</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6801</div></div>
<div class="ttc" id="group___exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:194</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa10c891ee2ec333b7f87eea5886d574f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa10c891ee2ec333b7f87eea5886d574f">DMA_LISR_HTIF3</a></div><div class="ttdeci">#define DMA_LISR_HTIF3</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6753</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae19254e8ad726a73c6edc01bc7cf2cfa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae19254e8ad726a73c6edc01bc7cf2cfa">DMA_LIFCR_CHTIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CHTIF2</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6892</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html_a1e4f50b935bab2520788ae936f2e55c1"><div class="ttname"><a href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">DMA_TypeDef::HIFCR</a></div><div class="ttdeci">__IO uint32_t HIFCR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:452</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa4903814bfc12dd6193416374fbddf8c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa4903814bfc12dd6193416374fbddf8c">DMA_LISR_DMEIF1</a></div><div class="ttdeci">#define DMA_LISR_DMEIF1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6789</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf535d1a3209d2e2e0e616e2d7501525d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf535d1a3209d2e2e0e616e2d7501525d">DMA_HISR_HTIF7</a></div><div class="ttdeci">#define DMA_HISR_HTIF7</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6815</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaed7cbbbc0602d00e101e3f57aa3b696a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaed7cbbbc0602d00e101e3f57aa3b696a">DMA_HIFCR_CHTIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CHTIF6</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6954</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0d39c14138e9ff216c203b288137144b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0d39c14138e9ff216c203b288137144b">DMA_HISR_HTIF6</a></div><div class="ttdeci">#define DMA_HISR_HTIF6</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6830</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga74d540802cadde42bdd6debae5d8ab89"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga74d540802cadde42bdd6debae5d8ab89">DMA_LISR_TEIF2</a></div><div class="ttdeci">#define DMA_LISR_TEIF2</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6771</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad29468aa609150e241d9ae62c477cf45"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad29468aa609150e241d9ae62c477cf45">DMA_HISR_TCIF6</a></div><div class="ttdeci">#define DMA_HISR_TCIF6</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6827</div></div>
<div class="ttc" id="group___peripheral__memory__map_html_gab2d8a917a0e4ea99a22ac6ebf279bc72"><div class="ttname"><a href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a></div><div class="ttdeci">#define DMA1_BASE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1514</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae057bfb6e5d7b553b668a050fcdb152d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae057bfb6e5d7b553b668a050fcdb152d">DMA_SxM1AR_M1A</a></div><div class="ttdeci">#define DMA_SxM1AR_M1A</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7008</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga502380abb155eb3b37a2ca9359e2da2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a></div><div class="ttdeci">#define DMA_SxCR_PBURST</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6647</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0ed3ab4e5d7975f985eb25dc65f99be3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ed3ab4e5d7975f985eb25dc65f99be3">DMA_LIFCR_CHTIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CHTIF3</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6877</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7f73fa93a4e01fbf279e920eca139807"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7f73fa93a4e01fbf279e920eca139807">DMA_HIFCR_CDMEIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CDMEIF6</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6960</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga44f83ba08feb98240a553403d977b8d1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga44f83ba08feb98240a553403d977b8d1">DMA_LIFCR_CHTIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CHTIF0</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6922</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga50332abe2e7b5a4f9cffd65d9a29382a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50332abe2e7b5a4f9cffd65d9a29382a">DMA_HIFCR_CFEIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CFEIF7</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6948</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga95e9989cbd70b18d833bb4cfcb8afce9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95e9989cbd70b18d833bb4cfcb8afce9">DMA_HIFCR_CHTIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CHTIF7</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6939</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadf6b8892189f3779f7fecf529ed87c74"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadf6b8892189f3779f7fecf529ed87c74">DMA_LIFCR_CFEIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CFEIF0</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6931</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga39a0a7f42498f71dedae8140483b7ced"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga39a0a7f42498f71dedae8140483b7ced">DMA_HIFCR_CFEIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CFEIF6</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6963</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaeb929908d2e7fdef2136c20c93377c70"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a></div><div class="ttdeci">#define DMA_SxCR_PINCOS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6663</div></div>
<div class="ttc" id="group___peripheral__memory__map_html_gac51deb54ff7cfe1290dfcf517ae67127"><div class="ttname"><a href="group___peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a></div><div class="ttdeci">#define DMA1_Stream3_BASE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1518</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0d62494b31bb830433ddd683f4872519"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0d62494b31bb830433ddd683f4872519">DMA_HISR_FEIF5</a></div><div class="ttdeci">#define DMA_HISR_FEIF5</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6854</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga04304a9f8891e325247c0aaa4c9fac72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga04304a9f8891e325247c0aaa4c9fac72">DMA_LISR_HTIF1</a></div><div class="ttdeci">#define DMA_LISR_HTIF1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6783</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga69e01e2f6a5cd1c800321e4121f8e788"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga69e01e2f6a5cd1c800321e4121f8e788">DMA_HIFCR_CTEIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CTEIF6</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6957</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5c1174bff38faf5d87b71521bce8f84f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a></div><div class="ttdeci">#define DMA_SxCR_MBURST</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6642</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0d70d58a4423ac8973c30ddbc7404b44"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0d70d58a4423ac8973c30ddbc7404b44">DMA_HIFCR_CDMEIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CDMEIF4</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6990</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad20a0a5e103def436d4e329fc0888482"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad20a0a5e103def436d4e329fc0888482">DMA_HISR_TCIF7</a></div><div class="ttdeci">#define DMA_HISR_TCIF7</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6812</div></div>
<div class="ttc" id="group___peripheral__memory__map_html_ga0d3c52aa35dcc68f78b704dfde57ba95"><div class="ttname"><a href="group___peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a></div><div class="ttdeci">#define DMA1_Stream0_BASE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1515</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6181727d13abbc46283ff22ce359e3b9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a></div><div class="ttdeci">#define DMA_LISR_HTIF0</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6798</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadd36c677ee53f56dc408cd549e64cf7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a></div><div class="ttdeci">#define DMA_SxCR_CT</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6652</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_397d9aeee4af8edecac90968d93b57df.html">external</a></li><li class="navelem"><a class="el" href="dir_d44dc8085d5faa6a792c35ee8daf1893.html">STM32F7xx_HAL_Drivers</a></li><li class="navelem"><a class="el" href="dir_ad8ec080499984a8e3c23a7affdafd94.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__ll__dma_8h.html">stm32f7xx_ll_dma.h</a></li>
    <li class="footer">Generated on Sun Aug 9 2020 02:58:33 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
