{
  "module_name": "pinctrl-meteorlake.c",
  "hash_id": "3fc3d34e9536fb86da64a79b6ac1eec652a3ce6598e22321b4b131406d8b871a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/intel/pinctrl-meteorlake.c",
  "human_readable_source": "\n \n\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n\n#include <linux/pinctrl/pinctrl.h>\n\n#include \"pinctrl-intel.h\"\n\n#define MTL_P_PAD_OWN\t\t0x0b0\n#define MTL_P_PADCFGLOCK\t0x110\n#define MTL_P_HOSTSW_OWN\t0x140\n#define MTL_P_GPI_IS\t\t0x200\n#define MTL_P_GPI_IE\t\t0x210\n\n#define MTL_S_PAD_OWN\t\t0x0b0\n#define MTL_S_PADCFGLOCK\t0x0f0\n#define MTL_S_HOSTSW_OWN\t0x110\n#define MTL_S_GPI_IS\t\t0x200\n#define MTL_S_GPI_IE\t\t0x210\n\n#define MTL_GPP(r, s, e, g)\t\t\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.reg_num = (r),\t\t\t\t\\\n\t\t.base = (s),\t\t\t\t\\\n\t\t.size = ((e) - (s) + 1),\t\t\\\n\t\t.gpio_base = (g),\t\t\t\\\n\t}\n\n#define MTL_P_COMMUNITY(b, s, e, g)\t\t\t\\\n\tINTEL_COMMUNITY_GPPS(b, s, e, g, MTL_P)\n\n#define MTL_S_COMMUNITY(b, s, e, g)\t\t\t\\\n\tINTEL_COMMUNITY_GPPS(b, s, e, g, MTL_S)\n\n \nstatic const struct pinctrl_pin_desc mtlp_pins[] = {\n\t \n\tPINCTRL_PIN(0, \"PECI\"),\n\tPINCTRL_PIN(1, \"UFS_RESET_B\"),\n\tPINCTRL_PIN(2, \"VIDSOUT\"),\n\tPINCTRL_PIN(3, \"VIDSCK\"),\n\tPINCTRL_PIN(4, \"VIDALERT_B\"),\n\t \n\tPINCTRL_PIN(5, \"BATLOW_B\"),\n\tPINCTRL_PIN(6, \"AC_PRESENT\"),\n\tPINCTRL_PIN(7, \"SOC_WAKE_B\"),\n\tPINCTRL_PIN(8, \"PWRBTN_B\"),\n\tPINCTRL_PIN(9, \"SLP_S3_B\"),\n\tPINCTRL_PIN(10, \"SLP_S4_B\"),\n\tPINCTRL_PIN(11, \"SLP_A_B\"),\n\tPINCTRL_PIN(12, \"GPP_V_7\"),\n\tPINCTRL_PIN(13, \"SUSCLK\"),\n\tPINCTRL_PIN(14, \"SLP_WLAN_B\"),\n\tPINCTRL_PIN(15, \"SLP_S5_B\"),\n\tPINCTRL_PIN(16, \"LANPHYPC\"),\n\tPINCTRL_PIN(17, \"SLP_LAN_B\"),\n\tPINCTRL_PIN(18, \"GPP_V_13\"),\n\tPINCTRL_PIN(19, \"WAKE_B\"),\n\tPINCTRL_PIN(20, \"GPP_V_15\"),\n\tPINCTRL_PIN(21, \"GPP_V_16\"),\n\tPINCTRL_PIN(22, \"GPP_V_17\"),\n\tPINCTRL_PIN(23, \"GPP_V_18\"),\n\tPINCTRL_PIN(24, \"CATERR_B\"),\n\tPINCTRL_PIN(25, \"PROCHOT_B\"),\n\tPINCTRL_PIN(26, \"THERMTRIP_B\"),\n\tPINCTRL_PIN(27, \"DSI_DE_TE_2_GENLOCK_REF\"),\n\tPINCTRL_PIN(28, \"DSI_DE_TE_1_DISP_UTILS\"),\n\t \n\tPINCTRL_PIN(29, \"SMBCLK\"),\n\tPINCTRL_PIN(30, \"SMBDATA\"),\n\tPINCTRL_PIN(31, \"SMBALERT_B\"),\n\tPINCTRL_PIN(32, \"SML0CLK\"),\n\tPINCTRL_PIN(33, \"SML0DATA\"),\n\tPINCTRL_PIN(34, \"GPP_C_5\"),\n\tPINCTRL_PIN(35, \"GPP_C_6\"),\n\tPINCTRL_PIN(36, \"GPP_C_7\"),\n\tPINCTRL_PIN(37, \"GPP_C_8\"),\n\tPINCTRL_PIN(38, \"GPP_C_9\"),\n\tPINCTRL_PIN(39, \"GPP_C_10\"),\n\tPINCTRL_PIN(40, \"GPP_C_11\"),\n\tPINCTRL_PIN(41, \"GPP_C_12\"),\n\tPINCTRL_PIN(42, \"GPP_C_13\"),\n\tPINCTRL_PIN(43, \"GPP_C_14\"),\n\tPINCTRL_PIN(44, \"GPP_C_15\"),\n\tPINCTRL_PIN(45, \"GPP_C_16\"),\n\tPINCTRL_PIN(46, \"GPP_C_17\"),\n\tPINCTRL_PIN(47, \"GPP_C_18\"),\n\tPINCTRL_PIN(48, \"GPP_C_19\"),\n\tPINCTRL_PIN(49, \"GPP_C_20\"),\n\tPINCTRL_PIN(50, \"GPP_C_21\"),\n\tPINCTRL_PIN(51, \"GPP_C_22\"),\n\tPINCTRL_PIN(52, \"GPP_C_23\"),\n\t \n\tPINCTRL_PIN(53, \"ESPI_IO_0\"),\n\tPINCTRL_PIN(54, \"ESPI_IO_1\"),\n\tPINCTRL_PIN(55, \"ESPI_IO_2\"),\n\tPINCTRL_PIN(56, \"ESPI_IO_3\"),\n\tPINCTRL_PIN(57, \"ESPI_CS0_B\"),\n\tPINCTRL_PIN(58, \"ESPI_CLK\"),\n\tPINCTRL_PIN(59, \"ESPI_RESET_B\"),\n\tPINCTRL_PIN(60, \"GPP_A_7\"),\n\tPINCTRL_PIN(61, \"GPP_A_8\"),\n\tPINCTRL_PIN(62, \"GPP_A_9\"),\n\tPINCTRL_PIN(63, \"GPP_A_10\"),\n\tPINCTRL_PIN(64, \"GPP_A_11\"),\n\tPINCTRL_PIN(65, \"GPP_A_12\"),\n\tPINCTRL_PIN(66, \"ESPI_CS1_B\"),\n\tPINCTRL_PIN(67, \"ESPI_CS2_B\"),\n\tPINCTRL_PIN(68, \"ESPI_CS3_B\"),\n\tPINCTRL_PIN(69, \"ESPI_ALERT0_B\"),\n\tPINCTRL_PIN(70, \"ESPI_ALERT1_B\"),\n\tPINCTRL_PIN(71, \"ESPI_ALERT2_B\"),\n\tPINCTRL_PIN(72, \"ESPI_ALERT3_B\"),\n\tPINCTRL_PIN(73, \"GPP_A_20\"),\n\tPINCTRL_PIN(74, \"GPP_A_21\"),\n\tPINCTRL_PIN(75, \"GPP_A_22\"),\n\tPINCTRL_PIN(76, \"GPP_A_23\"),\n\tPINCTRL_PIN(77, \"ESPI_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(78, \"GPP_E_0\"),\n\tPINCTRL_PIN(79, \"GPP_E_1\"),\n\tPINCTRL_PIN(80, \"GPP_E_2\"),\n\tPINCTRL_PIN(81, \"GPP_E_3\"),\n\tPINCTRL_PIN(82, \"GPP_E_4\"),\n\tPINCTRL_PIN(83, \"GPP_E_5\"),\n\tPINCTRL_PIN(84, \"GPP_E_6\"),\n\tPINCTRL_PIN(85, \"GPP_E_7\"),\n\tPINCTRL_PIN(86, \"GPP_E_8\"),\n\tPINCTRL_PIN(87, \"GPP_E_9\"),\n\tPINCTRL_PIN(88, \"GPP_E_10\"),\n\tPINCTRL_PIN(89, \"GPP_E_11\"),\n\tPINCTRL_PIN(90, \"GPP_E_12\"),\n\tPINCTRL_PIN(91, \"GPP_E_13\"),\n\tPINCTRL_PIN(92, \"GPP_E_14\"),\n\tPINCTRL_PIN(93, \"SLP_DRAM_B\"),\n\tPINCTRL_PIN(94, \"GPP_E_16\"),\n\tPINCTRL_PIN(95, \"GPP_E_17\"),\n\tPINCTRL_PIN(96, \"GPP_E_18\"),\n\tPINCTRL_PIN(97, \"GPP_E_19\"),\n\tPINCTRL_PIN(98, \"GPP_E_20\"),\n\tPINCTRL_PIN(99, \"GPP_E_21\"),\n\tPINCTRL_PIN(100, \"DNX_FORCE_RELOAD\"),\n\tPINCTRL_PIN(101, \"GPP_E_23\"),\n\tPINCTRL_PIN(102, \"THC0_GSPI0_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(103, \"GPP_H_0\"),\n\tPINCTRL_PIN(104, \"GPP_H_1\"),\n\tPINCTRL_PIN(105, \"GPP_H_2\"),\n\tPINCTRL_PIN(106, \"GPP_H_3\"),\n\tPINCTRL_PIN(107, \"GPP_H_4\"),\n\tPINCTRL_PIN(108, \"GPP_H_5\"),\n\tPINCTRL_PIN(109, \"GPP_H_6\"),\n\tPINCTRL_PIN(110, \"GPP_H_7\"),\n\tPINCTRL_PIN(111, \"GPP_H_8\"),\n\tPINCTRL_PIN(112, \"GPP_H_9\"),\n\tPINCTRL_PIN(113, \"GPP_H_10\"),\n\tPINCTRL_PIN(114, \"GPP_H_11\"),\n\tPINCTRL_PIN(115, \"GPP_H_12\"),\n\tPINCTRL_PIN(116, \"CPU_C10_GATE_B\"),\n\tPINCTRL_PIN(117, \"GPP_H_14\"),\n\tPINCTRL_PIN(118, \"GPP_H_15\"),\n\tPINCTRL_PIN(119, \"GPP_H_16\"),\n\tPINCTRL_PIN(120, \"GPP_H_17\"),\n\tPINCTRL_PIN(121, \"GPP_H_18\"),\n\tPINCTRL_PIN(122, \"GPP_H_19\"),\n\tPINCTRL_PIN(123, \"GPP_H_20\"),\n\tPINCTRL_PIN(124, \"GPP_H_21\"),\n\tPINCTRL_PIN(125, \"GPP_H_22\"),\n\tPINCTRL_PIN(126, \"GPP_H_23\"),\n\tPINCTRL_PIN(127, \"LPI3C1_CLK_LOOPBK\"),\n\tPINCTRL_PIN(128, \"I3C0_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(129, \"CNV_BRI_DT\"),\n\tPINCTRL_PIN(130, \"CNV_BRI_RSP\"),\n\tPINCTRL_PIN(131, \"CNV_RGI_DT\"),\n\tPINCTRL_PIN(132, \"CNV_RGI_RSP\"),\n\tPINCTRL_PIN(133, \"CNV_RF_RESET_B\"),\n\tPINCTRL_PIN(134, \"CRF_CLKREQ\"),\n\tPINCTRL_PIN(135, \"GPP_F_6\"),\n\tPINCTRL_PIN(136, \"FUSA_DIAGTEST_EN\"),\n\tPINCTRL_PIN(137, \"FUSA_DIAGTEST_MODE\"),\n\tPINCTRL_PIN(138, \"BOOTMPC\"),\n\tPINCTRL_PIN(139, \"GPP_F_10\"),\n\tPINCTRL_PIN(140, \"GPP_F_11\"),\n\tPINCTRL_PIN(141, \"GSXDOUT\"),\n\tPINCTRL_PIN(142, \"GSXSLOAD\"),\n\tPINCTRL_PIN(143, \"GSXDIN\"),\n\tPINCTRL_PIN(144, \"GSXSRESETB\"),\n\tPINCTRL_PIN(145, \"GSXCLK\"),\n\tPINCTRL_PIN(146, \"GMII_MDC_0\"),\n\tPINCTRL_PIN(147, \"GMII_MDIO_0\"),\n\tPINCTRL_PIN(148, \"GPP_F_19\"),\n\tPINCTRL_PIN(149, \"GPP_F_20\"),\n\tPINCTRL_PIN(150, \"GPP_F_21\"),\n\tPINCTRL_PIN(151, \"GPP_F_22\"),\n\tPINCTRL_PIN(152, \"GPP_F_23\"),\n\tPINCTRL_PIN(153, \"THC1_GSPI1_CLK_LOOPBK\"),\n\tPINCTRL_PIN(154, \"GSPI0A_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(155, \"SPI0_IO_2\"),\n\tPINCTRL_PIN(156, \"SPI0_IO_3\"),\n\tPINCTRL_PIN(157, \"SPI0_MOSI_IO_0\"),\n\tPINCTRL_PIN(158, \"SPI0_MISO_IO_1\"),\n\tPINCTRL_PIN(159, \"SPI0_TPM_CS_B\"),\n\tPINCTRL_PIN(160, \"SPI0_FLASH_0_CS_B\"),\n\tPINCTRL_PIN(161, \"SPI0_FLASH_1_CS_B\"),\n\tPINCTRL_PIN(162, \"SPI0_CLK\"),\n\tPINCTRL_PIN(163, \"L_BKLTEN\"),\n\tPINCTRL_PIN(164, \"L_BKLTCTL\"),\n\tPINCTRL_PIN(165, \"L_VDDEN\"),\n\tPINCTRL_PIN(166, \"SYS_PWROK\"),\n\tPINCTRL_PIN(167, \"SYS_RESET_B\"),\n\tPINCTRL_PIN(168, \"MLK_RST_B\"),\n\tPINCTRL_PIN(169, \"SPI0_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(170, \"ESPI_USB_OCB_0\"),\n\tPINCTRL_PIN(171, \"ESPI_USB_OCB_1\"),\n\tPINCTRL_PIN(172, \"ESPI_USB_OCB_2\"),\n\tPINCTRL_PIN(173, \"ESPI_USB_OCB_3\"),\n\tPINCTRL_PIN(174, \"USB_CPU_OCB_0\"),\n\tPINCTRL_PIN(175, \"USB_CPU_OCB_1\"),\n\tPINCTRL_PIN(176, \"USB_CPU_OCB_2\"),\n\tPINCTRL_PIN(177, \"USB_CPU_OCB_3\"),\n\tPINCTRL_PIN(178, \"TS0_IN_INT\"),\n\tPINCTRL_PIN(179, \"TS1_IN_INT\"),\n\tPINCTRL_PIN(180, \"THC0_WOT_INT\"),\n\tPINCTRL_PIN(181, \"THC1_WOT_INT\"),\n\tPINCTRL_PIN(182, \"THC0_WHC_INT\"),\n\tPINCTRL_PIN(183, \"THC1_WHC_INT\"),\n\t \n\tPINCTRL_PIN(184, \"GPP_S_0\"),\n\tPINCTRL_PIN(185, \"GPP_S_1\"),\n\tPINCTRL_PIN(186, \"GPP_S_2\"),\n\tPINCTRL_PIN(187, \"GPP_S_3\"),\n\tPINCTRL_PIN(188, \"GPP_S_4\"),\n\tPINCTRL_PIN(189, \"GPP_S_5\"),\n\tPINCTRL_PIN(190, \"GPP_S_6\"),\n\tPINCTRL_PIN(191, \"GPP_S_7\"),\n\t \n\tPINCTRL_PIN(192, \"JTAG_MBPB0\"),\n\tPINCTRL_PIN(193, \"JTAG_MBPB1\"),\n\tPINCTRL_PIN(194, \"JTAG_MBPB2\"),\n\tPINCTRL_PIN(195, \"JTAG_MBPB3\"),\n\tPINCTRL_PIN(196, \"JTAG_TDO\"),\n\tPINCTRL_PIN(197, \"PRDY_B\"),\n\tPINCTRL_PIN(198, \"PREQ_B\"),\n\tPINCTRL_PIN(199, \"JTAG_TDI\"),\n\tPINCTRL_PIN(200, \"JTAG_TMS\"),\n\tPINCTRL_PIN(201, \"JTAG_TCK\"),\n\tPINCTRL_PIN(202, \"DBG_PMODE\"),\n\tPINCTRL_PIN(203, \"JTAG_TRST_B\"),\n\t \n\tPINCTRL_PIN(204, \"ADM_VID_0\"),\n\tPINCTRL_PIN(205, \"ADM_VID_1\"),\n\tPINCTRL_PIN(206, \"GPP_B_2\"),\n\tPINCTRL_PIN(207, \"GPP_B_3\"),\n\tPINCTRL_PIN(208, \"GPP_B_4\"),\n\tPINCTRL_PIN(209, \"GPP_B_5\"),\n\tPINCTRL_PIN(210, \"GPP_B_6\"),\n\tPINCTRL_PIN(211, \"GPP_B_7\"),\n\tPINCTRL_PIN(212, \"GPP_B_8\"),\n\tPINCTRL_PIN(213, \"GPP_B_9\"),\n\tPINCTRL_PIN(214, \"GPP_B_10\"),\n\tPINCTRL_PIN(215, \"GPP_B_11\"),\n\tPINCTRL_PIN(216, \"SLP_S0_B\"),\n\tPINCTRL_PIN(217, \"PLTRST_B\"),\n\tPINCTRL_PIN(218, \"GPP_B_14\"),\n\tPINCTRL_PIN(219, \"GPP_B_15\"),\n\tPINCTRL_PIN(220, \"GPP_B_16\"),\n\tPINCTRL_PIN(221, \"GPP_B_17\"),\n\tPINCTRL_PIN(222, \"GPP_B_18\"),\n\tPINCTRL_PIN(223, \"GPP_B_19\"),\n\tPINCTRL_PIN(224, \"GPP_B_20\"),\n\tPINCTRL_PIN(225, \"GPP_B_21\"),\n\tPINCTRL_PIN(226, \"GPP_B_22\"),\n\tPINCTRL_PIN(227, \"GPP_B_23\"),\n\tPINCTRL_PIN(228, \"ISH_I3C0_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(229, \"GPP_D_0\"),\n\tPINCTRL_PIN(230, \"GPP_D_1\"),\n\tPINCTRL_PIN(231, \"GPP_D_2\"),\n\tPINCTRL_PIN(232, \"GPP_D_3\"),\n\tPINCTRL_PIN(233, \"GPP_D_4\"),\n\tPINCTRL_PIN(234, \"GPP_D_5\"),\n\tPINCTRL_PIN(235, \"GPP_D_6\"),\n\tPINCTRL_PIN(236, \"GPP_D_7\"),\n\tPINCTRL_PIN(237, \"GPP_D_8\"),\n\tPINCTRL_PIN(238, \"GPP_D_9\"),\n\tPINCTRL_PIN(239, \"HDA_BCLK\"),\n\tPINCTRL_PIN(240, \"HDA_SYNC\"),\n\tPINCTRL_PIN(241, \"HDA_SDO\"),\n\tPINCTRL_PIN(242, \"HDA_SDI_0\"),\n\tPINCTRL_PIN(243, \"GPP_D_14\"),\n\tPINCTRL_PIN(244, \"GPP_D_15\"),\n\tPINCTRL_PIN(245, \"GPP_D_16\"),\n\tPINCTRL_PIN(246, \"HDA_RST_B\"),\n\tPINCTRL_PIN(247, \"GPP_D_18\"),\n\tPINCTRL_PIN(248, \"GPP_D_19\"),\n\tPINCTRL_PIN(249, \"GPP_D_20\"),\n\tPINCTRL_PIN(250, \"UFS_REFCLK\"),\n\tPINCTRL_PIN(251, \"BPKI3C_SDA\"),\n\tPINCTRL_PIN(252, \"BPKI3C_SCL\"),\n\tPINCTRL_PIN(253, \"BOOTHALT_B\"),\n\t \n\tPINCTRL_PIN(254, \"CNV_BTEN\"),\n\tPINCTRL_PIN(255, \"CNV_BT_HOST_WAKEB\"),\n\tPINCTRL_PIN(256, \"CNV_BT_IF_SELECT\"),\n\tPINCTRL_PIN(257, \"vCNV_BT_UART_TXD\"),\n\tPINCTRL_PIN(258, \"vCNV_BT_UART_RXD\"),\n\tPINCTRL_PIN(259, \"vCNV_BT_UART_CTS_B\"),\n\tPINCTRL_PIN(260, \"vCNV_BT_UART_RTS_B\"),\n\tPINCTRL_PIN(261, \"vCNV_MFUART1_TXD\"),\n\tPINCTRL_PIN(262, \"vCNV_MFUART1_RXD\"),\n\tPINCTRL_PIN(263, \"vCNV_MFUART1_CTS_B\"),\n\tPINCTRL_PIN(264, \"vCNV_MFUART1_RTS_B\"),\n\tPINCTRL_PIN(265, \"vUART0_TXD\"),\n\tPINCTRL_PIN(266, \"vUART0_RXD\"),\n\tPINCTRL_PIN(267, \"vUART0_CTS_B\"),\n\tPINCTRL_PIN(268, \"vUART0_RTS_B\"),\n\tPINCTRL_PIN(269, \"vISH_UART0_TXD\"),\n\tPINCTRL_PIN(270, \"vISH_UART0_RXD\"),\n\tPINCTRL_PIN(271, \"vISH_UART0_CTS_B\"),\n\tPINCTRL_PIN(272, \"vISH_UART0_RTS_B\"),\n\tPINCTRL_PIN(273, \"vCNV_BT_I2S_BCLK\"),\n\tPINCTRL_PIN(274, \"vCNV_BT_I2S_WS_SYNC\"),\n\tPINCTRL_PIN(275, \"vCNV_BT_I2S_SDO\"),\n\tPINCTRL_PIN(276, \"vCNV_BT_I2S_SDI\"),\n\tPINCTRL_PIN(277, \"vI2S2_SCLK\"),\n\tPINCTRL_PIN(278, \"vI2S2_SFRM\"),\n\tPINCTRL_PIN(279, \"vI2S2_TXD\"),\n\tPINCTRL_PIN(280, \"vI2S2_RXD\"),\n\tPINCTRL_PIN(281, \"vCNV_BT_I2S_BCLK_2\"),\n\tPINCTRL_PIN(282, \"vCNV_BT_I2S_WS_SYNC_2\"),\n\tPINCTRL_PIN(283, \"vCNV_BT_I2S_SDO_2\"),\n\tPINCTRL_PIN(284, \"vCNV_BT_I2S_SDI_2\"),\n\tPINCTRL_PIN(285, \"vI2S2_SCLK_2\"),\n\tPINCTRL_PIN(286, \"vI2S2_SFRM_2\"),\n\tPINCTRL_PIN(287, \"vI2S2_TXD_2\"),\n\tPINCTRL_PIN(288, \"vI2S2_RXD_2\"),\n};\n\nstatic const struct intel_padgroup mtlp_community0_gpps[] = {\n\tMTL_GPP(0, 0, 4, 0),\t\t \n\tMTL_GPP(1, 5, 28, 32),\t\t \n\tMTL_GPP(2, 29, 52, 64),\t\t \n};\n\nstatic const struct intel_padgroup mtlp_community1_gpps[] = {\n\tMTL_GPP(0, 53, 77, 96),\t\t \n\tMTL_GPP(1, 78, 102, 128),\t \n};\n\nstatic const struct intel_padgroup mtlp_community3_gpps[] = {\n\tMTL_GPP(0, 103, 128, 160),\t \n\tMTL_GPP(1, 129, 154, 192),\t \n\tMTL_GPP(2, 155, 169, 224),\t \n\tMTL_GPP(3, 170, 183, 256),\t \n};\n\nstatic const struct intel_padgroup mtlp_community4_gpps[] = {\n\tMTL_GPP(0, 184, 191, 288),\t \n\tMTL_GPP(1, 192, 203, 320),\t \n};\n\nstatic const struct intel_padgroup mtlp_community5_gpps[] = {\n\tMTL_GPP(0, 204, 228, 352),\t \n\tMTL_GPP(1, 229, 253, 384),\t \n\tMTL_GPP(2, 254, 285, 416),\t \n\tMTL_GPP(3, 286, 288, 448),\t \n};\n\nstatic const struct intel_community mtlp_communities[] = {\n\tMTL_P_COMMUNITY(0, 0, 52, mtlp_community0_gpps),\n\tMTL_P_COMMUNITY(1, 53, 102, mtlp_community1_gpps),\n\tMTL_P_COMMUNITY(2, 103, 183, mtlp_community3_gpps),\n\tMTL_P_COMMUNITY(3, 184, 203, mtlp_community4_gpps),\n\tMTL_P_COMMUNITY(4, 204, 288, mtlp_community5_gpps),\n};\n\nstatic const struct intel_pinctrl_soc_data mtlp_soc_data = {\n\t.pins = mtlp_pins,\n\t.npins = ARRAY_SIZE(mtlp_pins),\n\t.communities = mtlp_communities,\n\t.ncommunities = ARRAY_SIZE(mtlp_communities),\n};\n\n \nstatic const struct pinctrl_pin_desc mtls_pins[] = {\n\t \n\tPINCTRL_PIN(0, \"DIR_ESPI_IO_0\"),\n\tPINCTRL_PIN(1, \"DIR_ESPI_IO_1\"),\n\tPINCTRL_PIN(2, \"DIR_ESPI_IO_2\"),\n\tPINCTRL_PIN(3, \"DIR_ESPI_IO_3\"),\n\tPINCTRL_PIN(4, \"DIR_ESPI_CS0_B\"),\n\tPINCTRL_PIN(5, \"DIR_ESPI_CLK\"),\n\tPINCTRL_PIN(6, \"DIR_ESPI_RCLK\"),\n\tPINCTRL_PIN(7, \"DIR_ESPI_RESET_B\"),\n\tPINCTRL_PIN(8, \"SLP_S0_B\"),\n\tPINCTRL_PIN(9, \"DMI_PERSTB\"),\n\tPINCTRL_PIN(10, \"CATERR_B\"),\n\tPINCTRL_PIN(11, \"THERMTRIP_B\"),\n\tPINCTRL_PIN(12, \"CPU_C10_GATE_B\"),\n\tPINCTRL_PIN(13, \"PS_ONB\"),\n\tPINCTRL_PIN(14, \"GPP_SA_14\"),\n\tPINCTRL_PIN(15, \"GPP_SA_15\"),\n\tPINCTRL_PIN(16, \"GPP_SA_16\"),\n\tPINCTRL_PIN(17, \"GPP_SA_17\"),\n\tPINCTRL_PIN(18, \"GPP_SA_18\"),\n\tPINCTRL_PIN(19, \"GPP_SA_19\"),\n\tPINCTRL_PIN(20, \"GPP_SA_20\"),\n\tPINCTRL_PIN(21, \"GPP_SA_21\"),\n\tPINCTRL_PIN(22, \"FUSA_DIAGTEST_EN\"),\n\tPINCTRL_PIN(23, \"FUSA_DIAGTEST_MODE\"),\n\tPINCTRL_PIN(24, \"RTCCLKIN\"),\n\tPINCTRL_PIN(25, \"RESET_SYNC_B\"),\n\tPINCTRL_PIN(26, \"PCH_PWROK\"),\n\tPINCTRL_PIN(27, \"DIR_ESPI_CLK_LOOPBACK\"),\n\t \n\tPINCTRL_PIN(28, \"LPC_ME_FTPM_ENABLE\"),\n\tPINCTRL_PIN(29, \"LPC_DTFUS_CORE_SPITPM_DIS\"),\n\tPINCTRL_PIN(30, \"LPC_SPI_STRAP_TOS\"),\n\tPINCTRL_PIN(31, \"ITSS_KU1_SHTDWN\"),\n\tPINCTRL_PIN(32, \"LPC_PRR_TS_OVR\"),\n\tPINCTRL_PIN(33, \"ESPI_PMC_EC_SCI\"),\n\tPINCTRL_PIN(34, \"ESPI_PMC_EC_SCI1\"),\n\tPINCTRL_PIN(35, \"vGPIO_SPARE0\"),\n\tPINCTRL_PIN(36, \"vGPIO_SPARE1\"),\n\tPINCTRL_PIN(37, \"vGPIO_SPARE2\"),\n\tPINCTRL_PIN(38, \"vGPIO_SPARE3\"),\n\tPINCTRL_PIN(39, \"vGPIO_SPARE8\"),\n\tPINCTRL_PIN(40, \"vGPIO_SPARE9\"),\n\tPINCTRL_PIN(41, \"vGPIO_SPARE10\"),\n\tPINCTRL_PIN(42, \"vGPIO_SPARE11\"),\n\tPINCTRL_PIN(43, \"vGPIO_SPARE12\"),\n\tPINCTRL_PIN(44, \"vGPIO_SPARE13\"),\n\tPINCTRL_PIN(45, \"vGPIO_SPARE14\"),\n\tPINCTRL_PIN(46, \"vGPIO_SPARE15\"),\n\t \n\tPINCTRL_PIN(47, \"GPP_SC_0\"),\n\tPINCTRL_PIN(48, \"GPP_SC_1\"),\n\tPINCTRL_PIN(49, \"GPP_SC_2\"),\n\tPINCTRL_PIN(50, \"GPP_SC_3\"),\n\tPINCTRL_PIN(51, \"GPP_SC_4\"),\n\tPINCTRL_PIN(52, \"GPP_SC_5\"),\n\tPINCTRL_PIN(53, \"GPP_SC_6\"),\n\tPINCTRL_PIN(54, \"GPP_SC_7\"),\n\tPINCTRL_PIN(55, \"GPP_SC_8\"),\n\tPINCTRL_PIN(56, \"GPP_SC_9\"),\n\tPINCTRL_PIN(57, \"GPP_SC_10\"),\n\tPINCTRL_PIN(58, \"GPP_SC_11\"),\n\tPINCTRL_PIN(59, \"GPP_SC_12\"),\n\tPINCTRL_PIN(60, \"GPP_SC_13\"),\n\tPINCTRL_PIN(61, \"GPP_SC_14\"),\n\tPINCTRL_PIN(62, \"GPP_SC_15\"),\n\tPINCTRL_PIN(63, \"GPP_SC_16\"),\n\tPINCTRL_PIN(64, \"GPP_SC_17\"),\n\tPINCTRL_PIN(65, \"GPP_SC_18\"),\n\tPINCTRL_PIN(66, \"GPP_SC_19\"),\n\tPINCTRL_PIN(67, \"GPP_SC_20\"),\n\tPINCTRL_PIN(68, \"GPP_SC_21\"),\n\tPINCTRL_PIN(69, \"GPP_SC_22\"),\n\tPINCTRL_PIN(70, \"GPP_SC_23\"),\n\tPINCTRL_PIN(71, \"GPP_SC_24\"),\n\tPINCTRL_PIN(72, \"GPP_SC_25\"),\n\tPINCTRL_PIN(73, \"GPP_SC_26\"),\n\t \n\tPINCTRL_PIN(74, \"GPP_SB_0\"),\n\tPINCTRL_PIN(75, \"GPP_SB_1\"),\n\tPINCTRL_PIN(76, \"GPP_SB_2\"),\n\tPINCTRL_PIN(77, \"GPP_SB_3\"),\n\tPINCTRL_PIN(78, \"GPP_SB_4\"),\n\tPINCTRL_PIN(79, \"GPP_SB_5\"),\n\tPINCTRL_PIN(80, \"GPP_SB_6\"),\n\tPINCTRL_PIN(81, \"GPP_SB_7\"),\n\tPINCTRL_PIN(82, \"GPP_SB_8\"),\n\tPINCTRL_PIN(83, \"GPP_SB_9\"),\n\tPINCTRL_PIN(84, \"GPP_SB_10\"),\n\tPINCTRL_PIN(85, \"GPP_SB_11\"),\n\tPINCTRL_PIN(86, \"GPP_SB_12\"),\n\tPINCTRL_PIN(87, \"GPP_SB_13\"),\n\tPINCTRL_PIN(88, \"GPP_SB_14\"),\n\tPINCTRL_PIN(89, \"GPP_SB_15\"),\n\tPINCTRL_PIN(90, \"GPP_SB_16\"),\n\tPINCTRL_PIN(91, \"PROCHOT_B\"),\n\tPINCTRL_PIN(92, \"BPKI3C_SDA\"),\n\tPINCTRL_PIN(93, \"BPKI3C_SCL\"),\n\t \n\tPINCTRL_PIN(94, \"TS0_IN_INT\"),\n\tPINCTRL_PIN(95, \"TS1_IN_INT\"),\n\t \n\tPINCTRL_PIN(96, \"TIME_SYNC_0\"),\n\tPINCTRL_PIN(97, \"TIME_SYNC_1\"),\n\tPINCTRL_PIN(98, \"DSI_DE_TE_2_GENLOCK_REF\"),\n\tPINCTRL_PIN(99, \"DSI_DE_TE_1_DISP_UTILS\"),\n\tPINCTRL_PIN(100, \"DSI_GENLOCK_2\"),\n\tPINCTRL_PIN(101, \"DSI_GENLOCK_3\"),\n\tPINCTRL_PIN(102, \"SRCCLKREQ2_B\"),\n\tPINCTRL_PIN(103, \"SRCCLKREQ3_B\"),\n\tPINCTRL_PIN(104, \"GPP_SD_8\"),\n\tPINCTRL_PIN(105, \"GPP_SD_9\"),\n\tPINCTRL_PIN(106, \"GPP_SD_10\"),\n\tPINCTRL_PIN(107, \"GPP_SD_11\"),\n\tPINCTRL_PIN(108, \"GPP_SD_12\"),\n\tPINCTRL_PIN(109, \"GPP_SD_13\"),\n\tPINCTRL_PIN(110, \"GPP_SD_14\"),\n\tPINCTRL_PIN(111, \"GPP_SD_15\"),\n\tPINCTRL_PIN(112, \"GPP_SD_16\"),\n\tPINCTRL_PIN(113, \"GPP_SD_17\"),\n\tPINCTRL_PIN(114, \"BOOTHALT_B\"),\n\tPINCTRL_PIN(115, \"GPP_SD_19\"),\n\tPINCTRL_PIN(116, \"GPP_SD_20\"),\n\tPINCTRL_PIN(117, \"AUDCLK\"),\n\tPINCTRL_PIN(118, \"AUDIN\"),\n\tPINCTRL_PIN(119, \"AUDOUT\"),\n\t \n\tPINCTRL_PIN(120, \"PECI\"),\n\tPINCTRL_PIN(121, \"VIDSOUT\"),\n\tPINCTRL_PIN(122, \"VIDSCK\"),\n\tPINCTRL_PIN(123, \"VIDALERT_B\"),\n\tPINCTRL_PIN(124, \"JTAG_MBPB0\"),\n\tPINCTRL_PIN(125, \"JTAG_MBPB1\"),\n\tPINCTRL_PIN(126, \"JTAG_MBPB2\"),\n\tPINCTRL_PIN(127, \"JTAG_MBPB3\"),\n\tPINCTRL_PIN(128, \"JTAG_TDO\"),\n\tPINCTRL_PIN(129, \"PRDY_B\"),\n\tPINCTRL_PIN(130, \"PREQ_B\"),\n\tPINCTRL_PIN(131, \"JTAG_TDI\"),\n\tPINCTRL_PIN(132, \"JTAG_TMS\"),\n\tPINCTRL_PIN(133, \"JTAG_TCK\"),\n\tPINCTRL_PIN(134, \"DBG_PMODE\"),\n\tPINCTRL_PIN(135, \"JTAG_TRST_B\"),\n\t \n\tPINCTRL_PIN(136, \"ISCLK_ESPI_XTAL_CLKREQ\"),\n\tPINCTRL_PIN(137, \"ESPI_ISCLK_XTAL_CLKACK\"),\n\tPINCTRL_PIN(138, \"vGPIO_SPARE4\"),\n\tPINCTRL_PIN(139, \"vGPIO_SPARE5\"),\n\tPINCTRL_PIN(140, \"vGPIO_SPARE6\"),\n\tPINCTRL_PIN(141, \"vGPIO_SPARE7\"),\n\tPINCTRL_PIN(142, \"vGPIO_SPARE16\"),\n\tPINCTRL_PIN(143, \"vGPIO_SPARE17\"),\n\tPINCTRL_PIN(144, \"vGPIO_SPARE18\"),\n\tPINCTRL_PIN(145, \"vGPIO_SPARE19\"),\n\tPINCTRL_PIN(146, \"vGPIO_SPARE20\"),\n\tPINCTRL_PIN(147, \"vGPIO_SPARE21\"),\n};\n\nstatic const struct intel_padgroup mtls_community0_gpps[] = {\n\tMTL_GPP(0, 0, 27, 0),\t\t \n\tMTL_GPP(1, 28, 46, 32),\t\t \n\tMTL_GPP(2, 47, 73, 64),\t\t \n};\n\nstatic const struct intel_padgroup mtls_community1_gpps[] = {\n\tMTL_GPP(0, 74, 93, 96),\t\t \n\tMTL_GPP(1, 94, 95, 128),\t \n\tMTL_GPP(2, 96, 119, 160),\t \n};\n\nstatic const struct intel_padgroup mtls_community3_gpps[] = {\n\tMTL_GPP(0, 120, 135, 192),\t \n\tMTL_GPP(1, 136, 147, 224),\t \n};\n\nstatic const struct intel_community mtls_communities[] = {\n\tMTL_S_COMMUNITY(0, 0, 73, mtls_community0_gpps),\n\tMTL_S_COMMUNITY(1, 74, 119, mtls_community1_gpps),\n\tMTL_S_COMMUNITY(2, 120, 147, mtls_community3_gpps),\n};\n\nstatic const struct intel_pinctrl_soc_data mtls_soc_data = {\n\t.pins = mtls_pins,\n\t.npins = ARRAY_SIZE(mtls_pins),\n\t.communities = mtls_communities,\n\t.ncommunities = ARRAY_SIZE(mtls_communities),\n};\n\nstatic const struct acpi_device_id mtl_pinctrl_acpi_match[] = {\n\t{ \"INTC1083\", (kernel_ulong_t)&mtlp_soc_data },\n\t{ \"INTC1082\", (kernel_ulong_t)&mtls_soc_data },\n\t{ }\n};\nMODULE_DEVICE_TABLE(acpi, mtl_pinctrl_acpi_match);\n\nstatic INTEL_PINCTRL_PM_OPS(mtl_pinctrl_pm_ops);\n\nstatic struct platform_driver mtl_pinctrl_driver = {\n\t.probe = intel_pinctrl_probe_by_hid,\n\t.driver = {\n\t\t.name = \"meteorlake-pinctrl\",\n\t\t.acpi_match_table = mtl_pinctrl_acpi_match,\n\t\t.pm = &mtl_pinctrl_pm_ops,\n\t},\n};\nmodule_platform_driver(mtl_pinctrl_driver);\n\nMODULE_AUTHOR(\"Andy Shevchenko <andriy.shevchenko@linux.intel.com>\");\nMODULE_DESCRIPTION(\"Intel Meteor Lake PCH pinctrl/GPIO driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_IMPORT_NS(PINCTRL_INTEL);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}