# Reading E:/apps/quartusobs/modelsim_ase/tcl/vsim/pref.tcl
# do tbird_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/apps/quartusobs/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/UI/smt4/psd/pr/tbird/bryan/tbird.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:04 on Mar 24,2020
# vcom -reportprogress 300 -93 -work work D:/UI/smt4/psd/pr/tbird/bryan/tbird.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tbird
# -- Compiling architecture behaviour of tbird
# End time: 22:03:04 on Mar 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/UI/smt4/psd/pr/tbird/bryan/tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:04 on Mar 24,2020
# vcom -reportprogress 300 -93 -work work D:/UI/smt4/psd/pr/tbird/bryan/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture behave of tb
# -- Loading entity tbird
# End time: 22:03:04 on Mar 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 22:03:04 on Mar 24,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb(behave)
# Loading work.tbird(behaviour)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
force -freeze sim:/tb/clock 1 0, 0 {50 ps} -r 100
run
run -all
# Break key hit
# Simulation stop requested.
# End time: 22:08:43 on Mar 24,2020, Elapsed time: 0:05:39
# Errors: 0, Warnings: 0
