# Change Log
All notable changes to the "VSCode SystemVerilog - Language Support" extension will be documented in this file.


## [Unreleased]
- Tree view of module hierarchy
- IntelliSense support
- Back-end Language server for Systemverilog
- Complete syntax highlighting

## [0.2.0] - 2018-02-02
- Added snippets and Alpha 2 published

## [0.1.5] - 2018-02-02
- Syntax highlighting covers every keyword and module instantiation

## [0.1.4] - 2018-01-30
- Make sure that uppercase objects do not get colorized as parameter, eg. intf.GPIO
- Added additional bracket entries, thanks goes to n-badri for input
- Added filetype associations `vh` and `svh`, thanks goes to n-badri for input

## [0.1.0] - 2018-01-25
- Elaborate syntax highlighting
- Go to symbol covers entire workspace (max 50 results)

## [0.0.3] - 2018-01-23
- Added examples to a test folder
- Many additions to the textmate grammar

## [0.0.2] - 2018-01-23
- Go to symbol/module in workspace (root folder)
- Go to symbol in document

## [0.0.1] - 2018-01-15
- Initial release
- Initial Syntax highlighting (Not complete)
