#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Mon Feb  3 17:39:57 2020
# Process ID: 16212
# Current directory: C:/A2_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18308 C:\A2_project\Board_Project_A2_multi_processor.xpr
# Log file: C:/A2_project/vivado.log
# Journal file: C:/A2_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/A2_project/Board_Project_A2_multi_processor.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/../../../../../../../AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 960.984 ; gain = 285.789
update_compile_order -fileset sources_1
open_bd_design {C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Successfully read diagram <design_multi> from BD file <C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd>
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1168.875 ; gain = 14.566
reset_run design_multi_xbar_0_synth_1
reset_run design_multi_xbar_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x10000000 and high address C_DCACHE_HIGHADDR to 0x1FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x10000000 and high address C_ICACHE_HIGHADDR to 0x1FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\A2_project\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
Exporting to file c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0.hwh
Generated Block Design Tcl file c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/synth/design_multi_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_cc_0/design_multi_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_cc_1/design_multi_auto_cc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
Exporting to file C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_cc_0, cache-ID = 99ef680d8920534c; cache size = 44.485 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_cc_1, cache-ID = 2cb6543bc1330405; cache size = 44.485 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 44.485 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 7d10e83878cf4dac; cache size = 44.485 MB.
[Mon Feb  3 17:44:03 2020] Launched design_multi_processing_system7_0_0_synth_1, design_multi_dlmb_bram_if_cntlr_0_synth_1, design_multi_axi_smc_0_synth_1, design_multi_xbar_0_synth_1, design_multi_xbar_1_synth_1, synth_1...
Run output will be captured here:
design_multi_processing_system7_0_0_synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_processing_system7_0_0_synth_1/runme.log
design_multi_dlmb_bram_if_cntlr_0_synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_multi_axi_smc_0_synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_axi_smc_0_synth_1/runme.log
design_multi_xbar_0_synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_xbar_0_synth_1/runme.log
design_multi_xbar_1_synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_xbar_1_synth_1/runme.log
synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Mon Feb  3 17:44:04 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:13 ; elapsed = 00:01:13 . Memory (MB): peak = 1556.652 ; gain = 344.258
file copy -force C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Software/multi_processor_sw/design_multi_wrapper.hdf

file copy -force C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Software/multi_processor_sw/design_multi_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb  3 19:58:42 2020...
