# 32-bit-Pipelined-MIPS-Processor-Implementation-in-Verilog
This project implements a complete 5-stage pipelined RISC-V processor using Verilog HDL. The design is divided into modular blocks corresponding to each pipeline stage, along with pipeline registers and hazard handling logic.
