<stg><name>op_data_exe_wb_Pipeline_exe</name>


<trans_list>

<trans id="236" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %store_ln157 = store i6 0, i6 %i_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body.i.i:0 %i = load i6 %i_5

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.i.i:1 %icmp_ln157 = icmp_eq  i6 %i, i6 50

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.i.i:2 %add_ln157 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln157"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i:3 %br_ln157 = br i1 %icmp_ln157, void %for.body.i.split.i, void %for.inc.i23.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i18.i:0 %store_ln157 = store i6 %add_ln157, i6 %i_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i18.i:1 %br_ln157 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="6">
<![CDATA[
for.body.i.split.i:0 %zext_ln157 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split.i:4 %a = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split.i:5 %b = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split.i:6 %ALU_operation_MEM_addr = getelementptr i32 %ALU_operation_MEM, i64 0, i64 %zext_ln157

]]></Node>
<StgValue><ssdm name="ALU_operation_MEM_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="6">
<![CDATA[
for.body.i.split.i:7 %ALU_operation_MEM_load = load i6 %ALU_operation_MEM_addr

]]></Node>
<StgValue><ssdm name="ALU_operation_MEM_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.split.i:1 %specpipeline_ln159 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20

]]></Node>
<StgValue><ssdm name="specpipeline_ln159"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.split.i:2 %speclooptripcount_ln157 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln157"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split.i:3 %specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln157"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="6">
<![CDATA[
for.body.i.split.i:7 %ALU_operation_MEM_load = load i6 %ALU_operation_MEM_addr

]]></Node>
<StgValue><ssdm name="ALU_operation_MEM_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
for.body.i.split.i:8 %switch_ln164 = switch i32 %ALU_operation_MEM_load, void %sw.default.i.i, i32 0, void %sw.bb.i.i, i32 1, void %sw.bb2.i.i, i32 2, void %sw.bb5.i.i, i32 3, void %sw.bb7.i.i, i32 4, void %sw.bb10.i.i, i32 5, void %sw.bb12.i.i, i32 6, void %sw.bb15.i.i, i32 7, void %sw.bb18.i.i, i32 8, void %sw.bb20.i.i, i32 9, void %sw.bb23.i.i

]]></Node>
<StgValue><ssdm name="switch_ln164"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="36" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="65" st_id="4" stage="35" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="66" st_id="5" stage="34" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="67" st_id="6" stage="33" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="68" st_id="7" stage="32" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="69" st_id="8" stage="31" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="70" st_id="9" stage="30" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="71" st_id="10" stage="29" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="72" st_id="11" stage="28" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="73" st_id="12" stage="27" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="74" st_id="13" stage="26" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="75" st_id="14" stage="25" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="76" st_id="15" stage="24" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="77" st_id="16" stage="23" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="78" st_id="17" stage="22" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="79" st_id="18" stage="21" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="80" st_id="19" stage="20" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="81" st_id="20" stage="19" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="82" st_id="21" stage="18" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="83" st_id="22" stage="17" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="84" st_id="23" stage="16" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="85" st_id="24" stage="15" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="86" st_id="25" stage="14" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="87" st_id="26" stage="13" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="88" st_id="27" stage="12" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="89" st_id="28" stage="11" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="90" st_id="29" stage="10" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="91" st_id="30" stage="9" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="92" st_id="31" stage="8" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="93" st_id="32" stage="7" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="94" st_id="33" stage="6" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="95" st_id="34" stage="5" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="96" st_id="35" stage="4" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="97" st_id="36" stage="3" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="98" st_id="37" stage="2" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>

<operation id="99" st_id="37" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb20.i.i:0 %mul_ln201 = mul i32 %b, i32 %a

]]></Node>
<StgValue><ssdm name="mul_ln201"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="100" st_id="38" stage="1" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23.i.i:0 %sdiv_ln205 = sdiv i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sdiv_ln205"/></StgValue>
</operation>

<operation id="101" st_id="38" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb20.i.i:0 %mul_ln201 = mul i32 %b, i32 %a

]]></Node>
<StgValue><ssdm name="mul_ln201"/></StgValue>
</operation>

<operation id="102" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb12.i.i:1 %sub_ln189 = sub i32 0, i32 %b

]]></Node>
<StgValue><ssdm name="sub_ln189"/></StgValue>
</operation>

<operation id="103" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb12.i.i:2 %lshr_ln189_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln189, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln189_1"/></StgValue>
</operation>

<operation id="104" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb10.i.i:1 %sub_ln185 = sub i32 0, i32 %a

]]></Node>
<StgValue><ssdm name="sub_ln185"/></StgValue>
</operation>

<operation id="105" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb10.i.i:2 %lshr_ln185_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln185, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln185_1"/></StgValue>
</operation>

<operation id="146" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0">
<![CDATA[
for.inc.i23.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="106" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb23.i.i:1 %write_ln205 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %sdiv_ln205

]]></Node>
<StgValue><ssdm name="write_ln205"/></StgValue>
</operation>

<operation id="107" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
sw.bb23.i.i:2 %br_ln206 = br void %for.inc.i18.i

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="108" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb20.i.i:1 %write_ln201 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %mul_ln201

]]></Node>
<StgValue><ssdm name="write_ln201"/></StgValue>
</operation>

<operation id="109" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
sw.bb20.i.i:2 %br_ln202 = br void %for.inc.i18.i

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="110" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i.i:0 %sub_ln197 = sub i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="sub_ln197"/></StgValue>
</operation>

<operation id="111" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb18.i.i:1 %write_ln197 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %sub_ln197

]]></Node>
<StgValue><ssdm name="write_ln197"/></StgValue>
</operation>

<operation id="112" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
sw.bb18.i.i:2 %br_ln198 = br void %for.inc.i18.i

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="113" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb15.i.i:0 %add_ln193 = add i32 %b, i32 %a

]]></Node>
<StgValue><ssdm name="add_ln193"/></StgValue>
</operation>

<operation id="114" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb15.i.i:1 %write_ln193 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %add_ln193

]]></Node>
<StgValue><ssdm name="write_ln193"/></StgValue>
</operation>

<operation id="115" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
sw.bb15.i.i:2 %br_ln194 = br void %for.inc.i18.i

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="116" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb12.i.i:0 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %b, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="117" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="31">
<![CDATA[
sw.bb12.i.i:3 %zext_ln189 = zext i31 %lshr_ln189_1

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="118" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb12.i.i:4 %sub_ln189_1 = sub i32 0, i32 %zext_ln189

]]></Node>
<StgValue><ssdm name="sub_ln189_1"/></StgValue>
</operation>

<operation id="119" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb12.i.i:5 %lshr_ln189_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln189_2"/></StgValue>
</operation>

<operation id="120" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="31">
<![CDATA[
sw.bb12.i.i:6 %zext_ln189_1 = zext i31 %lshr_ln189_2

]]></Node>
<StgValue><ssdm name="zext_ln189_1"/></StgValue>
</operation>

<operation id="121" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb12.i.i:7 %select_ln189 = select i1 %tmp_1, i32 %sub_ln189_1, i32 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="select_ln189"/></StgValue>
</operation>

<operation id="122" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb12.i.i:8 %write_ln189 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %select_ln189

]]></Node>
<StgValue><ssdm name="write_ln189"/></StgValue>
</operation>

<operation id="123" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
sw.bb12.i.i:9 %br_ln190 = br void %for.inc.i18.i

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="124" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb10.i.i:0 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %a, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="125" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="31">
<![CDATA[
sw.bb10.i.i:3 %zext_ln185 = zext i31 %lshr_ln185_1

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="126" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb10.i.i:4 %sub_ln185_1 = sub i32 0, i32 %zext_ln185

]]></Node>
<StgValue><ssdm name="sub_ln185_1"/></StgValue>
</operation>

<operation id="127" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb10.i.i:5 %lshr_ln185_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %a, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln185_2"/></StgValue>
</operation>

<operation id="128" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="31">
<![CDATA[
sw.bb10.i.i:6 %zext_ln185_1 = zext i31 %lshr_ln185_2

]]></Node>
<StgValue><ssdm name="zext_ln185_1"/></StgValue>
</operation>

<operation id="129" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb10.i.i:7 %select_ln185 = select i1 %tmp, i32 %sub_ln185_1, i32 %zext_ln185_1

]]></Node>
<StgValue><ssdm name="select_ln185"/></StgValue>
</operation>

<operation id="130" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb10.i.i:8 %write_ln185 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %select_ln185

]]></Node>
<StgValue><ssdm name="write_ln185"/></StgValue>
</operation>

<operation id="131" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
sw.bb10.i.i:9 %br_ln186 = br void %for.inc.i18.i

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="132" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb7.i.i:0 %shl_ln181 = shl i32 %b, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln181"/></StgValue>
</operation>

<operation id="133" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb7.i.i:1 %write_ln181 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %shl_ln181

]]></Node>
<StgValue><ssdm name="write_ln181"/></StgValue>
</operation>

<operation id="134" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.i:2 %br_ln182 = br void %for.inc.i18.i

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="135" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb5.i.i:0 %shl_ln176 = shl i32 %a, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln176"/></StgValue>
</operation>

<operation id="136" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb5.i.i:1 %write_ln176 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %shl_ln176

]]></Node>
<StgValue><ssdm name="write_ln176"/></StgValue>
</operation>

<operation id="137" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i.i:2 %br_ln178 = br void %for.inc.i18.i

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="138" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb2.i.i:0 %add_ln172 = add i32 %b, i32 27

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="139" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb2.i.i:1 %write_ln172 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %add_ln172

]]></Node>
<StgValue><ssdm name="write_ln172"/></StgValue>
</operation>

<operation id="140" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
sw.bb2.i.i:2 %br_ln173 = br void %for.inc.i18.i

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="141" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i.i:0 %add_ln168 = add i32 %a, i32 27

]]></Node>
<StgValue><ssdm name="add_ln168"/></StgValue>
</operation>

<operation id="142" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb.i.i:1 %write_ln168 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %add_ln168

]]></Node>
<StgValue><ssdm name="write_ln168"/></StgValue>
</operation>

<operation id="143" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.i:2 %br_ln169 = br void %for.inc.i18.i

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="144" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="!0"/>
<literal name="ALU_operation_MEM_load" val="!1"/>
<literal name="ALU_operation_MEM_load" val="!2"/>
<literal name="ALU_operation_MEM_load" val="!3"/>
<literal name="ALU_operation_MEM_load" val="!4"/>
<literal name="ALU_operation_MEM_load" val="!5"/>
<literal name="ALU_operation_MEM_load" val="!6"/>
<literal name="ALU_operation_MEM_load" val="!7"/>
<literal name="ALU_operation_MEM_load" val="!8"/>
<literal name="ALU_operation_MEM_load" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.default.i.i:0 %write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 0

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="145" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_MEM_load" val="!0"/>
<literal name="ALU_operation_MEM_load" val="!1"/>
<literal name="ALU_operation_MEM_load" val="!2"/>
<literal name="ALU_operation_MEM_load" val="!3"/>
<literal name="ALU_operation_MEM_load" val="!4"/>
<literal name="ALU_operation_MEM_load" val="!5"/>
<literal name="ALU_operation_MEM_load" val="!6"/>
<literal name="ALU_operation_MEM_load" val="!7"/>
<literal name="ALU_operation_MEM_load" val="!8"/>
<literal name="ALU_operation_MEM_load" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
sw.default.i.i:1 %br_ln212 = br void %for.inc.i18.i

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
