// Seed: 3631658732
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    output logic id_5,
    output id_6
);
  tri0 id_7;
  type_14(
      !id_6, 1, id_0, id_0, id_1, 1 - 1
  );
  assign id_7[1'b0] = id_2;
endmodule
