#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b2c380 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1afa320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1b01c80 .functor NOT 1, L_0x1b57de0, C4<0>, C4<0>, C4<0>;
L_0x1b57bc0 .functor XOR 2, L_0x1b57a60, L_0x1b57b20, C4<00>, C4<00>;
L_0x1b57cd0 .functor XOR 2, L_0x1b57bc0, L_0x1b57c30, C4<00>, C4<00>;
v0x1b54540_0 .net *"_ivl_10", 1 0, L_0x1b57c30;  1 drivers
v0x1b54640_0 .net *"_ivl_12", 1 0, L_0x1b57cd0;  1 drivers
v0x1b54720_0 .net *"_ivl_2", 1 0, L_0x1b579c0;  1 drivers
v0x1b547e0_0 .net *"_ivl_4", 1 0, L_0x1b57a60;  1 drivers
v0x1b548c0_0 .net *"_ivl_6", 1 0, L_0x1b57b20;  1 drivers
v0x1b549f0_0 .net *"_ivl_8", 1 0, L_0x1b57bc0;  1 drivers
v0x1b54ad0_0 .net "a", 0 0, v0x1b524a0_0;  1 drivers
v0x1b54b70_0 .net "b", 0 0, v0x1b52540_0;  1 drivers
v0x1b54c10_0 .net "c", 0 0, v0x1b525e0_0;  1 drivers
v0x1b54cb0_0 .var "clk", 0 0;
v0x1b54d50_0 .net "d", 0 0, v0x1b52720_0;  1 drivers
v0x1b54df0_0 .net "out_pos_dut", 0 0, L_0x1b57830;  1 drivers
v0x1b54e90_0 .net "out_pos_ref", 0 0, L_0x1b564d0;  1 drivers
v0x1b54f30_0 .net "out_sop_dut", 0 0, L_0x1b56e90;  1 drivers
v0x1b54fd0_0 .net "out_sop_ref", 0 0, L_0x1b2d890;  1 drivers
v0x1b55070_0 .var/2u "stats1", 223 0;
v0x1b55110_0 .var/2u "strobe", 0 0;
v0x1b552c0_0 .net "tb_match", 0 0, L_0x1b57de0;  1 drivers
v0x1b55390_0 .net "tb_mismatch", 0 0, L_0x1b01c80;  1 drivers
v0x1b55430_0 .net "wavedrom_enable", 0 0, v0x1b529f0_0;  1 drivers
v0x1b55500_0 .net "wavedrom_title", 511 0, v0x1b52a90_0;  1 drivers
L_0x1b579c0 .concat [ 1 1 0 0], L_0x1b564d0, L_0x1b2d890;
L_0x1b57a60 .concat [ 1 1 0 0], L_0x1b564d0, L_0x1b2d890;
L_0x1b57b20 .concat [ 1 1 0 0], L_0x1b57830, L_0x1b56e90;
L_0x1b57c30 .concat [ 1 1 0 0], L_0x1b564d0, L_0x1b2d890;
L_0x1b57de0 .cmp/eeq 2, L_0x1b579c0, L_0x1b57cd0;
S_0x1afe9b0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1afa320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b02060 .functor AND 1, v0x1b525e0_0, v0x1b52720_0, C4<1>, C4<1>;
L_0x1b02440 .functor NOT 1, v0x1b524a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b02820 .functor NOT 1, v0x1b52540_0, C4<0>, C4<0>, C4<0>;
L_0x1b02aa0 .functor AND 1, L_0x1b02440, L_0x1b02820, C4<1>, C4<1>;
L_0x1b19cf0 .functor AND 1, L_0x1b02aa0, v0x1b525e0_0, C4<1>, C4<1>;
L_0x1b2d890 .functor OR 1, L_0x1b02060, L_0x1b19cf0, C4<0>, C4<0>;
L_0x1b55950 .functor NOT 1, v0x1b52540_0, C4<0>, C4<0>, C4<0>;
L_0x1b559c0 .functor OR 1, L_0x1b55950, v0x1b52720_0, C4<0>, C4<0>;
L_0x1b55ad0 .functor AND 1, v0x1b525e0_0, L_0x1b559c0, C4<1>, C4<1>;
L_0x1b55b90 .functor NOT 1, v0x1b524a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b55c60 .functor OR 1, L_0x1b55b90, v0x1b52540_0, C4<0>, C4<0>;
L_0x1b55cd0 .functor AND 1, L_0x1b55ad0, L_0x1b55c60, C4<1>, C4<1>;
L_0x1b55e50 .functor NOT 1, v0x1b52540_0, C4<0>, C4<0>, C4<0>;
L_0x1b55ec0 .functor OR 1, L_0x1b55e50, v0x1b52720_0, C4<0>, C4<0>;
L_0x1b55de0 .functor AND 1, v0x1b525e0_0, L_0x1b55ec0, C4<1>, C4<1>;
L_0x1b56050 .functor NOT 1, v0x1b524a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b56150 .functor OR 1, L_0x1b56050, v0x1b52720_0, C4<0>, C4<0>;
L_0x1b56210 .functor AND 1, L_0x1b55de0, L_0x1b56150, C4<1>, C4<1>;
L_0x1b563c0 .functor XNOR 1, L_0x1b55cd0, L_0x1b56210, C4<0>, C4<0>;
v0x1b015b0_0 .net *"_ivl_0", 0 0, L_0x1b02060;  1 drivers
v0x1b019b0_0 .net *"_ivl_12", 0 0, L_0x1b55950;  1 drivers
v0x1b01d90_0 .net *"_ivl_14", 0 0, L_0x1b559c0;  1 drivers
v0x1b02170_0 .net *"_ivl_16", 0 0, L_0x1b55ad0;  1 drivers
v0x1b02550_0 .net *"_ivl_18", 0 0, L_0x1b55b90;  1 drivers
v0x1b02930_0 .net *"_ivl_2", 0 0, L_0x1b02440;  1 drivers
v0x1b02bb0_0 .net *"_ivl_20", 0 0, L_0x1b55c60;  1 drivers
v0x1b50a10_0 .net *"_ivl_24", 0 0, L_0x1b55e50;  1 drivers
v0x1b50af0_0 .net *"_ivl_26", 0 0, L_0x1b55ec0;  1 drivers
v0x1b50bd0_0 .net *"_ivl_28", 0 0, L_0x1b55de0;  1 drivers
v0x1b50cb0_0 .net *"_ivl_30", 0 0, L_0x1b56050;  1 drivers
v0x1b50d90_0 .net *"_ivl_32", 0 0, L_0x1b56150;  1 drivers
v0x1b50e70_0 .net *"_ivl_36", 0 0, L_0x1b563c0;  1 drivers
L_0x7f2ee53c6018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b50f30_0 .net *"_ivl_38", 0 0, L_0x7f2ee53c6018;  1 drivers
v0x1b51010_0 .net *"_ivl_4", 0 0, L_0x1b02820;  1 drivers
v0x1b510f0_0 .net *"_ivl_6", 0 0, L_0x1b02aa0;  1 drivers
v0x1b511d0_0 .net *"_ivl_8", 0 0, L_0x1b19cf0;  1 drivers
v0x1b512b0_0 .net "a", 0 0, v0x1b524a0_0;  alias, 1 drivers
v0x1b51370_0 .net "b", 0 0, v0x1b52540_0;  alias, 1 drivers
v0x1b51430_0 .net "c", 0 0, v0x1b525e0_0;  alias, 1 drivers
v0x1b514f0_0 .net "d", 0 0, v0x1b52720_0;  alias, 1 drivers
v0x1b515b0_0 .net "out_pos", 0 0, L_0x1b564d0;  alias, 1 drivers
v0x1b51670_0 .net "out_sop", 0 0, L_0x1b2d890;  alias, 1 drivers
v0x1b51730_0 .net "pos0", 0 0, L_0x1b55cd0;  1 drivers
v0x1b517f0_0 .net "pos1", 0 0, L_0x1b56210;  1 drivers
L_0x1b564d0 .functor MUXZ 1, L_0x7f2ee53c6018, L_0x1b55cd0, L_0x1b563c0, C4<>;
S_0x1b51970 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1afa320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1b524a0_0 .var "a", 0 0;
v0x1b52540_0 .var "b", 0 0;
v0x1b525e0_0 .var "c", 0 0;
v0x1b52680_0 .net "clk", 0 0, v0x1b54cb0_0;  1 drivers
v0x1b52720_0 .var "d", 0 0;
v0x1b52810_0 .var/2u "fail", 0 0;
v0x1b528b0_0 .var/2u "fail1", 0 0;
v0x1b52950_0 .net "tb_match", 0 0, L_0x1b57de0;  alias, 1 drivers
v0x1b529f0_0 .var "wavedrom_enable", 0 0;
v0x1b52a90_0 .var "wavedrom_title", 511 0;
E_0x1b0d620/0 .event negedge, v0x1b52680_0;
E_0x1b0d620/1 .event posedge, v0x1b52680_0;
E_0x1b0d620 .event/or E_0x1b0d620/0, E_0x1b0d620/1;
S_0x1b51ca0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1b51970;
 .timescale -12 -12;
v0x1b51ee0_0 .var/2s "i", 31 0;
E_0x1b0d4c0 .event posedge, v0x1b52680_0;
S_0x1b51fe0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1b51970;
 .timescale -12 -12;
v0x1b521e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b522c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1b51970;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b52c70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1afa320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b56680 .functor AND 1, v0x1b525e0_0, v0x1b52720_0, C4<1>, C4<1>;
L_0x1b56930 .functor NOT 1, v0x1b524a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b569c0 .functor NOT 1, v0x1b52540_0, C4<0>, C4<0>, C4<0>;
L_0x1b56b40 .functor AND 1, L_0x1b56930, L_0x1b569c0, C4<1>, C4<1>;
L_0x1b56c80 .functor AND 1, L_0x1b56b40, v0x1b525e0_0, C4<1>, C4<1>;
L_0x1b56d40 .functor OR 1, L_0x1b56680, L_0x1b56c80, C4<0>, C4<0>;
L_0x1b56e90 .functor BUFZ 1, L_0x1b56d40, C4<0>, C4<0>, C4<0>;
L_0x1b56fa0 .functor NOT 1, v0x1b52540_0, C4<0>, C4<0>, C4<0>;
L_0x1b57060 .functor OR 1, L_0x1b56fa0, v0x1b52720_0, C4<0>, C4<0>;
L_0x1b57120 .functor AND 1, v0x1b525e0_0, L_0x1b57060, C4<1>, C4<1>;
L_0x1b57240 .functor NOT 1, v0x1b524a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b573c0 .functor AND 1, L_0x1b57240, v0x1b52720_0, C4<1>, C4<1>;
L_0x1b574a0 .functor NOT 1, v0x1b524a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b57510 .functor AND 1, L_0x1b574a0, v0x1b52540_0, C4<1>, C4<1>;
L_0x1b57430 .functor OR 1, L_0x1b573c0, L_0x1b57510, C4<0>, C4<0>;
v0x1b52e30_0 .net *"_ivl_14", 0 0, L_0x1b56fa0;  1 drivers
v0x1b52f10_0 .net *"_ivl_16", 0 0, L_0x1b57060;  1 drivers
v0x1b52ff0_0 .net *"_ivl_2", 0 0, L_0x1b56930;  1 drivers
v0x1b530e0_0 .net *"_ivl_20", 0 0, L_0x1b57240;  1 drivers
v0x1b531c0_0 .net *"_ivl_22", 0 0, L_0x1b573c0;  1 drivers
v0x1b532f0_0 .net *"_ivl_24", 0 0, L_0x1b574a0;  1 drivers
v0x1b533d0_0 .net *"_ivl_26", 0 0, L_0x1b57510;  1 drivers
v0x1b534b0_0 .net *"_ivl_30", 0 0, L_0x1b576f0;  1 drivers
L_0x7f2ee53c6060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b53570_0 .net *"_ivl_32", 0 0, L_0x7f2ee53c6060;  1 drivers
v0x1b536e0_0 .net *"_ivl_4", 0 0, L_0x1b569c0;  1 drivers
v0x1b537c0_0 .net *"_ivl_6", 0 0, L_0x1b56b40;  1 drivers
v0x1b538a0_0 .net "a", 0 0, v0x1b524a0_0;  alias, 1 drivers
v0x1b53940_0 .net "b", 0 0, v0x1b52540_0;  alias, 1 drivers
v0x1b53a30_0 .net "c", 0 0, v0x1b525e0_0;  alias, 1 drivers
v0x1b53b20_0 .net "d", 0 0, v0x1b52720_0;  alias, 1 drivers
v0x1b53c10_0 .net "out_pos", 0 0, L_0x1b57830;  alias, 1 drivers
v0x1b53cd0_0 .net "out_sop", 0 0, L_0x1b56e90;  alias, 1 drivers
v0x1b53ea0_0 .net "pos0", 0 0, L_0x1b57120;  1 drivers
v0x1b53f60_0 .net "pos1", 0 0, L_0x1b57430;  1 drivers
v0x1b54020_0 .net "sop0", 0 0, L_0x1b56680;  1 drivers
v0x1b540e0_0 .net "sop1", 0 0, L_0x1b56c80;  1 drivers
v0x1b541a0_0 .net "sop2", 0 0, L_0x1b56d40;  1 drivers
L_0x1b576f0 .cmp/eeq 1, L_0x1b57120, L_0x1b57430;
L_0x1b57830 .functor MUXZ 1, L_0x7f2ee53c6060, L_0x1b57120, L_0x1b576f0, C4<>;
S_0x1b54320 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1afa320;
 .timescale -12 -12;
E_0x1af69f0 .event anyedge, v0x1b55110_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b55110_0;
    %nor/r;
    %assign/vec4 v0x1b55110_0, 0;
    %wait E_0x1af69f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b51970;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b52810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b528b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1b51970;
T_4 ;
    %wait E_0x1b0d620;
    %load/vec4 v0x1b52950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b52810_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b51970;
T_5 ;
    %wait E_0x1b0d4c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b52720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b525e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b52540_0, 0;
    %assign/vec4 v0x1b524a0_0, 0;
    %wait E_0x1b0d4c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b52720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b525e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b52540_0, 0;
    %assign/vec4 v0x1b524a0_0, 0;
    %wait E_0x1b0d4c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b52720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b525e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b52540_0, 0;
    %assign/vec4 v0x1b524a0_0, 0;
    %wait E_0x1b0d4c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b52720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b525e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b52540_0, 0;
    %assign/vec4 v0x1b524a0_0, 0;
    %wait E_0x1b0d4c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b52720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b525e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b52540_0, 0;
    %assign/vec4 v0x1b524a0_0, 0;
    %wait E_0x1b0d4c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b52720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b525e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b52540_0, 0;
    %assign/vec4 v0x1b524a0_0, 0;
    %wait E_0x1b0d4c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b52720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b525e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b52540_0, 0;
    %assign/vec4 v0x1b524a0_0, 0;
    %wait E_0x1b0d4c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b52720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b525e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b52540_0, 0;
    %assign/vec4 v0x1b524a0_0, 0;
    %wait E_0x1b0d4c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b52720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b525e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b52540_0, 0;
    %assign/vec4 v0x1b524a0_0, 0;
    %wait E_0x1b0d4c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b52720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b525e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b52540_0, 0;
    %assign/vec4 v0x1b524a0_0, 0;
    %wait E_0x1b0d4c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b52720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b525e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b52540_0, 0;
    %assign/vec4 v0x1b524a0_0, 0;
    %wait E_0x1b0d4c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b52720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b525e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b52540_0, 0;
    %assign/vec4 v0x1b524a0_0, 0;
    %wait E_0x1b0d4c0;
    %load/vec4 v0x1b52810_0;
    %store/vec4 v0x1b528b0_0, 0, 1;
    %fork t_1, S_0x1b51ca0;
    %jmp t_0;
    .scope S_0x1b51ca0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b51ee0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1b51ee0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1b0d4c0;
    %load/vec4 v0x1b51ee0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b52720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b525e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b52540_0, 0;
    %assign/vec4 v0x1b524a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b51ee0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b51ee0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1b51970;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b0d620;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b52720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b525e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b52540_0, 0;
    %assign/vec4 v0x1b524a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1b52810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1b528b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1afa320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b54cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b55110_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1afa320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b54cb0_0;
    %inv;
    %store/vec4 v0x1b54cb0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1afa320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b52680_0, v0x1b55390_0, v0x1b54ad0_0, v0x1b54b70_0, v0x1b54c10_0, v0x1b54d50_0, v0x1b54fd0_0, v0x1b54f30_0, v0x1b54e90_0, v0x1b54df0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1afa320;
T_9 ;
    %load/vec4 v0x1b55070_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1b55070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b55070_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1b55070_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1b55070_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b55070_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1b55070_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b55070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b55070_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b55070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1afa320;
T_10 ;
    %wait E_0x1b0d620;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b55070_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b55070_0, 4, 32;
    %load/vec4 v0x1b552c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1b55070_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b55070_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b55070_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b55070_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1b54fd0_0;
    %load/vec4 v0x1b54fd0_0;
    %load/vec4 v0x1b54f30_0;
    %xor;
    %load/vec4 v0x1b54fd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1b55070_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b55070_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1b55070_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b55070_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1b54e90_0;
    %load/vec4 v0x1b54e90_0;
    %load/vec4 v0x1b54df0_0;
    %xor;
    %load/vec4 v0x1b54e90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1b55070_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b55070_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1b55070_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b55070_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/machine/ece241_2013_q2/iter2/response0/top_module.sv";
