

================================================================
== Vitis HLS Report for 'upsamp5'
================================================================
* Date:           Wed Jan 31 18:21:26 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        LSI_decoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2057|     2057|  20.570 us|  20.570 us|  2057|  2057|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UHeight_UWidth  |     2055|     2055|        16|          8|          1|   256|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 8, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.97>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cona_col = alloca i32 1"   --->   Operation 19 'alloca' 'cona_col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cona_row = alloca i32 1"   --->   Operation 20 'alloca' 'cona_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %upsamp5_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %conv5_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%upsam_buf5 = alloca i64 1" [decode.cpp:125]   --->   Operation 24 'alloca' 'upsam_buf5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln76 = store i9 0, i9 %indvar_flatten" [decode.cpp:76->decode.cpp:126]   --->   Operation 25 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln76 = store i5 0, i5 %cona_row" [decode.cpp:76->decode.cpp:126]   --->   Operation 26 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln76 = store i5 0, i5 %cona_col" [decode.cpp:76->decode.cpp:126]   --->   Operation 27 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body9.i" [decode.cpp:76->decode.cpp:126]   --->   Operation 28 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [decode.cpp:76->decode.cpp:126]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.82ns)   --->   "%icmp_ln76 = icmp_eq  i9 %indvar_flatten_load, i9 256" [decode.cpp:76->decode.cpp:126]   --->   Operation 30 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.82ns)   --->   "%add_ln76 = add i9 %indvar_flatten_load, i9 1" [decode.cpp:76->decode.cpp:126]   --->   Operation 31 'add' 'add_ln76' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc22.loopexit.i, void %_Z9sp_upsampI8ap_fixedILi40ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEEviiiPT_RN3hls6streamIS4_Li0EEES9_.exit" [decode.cpp:76->decode.cpp:126]   --->   Operation 32 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%cona_col_load = load i5 %cona_col" [decode.cpp:77->decode.cpp:126]   --->   Operation 33 'load' 'cona_col_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%cona_row_load = load i5 %cona_row" [decode.cpp:76->decode.cpp:126]   --->   Operation 34 'load' 'cona_row_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.78ns)   --->   "%icmp_ln77 = icmp_eq  i5 %cona_col_load, i5 16" [decode.cpp:77->decode.cpp:126]   --->   Operation 35 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.21ns)   --->   "%select_ln76 = select i1 %icmp_ln77, i5 0, i5 %cona_col_load" [decode.cpp:76->decode.cpp:126]   --->   Operation 36 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.78ns)   --->   "%add_ln76_2 = add i5 %cona_row_load, i5 1" [decode.cpp:76->decode.cpp:126]   --->   Operation 37 'add' 'add_ln76_2' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.21ns)   --->   "%select_ln76_2 = select i1 %icmp_ln77, i5 %add_ln76_2, i5 %cona_row_load" [decode.cpp:76->decode.cpp:126]   --->   Operation 38 'select' 'select_ln76_2' <Predicate = (!icmp_ln76)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i5 %select_ln76_2" [decode.cpp:76->decode.cpp:126]   --->   Operation 39 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i5 %select_ln76" [decode.cpp:77->decode.cpp:126]   --->   Operation 40 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%div15_i_udiv = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln76, i32 1, i32 4" [decode.cpp:76->decode.cpp:126]   --->   Operation 41 'partselect' 'div15_i_udiv' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast_cast = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %select_ln76, i32 1, i32 3" [decode.cpp:76->decode.cpp:126]   --->   Operation 42 'partselect' 'div15_i_udiv_cast_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.97ns)   --->   "%empty = or i1 %trunc_ln77, i1 %trunc_ln76" [decode.cpp:77->decode.cpp:126]   --->   Operation 43 'or' 'empty' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %empty, void %if.then.i.7, void %for.inc.i.6.thread" [decode.cpp:80->decode.cpp:126]   --->   Operation 44 'br' 'br_ln80' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i4 %div15_i_udiv" [decode.cpp:84->decode.cpp:126]   --->   Operation 45 'zext' 'zext_ln84' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%upsam_buf_addr = getelementptr i40 %upsam_buf5, i64 0, i64 %zext_ln84" [decode.cpp:84->decode.cpp:126]   --->   Operation 46 'getelementptr' 'upsam_buf_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.63ns)   --->   "%conv5_out_read = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv5_out" [decode.cpp:81->decode.cpp:126]   --->   Operation 47 'read' 'conv5_out_read' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_2 : Operation 48 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv5_out_read, i6 %upsam_buf_addr" [decode.cpp:82->decode.cpp:126]   --->   Operation 48 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%upsam_buf_load = load i6 %upsam_buf_addr" [decode.cpp:84->decode.cpp:126]   --->   Operation 49 'load' 'upsam_buf_load' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln84_16_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %div15_i_udiv_cast_cast" [decode.cpp:84->decode.cpp:126]   --->   Operation 50 'bitconcatenate' 'zext_ln84_16_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln84_16 = zext i4 %zext_ln84_16_cast" [decode.cpp:84->decode.cpp:126]   --->   Operation 51 'zext' 'zext_ln84_16' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%upsam_buf_addr_17 = getelementptr i40 %upsam_buf5, i64 0, i64 %zext_ln84_16" [decode.cpp:84->decode.cpp:126]   --->   Operation 52 'getelementptr' 'upsam_buf_addr_17' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln84_17_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %div15_i_udiv" [decode.cpp:84->decode.cpp:126]   --->   Operation 53 'bitconcatenate' 'zext_ln84_17_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln84_17 = zext i5 %zext_ln84_17_cast" [decode.cpp:84->decode.cpp:126]   --->   Operation 54 'zext' 'zext_ln84_17' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%upsam_buf_addr_18 = getelementptr i40 %upsam_buf5, i64 0, i64 %zext_ln84_17" [decode.cpp:84->decode.cpp:126]   --->   Operation 55 'getelementptr' 'upsam_buf_addr_18' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (3.63ns)   --->   "%conv5_out_read_1 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv5_out" [decode.cpp:81->decode.cpp:126]   --->   Operation 56 'read' 'conv5_out_read_1' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_3 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv5_out_read_1, i6 %upsam_buf_addr_17" [decode.cpp:82->decode.cpp:126]   --->   Operation 57 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_3 : Operation 58 [1/2] (3.25ns)   --->   "%upsam_buf_load = load i6 %upsam_buf_addr" [decode.cpp:84->decode.cpp:126]   --->   Operation 58 'load' 'upsam_buf_load' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%upsam_buf_load_16 = load i6 %upsam_buf_addr_17" [decode.cpp:84->decode.cpp:126]   --->   Operation 59 'load' 'upsam_buf_load_16' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_3 : Operation 60 [2/2] (3.25ns)   --->   "%upsam_buf_load_17 = load i6 %upsam_buf_addr_18" [decode.cpp:84->decode.cpp:126]   --->   Operation 60 'load' 'upsam_buf_load_17' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast = zext i4 %div15_i_udiv" [decode.cpp:76->decode.cpp:126]   --->   Operation 61 'zext' 'div15_i_udiv_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.97ns)   --->   "%xor_ln84 = xor i4 %div15_i_udiv, i4 8" [decode.cpp:84->decode.cpp:126]   --->   Operation 62 'xor' 'xor_ln84' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i4 %xor_ln84" [decode.cpp:84->decode.cpp:126]   --->   Operation 63 'sext' 'sext_ln84' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln84_18 = zext i5 %sext_ln84" [decode.cpp:84->decode.cpp:126]   --->   Operation 64 'zext' 'zext_ln84_18' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%upsam_buf_addr_19 = getelementptr i40 %upsam_buf5, i64 0, i64 %zext_ln84_18" [decode.cpp:84->decode.cpp:126]   --->   Operation 65 'getelementptr' 'upsam_buf_addr_19' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln84_19_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %div15_i_udiv_cast" [decode.cpp:84->decode.cpp:126]   --->   Operation 66 'bitconcatenate' 'zext_ln84_19_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln84_19 = zext i6 %zext_ln84_19_cast" [decode.cpp:84->decode.cpp:126]   --->   Operation 67 'zext' 'zext_ln84_19' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%upsam_buf_addr_20 = getelementptr i40 %upsam_buf5, i64 0, i64 %zext_ln84_19" [decode.cpp:84->decode.cpp:126]   --->   Operation 68 'getelementptr' 'upsam_buf_addr_20' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (3.63ns)   --->   "%conv5_out_read_2 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv5_out" [decode.cpp:81->decode.cpp:126]   --->   Operation 69 'read' 'conv5_out_read_2' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_4 : Operation 70 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv5_out_read_2, i6 %upsam_buf_addr_18" [decode.cpp:82->decode.cpp:126]   --->   Operation 70 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_4 : Operation 71 [1/2] (3.25ns)   --->   "%upsam_buf_load_16 = load i6 %upsam_buf_addr_17" [decode.cpp:84->decode.cpp:126]   --->   Operation 71 'load' 'upsam_buf_load_16' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%upsam_buf_load_17 = load i6 %upsam_buf_addr_18" [decode.cpp:84->decode.cpp:126]   --->   Operation 72 'load' 'upsam_buf_load_17' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_4 : Operation 73 [2/2] (3.25ns)   --->   "%upsam_buf_load_18 = load i6 %upsam_buf_addr_19" [decode.cpp:84->decode.cpp:126]   --->   Operation 73 'load' 'upsam_buf_load_18' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_4 : Operation 74 [2/2] (3.25ns)   --->   "%upsam_buf_load_19 = load i6 %upsam_buf_addr_20" [decode.cpp:84->decode.cpp:126]   --->   Operation 74 'load' 'upsam_buf_load_19' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @UHeight_UWidth_str"   --->   Operation 75 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [decode.cpp:78->decode.cpp:126]   --->   Operation 77 'specpipeline' 'specpipeline_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [decode.cpp:77->decode.cpp:126]   --->   Operation 78 'specloopname' 'specloopname_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast1 = zext i4 %div15_i_udiv" [decode.cpp:76->decode.cpp:126]   --->   Operation 79 'zext' 'div15_i_udiv_cast1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.82ns)   --->   "%add_ln84 = add i6 %div15_i_udiv_cast1, i6 40" [decode.cpp:84->decode.cpp:126]   --->   Operation 80 'add' 'add_ln84' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln84_20 = zext i6 %add_ln84" [decode.cpp:84->decode.cpp:126]   --->   Operation 81 'zext' 'zext_ln84_20' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%upsam_buf_addr_21 = getelementptr i40 %upsam_buf5, i64 0, i64 %zext_ln84_20" [decode.cpp:84->decode.cpp:126]   --->   Operation 82 'getelementptr' 'upsam_buf_addr_21' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln84_4 = sext i5 %zext_ln84_17_cast" [decode.cpp:84->decode.cpp:126]   --->   Operation 83 'sext' 'sext_ln84_4' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln84_21 = zext i6 %sext_ln84_4" [decode.cpp:84->decode.cpp:126]   --->   Operation 84 'zext' 'zext_ln84_21' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%upsam_buf_addr_22 = getelementptr i40 %upsam_buf5, i64 0, i64 %zext_ln84_21" [decode.cpp:84->decode.cpp:126]   --->   Operation 85 'getelementptr' 'upsam_buf_addr_22' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (3.63ns)   --->   "%conv5_out_read_3 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv5_out" [decode.cpp:81->decode.cpp:126]   --->   Operation 86 'read' 'conv5_out_read_3' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_5 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv5_out_read_3, i6 %upsam_buf_addr_19" [decode.cpp:82->decode.cpp:126]   --->   Operation 87 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_5 : Operation 88 [1/2] (3.25ns)   --->   "%upsam_buf_load_18 = load i6 %upsam_buf_addr_19" [decode.cpp:84->decode.cpp:126]   --->   Operation 88 'load' 'upsam_buf_load_18' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%upsam_buf_load_19 = load i6 %upsam_buf_addr_20" [decode.cpp:84->decode.cpp:126]   --->   Operation 89 'load' 'upsam_buf_load_19' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_5 : Operation 90 [2/2] (3.25ns)   --->   "%upsam_buf_load_20 = load i6 %upsam_buf_addr_21" [decode.cpp:84->decode.cpp:126]   --->   Operation 90 'load' 'upsam_buf_load_20' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_5 : Operation 91 [2/2] (3.25ns)   --->   "%upsam_buf_load_21 = load i6 %upsam_buf_addr_22" [decode.cpp:84->decode.cpp:126]   --->   Operation 91 'load' 'upsam_buf_load_21' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 92 [1/1] (3.63ns)   --->   "%conv5_out_read_4 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv5_out" [decode.cpp:81->decode.cpp:126]   --->   Operation 92 'read' 'conv5_out_read_4' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_6 : Operation 93 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv5_out_read_4, i6 %upsam_buf_addr_20" [decode.cpp:82->decode.cpp:126]   --->   Operation 93 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_6 : Operation 94 [1/2] (3.25ns)   --->   "%upsam_buf_load_20 = load i6 %upsam_buf_addr_21" [decode.cpp:84->decode.cpp:126]   --->   Operation 94 'load' 'upsam_buf_load_20' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_6 : Operation 95 [1/2] (3.25ns)   --->   "%upsam_buf_load_21 = load i6 %upsam_buf_addr_22" [decode.cpp:84->decode.cpp:126]   --->   Operation 95 'load' 'upsam_buf_load_21' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_6 : Operation 96 [1/1] (1.58ns)   --->   "%br_ln80 = br void %for.inc.i.7" [decode.cpp:80->decode.cpp:126]   --->   Operation 96 'br' 'br_ln80' <Predicate = (!icmp_ln76 & empty)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 6.88>
ST_7 : Operation 97 [1/1] (3.63ns)   --->   "%conv5_out_read_5 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv5_out" [decode.cpp:81->decode.cpp:126]   --->   Operation 97 'read' 'conv5_out_read_5' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_7 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv5_out_read_5, i6 %upsam_buf_addr_21" [decode.cpp:82->decode.cpp:126]   --->   Operation 98 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 6.88>
ST_8 : Operation 99 [1/1] (3.63ns)   --->   "%conv5_out_read_6 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv5_out" [decode.cpp:81->decode.cpp:126]   --->   Operation 99 'read' 'conv5_out_read_6' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_8 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv5_out_read_6, i6 %upsam_buf_addr_22" [decode.cpp:82->decode.cpp:126]   --->   Operation 100 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_8 : Operation 101 [1/1] (1.58ns)   --->   "%br_ln83 = br void %for.inc.i.7" [decode.cpp:83->decode.cpp:126]   --->   Operation 101 'br' 'br_ln83' <Predicate = (!icmp_ln76 & !empty)> <Delay = 1.58>
ST_8 : Operation 102 [1/1] (1.78ns)   --->   "%cona_col_2 = add i5 %select_ln76, i5 1" [decode.cpp:77->decode.cpp:126]   --->   Operation 102 'add' 'cona_col_2' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln77 = store i9 %add_ln76, i9 %indvar_flatten" [decode.cpp:77->decode.cpp:126]   --->   Operation 103 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_8 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln77 = store i5 %select_ln76_2, i5 %cona_row" [decode.cpp:77->decode.cpp:126]   --->   Operation 104 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_8 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln77 = store i5 %cona_col_2, i5 %cona_col" [decode.cpp:77->decode.cpp:126]   --->   Operation 105 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln127 = ret" [decode.cpp:127]   --->   Operation 132 'ret' 'ret_ln127' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 106 [1/1] (3.63ns)   --->   "%conv5_out_read_7 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv5_out" [decode.cpp:81->decode.cpp:126]   --->   Operation 106 'read' 'conv5_out_read_7' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i4 %xor_ln84" [decode.cpp:82->decode.cpp:126]   --->   Operation 107 'sext' 'sext_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i6 %sext_ln82" [decode.cpp:82->decode.cpp:126]   --->   Operation 108 'zext' 'zext_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%upsam_buf_addr_23 = getelementptr i40 %upsam_buf5, i64 0, i64 %zext_ln82" [decode.cpp:82->decode.cpp:126]   --->   Operation 109 'getelementptr' 'upsam_buf_addr_23' <Predicate = (!icmp_ln76 & !empty)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv5_out_read_7, i6 %upsam_buf_addr_23" [decode.cpp:82->decode.cpp:126]   --->   Operation 110 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i571115212735 = phi i40 %upsam_buf_load, void %for.inc.i.6.thread, i40 %conv5_out_read, void %if.then.i.7" [decode.cpp:84->decode.cpp:126]   --->   Operation 111 'phi' 'arrayidx18_0_0_0_load_i571115212735' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp5_out, i40 %arrayidx18_0_0_0_load_i571115212735" [decode.cpp:84->decode.cpp:126]   --->   Operation 112 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 10 <SV = 9> <Delay = 3.63>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_181016202834 = phi i40 %upsam_buf_load_16, void %for.inc.i.6.thread, i40 %conv5_out_read_1, void %if.then.i.7" [decode.cpp:84->decode.cpp:126]   --->   Operation 113 'phi' 'arrayidx18_0_0_0_load_i_181016202834' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp5_out, i40 %arrayidx18_0_0_0_load_i_181016202834" [decode.cpp:84->decode.cpp:126]   --->   Operation 114 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln84_5 = sext i4 %xor_ln84" [decode.cpp:84->decode.cpp:126]   --->   Operation 115 'sext' 'sext_ln84_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln84_22 = zext i6 %sext_ln84_5" [decode.cpp:84->decode.cpp:126]   --->   Operation 116 'zext' 'zext_ln84_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%upsam_buf_addr_24 = getelementptr i40 %upsam_buf5, i64 0, i64 %zext_ln84_22" [decode.cpp:84->decode.cpp:126]   --->   Operation 117 'getelementptr' 'upsam_buf_addr_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [2/2] (3.25ns)   --->   "%upsam_buf_load_22 = load i6 %upsam_buf_addr_24" [decode.cpp:84->decode.cpp:126]   --->   Operation 118 'load' 'upsam_buf_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 3.63>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_21214222636 = phi i40 %upsam_buf_load_17, void %for.inc.i.6.thread, i40 %conv5_out_read_2, void %if.then.i.7" [decode.cpp:84->decode.cpp:126]   --->   Operation 119 'phi' 'arrayidx18_0_0_0_load_i_21214222636' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp5_out, i40 %arrayidx18_0_0_0_load_i_21214222636" [decode.cpp:84->decode.cpp:126]   --->   Operation 120 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_11 : Operation 121 [1/2] (3.25ns)   --->   "%upsam_buf_load_22 = load i6 %upsam_buf_addr_24" [decode.cpp:84->decode.cpp:126]   --->   Operation 121 'load' 'upsam_buf_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 3.63>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_317192933 = phi i40 %upsam_buf_load_18, void %for.inc.i.6.thread, i40 %conv5_out_read_3, void %if.then.i.7" [decode.cpp:84->decode.cpp:126]   --->   Operation 122 'phi' 'arrayidx18_0_0_0_load_i_317192933' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp5_out, i40 %arrayidx18_0_0_0_load_i_317192933" [decode.cpp:84->decode.cpp:126]   --->   Operation 123 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 13 <SV = 12> <Delay = 3.63>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_4232537 = phi i40 %upsam_buf_load_19, void %for.inc.i.6.thread, i40 %conv5_out_read_4, void %if.then.i.7" [decode.cpp:84->decode.cpp:126]   --->   Operation 124 'phi' 'arrayidx18_0_0_0_load_i_4232537' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp5_out, i40 %arrayidx18_0_0_0_load_i_4232537" [decode.cpp:84->decode.cpp:126]   --->   Operation 125 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 14 <SV = 13> <Delay = 3.63>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_53032 = phi i40 %upsam_buf_load_20, void %for.inc.i.6.thread, i40 %conv5_out_read_5, void %if.then.i.7" [decode.cpp:84->decode.cpp:126]   --->   Operation 126 'phi' 'arrayidx18_0_0_0_load_i_53032' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp5_out, i40 %arrayidx18_0_0_0_load_i_53032" [decode.cpp:84->decode.cpp:126]   --->   Operation 127 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 15 <SV = 14> <Delay = 3.63>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_638 = phi i40 %upsam_buf_load_21, void %for.inc.i.6.thread, i40 %conv5_out_read_6, void %if.then.i.7" [decode.cpp:84->decode.cpp:126]   --->   Operation 128 'phi' 'arrayidx18_0_0_0_load_i_638' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp5_out, i40 %arrayidx18_0_0_0_load_i_638" [decode.cpp:84->decode.cpp:126]   --->   Operation 129 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 16 <SV = 15> <Delay = 3.63>
ST_16 : Operation 130 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp5_out, i40 %upsam_buf_load_22" [decode.cpp:84->decode.cpp:126]   --->   Operation 130 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.body9.i" [decode.cpp:77->decode.cpp:126]   --->   Operation 131 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.973ns
The critical path consists of the following:
	'alloca' operation ('cona_col') [3]  (0.000 ns)
	'load' operation ('cona_col_load', decode.cpp:77->decode.cpp:126) on local variable 'cona_col' [19]  (0.000 ns)
	'icmp' operation ('icmp_ln77', decode.cpp:77->decode.cpp:126) [23]  (1.780 ns)
	'select' operation ('select_ln76_2', decode.cpp:76->decode.cpp:126) [26]  (1.215 ns)
	'or' operation ('empty', decode.cpp:77->decode.cpp:126) [35]  (0.978 ns)

 <State 2>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv5_out_read', decode.cpp:81->decode.cpp:126) on port 'conv5_out' (decode.cpp:81->decode.cpp:126) [59]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125 [60]  (3.254 ns)

 <State 3>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv5_out_read_1', decode.cpp:81->decode.cpp:126) on port 'conv5_out' (decode.cpp:81->decode.cpp:126) [61]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read_1', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125 [62]  (3.254 ns)

 <State 4>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv5_out_read_2', decode.cpp:81->decode.cpp:126) on port 'conv5_out' (decode.cpp:81->decode.cpp:126) [63]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read_2', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125 [64]  (3.254 ns)

 <State 5>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv5_out_read_3', decode.cpp:81->decode.cpp:126) on port 'conv5_out' (decode.cpp:81->decode.cpp:126) [65]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read_3', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125 [66]  (3.254 ns)

 <State 6>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv5_out_read_4', decode.cpp:81->decode.cpp:126) on port 'conv5_out' (decode.cpp:81->decode.cpp:126) [67]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read_4', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125 [68]  (3.254 ns)

 <State 7>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv5_out_read_5', decode.cpp:81->decode.cpp:126) on port 'conv5_out' (decode.cpp:81->decode.cpp:126) [69]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read_5', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125 [70]  (3.254 ns)

 <State 8>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv5_out_read_6', decode.cpp:81->decode.cpp:126) on port 'conv5_out' (decode.cpp:81->decode.cpp:126) [71]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read_6', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125 [72]  (3.254 ns)

 <State 9>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv5_out_read_7', decode.cpp:81->decode.cpp:126) on port 'conv5_out' (decode.cpp:81->decode.cpp:126) [73]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read_7', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125 [77]  (3.254 ns)

 <State 10>: 3.634ns
The critical path consists of the following:
	'phi' operation ('arrayidx18_0_0_0_load_i_181016202834', decode.cpp:84->decode.cpp:126) with incoming values : ('conv5_out_read_1', decode.cpp:81->decode.cpp:126) ('upsam_buf_load_16', decode.cpp:84->decode.cpp:126) [93]  (0.000 ns)
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:126) on port 'upsamp5_out' (decode.cpp:84->decode.cpp:126) [97]  (3.634 ns)

 <State 11>: 3.634ns
The critical path consists of the following:
	'phi' operation ('arrayidx18_0_0_0_load_i_21214222636', decode.cpp:84->decode.cpp:126) with incoming values : ('conv5_out_read_2', decode.cpp:81->decode.cpp:126) ('upsam_buf_load_17', decode.cpp:84->decode.cpp:126) [91]  (0.000 ns)
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:126) on port 'upsamp5_out' (decode.cpp:84->decode.cpp:126) [98]  (3.634 ns)

 <State 12>: 3.634ns
The critical path consists of the following:
	'phi' operation ('arrayidx18_0_0_0_load_i_317192933', decode.cpp:84->decode.cpp:126) with incoming values : ('conv5_out_read_3', decode.cpp:81->decode.cpp:126) ('upsam_buf_load_18', decode.cpp:84->decode.cpp:126) [94]  (0.000 ns)
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:126) on port 'upsamp5_out' (decode.cpp:84->decode.cpp:126) [99]  (3.634 ns)

 <State 13>: 3.634ns
The critical path consists of the following:
	'phi' operation ('arrayidx18_0_0_0_load_i_4232537', decode.cpp:84->decode.cpp:126) with incoming values : ('conv5_out_read_4', decode.cpp:81->decode.cpp:126) ('upsam_buf_load_19', decode.cpp:84->decode.cpp:126) [90]  (0.000 ns)
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:126) on port 'upsamp5_out' (decode.cpp:84->decode.cpp:126) [100]  (3.634 ns)

 <State 14>: 3.634ns
The critical path consists of the following:
	'phi' operation ('arrayidx18_0_0_0_load_i_53032', decode.cpp:84->decode.cpp:126) with incoming values : ('conv5_out_read_5', decode.cpp:81->decode.cpp:126) ('upsam_buf_load_20', decode.cpp:84->decode.cpp:126) [95]  (0.000 ns)
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:126) on port 'upsamp5_out' (decode.cpp:84->decode.cpp:126) [101]  (3.634 ns)

 <State 15>: 3.634ns
The critical path consists of the following:
	'phi' operation ('arrayidx18_0_0_0_load_i_638', decode.cpp:84->decode.cpp:126) with incoming values : ('conv5_out_read_6', decode.cpp:81->decode.cpp:126) ('upsam_buf_load_21', decode.cpp:84->decode.cpp:126) [89]  (0.000 ns)
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:126) on port 'upsamp5_out' (decode.cpp:84->decode.cpp:126) [102]  (3.634 ns)

 <State 16>: 3.634ns
The critical path consists of the following:
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:126) on port 'upsamp5_out' (decode.cpp:84->decode.cpp:126) [107]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
