#Substrate Graph
# noVertices
30
# noArcs
60
# Vertices: id cost cpu group
0 43 2393 6
1 34 11275 6
2 20 3954 6
3 18 2406 6
4 38 1858 6
5 30 4171 6
6 24 20973 6
7 32 6828 6
8 40 1090 6
9 9 1838 6
10 13 8593 2
11 15 7845 6
12 1 4058 6
13 29 2605 6
14 8 1660 6
15 24 577 6
16 12 1051 2
17 13 1956 2
18 10 2723 6
19 10 1361 6
20 22 2963 6
21 14 3026 6
22 24 5680 6
23 42 2367 6
24 35 3117 6
25 47 14684 22
26 30 716 6
27 26 263 6
28 5 4823 2
29 35 4486 2
# Arcs: idS idT bandwidth cost delay
0 1 239 29 7
1 0 655 43 17
1 2 869 6 13
2 1 927 29 31
1 3 589 48 20
3 1 216 18 37
1 4 439 2 6
4 1 499 24 5
1 5 811 28 24
5 1 943 16 5
1 6 3337 18 32
6 1 3671 19 16
1 8 241 19 5
8 1 214 12 12
1 18 718 38 7
18 1 337 6 30
6 7 1248 40 35
7 6 1767 28 13
6 9 541 49 29
9 6 366 1 15
6 10 3844 4 29
10 6 2782 20 12
6 11 3109 43 26
11 6 3364 11 8
6 12 923 11 21
12 6 854 46 17
6 14 344 4 36
14 6 238 22 12
6 15 109 35 31
15 6 109 1 8
6 19 343 15 29
19 6 108 41 28
6 21 734 25 26
21 6 889 16 18
6 22 1303 25 15
22 6 1443 9 32
6 25 2586 30 18
25 6 4595 45 31
6 26 150 50 24
26 6 189 18 32
10 16 309 19 40
16 10 253 38 18
10 17 720 45 16
17 10 330 43 20
10 29 798 31 39
29 10 584 13 16
10 28 867 47 36
28 10 950 19 26
11 13 624 47 5
13 11 430 22 24
11 20 434 35 22
20 11 714 1 37
11 23 657 23 38
23 11 406 37 12
11 24 592 47 9
24 11 795 2 39
11 27 51 34 7
27 11 33 26 8
17 28 578 44 27
28 17 77 5 31
# noSlices
40
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 408
1 240
2 168
3 216
4 192
5 144
# Arcs: idS idT bandwidth delay
0 1 80 138
0 2 56 138
0 3 72 138
3 4 64 138
3 5 48 138
# Mapping
60
# Mapping pairs
3 29
3 27
3 24
3 28
3 20
3 19
3 17
3 26
3 15
3 14
3 13
3 12
3 9
3 10
3 8
3 7
3 5
3 4
3 3
3 2
3 0
5 6
3 6
5 11
3 25
3 1
4 24
4 21
3 11
4 7
4 19
4 12
5 3
4 18
3 23
4 26
2 22
5 4
2 0
4 9
2 23
3 16
4 20
2 1
1 10
4 8
1 17
3 18
2 5
5 15
1 16
5 13
2 2
4 27
1 29
4 14
3 21
3 22
1 28
0 25
# Substrate Size
30
# Slice Type
0
#Virtual Graph
# noVertices
7
# noArcs
6
# Vertices: id cpu
0 288
1 144
2 168
3 96
4 48
5 96
6 72
# Arcs: idS idT bandwidth delay
0 1 48 138
0 2 56 138
1 3 32 138
1 4 16 138
3 5 32 138
3 6 24 138
# Mapping
90
# Mapping pairs
3 29
3 25
3 24
3 28
3 21
3 22
3 20
3 19
3 18
3 16
3 15
3 13
3 12
3 11
3 9
3 8
3 7
3 6
3 4
3 3
3 0
1 27
1 26
3 23
1 24
1 20
3 1
1 18
1 17
1 16
1 15
1 13
1 11
3 5
1 9
1 6
1 5
1 4
1 2
3 14
1 0
1 21
6 15
1 8
6 6
5 27
1 3
5 20
5 24
1 28
5 18
5 19
5 7
1 19
3 27
5 12
1 23
5 9
3 17
3 26
6 4
5 14
4 22
1 10
4 0
5 21
4 23
1 25
6 3
4 5
4 1
1 1
5 26
3 10
6 11
1 29
4 2
2 10
3 2
2 17
1 12
2 16
2 29
6 13
1 22
1 7
5 8
2 28
1 14
0 25
# Substrate Size
30
# Slice Type
0
#Virtual Graph
# noVertices
7
# noArcs
6
# Vertices: id cpu
0 486
1 486
2 459
3 405
4 405
5 459
6 216
# Arcs: idS idT bandwidth delay
0 1 162 138
0 2 153 138
1 3 135 138
1 4 135 138
1 5 153 138
1 6 72 138
# Mapping
60
# Mapping pairs
1 29
1 28
1 27
1 25
1 24
1 21
1 20
1 19
1 17
1 15
1 13
1 10
1 9
1 8
1 5
1 4
1 3
1 2
6 14
1 6
1 0
6 8
6 9
5 15
1 16
5 6
1 1
5 13
4 27
6 26
1 23
4 20
6 18
4 19
4 7
3 22
3 0
5 3
3 23
1 26
4 21
2 10
3 5
1 11
4 24
3 1
1 18
2 17
3 2
2 16
1 12
5 11
2 29
5 4
2 28
1 7
1 22
6 12
0 25
1 14
# Substrate Size
30
# Slice Type
0
#Virtual Graph
# noVertices
7
# noArcs
6
# Vertices: id cpu
0 162
1 72
2 99
3 99
4 90
5 45
6 45
# Arcs: idS idT bandwidth delay
0 1 24 138
0 2 33 138
2 3 33 138
2 4 30 138
1 5 15 138
1 6 15 138
# Mapping
90
# Mapping pairs
2 25
2 29
2 24
2 22
2 21
2 19
2 18
2 17
2 15
2 13
2 11
2 10
2 9
2 14
2 7
2 6
2 1
2 8
1 27
1 26
1 24
1 20
1 18
1 17
1 16
1 13
1 12
2 16
1 11
1 9
1 6
2 5
1 5
1 4
1 2
1 0
1 21
6 15
6 13
5 27
1 3
5 20
5 24
1 28
5 18
5 19
5 7
2 4
1 19
2 26
5 12
2 0
1 22
1 7
5 8
2 28
5 14
2 12
4 22
1 10
4 0
5 21
4 23
2 27
1 25
6 3
4 5
4 1
2 2
1 1
5 26
3 10
6 11
1 29
4 2
1 23
5 9
3 17
6 4
1 8
6 6
3 16
2 23
3 28
1 15
3 29
2 20
2 3
1 14
0 25
# Substrate Size
30
# Slice Type
0
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 150
1 150
2 105
3 75
4 45
5 30
# Arcs: idS idT bandwidth delay
0 1 50 138
0 2 35 138
0 3 25 138
3 4 15 138
3 5 10 138
# Mapping
60
# Mapping pairs
3 29
3 27
3 24
3 28
3 20
3 19
3 17
3 26
3 15
3 14
3 13
3 12
3 9
3 10
3 8
3 7
3 5
3 4
3 3
3 2
3 0
5 6
3 6
5 11
3 25
3 1
4 24
4 21
3 11
4 7
4 19
4 12
5 3
4 18
3 23
4 26
2 22
5 4
2 0
4 9
2 23
3 16
4 20
2 1
1 10
4 8
1 17
3 18
2 5
5 15
1 16
5 13
2 2
4 27
1 29
4 14
3 21
3 22
1 28
0 25
# Substrate Size
30
# Slice Type
0
#Virtual Graph
# noVertices
8
# noArcs
7
# Vertices: id cpu
0 315
1 294
2 231
3 210
4 147
5 210
6 63
7 84
# Arcs: idS idT bandwidth delay
0 1 98 138
0 2 77 138
0 3 70 138
0 4 49 138
0 5 70 138
4 6 21 138
4 7 28 138
# Mapping
60
# Mapping pairs
4 29
4 28
4 27
4 26
4 25
4 24
4 23
4 22
4 21
4 20
4 17
4 12
4 11
4 10
4 9
4 6
4 5
4 15
4 3
7 2
6 8
6 26
4 1
6 9
7 1
4 13
6 18
4 7
4 19
5 6
5 13
4 4
5 3
4 18
5 11
3 24
3 7
3 19
2 22
5 4
2 0
3 27
4 0
1 10
4 8
6 14
2 5
1 17
5 15
1 16
3 20
1 29
4 2
7 23
3 21
4 14
1 28
4 16
6 12
0 25
# Substrate Size
30
# Slice Type
0
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 102
1 60
2 102
3 54
4 102
# Arcs: idS idT bandwidth delay
0 1 20 138
0 2 34 138
2 3 18 138
2 4 34 138
# Mapping
60
# Mapping pairs
2 26
2 25
2 29
2 23
2 22
2 20
2 19
2 13
2 11
2 10
2 9
2 14
2 7
2 5
2 4
2 2
2 0
2 28
2 1
4 20
2 8
4 7
4 19
2 12
4 12
3 0
4 14
3 22
4 18
3 23
4 26
4 21
3 11
3 5
4 24
3 1
2 21
3 2
2 17
2 18
4 9
3 3
2 6
3 13
3 4
2 16
3 15
2 27
4 8
1 10
1 17
2 15
1 28
4 27
2 24
1 29
3 6
1 16
0 25
2 3
# Substrate Size
30
# Slice Type
0
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 360
1 240
2 216
3 96
4 96
5 216
# Arcs: idS idT bandwidth delay
0 1 80 138
0 2 72 138
1 3 32 138
1 4 32 138
1 5 72 138
# Mapping
60
# Mapping pairs
1 29
1 28
1 27
1 25
1 23
1 21
1 20
1 19
1 17
1 15
1 13
1 9
1 8
1 6
1 5
1 4
1 3
1 2
1 0
5 15
1 16
5 6
1 1
5 13
4 27
4 20
4 21
4 7
4 19
4 12
4 9
4 8
1 10
3 22
4 14
3 0
5 3
4 18
3 23
1 26
4 26
1 24
2 10
3 5
1 11
4 24
3 1
1 18
2 17
3 2
2 16
1 12
5 11
2 29
5 4
2 28
1 7
1 22
0 25
1 14
# Substrate Size
30
# Slice Type
0
#Virtual Graph
# noVertices
9
# noArcs
8
# Vertices: id cpu
0 450
1 240
2 300
3 240
4 210
5 120
6 180
7 180
8 210
# Arcs: idS idT bandwidth delay
0 1 80 138
0 2 100 138
1 3 80 138
1 4 70 138
1 5 40 138
4 6 60 138
4 7 60 138
4 8 70 138
# Mapping
90
# Mapping pairs
4 29
4 28
4 27
4 26
4 25
4 23
4 22
4 21
4 20
4 19
4 18
4 13
4 12
4 11
4 9
4 7
4 5
4 15
4 1
4 2
1 29
1 26
1 24
1 20
1 19
1 17
1 15
1 13
1 9
1 6
1 5
4 17
1 4
1 2
1 1
4 4
1 0
1 16
8 1
1 27
7 12
1 21
6 15
1 8
6 6
1 23
6 4
1 25
6 3
6 11
7 9
5 7
5 19
4 0
5 21
4 8
1 10
8 23
5 27
3 22
4 14
1 28
4 16
7 8
5 24
3 0
8 2
2 10
1 11
3 5
1 3
5 20
1 18
7 18
4 24
2 17
4 10
1 12
2 16
4 6
4 3
6 13
7 14
2 29
1 22
1 7
2 28
7 26
1 14
0 25
# Substrate Size
30
# Slice Type
0
#Virtual Graph
# noVertices
9
# noArcs
8
# Vertices: id cpu
0 210
1 210
2 90
3 210
4 75
5 45
6 60
7 60
8 180
# Arcs: idS idT bandwidth delay
0 1 70 138
0 2 30 138
1 3 70 138
1 4 25 138
2 5 15 138
2 6 20 138
2 7 20 138
0 8 60 138
# Mapping
90
# Mapping pairs
2 27
2 25
2 29
2 24
2 22
2 19
2 18
2 17
2 15
2 13
2 12
2 11
2 10
2 9
2 14
2 7
2 6
2 1
2 8
1 29
1 26
1 24
1 20
1 19
2 26
1 17
1 13
1 12
2 16
1 11
1 9
2 0
1 22
1 7
2 28
1 6
2 5
1 5
1 4
1 2
1 0
8 2
1 16
8 1
1 27
7 12
1 18
7 18
2 21
1 21
6 15
6 13
7 14
5 27
1 28
7 8
5 24
1 3
5 20
1 25
6 3
4 5
4 22
5 7
2 4
5 19
1 10
8 23
5 21
4 0
6 11
7 9
2 2
1 1
3 10
1 23
3 17
6 4
1 8
6 6
3 16
2 23
3 28
1 15
3 29
2 20
7 26
2 3
1 14
0 25
# Substrate Size
30
# Slice Type
0
#Virtual Graph
# noVertices
9
# noArcs
8
# Vertices: id cpu
0 32
1 4
2 5
3 5
4 5
5 3
6 4
7 2
8 4
# Arcs: idS idT bandwidth delay
0 1 4 62
0 2 5 60
0 3 5 67
0 4 5 64
0 5 3 99
0 6 4 66
0 7 2 95
0 8 4 62
# Mapping
17
# Mapping pairs
8 11
8 13
7 23
6 7
6 24
5 17
7 1
3 12
4 0
2 19
2 21
4 22
3 14
1 6
5 29
1 15
0 25
# Substrate Size
30
# Slice Type
1
#Virtual Graph
# noVertices
8
# noArcs
7
# Vertices: id cpu
0 24
1 1
2 4
3 5
4 5
5 4
6 3
7 2
# Arcs: idS idT bandwidth delay
0 1 1 61
0 2 4 101
0 3 5 63
0 4 5 80
0 5 4 67
0 6 3 50
0 7 2 65
# Mapping
14
# Mapping pairs
7 0
6 25
5 24
5 7
4 19
4 20
7 22
3 15
2 29
2 16
3 4
1 1
0 26
1 2
# Substrate Size
30
# Slice Type
1
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 15
1 1
2 4
3 1
4 4
5 5
# Arcs: idS idT bandwidth delay
0 1 1 37
0 2 4 26
0 3 1 43
0 4 4 77
0 5 5 38
# Mapping
10
# Mapping pairs
5 22
5 23
4 28
3 7
3 19
2 25
1 9
4 16
1 26
0 11
# Substrate Size
30
# Slice Type
1
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 13
1 2
2 1
3 5
4 5
# Arcs: idS idT bandwidth delay
0 1 2 48
0 2 1 70
0 3 5 56
0 4 5 66
# Mapping
8
# Mapping pairs
4 3
4 11
3 21
2 5
3 18
1 25
2 22
0 16
# Substrate Size
30
# Slice Type
1
#Virtual Graph
# noVertices
8
# noArcs
7
# Vertices: id cpu
0 22
1 2
2 5
3 1
4 3
5 5
6 3
7 3
# Arcs: idS idT bandwidth delay
0 1 2 67
0 2 5 96
0 3 1 50
0 4 3 72
0 5 5 61
0 6 3 68
0 7 3 61
# Mapping
14
# Mapping pairs
5 18
5 9
4 0
4 5
6 3
3 25
2 2
6 11
2 23
7 19
1 27
7 21
1 7
0 17
# Substrate Size
30
# Slice Type
1
#Virtual Graph
# noVertices
9
# noArcs
8
# Vertices: id cpu
0 22
1 2
2 1
3 5
4 3
5 5
6 1
7 3
8 2
# Arcs: idS idT bandwidth delay
0 1 2 55
0 2 1 67
0 3 5 72
0 4 3 54
0 5 5 50
0 6 1 61
0 7 3 61
0 8 2 100
# Mapping
16
# Mapping pairs
6 2
5 25
4 4
2 27
7 21
3 0
6 1
8 28
2 7
4 6
8 29
3 5
1 18
1 8
7 19
0 13
# Substrate Size
30
# Slice Type
1
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 11
1 2
2 2
3 4
4 2
5 1
# Arcs: idS idT bandwidth delay
0 1 2 70
0 2 2 112
0 3 4 62
0 4 2 36
0 5 1 79
# Mapping
10
# Mapping pairs
5 24
4 5
4 0
5 7
2 29
3 25
1 4
1 11
2 17
0 8
# Substrate Size
30
# Slice Type
1
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 14
1 5
2 2
3 4
4 3
# Arcs: idS idT bandwidth delay
0 1 5 32
0 2 2 38
0 3 4 26
0 4 3 77
# Mapping
8
# Mapping pairs
4 16
3 25
2 2
2 23
4 28
1 27
1 26
0 11
# Substrate Size
30
# Slice Type
1
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 15
1 3
2 5
3 4
4 3
# Arcs: idS idT bandwidth delay
0 1 3 30
0 2 5 35
0 3 4 34
0 4 3 76
# Mapping
8
# Mapping pairs
4 0
4 23
3 4
3 6
2 18
2 12
1 25
0 10
# Substrate Size
30
# Slice Type
1
#Virtual Graph
# noVertices
7
# noArcs
6
# Vertices: id cpu
0 20
1 3
2 3
3 5
4 3
5 2
6 4
# Arcs: idS idT bandwidth delay
0 1 3 95
0 2 3 71
0 3 5 96
0 4 3 67
0 5 2 62
0 6 4 60
# Mapping
13
# Mapping pairs
6 21
6 19
5 13
5 6
4 14
3 28
2 22
1 2
2 5
1 23
3 17
0 25
4 12
# Substrate Size
30
# Slice Type
1
#Virtual Graph
# noVertices
7
# noArcs
28
# Vertices: id cpu
0 240
1 224
2 506
3 240
4 354
5 448
6 302
# Arcs: idS idT bandwidth delay
0 1 53 138
0 2 18 138
1 2 12 138
1 5 23 138
2 3 56 138
2 4 46 138
3 4 26 138
3 5 58 138
4 5 59 138
4 6 17 138
5 6 70 138
5 0 64 138
6 2 57 138
6 1 62 138
1 0 21 138
2 0 61 138
2 1 33 138
5 1 19 138
3 2 36 138
4 2 50 138
4 3 51 138
5 3 54 138
5 4 17 138
6 4 14 138
6 5 18 138
0 5 49 138
2 6 57 138
1 6 56 138
# Mapping
30
# Mapping pairs
5 9
4 15
4 6
4 13
5 14
4 4
5 26
4 3
6 23
4 11
3 24
3 7
3 19
6 1
2 22
6 2
2 0
5 8
3 27
5 12
1 10
2 5
1 17
3 20
1 16
1 29
3 21
1 28
5 18
0 25
# Substrate Size
30
# Slice Type
2
#Virtual Graph
# noVertices
7
# noArcs
28
# Vertices: id cpu
0 342
1 518
2 192
3 438
4 360
5 254
6 456
# Arcs: idS idT bandwidth delay
0 1 63 138
0 2 54 138
1 2 46 138
1 3 62 138
2 3 33 138
2 4 13 138
3 4 66 138
3 5 67 138
4 1 56 138
4 6 70 138
5 6 32 138
5 0 32 138
6 0 49 138
6 1 61 138
1 0 65 138
2 0 36 138
2 1 14 138
3 1 62 138
3 2 24 138
4 2 28 138
4 3 26 138
5 3 63 138
1 4 30 138
6 4 63 138
6 5 55 138
0 5 26 138
0 6 28 138
1 6 56 138
# Mapping
30
# Mapping pairs
5 9
4 15
4 6
4 13
5 14
4 4
5 26
4 3
6 23
4 11
3 24
3 7
3 19
6 1
2 22
6 2
2 0
5 8
3 27
5 12
1 10
2 5
1 17
3 20
1 16
1 29
3 21
1 28
5 18
0 25
# Substrate Size
30
# Slice Type
2
#Virtual Graph
# noVertices
8
# noArcs
32
# Vertices: id cpu
0 248
1 372
2 382
3 252
4 362
5 252
6 216
7 270
# Arcs: idS idT bandwidth delay
0 1 28 138
0 2 60 138
1 2 11 138
1 6 70 138
2 3 28 138
2 4 65 138
3 4 56 138
3 5 35 138
4 5 49 138
4 1 36 138
5 2 40 138
5 7 22 138
6 7 25 138
6 0 39 138
7 0 57 138
7 1 14 138
1 0 34 138
2 0 62 138
2 1 26 138
6 1 44 138
3 2 35 138
4 2 58 138
4 3 38 138
5 3 12 138
5 4 52 138
1 4 45 138
2 5 10 138
7 5 18 138
7 6 46 138
0 6 22 138
0 7 14 138
1 7 26 138
# Mapping
30
# Mapping pairs
6 1
5 9
4 15
4 6
4 13
5 14
4 3
6 23
4 11
7 19
3 24
7 20
3 7
7 21
2 22
6 2
2 0
5 8
3 27
5 12
1 10
2 5
1 17
1 16
4 4
5 26
1 29
1 28
5 18
0 25
# Substrate Size
30
# Slice Type
2
#Virtual Graph
# noVertices
6
# noArcs
24
# Vertices: id cpu
0 260
1 390
2 232
3 292
4 332
5 370
# Arcs: idS idT bandwidth delay
0 1 33 138
0 2 68 138
1 2 65 138
1 4 50 138
2 3 10 138
2 5 11 138
3 4 60 138
3 5 69 138
4 5 68 138
4 0 57 138
5 0 19 138
5 1 21 138
1 0 22 138
2 0 25 138
2 1 70 138
4 1 27 138
3 2 17 138
5 2 47 138
4 3 14 138
5 3 64 138
5 4 34 138
0 4 18 138
0 5 11 138
1 5 58 138
# Mapping
30
# Mapping pairs
4 15
4 6
4 13
5 14
4 3
3 27
5 12
3 24
3 7
3 19
2 22
2 0
5 8
2 23
4 11
2 1
5 9
1 10
2 5
1 17
3 20
1 16
2 2
4 4
5 26
1 29
3 21
1 28
5 18
0 25
# Substrate Size
30
# Slice Type
2
#Virtual Graph
# noVertices
8
# noArcs
32
# Vertices: id cpu
0 358
1 184
2 294
3 378
4 174
5 230
6 152
7 584
# Arcs: idS idT bandwidth delay
0 1 11 138
0 2 70 138
1 2 11 138
1 3 58 138
2 3 40 138
2 4 24 138
3 4 15 138
3 5 54 138
4 0 18 138
4 7 20 138
5 6 26 138
5 7 48 138
6 7 23 138
6 0 33 138
7 0 39 138
7 1 66 138
1 0 13 138
2 0 42 138
2 1 41 138
3 1 68 138
3 2 52 138
4 2 32 138
4 3 17 138
5 3 41 138
0 4 51 138
7 4 65 138
6 5 20 138
7 5 54 138
7 6 68 138
0 6 23 138
0 7 24 138
1 7 10 138
# Mapping
30
# Mapping pairs
6 1
5 9
4 15
4 6
4 13
5 14
4 3
6 23
4 11
7 19
3 24
7 20
3 7
7 21
2 22
6 2
2 0
5 8
3 27
5 12
1 10
2 5
1 17
1 16
4 4
5 26
1 29
1 28
5 18
0 25
# Substrate Size
30
# Slice Type
2
#Virtual Graph
# noVertices
8
# noArcs
32
# Vertices: id cpu
0 294
1 322
2 492
3 298
4 400
5 324
6 354
7 182
# Arcs: idS idT bandwidth delay
0 1 43 138
0 2 62 138
1 2 41 138
1 3 14 138
2 3 66 138
2 4 63 138
3 4 65 138
3 5 24 138
4 5 25 138
4 6 51 138
5 6 36 138
5 7 55 138
6 1 15 138
6 0 69 138
7 0 41 138
7 1 11 138
1 0 68 138
2 0 47 138
2 1 70 138
3 1 37 138
3 2 23 138
4 2 59 138
4 3 65 138
5 3 43 138
5 4 28 138
6 4 62 138
6 5 31 138
7 5 39 138
1 6 17 138
0 6 31 138
0 7 11 138
1 7 21 138
# Mapping
30
# Mapping pairs
6 1
5 9
4 15
4 6
4 13
5 14
4 3
6 23
4 11
7 19
3 24
7 20
3 7
7 21
2 22
6 2
2 0
5 8
3 27
5 12
1 10
2 5
1 17
1 16
4 4
5 26
1 29
1 28
5 18
0 25
# Substrate Size
30
# Slice Type
2
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 158
1 164
2 204
3 148
4 166
# Arcs: idS idT bandwidth delay
0 1 10 138
1 2 56 138
2 3 38 138
3 4 42 138
4 0 22 138
1 0 26 138
2 1 64 138
3 2 32 138
4 3 61 138
0 4 69 138
# Mapping
30
# Mapping pairs
4 15
4 6
4 13
4 3
3 27
3 24
3 7
3 21
3 19
3 12
2 22
2 0
3 8
2 23
4 11
3 26
2 1
1 10
3 14
2 5
1 17
3 18
1 16
3 20
3 9
2 2
4 4
1 29
1 28
0 25
# Substrate Size
30
# Slice Type
2
#Virtual Graph
# noVertices
8
# noArcs
32
# Vertices: id cpu
0 172
1 304
2 348
3 296
4 312
5 278
6 396
7 224
# Arcs: idS idT bandwidth delay
0 1 17 138
0 5 32 138
1 2 36 138
1 3 18 138
2 3 70 138
2 4 26 138
3 6 31 138
3 5 42 138
4 5 27 138
4 1 66 138
5 6 13 138
5 7 58 138
6 7 43 138
6 2 62 138
7 0 13 138
7 1 28 138
1 0 43 138
5 0 23 138
2 1 13 138
3 1 56 138
3 2 19 138
4 2 63 138
6 3 26 138
5 3 13 138
5 4 32 138
1 4 39 138
6 5 67 138
7 5 42 138
7 6 29 138
2 6 65 138
0 7 37 138
1 7 16 138
# Mapping
30
# Mapping pairs
6 1
5 9
4 15
4 6
4 13
5 14
4 3
6 23
4 11
7 19
3 24
7 20
3 7
7 21
2 22
6 2
2 0
5 8
3 27
5 12
1 10
2 5
1 17
1 16
4 4
5 26
1 29
1 28
5 18
0 25
# Substrate Size
30
# Slice Type
2
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 140
1 146
2 154
3 92
4 228
# Arcs: idS idT bandwidth delay
0 1 46 138
1 2 63 138
2 3 26 138
3 4 28 138
4 0 48 138
1 0 10 138
2 1 51 138
3 2 18 138
4 3 66 138
0 4 24 138
# Mapping
30
# Mapping pairs
4 15
4 6
4 13
4 3
3 27
3 24
3 7
3 21
3 19
3 12
2 22
2 0
3 8
2 23
4 11
3 26
2 1
1 10
3 14
2 5
1 17
3 18
1 16
3 20
3 9
2 2
4 4
1 29
1 28
0 25
# Substrate Size
30
# Slice Type
2
#Virtual Graph
# noVertices
6
# noArcs
24
# Vertices: id cpu
0 334
1 438
2 396
3 308
4 212
5 248
# Arcs: idS idT bandwidth delay
0 1 24 138
0 2 36 138
1 2 28 138
1 3 69 138
2 3 63 138
2 5 48 138
3 4 64 138
3 0 38 138
4 1 19 138
4 0 45 138
5 0 59 138
5 1 32 138
1 0 37 138
2 0 18 138
2 1 69 138
3 1 22 138
3 2 30 138
5 2 33 138
4 3 42 138
0 3 14 138
1 4 50 138
0 4 44 138
0 5 49 138
1 5 35 138
# Mapping
30
# Mapping pairs
4 15
4 6
4 13
5 14
4 3
3 27
5 12
3 24
3 7
3 19
2 22
2 0
5 8
2 23
4 11
2 1
5 9
1 10
2 5
1 17
3 20
1 16
2 2
4 4
5 26
1 29
3 21
1 28
5 18
0 25
# Substrate Size
30
# Slice Type
2
#Virtual Graph
# noVertices
6
# noArcs
24
# Vertices: id cpu
0 105
1 114
2 93
3 126
4 105
5 111
# Arcs: idS idT bandwidth delay
0 1 3 100
0 2 14 95
1 2 15 102
1 3 10 86
2 3 3 111
2 4 20 94
3 4 19 83
3 5 3 83
4 5 12 105
4 0 8 87
5 0 13 80
5 1 5 131
1 0 6 56
2 0 4 81
2 1 4 132
3 1 4 116
3 2 16 92
4 2 12 133
4 3 3 117
5 3 13 110
5 4 6 93
0 4 8 67
0 5 10 67
1 5 7 74
# Mapping
30
# Mapping pairs
4 15
4 6
4 13
5 14
4 3
3 27
5 12
3 24
3 7
3 19
2 22
2 0
5 8
2 23
4 11
2 1
5 9
1 10
2 5
1 17
3 20
1 16
2 2
4 4
5 26
1 29
3 21
1 28
5 18
0 25
# Substrate Size
30
# Slice Type
3
#Virtual Graph
# noVertices
9
# noArcs
36
# Vertices: id cpu
0 120
1 45
2 117
3 147
4 30
5 147
6 156
7 135
8 129
# Arcs: idS idT bandwidth delay
0 1 2 100
0 2 18 71
1 2 3 78
1 3 5 73
2 3 7 74
2 8 11 70
3 8 8 83
3 5 12 83
4 5 7 73
4 6 3 101
5 6 10 126
5 7 18 110
6 7 18 111
6 8 7 94
7 8 8 81
7 0 19 63
8 0 13 87
8 1 2 138
1 0 5 56
2 0 15 57
2 1 6 108
3 1 15 116
3 2 14 87
8 2 4 84
8 3 4 104
5 3 17 97
5 4 4 93
6 4 9 94
6 5 18 99
7 5 9 81
7 6 9 92
8 6 13 133
8 7 7 117
0 7 14 79
0 8 6 67
1 8 2 74
# Mapping
30
# Mapping pairs
8 11
8 3
7 19
6 23
6 1
5 14
5 9
4 6
3 24
7 20
3 7
7 21
8 13
2 0
5 8
4 15
2 22
6 2
3 27
5 12
1 10
2 5
1 17
5 18
1 28
4 4
5 26
1 29
1 16
0 25
# Substrate Size
30
# Slice Type
3
#Virtual Graph
# noVertices
7
# noArcs
28
# Vertices: id cpu
0 108
1 114
2 57
3 138
4 201
5 201
6 150
# Arcs: idS idT bandwidth delay
0 1 12 100
0 2 9 71
1 5 19 74
1 3 4 86
2 3 4 87
2 4 3 70
3 4 4 83
3 5 17 83
4 5 20 105
4 6 15 133
5 6 17 126
5 0 15 80
6 0 15 81
6 1 7 132
1 0 3 56
2 0 12 57
5 1 19 131
3 1 17 116
3 2 8 87
4 2 16 84
4 3 16 117
5 3 5 110
5 4 11 93
6 4 9 94
6 5 19 99
0 5 2 67
0 6 13 95
1 6 12 102
# Mapping
30
# Mapping pairs
5 9
4 15
4 6
4 13
5 14
4 4
5 26
4 3
6 23
4 11
3 24
3 7
3 19
6 1
2 22
6 2
2 0
5 8
3 27
5 12
1 10
2 5
1 17
3 20
1 16
1 29
3 21
1 28
5 18
0 25
# Substrate Size
30
# Slice Type
3
#Virtual Graph
# noVertices
6
# noArcs
24
# Vertices: id cpu
0 114
1 129
2 81
3 162
4 165
5 84
# Arcs: idS idT bandwidth delay
0 1 8 100
0 2 5 95
1 4 20 74
1 3 7 86
2 3 17 111
2 4 6 94
3 4 7 83
3 5 15 83
4 5 13 105
4 0 16 87
5 0 14 80
5 1 3 131
1 0 11 56
2 0 4 81
4 1 3 138
3 1 17 116
3 2 15 92
4 2 12 133
4 3 11 117
5 3 9 110
5 4 2 93
0 4 15 67
0 5 10 67
1 5 5 74
# Mapping
30
# Mapping pairs
4 15
4 6
4 13
5 14
4 3
3 27
5 12
3 24
3 7
3 19
2 22
2 0
5 8
2 23
4 11
2 1
5 9
1 10
2 5
1 17
3 20
1 16
2 2
4 4
5 26
1 29
3 21
1 28
5 18
0 25
# Substrate Size
30
# Slice Type
3
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 75
1 51
2 45
3 84
4 93
# Arcs: idS idT bandwidth delay
0 1 19 100
1 2 5 102
2 3 10 111
3 4 13 93
4 0 14 87
1 0 12 56
2 1 5 132
3 2 15 126
4 3 17 117
0 4 6 67
# Mapping
30
# Mapping pairs
4 15
4 6
4 13
4 3
3 27
3 24
3 7
3 21
3 19
3 12
2 22
2 0
3 8
2 23
4 11
3 26
2 1
1 10
3 14
2 5
1 17
3 18
1 16
3 20
3 9
2 2
4 4
1 29
1 28
0 25
# Substrate Size
30
# Slice Type
3
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 39
1 27
2 75
3 75
4 45
# Arcs: idS idT bandwidth delay
0 1 4 100
1 2 7 102
2 3 10 111
3 4 5 93
4 0 10 87
1 0 2 56
2 1 15 132
3 2 20 126
4 3 5 117
0 4 9 67
# Mapping
30
# Mapping pairs
4 15
4 6
4 13
4 3
3 27
3 24
3 7
3 21
3 19
3 12
2 22
2 0
3 8
2 23
4 11
3 26
2 1
1 10
3 14
2 5
1 17
3 18
1 16
3 20
3 9
2 2
4 4
1 29
1 28
0 25
# Substrate Size
30
# Slice Type
3
#Virtual Graph
# noVertices
9
# noArcs
36
# Vertices: id cpu
0 153
1 93
2 156
3 168
4 81
5 102
6 108
7 132
8 165
# Arcs: idS idT bandwidth delay
0 1 15 100
0 2 12 71
1 2 3 78
1 3 17 73
2 3 15 74
2 4 7 70
3 4 16 78
3 5 8 83
4 5 11 73
4 6 6 101
5 6 18 126
5 7 3 110
6 7 6 111
6 8 16 94
7 8 19 81
7 0 13 63
8 0 13 87
8 3 18 104
1 0 11 56
2 0 14 57
2 1 16 108
3 1 2 116
3 2 17 87
4 2 6 52
4 3 4 72
5 3 4 97
5 4 9 93
6 4 6 94
6 5 8 99
7 5 9 81
7 6 3 92
8 6 17 133
8 7 7 117
0 7 4 79
0 8 20 67
3 8 13 83
# Mapping
30
# Mapping pairs
8 11
8 3
7 19
6 23
6 1
5 14
5 9
4 6
3 24
7 20
3 7
7 21
8 13
2 0
5 8
4 15
2 22
6 2
3 27
5 12
1 10
2 5
1 17
5 18
1 28
4 4
5 26
1 29
1 16
0 25
# Substrate Size
30
# Slice Type
3
#Virtual Graph
# noVertices
7
# noArcs
28
# Vertices: id cpu
0 96
1 180
2 132
3 90
4 120
5 111
6 156
# Arcs: idS idT bandwidth delay
0 1 8 100
0 2 3 71
1 2 20 78
1 3 18 86
2 3 4 87
2 6 19 103
3 4 6 83
3 5 3 83
4 5 17 105
4 6 14 133
5 6 18 126
5 0 12 80
6 0 13 81
6 1 14 132
1 0 9 56
2 0 4 57
2 1 17 108
3 1 14 116
3 2 7 87
6 2 11 78
4 3 9 117
5 3 2 110
5 4 5 93
6 4 8 94
6 5 6 99
0 5 6 67
0 6 15 95
1 6 13 102
# Mapping
30
# Mapping pairs
5 9
4 15
4 6
4 13
5 14
4 4
5 26
4 3
6 23
4 11
3 24
3 7
3 19
6 1
2 22
6 2
2 0
5 8
3 27
5 12
1 10
2 5
1 17
3 20
1 16
1 29
3 21
1 28
5 18
0 25
# Substrate Size
30
# Slice Type
3
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 102
1 27
2 78
3 81
4 57
# Arcs: idS idT bandwidth delay
0 1 19 100
1 2 6 102
2 3 11 111
3 4 12 93
4 0 4 87
1 0 3 56
2 1 15 132
3 2 15 126
4 3 15 117
0 4 15 67
# Mapping
30
# Mapping pairs
4 15
4 6
4 13
4 3
3 27
3 24
3 7
3 21
3 19
3 12
2 22
2 0
3 8
2 23
4 11
3 26
2 1
1 10
3 14
2 5
1 17
3 18
1 16
3 20
3 9
2 2
4 4
1 29
1 28
0 25
# Substrate Size
30
# Slice Type
3
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 42
1 105
2 6
3 33
4 117
# Arcs: idS idT bandwidth delay
0 1 10 100
1 4 15 74
2 4 2 94
3 4 11 93
4 0 11 87
1 0 20 56
4 1 10 138
4 2 13 133
4 3 5 117
0 4 4 67
# Mapping
30
# Mapping pairs
4 15
4 6
4 13
4 3
3 27
3 24
3 7
3 21
3 19
3 12
2 22
2 0
3 8
2 23
4 11
3 26
2 1
1 10
3 14
2 5
1 17
3 18
1 16
3 20
3 9
2 2
4 4
1 29
1 28
0 25
# Substrate Size
30
# Slice Type
3
