Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 12 10:55:09 2025
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_VGA_CAMERA_control_sets_placed.rpt
| Design       : top_VGA_CAMERA
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   669 |
|    Minimum number of control sets                        |   669 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1678 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   669 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |   176 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |   482 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              44 |           17 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |           10758 |         5940 |
| Yes          | No                    | Yes                    |             872 |          367 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------------------------+------------------+------------------+----------------+--------------+
|       Clock Signal       |                      Enable Signal                      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+---------------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[19]_736                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[85]_781                   | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[90]_787                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[86]_788                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[89]_782                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[99]_810                   | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[87]_757                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[9]_716                    | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[95]_671                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/window_cost_census_reg[14][3]_i_1_n_0  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/window_cost_census_reg[10][3]_i_1_n_0  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/window_cost_census_reg[11][3]_i_1_n_0  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/window_cost_census_reg[13][3]_i_1_n_0  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/window_cost_census_reg[1][3]_i_1_n_0   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/window_cost_census_reg[0][3]_i_1_n_0   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/window_cost_census_reg[12][3]_i_1_n_0  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_1_n_0   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/window_cost_census_reg[5][3]_i_1_n_0   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/window_cost_census_reg[7][3]_i_1_n_0   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/window_cost_census_reg[8][3]_i_1_n_0   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_1_n_0   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/window_cost_census_reg[3][3]_i_1_n_0   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/window_cost_census_reg[4][3]_i_1_n_0   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/window_cost_census_reg[6][3]_i_1_n_0   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[92]_791                   | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/index_next                             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[93]_667                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[0]_697                    | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[10]_722                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[101]_800                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[111]_674                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[108]_798                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[100]_769                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[109]_673                  | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[112]_796                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[102]_799                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[103]_774                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[106]_803                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[107]_811                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[110]_659                  | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[105]_804                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[104]_767                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[24]_732                   | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[142]_764                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[130]_679                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[149]_783                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[158]_661                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[113]_807                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[143]_676                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[25]_734                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[26]_735                   | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[133]_707                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[119]_775                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[11]_715                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[124]_657                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[148]_747                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[16]_689                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[127]_675                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[157]_666                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[13]_714                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[159]_677                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[116]_797                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[138]_712                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[118]_753                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[128]_680                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[137]_711                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[122]_790                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[131]_713                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[134]_698                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[129]_696                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[139]_814                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[145]_752                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[146]_746                  | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[14]_724                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[155]_794                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[120]_802                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[152]_745                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[12]_723                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[147]_815                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[156]_789                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[144]_678                  | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[154]_785                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[15]_663                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[2]_690                    | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[141]_763                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[135]_813                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[125]_672                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[132]_708                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[136]_709                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[21]_730                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[126]_658                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[150]_786                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[151]_759                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[123]_808                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[17]_693                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[115]_812                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[18]_688                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[114]_806                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[121]_793                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[140]_710                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[1]_691                    | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[20]_731                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[22]_729                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[23]_760                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[153]_784                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[117]_758                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[52]_725                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[55]_756                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[58]_777                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[5]_718                    | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[61]_668                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[39]_776                   | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[54]_772                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[42]_742                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[59]_795                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[64]_684                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[71]_801                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[57]_778                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[72]_702                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[38]_728                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[33]_694                   | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[49]_744                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[53]_773                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[68]_701                   | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[69]_700                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[34]_686                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[41]_741                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[4]_719                    | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[56]_726                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[63]_669                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[32]_687                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[48]_685                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[6]_720                    | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[60]_771                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[70]_699                   | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[74]_705                   | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[75]_805                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[31]_664                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[36]_738                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[47]_665                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[51]_780                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[65]_695                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[73]_704                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[76]_703                   | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[77]_762                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[78]_765                   | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[79]_670                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[7]_717                    | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[28]_733                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[80]_682                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[66]_683                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[82]_749                   | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[81]_751                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[83]_809                   | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[62]_662                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[84]_750                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[67]_706                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[37]_737                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[43]_779                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[29]_755                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[30]_754                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[3]_692                    | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[40]_739                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[44]_740                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[46]_766                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[27]_816                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[35]_743                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[45]_761                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[50]_727                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[96]_681                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[88]_748                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[98]_768                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[8]_721                    | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[94]_660                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[91]_792                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/temp_mem_reg[97]_770                   | reset_IBUF       |                4 |              4 |         1.00 |
|  ov7670_pclk1_IBUF_BUFG  | U_OV7670_SetDataLeft/v_counter_reg0                     | reset_IBUF       |                2 |              8 |         4.00 |
|  ov7670_pclk1_IBUF_BUFG  | U_OV7670_SetDataLeft/temp_next[7]                       | reset_IBUF       |                7 |              8 |         1.14 |
|  ov7670_pclk1_IBUF_BUFG  | U_OV7670_SetDataLeft/temp_next[10]                      | reset_IBUF       |                6 |              8 |         1.33 |
|  ov7670_pclk2_IBUF_BUFG  | U_OV7670_SetDataRight/temp_reg[7]_i_1__0_n_0            | reset_IBUF       |                6 |              8 |         1.33 |
|  ov7670_pclk2_IBUF_BUFG  | U_OV7670_SetDataRight/v_counter_reg[7]_i_1__0_n_0       | reset_IBUF       |                2 |              8 |         4.00 |
|  ov7670_pclk2_IBUF_BUFG  | U_OV7670_SetDataRight/temp_reg[15]_i_1__0_n_0           | reset_IBUF       |                7 |              8 |         1.14 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/depth_reg[5]_i_1_n_0                   | reset_IBUF       |                1 |              8 |         8.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/v_counter[9]_i_1_n_0   | reset_IBUF       |                3 |             10 |         3.33 |
|  U_clk_gene/inst/vga_clk |                                                         | reset_IBUF       |                4 |             14 |         3.50 |
|  ov7670_pclk2_IBUF_BUFG  |                                                         | reset_IBUF       |                7 |             15 |         2.14 |
|  ov7670_pclk1_IBUF_BUFG  |                                                         | reset_IBUF       |                6 |             15 |         2.50 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_93[0]  |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_94[0]  |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_23[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_22[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_157[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_181[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_186[0] |                  |               18 |             22 |         1.22 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_149[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_187[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_171[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_177[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_166[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_189[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_146[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_165[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_179[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_185[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_150[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_190[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_174[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_191[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_192[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_194[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_154[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_170[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_19[0]  |                  |               19 |             22 |         1.16 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_182[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_195[0] |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_199[0] |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_2[0]   |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_161[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_153[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_148[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_156[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_16[0]  |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_167[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_151[0] |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_176[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_18[0]  |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_147[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_183[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_188[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_193[0] |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_173[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_145[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_172[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_155[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_178[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_20[0]  |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_15[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_200[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_164[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_184[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_159[0] |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_158[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_160[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_169[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_197[0] |                  |                6 |             22 |         3.67 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_198[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_21[0]  |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_152[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_196[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_162[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_17[0]  |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_175[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_163[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_168[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_180[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/E[0]                   |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_1[0]  |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_10[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_11[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_29[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_38[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_39[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_35[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_56[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_57[0] |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_13[0] |                  |               19 |             22 |         1.16 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_21[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_60[0] |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_41[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_12[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_20[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_33[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_62[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_15[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_25[0] |                  |               18 |             22 |         1.22 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_52[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_19[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_46[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_58[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_64[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_66[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_5[0]  |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_18[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_45[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_47[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_65[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_14[0] |                  |               19 |             22 |         1.16 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_23[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_43[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_49[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_61[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_7[0]  |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_31[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_50[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_48[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_27[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_1[0]  |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_2[0]  |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_55[0] |                  |                6 |             22 |         3.67 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_24[0] |                  |                6 |             22 |         3.67 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_42[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_51[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_53[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_59[0] |                  |                6 |             22 |         3.67 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_4[0]  |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_63[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_8[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_6[0]  |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_30[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_3[0]  |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_9[0]  |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_32[0] |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_37[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_17[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_26[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_22[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_16[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_28[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_34[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_40[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_44[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_54[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_36[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_25[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_28[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_18[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_22[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_6[0]  |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_7[0]  |                  |                5 |             22 |         4.40 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_19[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_14[0] |                  |               18 |             22 |         1.22 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_15[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_24[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_2[0]  |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_20[0] |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_27[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_3[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_10[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_1[0]  |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_20[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_17[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_24[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_18[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_30[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_5[0]  |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_14[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_8[0]  |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_27[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_2[0]  |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_11[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_21[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_17[0] |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_26[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_26[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_16[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_19[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_23[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_22[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_13[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_5[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_9[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_10[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_1[0]  |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_23[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_11[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_12[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_13[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_15[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_12[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_28[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_15[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_12[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_21[0] |                  |                6 |             22 |         3.67 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_13[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_7[0]  |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_25[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_8[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_10[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_9[0]  |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_11[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_3[0]  |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_29[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_4[0]  |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_16[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_6[0]  |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_14[0] |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_4[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_2[0]  |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_22[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_19[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_23[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_27[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_33[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_2[0]  |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_29[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_48[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_15[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_20[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_21[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_41[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_21[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_25[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_11[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_3[0]  |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_29[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_3[0]  |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_37[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_38[0] |                  |               18 |             22 |         1.22 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_45[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_34[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_5[0]  |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_7[0]  |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_22[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_23[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_30[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_18[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_27[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_28[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_32[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_39[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_42[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_44[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_31[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_47[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_14[0] |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_16[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_18[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_24[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_26[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_46[0] |                  |                6 |             22 |         3.67 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_10[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_26[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_25[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_28[0] |                  |               20 |             22 |         1.10 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_16[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_40[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_6[0]  |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_12[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_17[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_20[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_24[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_36[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_30[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_35[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_43[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_13[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_9[0]  |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_17[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_4[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_8[0]  |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_19[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_33[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_41[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_1[0]  |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_22[0] |                  |               19 |             22 |         1.16 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_29[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_7[0]  |                  |               18 |             22 |         1.22 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_40[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_17[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_2[0]  |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_19[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_27[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_3[0]  |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_49[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_30[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_14[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_13[0] |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_31[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_32[0] |                  |               18 |             22 |         1.22 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_43[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_11[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_16[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_33[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_34[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_35[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_32[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_35[0] |                  |               20 |             22 |         1.10 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_9[0]  |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_25[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_12[0] |                  |                5 |             22 |         4.40 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_37[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_34[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_39[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_31[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_42[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_45[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_46[0] |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_6[0]  |                  |               18 |             22 |         1.22 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_20[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_38[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_37[0] |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_39[0] |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_4[0]  |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_40[0] |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_41[0] |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_42[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_43[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_44[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_10[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_48[0] |                  |                6 |             22 |         3.67 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_18[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_23[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_8[0]  |                  |               20 |             22 |         1.10 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_36[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_4[0]  |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_38[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_44[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_21[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_24[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_15[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_5[0]  |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_47[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_50[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_26[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_28[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_4[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_15[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_45[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_11[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_14[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_7[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_8[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_7[0]  |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_12[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_9[0]  |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_5[0]  |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_5[0]  |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_8[0]  |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_10[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_9[0]  |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_6[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_13[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_6[0]  |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_103[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_102[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_113[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_117[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_121[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_124[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_107[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg[0]     |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_104[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_105[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_111[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_112[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_100[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_114[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_115[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_109[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_116[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_1[0]   |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_118[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_119[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_110[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_12[0]  |                  |                6 |             22 |         3.67 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_120[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_122[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_0[0]   |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_101[0] |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_10[0]  |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_106[0] |                  |               20 |             22 |         1.10 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_108[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_11[0]  |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_123[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_125[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_128[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_138[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_139[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_140[0] |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_142[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_137[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_143[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_144[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_134[0] |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_132[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_126[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_130[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_133[0] |                  |               18 |             22 |         1.22 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_135[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_14[0]  |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_141[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_136[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_129[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_127[0] |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_13[0]  |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_131[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_73[0]  |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_74[0]  |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_55[0]  |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_75[0]  |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_76[0]  |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_27[0]  |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_25[0]  |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_67[0]  |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_42[0]  |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_77[0]  |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_78[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_79[0]  |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_8[0]   |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_80[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_81[0]  |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_34[0]  |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_49[0]  |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_53[0]  |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_43[0]  |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_58[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_45[0]  |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_60[0]  |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_30[0]  |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_50[0]  |                  |               18 |             22 |         1.22 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_66[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_39[0]  |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_29[0]  |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_40[0]  |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_5[0]   |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_65[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_68[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_69[0]  |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_32[0]  |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_59[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_26[0]  |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_31[0]  |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_36[0]  |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_62[0]  |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_51[0]  |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_24[0]  |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_33[0]  |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_48[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_6[0]   |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_38[0]  |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_64[0]  |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_7[0]   |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_70[0]  |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_44[0]  |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_52[0]  |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_4[0]   |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_41[0]  |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_28[0]  |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_54[0]  |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_56[0]  |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_71[0]  |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_35[0]  |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_37[0]  |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_3[0]   |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_57[0]  |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_47[0]  |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_61[0]  |                  |               18 |             22 |         1.22 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_46[0]  |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_63[0]  |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_72[0]  |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_99[0]  |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_9[0]   |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_86[0]  |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_96[0]  |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_92[0]  |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_85[0]  |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_88[0]  |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_87[0]  |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_84[0]  |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_90[0]  |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_89[0]  |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_91[0]  |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_98[0]  |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_95[0]  |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_83[0]  |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_97[0]  |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_82[0]  |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/j_next                                 | reset_IBUF       |               42 |            102 |         2.43 |
|  U_clk_gene/inst/vga_clk | U_SAD_SSD_CENSUS/window_R[0][1][10]_i_1_n_0             |                  |               68 |            198 |         2.91 |
+--------------------------+---------------------------------------------------------+------------------+------------------+----------------+--------------+


