Classic Timing Analyzer report for mod_16
Sat Nov 30 13:11:30 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From       ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -1.740 ns                                      ; DIR        ; counter[3] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.082 ns                                      ; counter[1] ; Q[1]       ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 2.892 ns                                       ; DIR        ; counter[3] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; counter[3] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;            ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                           ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 1.336 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[0]   ; state[1]   ; clk        ; clk      ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[0]   ; state[2]   ; clk        ; clk      ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[1]   ; state[2]   ; clk        ; clk      ; None                        ; None                      ; 1.279 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[2]   ; state[2]   ; clk        ; clk      ; None                        ; None                      ; 0.843 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[0]   ; state[0]   ; clk        ; clk      ; None                        ; None                      ; 0.837 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[1]   ; state[1]   ; clk        ; clk      ; None                        ; None                      ; 0.804 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To         ; To Clock ;
+-------+--------------+------------+------+------------+----------+
; N/A   ; None         ; -1.740 ns  ; DIR  ; counter[3] ; clk      ;
; N/A   ; None         ; -1.967 ns  ; DIR  ; counter[2] ; clk      ;
; N/A   ; None         ; -2.353 ns  ; DIR  ; counter[1] ; clk      ;
+-------+--------------+------------+------+------------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To       ; From Clock ;
+-------+--------------+------------+------------+----------+------------+
; N/A   ; None         ; 10.082 ns  ; counter[1] ; Q[1]     ; clk        ;
; N/A   ; None         ; 10.070 ns  ; counter[0] ; Q[0]     ; clk        ;
; N/A   ; None         ; 10.064 ns  ; counter[2] ; Q[2]     ; clk        ;
; N/A   ; None         ; 10.061 ns  ; counter[3] ; Q[3]     ; clk        ;
; N/A   ; None         ; 7.314 ns   ; state[2]   ; clk_slow ; clk        ;
+-------+--------------+------------+------------+----------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To         ; To Clock ;
+---------------+-------------+-----------+------+------------+----------+
; N/A           ; None        ; 2.892 ns  ; DIR  ; counter[3] ; clk      ;
; N/A           ; None        ; 2.583 ns  ; DIR  ; counter[1] ; clk      ;
; N/A           ; None        ; 2.353 ns  ; DIR  ; counter[2] ; clk      ;
+---------------+-------------+-----------+------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Nov 30 13:11:30 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mod_16 -c mod_16 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "state[2]" as buffer
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "counter[0]" and destination register "counter[3]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.336 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N1; Fanout = 3; REG Node = 'counter[0]'
            Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X23_Y1_N2; Fanout = 2; COMB Node = 'counter[1]~4'
            Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X23_Y1_N4; Fanout = 2; COMB Node = 'counter[1]~6'
            Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X23_Y1_N6; Fanout = 1; COMB Node = 'counter[2]~8'
            Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.252 ns; Loc. = LCCOMB_X23_Y1_N8; Fanout = 1; COMB Node = 'counter[3]~9'
            Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.336 ns; Loc. = LCFF_X23_Y1_N9; Fanout = 2; REG Node = 'counter[3]'
            Info: Total cell delay = 1.029 ns ( 77.02 % )
            Info: Total interconnect delay = 0.307 ns ( 22.98 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 6.391 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(1.439 ns) + CELL(0.787 ns) = 3.225 ns; Loc. = LCFF_X40_Y18_N17; Fanout = 3; REG Node = 'state[2]'
                Info: 3: + IC(1.593 ns) + CELL(0.000 ns) = 4.818 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'state[2]~clkctrl'
                Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 6.391 ns; Loc. = LCFF_X23_Y1_N9; Fanout = 2; REG Node = 'counter[3]'
                Info: Total cell delay = 2.323 ns ( 36.35 % )
                Info: Total interconnect delay = 4.068 ns ( 63.65 % )
            Info: - Longest clock path from clock "clk" to source register is 6.391 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(1.439 ns) + CELL(0.787 ns) = 3.225 ns; Loc. = LCFF_X40_Y18_N17; Fanout = 3; REG Node = 'state[2]'
                Info: 3: + IC(1.593 ns) + CELL(0.000 ns) = 4.818 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'state[2]~clkctrl'
                Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 6.391 ns; Loc. = LCFF_X23_Y1_N1; Fanout = 3; REG Node = 'counter[0]'
                Info: Total cell delay = 2.323 ns ( 36.35 % )
                Info: Total interconnect delay = 4.068 ns ( 63.65 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "counter[3]" (data pin = "DIR", clock pin = "clk") is -1.740 ns
    Info: + Longest pin to register delay is 4.687 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 5; PIN Node = 'DIR'
        Info: 2: + IC(2.821 ns) + CELL(0.393 ns) = 4.193 ns; Loc. = LCCOMB_X23_Y1_N6; Fanout = 1; COMB Node = 'counter[2]~8'
        Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 4.603 ns; Loc. = LCCOMB_X23_Y1_N8; Fanout = 1; COMB Node = 'counter[3]~9'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.687 ns; Loc. = LCFF_X23_Y1_N9; Fanout = 2; REG Node = 'counter[3]'
        Info: Total cell delay = 1.866 ns ( 39.81 % )
        Info: Total interconnect delay = 2.821 ns ( 60.19 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 6.391 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.439 ns) + CELL(0.787 ns) = 3.225 ns; Loc. = LCFF_X40_Y18_N17; Fanout = 3; REG Node = 'state[2]'
        Info: 3: + IC(1.593 ns) + CELL(0.000 ns) = 4.818 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'state[2]~clkctrl'
        Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 6.391 ns; Loc. = LCFF_X23_Y1_N9; Fanout = 2; REG Node = 'counter[3]'
        Info: Total cell delay = 2.323 ns ( 36.35 % )
        Info: Total interconnect delay = 4.068 ns ( 63.65 % )
Info: tco from clock "clk" to destination pin "Q[1]" through register "counter[1]" is 10.082 ns
    Info: + Longest clock path from clock "clk" to source register is 6.391 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.439 ns) + CELL(0.787 ns) = 3.225 ns; Loc. = LCFF_X40_Y18_N17; Fanout = 3; REG Node = 'state[2]'
        Info: 3: + IC(1.593 ns) + CELL(0.000 ns) = 4.818 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'state[2]~clkctrl'
        Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 6.391 ns; Loc. = LCFF_X23_Y1_N5; Fanout = 3; REG Node = 'counter[1]'
        Info: Total cell delay = 2.323 ns ( 36.35 % )
        Info: Total interconnect delay = 4.068 ns ( 63.65 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.441 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N5; Fanout = 3; REG Node = 'counter[1]'
        Info: 2: + IC(0.633 ns) + CELL(2.808 ns) = 3.441 ns; Loc. = PIN_AF9; Fanout = 0; PIN Node = 'Q[1]'
        Info: Total cell delay = 2.808 ns ( 81.60 % )
        Info: Total interconnect delay = 0.633 ns ( 18.40 % )
Info: th for register "counter[3]" (data pin = "DIR", clock pin = "clk") is 2.892 ns
    Info: + Longest clock path from clock "clk" to destination register is 6.391 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.439 ns) + CELL(0.787 ns) = 3.225 ns; Loc. = LCFF_X40_Y18_N17; Fanout = 3; REG Node = 'state[2]'
        Info: 3: + IC(1.593 ns) + CELL(0.000 ns) = 4.818 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'state[2]~clkctrl'
        Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 6.391 ns; Loc. = LCFF_X23_Y1_N9; Fanout = 2; REG Node = 'counter[3]'
        Info: Total cell delay = 2.323 ns ( 36.35 % )
        Info: Total interconnect delay = 4.068 ns ( 63.65 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.765 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 5; PIN Node = 'DIR'
        Info: 2: + IC(2.552 ns) + CELL(0.150 ns) = 3.681 ns; Loc. = LCCOMB_X23_Y1_N8; Fanout = 1; COMB Node = 'counter[3]~9'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.765 ns; Loc. = LCFF_X23_Y1_N9; Fanout = 2; REG Node = 'counter[3]'
        Info: Total cell delay = 1.213 ns ( 32.22 % )
        Info: Total interconnect delay = 2.552 ns ( 67.78 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Sat Nov 30 13:11:30 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


