$date
	Thu Sep 13 15:40:04 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0041 $end
$var wire 1 ! clk $end
$scope module CLK1 $end
$var reg 1 " clk $end
$upscope $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 # clk $end
$var wire 1 $ clock $end
$var wire 1 % p1 $end
$var wire 1 & p2 $end
$var wire 1 ' p3 $end
$var wire 1 ( p4 $end
$scope module clk $end
$var reg 1 ) clk $end
$upscope $end
$scope module pls1 $end
$var wire 1 # clock $end
$var reg 1 * signal $end
$upscope $end
$scope module pls2 $end
$var wire 1 $ clock $end
$var reg 1 + signal $end
$upscope $end
$scope module pls3 $end
$var wire 1 $ clock $end
$var reg 1 , signal $end
$upscope $end
$scope module pls4 $end
$var wire 1 $ clock $end
$var reg 1 - signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
x,
x+
x*
0)
x(
x'
x&
x%
0$
z#
0"
0!
$end
#12
1+
1&
1)
1$
1"
1!
#17
0+
0&
#24
1,
1'
1-
1(
0)
0$
0"
0!
#36
1+
1&
1)
1$
1"
1!
#39
0,
0'
#41
0+
0&
#44
0-
0(
#48
0)
0$
0"
0!
#54
1,
1'
#60
1+
1&
1)
1$
1"
1!
#64
1-
1(
#65
0+
0&
#72
0)
0$
0"
0!
#84
1+
1&
1)
1$
1"
1!
0-
0(
#87
0,
0'
#89
0+
0&
#96
1-
1(
0)
0$
0"
0!
#102
1,
1'
#108
1+
1&
1)
1$
1"
1!
#113
0+
0&
#116
0-
0(
#120
0)
0$
0"
0!
