library IEEE;
use IEEE.STD_LOGIC_1164.all;
USE IEEE.std_logic_arith.all;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY som_6aa IS
	GENERIC(n 	: INTEGER := 4 ); -- numero de bits
	PORT (x, y 	: IN BIT_VECTOR (n-1 DOWNTO 0); -- entradas do somador
			ze 	: IN BIT; -- vem um
			s 		: OUT BIT_VECTOR (n-1 DOWNTO 0); -- saida
			zs 	: OUT BIT); -- vai um
END som_6aa;

ARCHITECTURE estrutural OF som_6aa IS
	COMPONENT somador_completo
		PORT(A, B, Cin :  IN STD_LOGIC;
			S, Cout : OUT STD_LOGIC);

	END COMPONENT;
	
			
	SIGNAL v : BIT_VECTOR (n DOWNTO 0); -- vai um interno
	BEGIN
		
		v(0) <= ze;
		zs <= v(n);
		
		abc: FOR i IN 0 TO n-1 GENERATE
			centro: somador_completo PORT MAP (x(i), y(i), v(i), s(i), v(i+1));
		END GENERATE abc;
		
END estrutural;