**Changes**
- `data/src/microXORh-omp/main.cpp:23` now defines `cellsXOR` as a host function that emits a `#pragma omp target teams loop collapse(2)` to drive the original stencil for every `(i,j)` pair on the GPU, while the surrounding logic and validations stay unchanged.
- `data/src/microXORh-omp/main.cpp:65` computes `totalCells` up front, allocates the host buffers from that size, and the target data region at `main.cpp:77` maps `input` and `output` for the entire run so the offloaded loop uses the mapped pointers instead of any CUDA API calls; `blockEdge` is retained purely for interface compatibility.
- `data/src/microXORh-omp/data_plan.md:1` documents the CUDA memory usage, justifies Strategy A (target data region), and records the RTX 4060 target device as noted in `system_info.txt`.

**Testing**
- `make -f Makefile.nvc clean`
- `make -f Makefile.nvc`
- `OMP_TARGET_OFFLOAD=MANDATORY timeout 300 make -f Makefile.nvc run`

**Diff**
- `diff data/src/microXORh-omp/baseline_output.txt data/src/microXORh-omp/gpu_output.txt` now only flags the compiler invocations: baseline lines 1–2 report `nvcc` building `main.cu`, whereas the new log lines 1–2 report `nvc++` building `main.cpp`; the `./microXORh.exe 1024 32` execution and `Validation passed.` lines match.

Next steps
1. Profile the OpenMP offload path with the provided `nsys` recipe (set `FORCE_OMP_GPU=1 OMP_TARGET_OFFLOAD=MANDATORY`) to ensure the new target region lands on the Ada Lovelace GPU as expected.
2. Optionally run the binary with different `N/blockEdge` values and compare the results (and runtime) against the CUDA baseline to confirm numerical parity and scaling.