#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5b40a2645270 .scope module, "processor_tb" "processor_tb" 2 2;
 .timescale -9 -12;
S_0x5b40a2645620 .scope module, "myProcessor" "processor" 2 12, 3 1 0, S_0x5b40a2645270;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "initial_pc";
L_0x5b40a26732a0 .functor BUFZ 32, v0x5b40a2670250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b40a2673310 .functor BUFZ 32, v0x5b40a26705c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b40a26733b0 .functor BUFZ 32, v0x5b40a266fc30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b40a2673450 .functor BUFZ 32, v0x5b40a26700d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b40a2673540 .functor BUFZ 32, v0x5b40a26703d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b40a26735e0 .functor BUFZ 32, v0x5b40a26707b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b40a26736c0 .functor BUFZ 32, v0x5b40a266fdf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b40a2673730 .functor BUFZ 32, v0x5b40a26719c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b40a2673840 .functor BUFZ 32, v0x5b40a2671b70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b40a26739d0 .functor BUFZ 32, v0x5b40a2670ec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b40a2673af0 .functor BUFZ 32, v0x5b40a2671440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5b40a266fc30_0 .var "ADDI_in", 31 0;
v0x5b40a266fd30_0 .net "ADDI_in_wire", 31 0, L_0x5b40a26733b0;  1 drivers
v0x5b40a266fdf0_0 .var "ADDI_out", 31 0;
RS_0x7960a2c87228 .resolv tri, v0x5b40a266ab10_0, L_0x5b40a26736c0;
v0x5b40a266feb0_0 .net8 "ADDI_out_wire", 31 0, RS_0x7960a2c87228;  2 drivers
v0x5b40a266ffc0_0 .var "ALU_Sel", 2 0;
v0x5b40a26700d0_0 .var "ALU_out", 31 0;
RS_0x7960a2c874c8 .resolv tri, v0x5b40a266b930_0, L_0x5b40a2673450;
v0x5b40a2670190_0 .net8 "ALU_out_wire", 31 0, RS_0x7960a2c874c8;  2 drivers
v0x5b40a2670250_0 .var "ANDI_in", 31 0;
v0x5b40a2670310_0 .net "ANDI_in_wire", 31 0, L_0x5b40a26732a0;  1 drivers
v0x5b40a26703d0_0 .var "ANDI_out", 31 0;
RS_0x7960a2c87648 .resolv tri, v0x5b40a266c2f0_0, L_0x5b40a2673540;
v0x5b40a26704b0_0 .net8 "ANDI_out_wire", 31 0, RS_0x7960a2c87648;  2 drivers
v0x5b40a26705c0_0 .var "ORI_in", 31 0;
v0x5b40a26706a0_0 .net "ORI_in_wire", 31 0, L_0x5b40a2673310;  1 drivers
v0x5b40a26707b0_0 .var "ORI_out", 31 0;
RS_0x7960a2c87918 .resolv tri, v0x5b40a266db10_0, L_0x5b40a26735e0;
v0x5b40a2670890_0 .net8 "ORI_out_wire", 31 0, RS_0x7960a2c87918;  2 drivers
v0x5b40a26709a0_0 .var "a", 31 0;
v0x5b40a2670a60_0 .var "b", 31 0;
v0x5b40a2670b00_0 .var "base", 4 0;
v0x5b40a2670bc0_0 .net "clk", 0 0, v0x5b40a266ce40_0;  1 drivers
v0x5b40a2670c60_0 .var "funct", 5 0;
v0x5b40a2670d20_0 .net "immediate_wire", 15 0, L_0x5b40a2673900;  1 drivers
L_0x7960a2c3e0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b40a2670de0_0 .net "initial_pc", 31 0, L_0x7960a2c3e0f0;  1 drivers
v0x5b40a2670ec0_0 .var "instruction", 31 0;
RS_0x7960a2c87b58 .resolv tri, v0x5b40a266e7c0_0, L_0x5b40a26739d0;
v0x5b40a2670fa0_0 .net8 "instruction_wire", 31 0, RS_0x7960a2c87b58;  2 drivers
v0x5b40a2671060_0 .var "mem_address", 31 0;
v0x5b40a2671100_0 .var "mem_data", 31 0;
v0x5b40a26711d0_0 .var "opcode", 5 0;
v0x5b40a2671290_0 .var "pc", 31 0;
v0x5b40a2671380_0 .var "rd", 4 0;
v0x5b40a2671440_0 .var "read_data", 31 0;
RS_0x7960a2c870a8 .resolv tri, v0x5b40a2600f50_0, L_0x5b40a2673af0;
v0x5b40a2671520_0 .net8 "read_data_wire", 31 0, RS_0x7960a2c870a8;  2 drivers
v0x5b40a2671610_0 .var "read_reg1", 4 0;
v0x5b40a26716e0_0 .var "read_reg2", 4 0;
v0x5b40a26719c0_0 .var "reg_data1", 31 0;
RS_0x7960a2c87c78 .resolv tri, v0x5b40a266eff0_0, L_0x5b40a2673730;
v0x5b40a2671a80_0 .net8 "reg_data1_wire", 31 0, RS_0x7960a2c87c78;  2 drivers
v0x5b40a2671b70_0 .var "reg_data2", 31 0;
RS_0x7960a2c87ca8 .resolv tri, v0x5b40a266f0d0_0, L_0x5b40a2673840;
v0x5b40a2671c30_0 .net8 "reg_data2_wire", 31 0, RS_0x7960a2c87ca8;  2 drivers
v0x5b40a2671d20_0 .var "rs", 4 0;
v0x5b40a2671de0_0 .var "rt", 4 0;
v0x5b40a2671ec0_0 .var "write_data", 31 0;
v0x5b40a2671fb0_0 .var "write_enable_mem", 0 0;
v0x5b40a2672080_0 .var "write_enable_reg", 0 0;
v0x5b40a2672150_0 .var "write_reg", 4 0;
E_0x5b40a25c5ae0 .event posedge, v0x5b40a266ce40_0;
L_0x5b40a2673900 .part v0x5b40a2670ec0_0, 0, 16;
S_0x5b40a26459d0 .scope module, "mem" "memoryFile" 3 25, 4 1 0, S_0x5b40a2645620;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /OUTPUT 32 "read_data";
v0x5b40a262b5f0_0 .net *"_ivl_2", 0 0, L_0x5b40a26722e0;  1 drivers
v0x5b40a2600dd0_0 .net "address", 31 0, v0x5b40a2671060_0;  1 drivers
v0x5b40a26010d0_0 .var/i "i", 31 0;
v0x5b40a2600c50 .array "memory", 255 0, 31 0;
v0x5b40a2600f50_0 .var "read_data", 31 0;
v0x5b40a2600ad0_0 .net "write_data", 31 0, v0x5b40a2671100_0;  1 drivers
v0x5b40a2613340_0 .net "write_enable", 0 0, v0x5b40a2671fb0_0;  1 drivers
E_0x5b40a25c5ef0 .event edge, v0x5b40a2613340_0;
E_0x5b40a25fe400 .event edge, L_0x5b40a26722e0;
L_0x5b40a26722e0 .reduce/nor v0x5b40a2671fb0_0;
S_0x5b40a2645d80 .scope module, "myADDI" "addi" 3 31, 5 1 0, S_0x5b40a2645620;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_in";
    .port_info 1 /OUTPUT 32 "reg_out";
    .port_info 2 /INPUT 16 "immediate";
v0x5b40a266ae10_0 .net *"_ivl_1", 0 0, L_0x5b40a2672870;  1 drivers
v0x5b40a266af10_0 .net *"_ivl_2", 15 0, L_0x5b40a2672910;  1 drivers
v0x5b40a266aff0_0 .net "immediate", 15 0, L_0x5b40a2673900;  alias, 1 drivers
v0x5b40a266b0b0_0 .net "reg_in", 31 0, L_0x5b40a26733b0;  alias, 1 drivers
v0x5b40a266b170_0 .net8 "reg_out", 31 0, RS_0x7960a2c87228;  alias, 2 drivers
v0x5b40a266b260_0 .net "sign_extended_value", 31 0, L_0x5b40a2672c10;  1 drivers
L_0x5b40a2672870 .part L_0x5b40a2673900, 15, 1;
LS_0x5b40a2672910_0_0 .concat [ 1 1 1 1], L_0x5b40a2672870, L_0x5b40a2672870, L_0x5b40a2672870, L_0x5b40a2672870;
LS_0x5b40a2672910_0_4 .concat [ 1 1 1 1], L_0x5b40a2672870, L_0x5b40a2672870, L_0x5b40a2672870, L_0x5b40a2672870;
LS_0x5b40a2672910_0_8 .concat [ 1 1 1 1], L_0x5b40a2672870, L_0x5b40a2672870, L_0x5b40a2672870, L_0x5b40a2672870;
LS_0x5b40a2672910_0_12 .concat [ 1 1 1 1], L_0x5b40a2672870, L_0x5b40a2672870, L_0x5b40a2672870, L_0x5b40a2672870;
L_0x5b40a2672910 .concat [ 4 4 4 4], LS_0x5b40a2672910_0_0, LS_0x5b40a2672910_0_4, LS_0x5b40a2672910_0_8, LS_0x5b40a2672910_0_12;
L_0x5b40a2672c10 .concat [ 16 16 0 0], L_0x5b40a2673900, L_0x5b40a2672910;
S_0x5b40a2646130 .scope module, "myALU" "alu" 5 6, 6 1 0, S_0x5b40a2645d80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x5b40a263a850 .param/l "ADD" 0 6 2, C4<000>;
P_0x5b40a263a890 .param/l "AND" 0 6 4, C4<010>;
P_0x5b40a263a8d0 .param/l "MUL" 0 6 3, C4<001>;
P_0x5b40a263a910 .param/l "NOR" 0 6 7, C4<101>;
P_0x5b40a263a950 .param/l "OR" 0 6 5, C4<011>;
P_0x5b40a263a990 .param/l "SLL" 0 6 8, C4<110>;
P_0x5b40a263a9d0 .param/l "SRL" 0 6 9, C4<111>;
P_0x5b40a263aa10 .param/l "XOR" 0 6 6, C4<100>;
v0x5b40a2611cf0_0 .net "A", 31 0, L_0x5b40a26733b0;  alias, 1 drivers
v0x5b40a266ab10_0 .var "ALU_Out", 31 0;
L_0x7960a2c3e060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b40a266abf0_0 .net "ALU_Sel", 2 0, L_0x7960a2c3e060;  1 drivers
v0x5b40a266acb0_0 .net "B", 31 0, L_0x5b40a2672c10;  alias, 1 drivers
E_0x5b40a25e9050 .event edge, v0x5b40a266abf0_0, v0x5b40a2611cf0_0, v0x5b40a266acb0_0;
S_0x5b40a2646a10 .scope module, "myALU" "alu" 3 29, 6 1 0, S_0x5b40a2645620;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x5b40a263b8d0 .param/l "ADD" 0 6 2, C4<000>;
P_0x5b40a263b910 .param/l "AND" 0 6 4, C4<010>;
P_0x5b40a263b950 .param/l "MUL" 0 6 3, C4<001>;
P_0x5b40a263b990 .param/l "NOR" 0 6 7, C4<101>;
P_0x5b40a263b9d0 .param/l "OR" 0 6 5, C4<011>;
P_0x5b40a263ba10 .param/l "SLL" 0 6 8, C4<110>;
P_0x5b40a263ba50 .param/l "SRL" 0 6 9, C4<111>;
P_0x5b40a263ba90 .param/l "XOR" 0 6 6, C4<100>;
v0x5b40a266b830_0 .net "A", 31 0, v0x5b40a26709a0_0;  1 drivers
v0x5b40a266b930_0 .var "ALU_Out", 31 0;
v0x5b40a266ba10_0 .net "ALU_Sel", 2 0, v0x5b40a266ffc0_0;  1 drivers
v0x5b40a266bb00_0 .net "B", 31 0, v0x5b40a2670a60_0;  1 drivers
E_0x5b40a26504d0 .event edge, v0x5b40a266ba10_0, v0x5b40a266b830_0, v0x5b40a266bb00_0;
S_0x5b40a2646d30 .scope module, "myANDI" "andi" 3 30, 7 1 0, S_0x5b40a2645620;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_in";
    .port_info 1 /OUTPUT 32 "reg_out";
    .port_info 2 /INPUT 16 "immediate";
v0x5b40a266c650_0 .net *"_ivl_1", 0 0, L_0x5b40a2672400;  1 drivers
v0x5b40a266c750_0 .net *"_ivl_2", 15 0, L_0x5b40a26724a0;  1 drivers
v0x5b40a266c830_0 .net "immediate", 15 0, L_0x5b40a2673900;  alias, 1 drivers
v0x5b40a266c900_0 .net "reg_in", 31 0, L_0x5b40a26732a0;  alias, 1 drivers
v0x5b40a266c9d0_0 .net8 "reg_out", 31 0, RS_0x7960a2c87648;  alias, 2 drivers
v0x5b40a266cac0_0 .net "sign_extended_value", 31 0, L_0x5b40a2672780;  1 drivers
L_0x5b40a2672400 .part L_0x5b40a2673900, 15, 1;
LS_0x5b40a26724a0_0_0 .concat [ 1 1 1 1], L_0x5b40a2672400, L_0x5b40a2672400, L_0x5b40a2672400, L_0x5b40a2672400;
LS_0x5b40a26724a0_0_4 .concat [ 1 1 1 1], L_0x5b40a2672400, L_0x5b40a2672400, L_0x5b40a2672400, L_0x5b40a2672400;
LS_0x5b40a26724a0_0_8 .concat [ 1 1 1 1], L_0x5b40a2672400, L_0x5b40a2672400, L_0x5b40a2672400, L_0x5b40a2672400;
LS_0x5b40a26724a0_0_12 .concat [ 1 1 1 1], L_0x5b40a2672400, L_0x5b40a2672400, L_0x5b40a2672400, L_0x5b40a2672400;
L_0x5b40a26724a0 .concat [ 4 4 4 4], LS_0x5b40a26724a0_0_0, LS_0x5b40a26724a0_0_4, LS_0x5b40a26724a0_0_8, LS_0x5b40a26724a0_0_12;
L_0x5b40a2672780 .concat [ 16 16 0 0], L_0x5b40a2673900, L_0x5b40a26724a0;
S_0x5b40a2644ec0 .scope module, "myALU" "alu" 7 6, 6 1 0, S_0x5b40a2646d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x5b40a263b090 .param/l "ADD" 0 6 2, C4<000>;
P_0x5b40a263b0d0 .param/l "AND" 0 6 4, C4<010>;
P_0x5b40a263b110 .param/l "MUL" 0 6 3, C4<001>;
P_0x5b40a263b150 .param/l "NOR" 0 6 7, C4<101>;
P_0x5b40a263b190 .param/l "OR" 0 6 5, C4<011>;
P_0x5b40a263b1d0 .param/l "SLL" 0 6 8, C4<110>;
P_0x5b40a263b210 .param/l "SRL" 0 6 9, C4<111>;
P_0x5b40a263b250 .param/l "XOR" 0 6 6, C4<100>;
v0x5b40a266c1f0_0 .net "A", 31 0, L_0x5b40a26732a0;  alias, 1 drivers
v0x5b40a266c2f0_0 .var "ALU_Out", 31 0;
L_0x7960a2c3e018 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5b40a266c3d0_0 .net "ALU_Sel", 2 0, L_0x7960a2c3e018;  1 drivers
v0x5b40a266c4c0_0 .net "B", 31 0, L_0x5b40a2672780;  alias, 1 drivers
E_0x5b40a2650490 .event edge, v0x5b40a266c3d0_0, v0x5b40a266c1f0_0, v0x5b40a266c4c0_0;
S_0x5b40a266cbf0 .scope module, "myClock" "clock" 3 17, 8 2 0, S_0x5b40a2645620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk";
v0x5b40a266ce40_0 .var "clk", 0 0;
S_0x5b40a266cf60 .scope module, "myORI" "ori" 3 32, 9 1 0, S_0x5b40a2645620;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "reg_in";
    .port_info 1 /OUTPUT 32 "reg_out";
    .port_info 2 /INPUT 16 "immediate";
v0x5b40a266de70_0 .net *"_ivl_1", 0 0, L_0x5b40a2672d00;  1 drivers
v0x5b40a266df70_0 .net *"_ivl_2", 15 0, L_0x5b40a2672da0;  1 drivers
v0x5b40a266e050_0 .net "immediate", 15 0, L_0x5b40a2673900;  alias, 1 drivers
v0x5b40a266e140_0 .net "reg_in", 31 0, L_0x5b40a2673310;  alias, 1 drivers
v0x5b40a266e200_0 .net8 "reg_out", 31 0, RS_0x7960a2c87918;  alias, 2 drivers
v0x5b40a266e2f0_0 .net "sign_extended_immediate", 31 0, L_0x5b40a26731b0;  1 drivers
L_0x5b40a2672d00 .part L_0x5b40a2673900, 15, 1;
LS_0x5b40a2672da0_0_0 .concat [ 1 1 1 1], L_0x5b40a2672d00, L_0x5b40a2672d00, L_0x5b40a2672d00, L_0x5b40a2672d00;
LS_0x5b40a2672da0_0_4 .concat [ 1 1 1 1], L_0x5b40a2672d00, L_0x5b40a2672d00, L_0x5b40a2672d00, L_0x5b40a2672d00;
LS_0x5b40a2672da0_0_8 .concat [ 1 1 1 1], L_0x5b40a2672d00, L_0x5b40a2672d00, L_0x5b40a2672d00, L_0x5b40a2672d00;
LS_0x5b40a2672da0_0_12 .concat [ 1 1 1 1], L_0x5b40a2672d00, L_0x5b40a2672d00, L_0x5b40a2672d00, L_0x5b40a2672d00;
L_0x5b40a2672da0 .concat [ 4 4 4 4], LS_0x5b40a2672da0_0_0, LS_0x5b40a2672da0_0_4, LS_0x5b40a2672da0_0_8, LS_0x5b40a2672da0_0_12;
L_0x5b40a26731b0 .concat [ 16 16 0 0], L_0x5b40a2673900, L_0x5b40a2672da0;
S_0x5b40a266d190 .scope module, "myALU" "alu" 9 6, 6 1 0, S_0x5b40a266cf60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x5b40a266d390 .param/l "ADD" 0 6 2, C4<000>;
P_0x5b40a266d3d0 .param/l "AND" 0 6 4, C4<010>;
P_0x5b40a266d410 .param/l "MUL" 0 6 3, C4<001>;
P_0x5b40a266d450 .param/l "NOR" 0 6 7, C4<101>;
P_0x5b40a266d490 .param/l "OR" 0 6 5, C4<011>;
P_0x5b40a266d4d0 .param/l "SLL" 0 6 8, C4<110>;
P_0x5b40a266d510 .param/l "SRL" 0 6 9, C4<111>;
P_0x5b40a266d550 .param/l "XOR" 0 6 6, C4<100>;
v0x5b40a266da10_0 .net "A", 31 0, L_0x5b40a2673310;  alias, 1 drivers
v0x5b40a266db10_0 .var "ALU_Out", 31 0;
L_0x7960a2c3e0a8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5b40a266dbf0_0 .net "ALU_Sel", 2 0, L_0x7960a2c3e0a8;  1 drivers
v0x5b40a266dce0_0 .net "B", 31 0, L_0x5b40a26731b0;  alias, 1 drivers
E_0x5b40a266d9b0 .event edge, v0x5b40a266dbf0_0, v0x5b40a266da10_0, v0x5b40a266dce0_0;
S_0x5b40a266e420 .scope module, "prog_mem" "programMem" 3 23, 10 1 0, S_0x5b40a2645620;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
v0x5b40a266e6c0_0 .net8 "instruction", 31 0, RS_0x7960a2c87b58;  alias, 2 drivers
v0x5b40a266e7c0_0 .var "instruction_reg", 31 0;
v0x5b40a266e8a0 .array "instructions", 0 31, 31 0;
v0x5b40a266e970_0 .net "pc", 31 0, v0x5b40a2671290_0;  1 drivers
E_0x5b40a266e640 .event edge, v0x5b40a266e970_0;
S_0x5b40a266eab0 .scope module, "regFile" "registerFile" 3 27, 11 1 0, S_0x5b40a2645620;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "readReg1";
    .port_info 1 /INPUT 5 "readReg2";
    .port_info 2 /INPUT 5 "writeReg";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v0x5b40a266eef0_0 .var/i "i", 31 0;
v0x5b40a266eff0_0 .var "readData1", 31 0;
v0x5b40a266f0d0_0 .var "readData2", 31 0;
v0x5b40a266f1c0_0 .net "readReg1", 4 0, v0x5b40a2671610_0;  1 drivers
v0x5b40a266f2a0_0 .net "readReg2", 4 0, v0x5b40a26716e0_0;  1 drivers
v0x5b40a266f3d0 .array "registers", 0 31, 31 0;
v0x5b40a266f890_0 .net "writeData", 31 0, v0x5b40a2671ec0_0;  1 drivers
v0x5b40a266f970_0 .net "writeEnable", 0 0, v0x5b40a2672080_0;  1 drivers
v0x5b40a266fa30_0 .net "writeReg", 4 0, v0x5b40a2672150_0;  1 drivers
E_0x5b40a266ed80/0 .event edge, v0x5b40a266f970_0, v0x5b40a266f890_0, v0x5b40a266fa30_0, v0x5b40a266f1c0_0;
v0x5b40a266f3d0_0 .array/port v0x5b40a266f3d0, 0;
v0x5b40a266f3d0_1 .array/port v0x5b40a266f3d0, 1;
v0x5b40a266f3d0_2 .array/port v0x5b40a266f3d0, 2;
v0x5b40a266f3d0_3 .array/port v0x5b40a266f3d0, 3;
E_0x5b40a266ed80/1 .event edge, v0x5b40a266f3d0_0, v0x5b40a266f3d0_1, v0x5b40a266f3d0_2, v0x5b40a266f3d0_3;
v0x5b40a266f3d0_4 .array/port v0x5b40a266f3d0, 4;
v0x5b40a266f3d0_5 .array/port v0x5b40a266f3d0, 5;
v0x5b40a266f3d0_6 .array/port v0x5b40a266f3d0, 6;
v0x5b40a266f3d0_7 .array/port v0x5b40a266f3d0, 7;
E_0x5b40a266ed80/2 .event edge, v0x5b40a266f3d0_4, v0x5b40a266f3d0_5, v0x5b40a266f3d0_6, v0x5b40a266f3d0_7;
v0x5b40a266f3d0_8 .array/port v0x5b40a266f3d0, 8;
v0x5b40a266f3d0_9 .array/port v0x5b40a266f3d0, 9;
v0x5b40a266f3d0_10 .array/port v0x5b40a266f3d0, 10;
v0x5b40a266f3d0_11 .array/port v0x5b40a266f3d0, 11;
E_0x5b40a266ed80/3 .event edge, v0x5b40a266f3d0_8, v0x5b40a266f3d0_9, v0x5b40a266f3d0_10, v0x5b40a266f3d0_11;
v0x5b40a266f3d0_12 .array/port v0x5b40a266f3d0, 12;
v0x5b40a266f3d0_13 .array/port v0x5b40a266f3d0, 13;
v0x5b40a266f3d0_14 .array/port v0x5b40a266f3d0, 14;
v0x5b40a266f3d0_15 .array/port v0x5b40a266f3d0, 15;
E_0x5b40a266ed80/4 .event edge, v0x5b40a266f3d0_12, v0x5b40a266f3d0_13, v0x5b40a266f3d0_14, v0x5b40a266f3d0_15;
v0x5b40a266f3d0_16 .array/port v0x5b40a266f3d0, 16;
v0x5b40a266f3d0_17 .array/port v0x5b40a266f3d0, 17;
v0x5b40a266f3d0_18 .array/port v0x5b40a266f3d0, 18;
v0x5b40a266f3d0_19 .array/port v0x5b40a266f3d0, 19;
E_0x5b40a266ed80/5 .event edge, v0x5b40a266f3d0_16, v0x5b40a266f3d0_17, v0x5b40a266f3d0_18, v0x5b40a266f3d0_19;
v0x5b40a266f3d0_20 .array/port v0x5b40a266f3d0, 20;
v0x5b40a266f3d0_21 .array/port v0x5b40a266f3d0, 21;
v0x5b40a266f3d0_22 .array/port v0x5b40a266f3d0, 22;
v0x5b40a266f3d0_23 .array/port v0x5b40a266f3d0, 23;
E_0x5b40a266ed80/6 .event edge, v0x5b40a266f3d0_20, v0x5b40a266f3d0_21, v0x5b40a266f3d0_22, v0x5b40a266f3d0_23;
v0x5b40a266f3d0_24 .array/port v0x5b40a266f3d0, 24;
v0x5b40a266f3d0_25 .array/port v0x5b40a266f3d0, 25;
v0x5b40a266f3d0_26 .array/port v0x5b40a266f3d0, 26;
v0x5b40a266f3d0_27 .array/port v0x5b40a266f3d0, 27;
E_0x5b40a266ed80/7 .event edge, v0x5b40a266f3d0_24, v0x5b40a266f3d0_25, v0x5b40a266f3d0_26, v0x5b40a266f3d0_27;
v0x5b40a266f3d0_28 .array/port v0x5b40a266f3d0, 28;
v0x5b40a266f3d0_29 .array/port v0x5b40a266f3d0, 29;
v0x5b40a266f3d0_30 .array/port v0x5b40a266f3d0, 30;
v0x5b40a266f3d0_31 .array/port v0x5b40a266f3d0, 31;
E_0x5b40a266ed80/8 .event edge, v0x5b40a266f3d0_28, v0x5b40a266f3d0_29, v0x5b40a266f3d0_30, v0x5b40a266f3d0_31;
E_0x5b40a266ed80/9 .event edge, v0x5b40a266f2a0_0;
E_0x5b40a266ed80 .event/or E_0x5b40a266ed80/0, E_0x5b40a266ed80/1, E_0x5b40a266ed80/2, E_0x5b40a266ed80/3, E_0x5b40a266ed80/4, E_0x5b40a266ed80/5, E_0x5b40a266ed80/6, E_0x5b40a266ed80/7, E_0x5b40a266ed80/8, E_0x5b40a266ed80/9;
    .scope S_0x5b40a266cbf0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b40a266ce40_0, 0, 1;
T_0.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5b40a266ce40_0;
    %inv;
    %store/vec4 v0x5b40a266ce40_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_0x5b40a266e420;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b40a266e7c0_0, 0, 32;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %pushi/vec4 537526292, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %pushi/vec4 537985032, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %pushi/vec4 2921857024, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %pushi/vec4 2921922568, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %pushi/vec4 2922053628, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %pushi/vec4 537395208, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %pushi/vec4 2903048192, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %pushi/vec4 19419168, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %pushi/vec4 19421218, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %pushi/vec4 21727234, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %pushi/vec4 2366832636, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %pushi/vec4 36868130, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %pushi/vec4 35688448, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %pushi/vec4 2903638016, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b40a266e8a0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x5b40a266e420;
T_2 ;
    %wait E_0x5b40a266e640;
    %ix/getv 4, v0x5b40a266e970_0;
    %load/vec4a v0x5b40a266e8a0, 4;
    %store/vec4 v0x5b40a266e7c0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5b40a26459d0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b40a26010d0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5b40a26010d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5b40a26010d0_0;
    %store/vec4a v0x5b40a2600c50, 4, 0;
    %load/vec4 v0x5b40a26010d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b40a26010d0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x5b40a26459d0;
T_4 ;
    %wait E_0x5b40a25fe400;
    %load/vec4 v0x5b40a2600dd0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5b40a2600c50, 4;
    %assign/vec4 v0x5b40a2600f50_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5b40a26459d0;
T_5 ;
    %wait E_0x5b40a25c5ef0;
    %load/vec4 v0x5b40a2613340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5b40a2600ad0_0;
    %load/vec4 v0x5b40a2600dd0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b40a2600c50, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5b40a266eab0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b40a266eef0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5b40a266eef0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5b40a266eef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b40a266f3d0, 0, 4;
    %load/vec4 v0x5b40a266eef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b40a266eef0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x5b40a266eab0;
T_7 ;
    %wait E_0x5b40a266ed80;
    %load/vec4 v0x5b40a266f970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5b40a266f890_0;
    %load/vec4 v0x5b40a266fa30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b40a266f3d0, 0, 4;
T_7.0 ;
    %load/vec4 v0x5b40a266f1c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5b40a266f3d0, 4;
    %store/vec4 v0x5b40a266eff0_0, 0, 32;
    %load/vec4 v0x5b40a266f2a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5b40a266f3d0, 4;
    %store/vec4 v0x5b40a266f0d0_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5b40a2646a10;
T_8 ;
    %wait E_0x5b40a26504d0;
    %load/vec4 v0x5b40a266ba10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b40a266b930_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0x5b40a266b830_0;
    %load/vec4 v0x5b40a266bb00_0;
    %add;
    %store/vec4 v0x5b40a266b930_0, 0, 32;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0x5b40a266b830_0;
    %load/vec4 v0x5b40a266bb00_0;
    %mul;
    %store/vec4 v0x5b40a266b930_0, 0, 32;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0x5b40a266b830_0;
    %load/vec4 v0x5b40a266bb00_0;
    %and;
    %store/vec4 v0x5b40a266b930_0, 0, 32;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0x5b40a266b830_0;
    %load/vec4 v0x5b40a266bb00_0;
    %or;
    %store/vec4 v0x5b40a266b930_0, 0, 32;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x5b40a266b830_0;
    %load/vec4 v0x5b40a266bb00_0;
    %xor;
    %store/vec4 v0x5b40a266b930_0, 0, 32;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x5b40a266b830_0;
    %load/vec4 v0x5b40a266bb00_0;
    %or;
    %inv;
    %store/vec4 v0x5b40a266b930_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x5b40a266b830_0;
    %ix/getv 4, v0x5b40a266bb00_0;
    %shiftl 4;
    %store/vec4 v0x5b40a266b930_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x5b40a266b830_0;
    %ix/getv 4, v0x5b40a266bb00_0;
    %shiftr 4;
    %store/vec4 v0x5b40a266b930_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5b40a2644ec0;
T_9 ;
    %wait E_0x5b40a2650490;
    %load/vec4 v0x5b40a266c3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b40a266c2f0_0, 0, 32;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v0x5b40a266c1f0_0;
    %load/vec4 v0x5b40a266c4c0_0;
    %add;
    %store/vec4 v0x5b40a266c2f0_0, 0, 32;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0x5b40a266c1f0_0;
    %load/vec4 v0x5b40a266c4c0_0;
    %mul;
    %store/vec4 v0x5b40a266c2f0_0, 0, 32;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0x5b40a266c1f0_0;
    %load/vec4 v0x5b40a266c4c0_0;
    %and;
    %store/vec4 v0x5b40a266c2f0_0, 0, 32;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x5b40a266c1f0_0;
    %load/vec4 v0x5b40a266c4c0_0;
    %or;
    %store/vec4 v0x5b40a266c2f0_0, 0, 32;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x5b40a266c1f0_0;
    %load/vec4 v0x5b40a266c4c0_0;
    %xor;
    %store/vec4 v0x5b40a266c2f0_0, 0, 32;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x5b40a266c1f0_0;
    %load/vec4 v0x5b40a266c4c0_0;
    %or;
    %inv;
    %store/vec4 v0x5b40a266c2f0_0, 0, 32;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x5b40a266c1f0_0;
    %ix/getv 4, v0x5b40a266c4c0_0;
    %shiftl 4;
    %store/vec4 v0x5b40a266c2f0_0, 0, 32;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x5b40a266c1f0_0;
    %ix/getv 4, v0x5b40a266c4c0_0;
    %shiftr 4;
    %store/vec4 v0x5b40a266c2f0_0, 0, 32;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5b40a2646130;
T_10 ;
    %wait E_0x5b40a25e9050;
    %load/vec4 v0x5b40a266abf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b40a266ab10_0, 0, 32;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0x5b40a2611cf0_0;
    %load/vec4 v0x5b40a266acb0_0;
    %add;
    %store/vec4 v0x5b40a266ab10_0, 0, 32;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0x5b40a2611cf0_0;
    %load/vec4 v0x5b40a266acb0_0;
    %mul;
    %store/vec4 v0x5b40a266ab10_0, 0, 32;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v0x5b40a2611cf0_0;
    %load/vec4 v0x5b40a266acb0_0;
    %and;
    %store/vec4 v0x5b40a266ab10_0, 0, 32;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x5b40a2611cf0_0;
    %load/vec4 v0x5b40a266acb0_0;
    %or;
    %store/vec4 v0x5b40a266ab10_0, 0, 32;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x5b40a2611cf0_0;
    %load/vec4 v0x5b40a266acb0_0;
    %xor;
    %store/vec4 v0x5b40a266ab10_0, 0, 32;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x5b40a2611cf0_0;
    %load/vec4 v0x5b40a266acb0_0;
    %or;
    %inv;
    %store/vec4 v0x5b40a266ab10_0, 0, 32;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x5b40a2611cf0_0;
    %ix/getv 4, v0x5b40a266acb0_0;
    %shiftl 4;
    %store/vec4 v0x5b40a266ab10_0, 0, 32;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x5b40a2611cf0_0;
    %ix/getv 4, v0x5b40a266acb0_0;
    %shiftr 4;
    %store/vec4 v0x5b40a266ab10_0, 0, 32;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5b40a266d190;
T_11 ;
    %wait E_0x5b40a266d9b0;
    %load/vec4 v0x5b40a266dbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b40a266db10_0, 0, 32;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v0x5b40a266da10_0;
    %load/vec4 v0x5b40a266dce0_0;
    %add;
    %store/vec4 v0x5b40a266db10_0, 0, 32;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v0x5b40a266da10_0;
    %load/vec4 v0x5b40a266dce0_0;
    %mul;
    %store/vec4 v0x5b40a266db10_0, 0, 32;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v0x5b40a266da10_0;
    %load/vec4 v0x5b40a266dce0_0;
    %and;
    %store/vec4 v0x5b40a266db10_0, 0, 32;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v0x5b40a266da10_0;
    %load/vec4 v0x5b40a266dce0_0;
    %or;
    %store/vec4 v0x5b40a266db10_0, 0, 32;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v0x5b40a266da10_0;
    %load/vec4 v0x5b40a266dce0_0;
    %xor;
    %store/vec4 v0x5b40a266db10_0, 0, 32;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0x5b40a266da10_0;
    %load/vec4 v0x5b40a266dce0_0;
    %or;
    %inv;
    %store/vec4 v0x5b40a266db10_0, 0, 32;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x5b40a266da10_0;
    %ix/getv 4, v0x5b40a266dce0_0;
    %shiftl 4;
    %store/vec4 v0x5b40a266db10_0, 0, 32;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x5b40a266da10_0;
    %ix/getv 4, v0x5b40a266dce0_0;
    %shiftr 4;
    %store/vec4 v0x5b40a266db10_0, 0, 32;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5b40a2645620;
T_12 ;
    %load/vec4 v0x5b40a2670de0_0;
    %store/vec4 v0x5b40a2671290_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x5b40a2645620;
T_13 ;
    %wait E_0x5b40a25c5ae0;
    %load/vec4 v0x5b40a2671290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b40a2671290_0, 0, 32;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x5b40a26711d0_0, 0, 6;
    %load/vec4 v0x5b40a26711d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %jmp T_13.12;
T_13.0 ;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x5b40a2671d20_0, 0, 5;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x5b40a2671de0_0, 0, 5;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x5b40a2671380_0, 0, 5;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x5b40a2670c60_0, 0, 6;
    %load/vec4 v0x5b40a2671d20_0;
    %store/vec4 v0x5b40a2671610_0, 0, 5;
    %load/vec4 v0x5b40a2671de0_0;
    %store/vec4 v0x5b40a26716e0_0, 0, 5;
    %load/vec4 v0x5b40a26719c0_0;
    %store/vec4 v0x5b40a26709a0_0, 0, 32;
    %load/vec4 v0x5b40a2671b70_0;
    %store/vec4 v0x5b40a2670a60_0, 0, 32;
    %load/vec4 v0x5b40a2671380_0;
    %store/vec4 v0x5b40a2672150_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b40a2672080_0, 0, 1;
    %load/vec4 v0x5b40a2670c60_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b40a266ffc0_0, 0, 3;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b40a266ffc0_0, 0, 3;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5b40a266ffc0_0, 0, 3;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5b40a266ffc0_0, 0, 3;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5b40a266ffc0_0, 0, 3;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5b40a266ffc0_0, 0, 3;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5b40a266ffc0_0, 0, 3;
    %jmp T_13.22;
T_13.20 ;
    %load/vec4 v0x5b40a26719c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5b40a2671290_0, 0, 32;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b40a2672080_0, 0, 1;
    %load/vec4 v0x5b40a26709a0_0;
    %load/vec4 v0x5b40a2670a60_0;
    %cmp/u;
    %jmp/0xz  T_13.23, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5b40a2671ec0_0, 0, 32;
    %jmp T_13.24;
T_13.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b40a2671ec0_0, 0, 32;
T_13.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b40a2672080_0, 0, 1;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5b40a26700d0_0;
    %store/vec4 v0x5b40a2671ec0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b40a2672080_0, 0, 1;
    %jmp T_13.12;
T_13.1 ;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x5b40a2671d20_0, 0, 5;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x5b40a2671de0_0, 0, 5;
    %load/vec4 v0x5b40a2671d20_0;
    %store/vec4 v0x5b40a2671610_0, 0, 5;
    %load/vec4 v0x5b40a2671de0_0;
    %store/vec4 v0x5b40a2672150_0, 0, 5;
    %load/vec4 v0x5b40a26719c0_0;
    %store/vec4 v0x5b40a266fc30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b40a2672080_0, 0, 1;
    %load/vec4 v0x5b40a266fdf0_0;
    %store/vec4 v0x5b40a2671ec0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b40a2672080_0, 0, 1;
    %jmp T_13.12;
T_13.2 ;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x5b40a2671d20_0, 0, 5;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x5b40a2671de0_0, 0, 5;
    %load/vec4 v0x5b40a2670b00_0;
    %store/vec4 v0x5b40a2671610_0, 0, 5;
    %load/vec4 v0x5b40a2671de0_0;
    %store/vec4 v0x5b40a26716e0_0, 0, 5;
    %load/vec4 v0x5b40a26719c0_0;
    %store/vec4 v0x5b40a266fc30_0, 0, 32;
    %load/vec4 v0x5b40a266fdf0_0;
    %store/vec4 v0x5b40a2671060_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b40a2671fb0_0, 0, 1;
    %load/vec4 v0x5b40a2671b70_0;
    %store/vec4 v0x5b40a2671100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b40a2671fb0_0, 0, 1;
    %jmp T_13.12;
T_13.3 ;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x5b40a2670b00_0, 0, 5;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x5b40a2671de0_0, 0, 5;
    %load/vec4 v0x5b40a2670b00_0;
    %store/vec4 v0x5b40a2671610_0, 0, 5;
    %load/vec4 v0x5b40a26719c0_0;
    %store/vec4 v0x5b40a266fc30_0, 0, 32;
    %load/vec4 v0x5b40a266fdf0_0;
    %store/vec4 v0x5b40a2671060_0, 0, 32;
    %load/vec4 v0x5b40a2671de0_0;
    %store/vec4 v0x5b40a2672150_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b40a2672080_0, 0, 1;
    %load/vec4 v0x5b40a2671440_0;
    %store/vec4 v0x5b40a2671ec0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b40a2672080_0, 0, 1;
    %jmp T_13.12;
T_13.4 ;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x5b40a2671d20_0, 0, 5;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x5b40a2671de0_0, 0, 5;
    %load/vec4 v0x5b40a2671d20_0;
    %store/vec4 v0x5b40a2671610_0, 0, 5;
    %load/vec4 v0x5b40a26719c0_0;
    %store/vec4 v0x5b40a2670250_0, 0, 32;
    %load/vec4 v0x5b40a2671de0_0;
    %store/vec4 v0x5b40a2672150_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b40a2672080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b40a2672080_0, 0, 1;
    %jmp T_13.12;
T_13.5 ;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x5b40a2671d20_0, 0, 5;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x5b40a2671de0_0, 0, 5;
    %load/vec4 v0x5b40a2671d20_0;
    %store/vec4 v0x5b40a2671610_0, 0, 5;
    %load/vec4 v0x5b40a2671de0_0;
    %store/vec4 v0x5b40a2672150_0, 0, 5;
    %load/vec4 v0x5b40a26719c0_0;
    %store/vec4 v0x5b40a26705c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b40a2672080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b40a2672080_0, 0, 1;
    %jmp T_13.12;
T_13.6 ;
    %load/vec4 v0x5b40a2671290_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %subi 1, 0, 32;
    %store/vec4 v0x5b40a2671290_0, 0, 32;
    %jmp T_13.12;
T_13.7 ;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x5b40a2671d20_0, 0, 5;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x5b40a2671de0_0, 0, 5;
    %load/vec4 v0x5b40a2671d20_0;
    %store/vec4 v0x5b40a2671610_0, 0, 5;
    %load/vec4 v0x5b40a2671de0_0;
    %store/vec4 v0x5b40a26716e0_0, 0, 5;
    %load/vec4 v0x5b40a26719c0_0;
    %load/vec4 v0x5b40a2671b70_0;
    %cmp/e;
    %jmp/0xz  T_13.25, 4;
    %load/vec4 v0x5b40a2671290_0;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %add;
    %subi 1, 0, 32;
    %store/vec4 v0x5b40a2671290_0, 0, 32;
T_13.25 ;
    %jmp T_13.12;
T_13.8 ;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x5b40a2671d20_0, 0, 5;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x5b40a2671de0_0, 0, 5;
    %load/vec4 v0x5b40a2671d20_0;
    %store/vec4 v0x5b40a2671610_0, 0, 5;
    %load/vec4 v0x5b40a2671de0_0;
    %store/vec4 v0x5b40a26716e0_0, 0, 5;
    %load/vec4 v0x5b40a26719c0_0;
    %load/vec4 v0x5b40a2671b70_0;
    %cmp/ne;
    %jmp/0xz  T_13.27, 4;
    %load/vec4 v0x5b40a2671290_0;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %add;
    %subi 1, 0, 32;
    %store/vec4 v0x5b40a2671290_0, 0, 32;
T_13.27 ;
    %jmp T_13.12;
T_13.9 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5b40a2672150_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b40a2672080_0, 0, 1;
    %load/vec4 v0x5b40a2671290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b40a2671ec0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b40a2672080_0, 0, 1;
    %load/vec4 v0x5b40a2671290_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0x5b40a2670ec0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %subi 1, 0, 32;
    %store/vec4 v0x5b40a2671290_0, 0, 32;
    %jmp T_13.12;
T_13.10 ;
    %vpi_call 3 201 "$finish" {0 0 0};
    %jmp T_13.12;
T_13.12 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5b40a2645270;
T_14 ;
    %vpi_call 2 6 "$dumpfile", "hw2.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b40a2645270 {0 0 0};
    %delay 200000, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
    "memoryFile.v";
    "addi.v";
    "alu.v";
    "andi.v";
    "clock.v";
    "ori.v";
    "programMem.v";
    "registerFile.v";
