=====
SETUP
1.698
24.935
26.633
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
6.735
7.118
i2c_config_m0/n124_s16
8.481
9.060
i2c_config_m0/i2c_master_top_m0/n207_s108
13.456
13.745
i2c_config_m0/i2c_master_top_m0/n228_s156
16.168
16.741
i2c_config_m0/i2c_master_top_m0/n207_s62
17.700
18.248
i2c_config_m0/i2c_master_top_m0/n207_s30
19.170
19.738
i2c_config_m0/i2c_master_top_m0/n207_s13
20.328
20.875
i2c_config_m0/i2c_master_top_m0/n203_s29
22.288
22.795
i2c_config_m0/i2c_master_top_m0/n203_s16
22.798
23.365
i2c_config_m0/i2c_master_top_m0/n203_s10
23.368
23.875
i2c_config_m0/i2c_master_top_m0/n203_s7
23.878
24.425
i2c_config_m0/i2c_master_top_m0/n203_s71
24.428
24.935
i2c_config_m0/i2c_master_top_m0/txr_6_s0
24.935
=====
SETUP
2.747
23.903
26.650
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
6.735
7.118
i2c_config_m0/i2c_master_top_m0/n228_s27
8.270
8.844
i2c_config_m0/i2c_master_top_m0/n207_s107
12.795
13.084
i2c_config_m0/i2c_master_top_m0/n211_s68
15.648
16.227
i2c_config_m0/i2c_master_top_m0/n215_s74
16.822
17.401
i2c_config_m0/i2c_master_top_m0/n228_s123
18.567
19.114
i2c_config_m0/i2c_master_top_m0/n228_s105
19.117
19.696
i2c_config_m0/i2c_master_top_m0/n228_s56
20.628
21.207
i2c_config_m0/i2c_master_top_m0/n228_s23
21.972
22.291
i2c_config_m0/i2c_master_top_m0/n228_s10
22.447
22.954
i2c_config_m0/i2c_master_top_m0/n228_s6
23.336
23.903
i2c_config_m0/i2c_master_top_m0/txr_0_s0
23.903
=====
SETUP
2.848
23.782
26.630
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
6.735
7.118
i2c_config_m0/n124_s16
8.481
9.060
i2c_config_m0/i2c_master_top_m0/n207_s108
13.456
13.745
i2c_config_m0/i2c_master_top_m0/n219_s116
17.810
18.389
i2c_config_m0/i2c_master_top_m0/n223_s86
18.564
19.143
i2c_config_m0/i2c_master_top_m0/n223_s51
20.078
20.396
i2c_config_m0/i2c_master_top_m0/n223_s26
20.804
21.311
i2c_config_m0/i2c_master_top_m0/n223_s13
21.314
21.881
i2c_config_m0/i2c_master_top_m0/n223_s7
21.884
22.451
i2c_config_m0/i2c_master_top_m0/n223_s6
23.204
23.783
i2c_config_m0/i2c_master_top_m0/txr_1_s0
23.783
=====
SETUP
2.863
23.784
26.647
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
6.735
7.118
i2c_config_m0/n124_s16
8.481
9.060
i2c_config_m0/i2c_master_top_m0/n207_s108
13.456
13.745
i2c_config_m0/i2c_master_top_m0/n219_s116
17.810
18.389
i2c_config_m0/i2c_master_top_m0/n219_s84
20.461
21.035
i2c_config_m0/i2c_master_top_m0/n219_s42
21.604
22.171
i2c_config_m0/i2c_master_top_m0/n219_s18
22.344
22.923
i2c_config_m0/i2c_master_top_m0/n219_s10
22.925
23.493
i2c_config_m0/i2c_master_top_m0/n219_s6
23.495
23.784
i2c_config_m0/i2c_master_top_m0/txr_2_s0
23.784
=====
SETUP
3.531
23.111
26.642
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
6.735
7.118
i2c_config_m0/i2c_master_top_m0/n228_s27
8.270
8.844
i2c_config_m0/i2c_master_top_m0/n207_s107
12.795
13.084
i2c_config_m0/i2c_master_top_m0/n211_s53
16.610
17.189
i2c_config_m0/i2c_master_top_m0/n211_s26
17.364
17.931
i2c_config_m0/i2c_master_top_m0/n215_s90
19.441
19.897
i2c_config_m0/i2c_master_top_m0/n215_s62
20.317
20.774
i2c_config_m0/i2c_master_top_m0/n215_s35
20.776
21.355
i2c_config_m0/i2c_master_top_m0/n215_s14
21.358
21.865
i2c_config_m0/i2c_master_top_m0/n215_s8
21.868
22.441
i2c_config_m0/i2c_master_top_m0/n215_s6
22.823
23.111
i2c_config_m0/i2c_master_top_m0/txr_3_s0
23.111
=====
SETUP
4.291
22.375
26.666
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
6.735
7.118
i2c_config_m0/n124_s16
8.481
9.060
i2c_config_m0/i2c_master_top_m0/n207_s108
13.456
13.745
i2c_config_m0/i2c_master_top_m0/n228_s156
16.168
16.741
i2c_config_m0/i2c_master_top_m0/n207_s62
17.700
18.248
i2c_config_m0/i2c_master_top_m0/n207_s30
19.170
19.738
i2c_config_m0/i2c_master_top_m0/n207_s13
20.328
20.875
i2c_config_m0/i2c_master_top_m0/n207_s9
21.298
21.805
i2c_config_m0/i2c_master_top_m0/n207_s6
21.808
22.375
i2c_config_m0/i2c_master_top_m0/txr_5_s0
22.375
=====
SETUP
4.657
21.964
26.621
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
6.735
7.118
i2c_config_m0/i2c_master_top_m0/n228_s27
8.270
8.844
i2c_config_m0/i2c_master_top_m0/n207_s107
12.795
13.084
i2c_config_m0/i2c_master_top_m0/n211_s53
16.610
17.189
i2c_config_m0/i2c_master_top_m0/n211_s26
17.364
17.931
i2c_config_m0/i2c_master_top_m0/n211_s11
20.106
20.395
i2c_config_m0/i2c_master_top_m0/n211_s7
20.398
20.965
i2c_config_m0/i2c_master_top_m0/n211_s6
21.385
21.964
i2c_config_m0/i2c_master_top_m0/txr_4_s0
21.964
=====
SETUP
6.275
20.361
26.636
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
6.735
7.118
i2c_config_m0/n124_s16
8.481
9.060
i2c_config_m0/i2c_master_top_m0/n207_s108
13.456
13.745
i2c_config_m0/i2c_master_top_m0/n199_s22
16.379
16.952
i2c_config_m0/i2c_master_top_m0/n199_s16
18.309
18.876
i2c_config_m0/i2c_master_top_m0/n199_s13
18.879
19.198
i2c_config_m0/i2c_master_top_m0/n199_s10
19.354
19.921
i2c_config_m0/i2c_master_top_m0/n199_s6
20.073
20.361
i2c_config_m0/i2c_master_top_m0/txr_7_s0
20.361
=====
SETUP
10.439
15.966
26.404
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_0_s4
6.742
7.125
i2c_config_m0/n77_s3
9.550
10.129
i2c_config_m0/n74_s7
13.276
13.854
i2c_config_m0/n124_s17
13.864
14.372
i2c_config_m0/n124_s14
15.013
15.521
i2c_config_m0/i2c_write_req_s4
15.526
15.814
i2c_config_m0/i2c_write_req_s0
15.966
=====
SETUP
10.838
15.814
26.652
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_0_s4
6.742
7.125
i2c_config_m0/n77_s3
9.550
10.129
i2c_config_m0/n74_s7
13.276
13.854
i2c_config_m0/n124_s17
13.864
14.372
i2c_config_m0/n124_s14
15.013
15.521
i2c_config_m0/i2c_write_req_s0
15.814
=====
SETUP
11.290
15.369
26.659
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_0_s4
6.742
7.125
i2c_config_m0/n77_s3
9.550
10.129
i2c_config_m0/n74_s7
13.276
13.854
i2c_config_m0/n124_s17
13.864
14.372
i2c_config_m0/n100_s8
14.802
15.369
i2c_config_m0/state_0_s0
15.369
=====
SETUP
11.803
14.868
26.671
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_0_s4
6.742
7.125
i2c_config_m0/n77_s3
9.550
10.129
i2c_config_m0/n74_s7
13.276
13.854
i2c_config_m0/n72_s2
14.037
14.356
i2c_config_m0/n72_s3
14.361
14.868
i2c_config_m0/lut_index_9_s2
14.868
=====
SETUP
12.008
14.637
26.644
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_0_s4
6.742
7.125
i2c_config_m0/n77_s3
9.550
10.129
i2c_config_m0/n76_s2
12.831
13.409
i2c_config_m0/n75_s1
14.129
14.637
i2c_config_m0/lut_index_6_s2
14.637
=====
SETUP
12.067
14.604
26.671
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_0_s4
6.742
7.125
i2c_config_m0/n77_s3
9.550
10.129
i2c_config_m0/n74_s7
13.276
13.854
i2c_config_m0/n74_s6
14.037
14.604
i2c_config_m0/lut_index_7_s2
14.604
=====
SETUP
12.268
14.146
26.414
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13_s0
6.701
7.084
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s2
8.379
8.957
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n302_s3
9.132
9.711
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s5
9.865
10.372
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s6
10.797
11.365
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0
11.537
12.105
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3
12.259
12.837
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2
12.840
13.347
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0
14.146
=====
SETUP
12.302
14.372
26.674
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_0_s4
6.742
7.125
i2c_config_m0/n77_s3
9.550
10.129
i2c_config_m0/n74_s7
13.276
13.854
i2c_config_m0/n73_s1
13.864
14.372
i2c_config_m0/lut_index_8_s2
14.372
=====
SETUP
12.513
14.166
26.679
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_0_s4
6.742
7.125
i2c_config_m0/n77_s3
9.550
10.129
i2c_config_m0/n76_s2
12.831
13.409
i2c_config_m0/n76_s3
13.587
14.166
i2c_config_m0/lut_index_5_s2
14.166
=====
SETUP
12.632
14.047
26.679
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_0_s4
6.742
7.125
i2c_config_m0/n77_s3
9.550
10.129
i2c_config_m0/n77_s4
13.539
14.047
i2c_config_m0/lut_index_4_s2
14.047
=====
SETUP
13.020
13.394
26.414
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0
6.730
7.113
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s3
7.269
7.848
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
7.855
8.423
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s3
8.798
9.365
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s4
10.655
10.944
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s9
11.638
12.205
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s3
12.210
12.784
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2
12.786
13.243
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0
13.394
=====
SETUP
13.824
12.814
26.638
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13_s0
6.701
7.084
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s2
8.379
8.957
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n302_s3
9.132
9.711
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s5
9.865
10.372
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2
10.946
11.494
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s0
12.246
12.814
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0
12.814
=====
SETUP
13.884
12.777
26.661
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0
6.730
7.113
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s3
7.269
7.848
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
7.855
8.423
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s3
8.798
9.365
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s4
10.655
10.944
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s9
11.638
12.205
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s8
12.210
12.778
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0
12.778
=====
SETUP
14.114
12.547
26.661
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13_s0
6.701
7.084
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s2
8.379
8.957
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n302_s3
9.132
9.711
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s5
9.865
10.372
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s6
10.797
11.365
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0
11.537
12.105
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0
12.547
=====
SETUP
14.426
12.201
26.627
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2
6.714
7.081
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2
7.610
8.118
i2c_config_m0/i2c_master_top_m0/byte_controller/n281_s1
8.715
9.294
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s5
9.682
10.256
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s4
10.259
10.837
i2c_config_m0/i2c_master_top_m0/byte_controller/n203_s10
11.622
12.201
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0
12.201
=====
SETUP
14.538
12.100
26.638
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13_s0
6.701
7.084
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s3
8.021
8.477
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s7
8.655
9.202
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s4
10.050
10.624
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n332_s1
11.532
12.100
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13_s0
12.100
=====
SETUP
14.646
11.981
26.627
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2
6.714
7.081
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2
7.610
8.118
i2c_config_m0/i2c_master_top_m0/byte_controller/n281_s1
8.715
9.294
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s5
9.682
10.256
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s4
10.259
10.837
i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9
11.474
11.981
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
11.981
=====
HOLD
0.275
3.353
3.078
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1
3.053
3.194
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n52_s3
3.200
3.353
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1
3.353
=====
HOLD
0.275
3.358
3.083
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1
3.058
3.199
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n48_s3
3.205
3.358
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1
3.358
=====
HOLD
0.275
3.375
3.099
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0
3.074
3.215
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n158_s2
3.221
3.374
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0
3.374
=====
HOLD
0.275
3.373
3.098
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0
3.073
3.214
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n156_s2
3.220
3.373
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0
3.373
=====
HOLD
0.275
3.373
3.098
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0
3.073
3.214
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2
3.220
3.373
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0
3.373
=====
HOLD
0.275
3.381
3.106
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0
3.081
3.222
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s2
3.228
3.381
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0
3.381
=====
HOLD
0.275
3.342
3.067
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
3.042
3.183
i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9
3.189
3.342
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
3.342
=====
HOLD
0.275
3.342
3.067
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/start_s5
3.042
3.183
i2c_config_m0/i2c_master_top_m0/n81_s6
3.189
3.342
i2c_config_m0/i2c_master_top_m0/start_s5
3.342
=====
HOLD
0.275
3.361
3.086
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
3.061
3.202
i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1
3.208
3.361
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
3.361
=====
HOLD
0.275
3.358
3.083
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/read_s5
3.058
3.199
i2c_config_m0/i2c_master_top_m0/n81_s9
3.205
3.358
i2c_config_m0/i2c_master_top_m0/read_s5
3.358
=====
HOLD
0.275
3.351
3.076
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/write_s5
3.050
3.191
i2c_config_m0/i2c_master_top_m0/n81_s8
3.197
3.351
i2c_config_m0/i2c_master_top_m0/write_s5
3.351
=====
HOLD
0.278
3.360
3.082
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1
3.057
3.198
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n54_s3
3.207
3.360
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1
3.360
=====
HOLD
0.278
3.374
3.096
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2
3.071
3.212
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n44_s3
3.221
3.374
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2
3.374
=====
HOLD
0.278
3.378
3.099
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_2_s2
3.074
3.215
i2c_config_m0/n79_s3
3.224
3.378
i2c_config_m0/lut_index_2_s2
3.378
=====
HOLD
0.278
3.365
3.087
clk_ibuf
0.000
0.675
i2c_config_m0/state_0_s0
3.062
3.203
i2c_config_m0/n100_s8
3.212
3.365
i2c_config_m0/state_0_s0
3.365
=====
HOLD
0.281
3.367
3.086
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0
3.061
3.202
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_0_s12
3.214
3.367
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0
3.367
=====
HOLD
0.281
3.366
3.085
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3
3.060
3.201
i2c_config_m0/i2c_master_top_m0/byte_controller/n68_s3
3.213
3.366
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3
3.366
=====
HOLD
0.281
3.382
3.101
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_0_s4
3.076
3.217
i2c_config_m0/n81_s5
3.229
3.382
i2c_config_m0/lut_index_0_s4
3.382
=====
HOLD
0.281
3.382
3.101
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_1_s2
3.076
3.217
i2c_config_m0/n80_s2
3.229
3.382
i2c_config_m0/lut_index_1_s2
3.382
=====
HOLD
0.281
3.377
3.096
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_7_s2
3.071
3.212
i2c_config_m0/n74_s6
3.224
3.377
i2c_config_m0/lut_index_7_s2
3.377
=====
HOLD
0.281
3.379
3.098
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_8_s2
3.073
3.214
i2c_config_m0/n73_s1
3.226
3.379
i2c_config_m0/lut_index_8_s2
3.379
=====
HOLD
0.281
3.368
3.087
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0
3.062
3.203
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_1_s12
3.215
3.368
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0
3.368
=====
HOLD
0.281
3.360
3.079
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_6_s2
3.054
3.195
i2c_config_m0/n75_s1
3.207
3.360
i2c_config_m0/lut_index_6_s2
3.360
=====
HOLD
0.287
3.370
3.083
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0
3.058
3.202
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_3_s12
3.217
3.370
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0
3.370
=====
HOLD
0.303
3.311
3.008
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5
3.077
3.221
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_13_s0
3.311
