/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [11:0] _01_;
  reg [13:0] _02_;
  reg [3:0] _03_;
  wire [8:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [20:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [16:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_37z;
  wire [14:0] celloutsig_0_38z;
  wire [11:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_43z;
  wire [11:0] celloutsig_0_44z;
  wire [4:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_56z;
  wire [8:0] celloutsig_0_5z;
  wire [17:0] celloutsig_0_66z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [15:0] celloutsig_0_71z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_0_91z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [12:0] celloutsig_1_18z;
  wire [20:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[93] | in_data[78];
  assign celloutsig_0_3z = in_data[25] | celloutsig_0_0z;
  assign celloutsig_0_87z = celloutsig_0_81z | celloutsig_0_40z[0];
  assign celloutsig_0_10z = celloutsig_0_6z[0] | celloutsig_0_7z[0];
  assign celloutsig_1_9z = celloutsig_1_3z | celloutsig_1_8z[4];
  assign celloutsig_1_15z = celloutsig_1_6z[3] | celloutsig_1_13z[2];
  assign celloutsig_0_1z = celloutsig_0_0z | in_data[11];
  assign celloutsig_0_30z = celloutsig_0_2z[9] | in_data[75];
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 12'h000;
    else _01_ <= { celloutsig_0_24z[7:1], celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_30z };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 14'h0000;
    else _02_ <= { celloutsig_0_7z[6:3], celloutsig_0_32z, celloutsig_0_6z };
  reg [4:0] _15_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _15_ <= 5'h00;
    else _15_ <= { _01_[9:6], celloutsig_0_87z };
  assign out_data[36:32] = _15_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 4'h0;
    else _03_ <= celloutsig_1_1z[6:3];
  reg [8:0] _17_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 9'h000;
    else _17_ <= { celloutsig_0_4z[3], celloutsig_0_14z };
  assign { _04_[8:4], _00_, _04_[2:0] } = _17_;
  assign celloutsig_0_32z = celloutsig_0_18z ? celloutsig_0_6z[3:0] : celloutsig_0_20z[4:1];
  assign celloutsig_0_37z = celloutsig_0_28z[0] ? celloutsig_0_7z[7:3] : { celloutsig_0_2z[8:6], celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_0_39z = celloutsig_0_17z ? { in_data[90], celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_28z } : { celloutsig_0_34z, celloutsig_0_22z, celloutsig_0_35z };
  assign celloutsig_0_40z = celloutsig_0_25z[0] ? celloutsig_0_2z[7:5] : celloutsig_0_24z[6:4];
  assign celloutsig_0_43z = celloutsig_0_32z[3] ? celloutsig_0_12z[16:12] : celloutsig_0_39z[8:4];
  assign celloutsig_0_71z = celloutsig_0_32z[0] ? { celloutsig_0_66z[8:4], celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_37z } : { celloutsig_0_39z[11:5], _04_[8:4], _00_, _04_[2:0] };
  assign celloutsig_0_9z = celloutsig_0_7z[1] ? in_data[27:20] : { celloutsig_0_2z[6:4], celloutsig_0_4z };
  assign celloutsig_1_6z[7:1] = in_data[98] ? { celloutsig_1_5z[6:2], celloutsig_1_5z[2], celloutsig_1_5z[2] } : celloutsig_1_4z[7:1];
  assign celloutsig_1_14z = celloutsig_1_10z ? celloutsig_1_4z[7:1] : { celloutsig_1_4z[8], celloutsig_1_13z };
  assign celloutsig_0_12z = celloutsig_0_11z[7] ? { celloutsig_0_6z[5:4], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_4z } : { in_data[15:5], celloutsig_0_7z };
  assign celloutsig_0_2z = celloutsig_0_1z ? in_data[95:82] : { in_data[9:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, 1'h0 };
  assign celloutsig_0_27z = celloutsig_0_1z ? { _00_, _04_[2:0], celloutsig_0_19z } : celloutsig_0_14z[7:3];
  assign celloutsig_0_5z = - { celloutsig_0_4z[2:1], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_56z = - { celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_21z };
  assign celloutsig_0_7z = - { celloutsig_0_2z[10:6], celloutsig_0_4z };
  assign celloutsig_1_4z = - in_data[126:116];
  assign celloutsig_1_8z = - { celloutsig_1_4z[6:4], _03_, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_11z = - { celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_25z = - { _04_[7:4], _00_, _04_[2:0] };
  assign celloutsig_0_34z = ~ _02_[11:6];
  assign celloutsig_0_38z = ~ { _02_, celloutsig_0_3z };
  assign celloutsig_0_4z = ~ { celloutsig_0_2z[3:0], celloutsig_0_0z };
  assign celloutsig_0_6z = ~ in_data[46:41];
  assign celloutsig_0_66z = ~ { celloutsig_0_44z[7:5], celloutsig_0_38z };
  assign celloutsig_0_20z = ~ { celloutsig_0_9z[7:2], celloutsig_0_19z };
  assign celloutsig_0_21z = ~ { celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_24z = ~ in_data[36:28];
  assign celloutsig_0_29z = ~ celloutsig_0_6z[3:1];
  assign celloutsig_0_44z = { celloutsig_0_9z[3], celloutsig_0_37z, celloutsig_0_6z } >> { celloutsig_0_38z[5:3], celloutsig_0_0z, celloutsig_0_43z, celloutsig_0_35z, celloutsig_0_30z, celloutsig_0_19z };
  assign celloutsig_1_13z = { celloutsig_1_5z[4:2], celloutsig_1_5z[2], celloutsig_1_5z[2], celloutsig_1_3z } >> { celloutsig_1_7z[6], celloutsig_1_7z[10], celloutsig_1_7z[8:6], celloutsig_1_7z[1] };
  assign celloutsig_1_18z = { celloutsig_1_14z[4:0], celloutsig_1_3z, celloutsig_1_1z[6:2], celloutsig_1_1z[2], celloutsig_1_1z[2] } >> { celloutsig_1_13z[4:1], celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_15z };
  assign celloutsig_1_19z = { celloutsig_1_14z[6:2], _03_, celloutsig_1_10z, celloutsig_1_7z[10], celloutsig_1_7z[10], celloutsig_1_7z[8:6], celloutsig_1_7z[10], celloutsig_1_7z[8:6], celloutsig_1_7z[1:0] } >> { celloutsig_1_4z[6:3], celloutsig_1_7z[10], celloutsig_1_7z[10], celloutsig_1_7z[8:6], celloutsig_1_7z[10], celloutsig_1_7z[8:6], celloutsig_1_7z[1:0], celloutsig_1_13z };
  assign celloutsig_0_13z = celloutsig_0_11z[9:1] >> in_data[67:59];
  assign celloutsig_0_14z = { celloutsig_0_6z[2:1], celloutsig_0_4z, celloutsig_0_3z } >> { celloutsig_0_12z[15:14], celloutsig_0_6z };
  assign celloutsig_0_16z = in_data[91:88] >> celloutsig_0_4z[4:1];
  assign celloutsig_0_22z = celloutsig_0_2z[11:7] >> in_data[87:83];
  assign celloutsig_0_23z = { celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_1z } >> { celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_28z = celloutsig_0_11z[3:1] >> { celloutsig_0_7z[2:1], celloutsig_0_8z };
  assign celloutsig_0_35z = ~((celloutsig_0_24z[7] & celloutsig_0_19z) | (celloutsig_0_13z[7] & celloutsig_0_14z[7]));
  assign celloutsig_0_8z = ~((celloutsig_0_3z & celloutsig_0_4z[0]) | (in_data[23] & in_data[19]));
  assign celloutsig_0_70z = ~((celloutsig_0_56z[0] & celloutsig_0_4z[2]) | (celloutsig_0_4z[1] & celloutsig_0_23z[14]));
  assign celloutsig_0_81z = ~((celloutsig_0_18z & celloutsig_0_66z[14]) | (celloutsig_0_9z[2] & celloutsig_0_44z[2]));
  assign celloutsig_0_91z = ~((celloutsig_0_1z & celloutsig_0_20z[5]) | (celloutsig_0_70z & celloutsig_0_71z[10]));
  assign celloutsig_1_0z = ~((in_data[178] & in_data[146]) | (in_data[163] & in_data[188]));
  assign celloutsig_1_3z = ~((in_data[170] & celloutsig_1_0z) | (in_data[185] & celloutsig_1_1z[3]));
  assign celloutsig_1_10z = ~((celloutsig_1_9z & celloutsig_1_4z[2]) | (celloutsig_1_0z & celloutsig_1_9z));
  assign celloutsig_0_17z = ~((celloutsig_0_8z & celloutsig_0_12z[12]) | (celloutsig_0_6z[0] & celloutsig_0_9z[2]));
  assign celloutsig_0_18z = ~((celloutsig_0_12z[11] & celloutsig_0_8z) | (_04_[0] & _04_[6]));
  assign celloutsig_0_19z = ~((celloutsig_0_11z[7] & _04_[5]) | (celloutsig_0_16z[2] & celloutsig_0_18z));
  assign celloutsig_0_26z = ~((in_data[71] & celloutsig_0_2z[6]) | (celloutsig_0_8z & celloutsig_0_1z));
  assign { celloutsig_1_1z[2], celloutsig_1_1z[6:3] } = ~ { celloutsig_1_0z, in_data[182:179] };
  assign { celloutsig_1_7z[0], celloutsig_1_7z[10], celloutsig_1_7z[8:6], celloutsig_1_7z[1] } = ~ { celloutsig_1_3z, _03_, celloutsig_1_0z };
  assign { celloutsig_1_5z[7], celloutsig_1_5z[2], celloutsig_1_5z[6:3] } = ~ { celloutsig_1_4z[5], celloutsig_1_1z[2], celloutsig_1_1z[6:3] };
  assign _04_[3] = _00_;
  assign celloutsig_1_1z[1:0] = { celloutsig_1_1z[2], celloutsig_1_1z[2] };
  assign celloutsig_1_5z[1:0] = { celloutsig_1_5z[2], celloutsig_1_5z[2] };
  assign celloutsig_1_6z[0] = celloutsig_1_0z;
  assign { celloutsig_1_7z[9], celloutsig_1_7z[5:2] } = { celloutsig_1_7z[10], celloutsig_1_7z[10], celloutsig_1_7z[8:6] };
  assign { out_data[140:128], out_data[116:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_91z };
endmodule
