{"sha": "e592dd625d5ad569561b081a01ff4a6be24693e0", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTU5MmRkNjI1ZDVhZDU2OTU2MWIwODFhMDFmZjRhNmJlMjQ2OTNlMA==", "commit": {"author": {"name": "John David Anglin", "email": "danglin@gcc.gnu.org", "date": "2016-11-01T18:15:57Z"}, "committer": {"name": "John David Anglin", "email": "danglin@gcc.gnu.org", "date": "2016-11-01T18:15:57Z"}, "message": "re PR target/78166 (hash.c:1887:1: error: unrecognizable insn)\n\n\tPR target/78166\n\t* config/pa/pa.md: Add new shift/add patterns to handle\n\t(plus (mult (reg) (mem_shadd_operand)) (reg)) source operand.\n\nFrom-SVN: r241749", "tree": {"sha": "bd25d482c6bafaa0d3949b069031c89ebb996946", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/bd25d482c6bafaa0d3949b069031c89ebb996946"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e592dd625d5ad569561b081a01ff4a6be24693e0", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e592dd625d5ad569561b081a01ff4a6be24693e0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e592dd625d5ad569561b081a01ff4a6be24693e0", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e592dd625d5ad569561b081a01ff4a6be24693e0/comments", "author": null, "committer": null, "parents": [{"sha": "ad89d820bf04a06b636fe7ecd37e4e6e4a1942d5", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ad89d820bf04a06b636fe7ecd37e4e6e4a1942d5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ad89d820bf04a06b636fe7ecd37e4e6e4a1942d5"}], "stats": {"total": 36, "additions": 36, "deletions": 0}, "files": [{"sha": "35d9e722bdefe2b8b996bc4e8deb73170d15ec4f", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e592dd625d5ad569561b081a01ff4a6be24693e0/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e592dd625d5ad569561b081a01ff4a6be24693e0/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e592dd625d5ad569561b081a01ff4a6be24693e0", "patch": "@@ -1,3 +1,9 @@\n+2016-11-01  John David Anglin  <danglin@gcc.gnu.org>\n+\n+\tPR target/78166\n+\t* config/pa/pa.md: Add new shift/add patterns to handle\n+\t(plus (mult (reg) (mem_shadd_operand)) (reg)) source operand.\n+\n 2016-11-01  Max Filippov  <jcmvbkbc@gmail.com>\n \n \t* config/xtensa/xtensa-protos.h"}, {"sha": "6725504fce97632c69924031a95b6479568b57a9", "filename": "gcc/config/pa/pa.md", "status": "modified", "additions": 30, "deletions": 0, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e592dd625d5ad569561b081a01ff4a6be24693e0/gcc%2Fconfig%2Fpa%2Fpa.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e592dd625d5ad569561b081a01ff4a6be24693e0/gcc%2Fconfig%2Fpa%2Fpa.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fpa%2Fpa.md?ref=e592dd625d5ad569561b081a01ff4a6be24693e0", "patch": "@@ -6248,6 +6248,21 @@\n   [(set_attr \"type\" \"binary\")\n    (set_attr \"length\" \"4\")])\n \n+(define_insn \"\"\n+  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n+\t(plus:SI (mult:SI (match_operand:SI 2 \"register_operand\" \"r\")\n+\t\t\t  (match_operand:SI 3 \"mem_shadd_operand\" \"\"))\n+\t\t (match_operand:SI 1 \"register_operand\" \"r\")))]\n+  \"\"\n+  \"*\n+{\n+  int shift_val = exact_log2 (INTVAL (operands[3]));\n+  operands[3] = GEN_INT (shift_val);\n+  return \\\"{sh%o3addl %2,%1,%0|shladd,l %2,%o3,%1,%0}\\\";\n+}\"\n+  [(set_attr \"type\" \"binary\")\n+   (set_attr \"length\" \"4\")])\n+\n (define_insn \"\"\n   [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n \t(plus:DI (ashift:DI (match_operand:DI 2 \"register_operand\" \"r\")\n@@ -6258,6 +6273,21 @@\n   [(set_attr \"type\" \"binary\")\n    (set_attr \"length\" \"4\")])\n \n+(define_insn \"\"\n+  [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n+\t(plus:DI (mult:DI (match_operand:DI 2 \"register_operand\" \"r\")\n+\t\t\t  (match_operand:DI 3 \"mem_shadd_operand\" \"\"))\n+\t\t (match_operand:DI 1 \"register_operand\" \"r\")))]\n+  \"TARGET_64BIT\"\n+  \"*\n+{\n+  int shift_val = exact_log2 (INTVAL (operands[3]));\n+  operands[3] = GEN_INT (shift_val);\n+  return \\\"shladd,l %2,%o3,%1,%0\\\";\n+}\"\n+  [(set_attr \"type\" \"binary\")\n+   (set_attr \"length\" \"4\")])\n+\n (define_expand \"ashlsi3\"\n   [(set (match_operand:SI 0 \"register_operand\" \"\")\n \t(ashift:SI (match_operand:SI 1 \"lhs_lshift_operand\" \"\")"}]}