<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/SystemZ/SystemZISelDAGToDAG.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L79'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- SystemZISelDAGToDAG.cpp - A dag to dag inst selector for SystemZ --===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file defines an instruction selector for the SystemZ target.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SystemZTargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SystemZISelLowering.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Analysis/AliasAnalysis.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/SelectionDAGISel.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/KnownBits.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;systemz-isel&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PASS_NAME &quot;SystemZ DAG-&gt;DAG Pattern Instruction Selection&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Used to build addressing modes.</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct SystemZAddressingMode {</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The shape of the address.</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  enum AddrForm {</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // base+displacement</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    FormBD,</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // base+displacement+index for load and store operands</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    FormBDXNormal,</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // base+displacement+index for load address operands</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    FormBDXLA,</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // base+displacement+index+ADJDYNALLOC</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    FormBDXDynAlloc</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AddrForm Form;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The type of displacement.  The enum names here correspond directly</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to the definitions in SystemZOperand.td.  We could split them into</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // flags -- single/pair, 128-bit, etc. -- but it hardly seems worth it.</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  enum DispRange {</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Disp12Only,</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Disp12Pair,</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Disp20Only,</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Disp20Only128,</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Disp20Pair</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DispRange DR;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The parts of the address.  The address is equivalent to:</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //     Base + Disp + Index + (IncludesDynAlloc ? ADJDYNALLOC : 0)</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SDValue Base;</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  int64_t Disp;</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SDValue Index;</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool IncludesDynAlloc;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SystemZAddressingMode(AddrForm form, DispRange dr)</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>22.9k</pre></td><td class='code'><pre>      : Form(form), DR(dr), Disp(0), IncludesDynAlloc(false) {}</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // True if the address can have an index register.</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>  bool hasIndexField() { return Form != FormBD; }</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // True if the address can (and must) include ADJDYNALLOC.</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>20.1k</pre></td><td class='code'><pre>  bool isDynAlloc() { return Form == FormBDXDynAlloc; }</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  void dump(const llvm::SelectionDAG *DAG) {</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    errs() &lt;&lt; &quot;SystemZAddressingMode &quot; &lt;&lt; this &lt;&lt; &apos;\n&apos;;</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    errs() &lt;&lt; &quot; Base &quot;;</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    if (Base.getNode())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L78' href='#L78'><span>78:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      Base.getNode()-&gt;dump(DAG);</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>errs() &lt;&lt; &quot;null\n&quot;</span>;</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    if (hasIndexField()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      errs() &lt;&lt; &quot; Index &quot;;</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      if (Index.getNode())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L85' href='#L85'><span>85:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>Index.getNode()-&gt;dump(DAG)</span>;</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        errs() &lt;&lt; &quot;null\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    errs() &lt;&lt; &quot; Disp &quot; &lt;&lt; Disp;</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    if (IncludesDynAlloc)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L92' href='#L92'><span>92:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>errs() &lt;&lt; &quot; + ADJDYNALLOC&quot;</span>;</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    errs() &lt;&lt; &apos;\n&apos;;</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return a mask with Count low bits set.</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>7.70k</pre></td><td class='code'><pre>static uint64_t allOnes(unsigned int Count) {</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>7.70k</pre></td><td class='code'><pre>  assert(Count &lt;= 64);</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>7.70k</pre></td><td class='code'><pre>  if (Count &gt; 63)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L101' href='#L101'><span>101:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.06k</span>, <span class='None'>False</span>: <span class='covered-line'>5.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>2.06k</pre></td><td class='code'><pre>    return UINT64_MAX;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>5.63k</pre></td><td class='code'><pre>  return (uint64_t(1) &lt;&lt; Count) - 1;</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>7.70k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Represents operands 2 to 5 of the ROTATE AND ... SELECTED BITS operation</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// given by Opcode.  The operands are: Input (R2), Start (I3), End (I4) and</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Rotate (I5).  The combined operand value is effectively:</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   (or (rotl Input, Rotate), ~Mask)</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// for RNSBG and:</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   (and (rotl Input, Rotate), Mask)</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// otherwise.  The output value has BitSize bits, although Input may be</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// narrower (in which case the upper bits are don&apos;t care), or wider (in which</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// case the result will be truncated as part of the operation).</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct RxSBGOperands {</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RxSBGOperands(unsigned Op, SDValue N)</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>4.99k</pre></td><td class='code'><pre>    : Opcode(Op), BitSize(N.getValueSizeInBits()),</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>4.99k</pre></td><td class='code'><pre>      Mask(allOnes(BitSize)), Input(N), Start(64 - BitSize), End(63),</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>4.99k</pre></td><td class='code'><pre>      Rotate(0) {}</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned Opcode;</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned BitSize;</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  uint64_t Mask;</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SDValue Input;</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned Start;</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned End;</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned Rotate;</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class SystemZDAGToDAGISel : public SelectionDAGISel {</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const SystemZSubtarget *Subtarget;</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Used by SystemZOperands.td to create integer constants.</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  inline SDValue getImm(const SDNode *Node, uint64_t Imm) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return CurDAG-&gt;getTargetConstant(Imm, SDLoc(Node), Node-&gt;getValueType(0));</span></pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  const SystemZTargetMachine &amp;getTargetMachine() const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return static_cast&lt;const SystemZTargetMachine &amp;&gt;(TM);</span></pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>4.49k</pre></td><td class='code'><pre>  const SystemZInstrInfo *getInstrInfo() const {</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>4.49k</pre></td><td class='code'><pre>    return Subtarget-&gt;getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>4.49k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to fold more of the base or index of AM into AM, where IsBase</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // selects between the base and index.</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool expandAddress(SystemZAddressingMode &amp;AM, bool IsBase) const;</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to describe N in AM, returning true on success.</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool selectAddress(SDValue N, SystemZAddressingMode &amp;AM) const;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Extract individual target operands from matched address AM.</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void getAddressOperands(const SystemZAddressingMode &amp;AM, EVT VT,</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          SDValue &amp;Base, SDValue &amp;Disp) const;</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void getAddressOperands(const SystemZAddressingMode &amp;AM, EVT VT,</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          SDValue &amp;Base, SDValue &amp;Disp, SDValue &amp;Index) const;</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to match Addr as a FormBD address with displacement type DR.</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return true on success, storing the base and displacement in</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Base and Disp respectively.</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool selectBDAddr(SystemZAddressingMode::DispRange DR, SDValue Addr,</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    SDValue &amp;Base, SDValue &amp;Disp) const;</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to match Addr as a FormBDX address with displacement type DR.</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return true on success and if the result had no index.  Store the</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // base and displacement in Base and Disp respectively.</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool selectMVIAddr(SystemZAddressingMode::DispRange DR, SDValue Addr,</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     SDValue &amp;Base, SDValue &amp;Disp) const;</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to match Addr as a FormBDX* address of form Form with</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // displacement type DR.  Return true on success, storing the base,</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // displacement and index in Base, Disp and Index respectively.</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool selectBDXAddr(SystemZAddressingMode::AddrForm Form,</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     SystemZAddressingMode::DispRange DR, SDValue Addr,</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     SDValue &amp;Base, SDValue &amp;Disp, SDValue &amp;Index) const;</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // PC-relative address matching routines used by SystemZOperands.td.</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>8.20k</pre></td><td class='code'><pre>  bool selectPCRelAddress(SDValue Addr, SDValue &amp;Target) const {</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>8.20k</pre></td><td class='code'><pre>    if (SystemZISD::isPCREL(Addr.getOpcode())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L184' href='#L184'><span>184:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.73k</span>, <span class='None'>False</span>: <span class='covered-line'>5.47k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      Target = Addr.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>5.47k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>8.20k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // BD matching routines used by SystemZOperands.td.</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>  bool selectBDAddr12Only(SDValue Addr, SDValue &amp;Base, SDValue &amp;Disp) const {</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>    return selectBDAddr(SystemZAddressingMode::Disp12Only, Addr, Base, Disp);</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  bool selectBDAddr12Pair(SDValue Addr, SDValue &amp;Base, SDValue &amp;Disp) const {</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>    return selectBDAddr(SystemZAddressingMode::Disp12Pair, Addr, Base, Disp);</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>1.81k</pre></td><td class='code'><pre>  bool selectBDAddr20Only(SDValue Addr, SDValue &amp;Base, SDValue &amp;Disp) const {</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>1.81k</pre></td><td class='code'><pre>    return selectBDAddr(SystemZAddressingMode::Disp20Only, Addr, Base, Disp);</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>1.81k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  bool selectBDAddr20Pair(SDValue Addr, SDValue &amp;Base, SDValue &amp;Disp) const {</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    return selectBDAddr(SystemZAddressingMode::Disp20Pair, Addr, Base, Disp);</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MVI matching routines used by SystemZOperands.td.</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>772</pre></td><td class='code'><pre>  bool selectMVIAddr12Pair(SDValue Addr, SDValue &amp;Base, SDValue &amp;Disp) const {</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>772</pre></td><td class='code'><pre>    return selectMVIAddr(SystemZAddressingMode::Disp12Pair, Addr, Base, Disp);</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>772</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  bool selectMVIAddr20Pair(SDValue Addr, SDValue &amp;Base, SDValue &amp;Disp) const {</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    return selectMVIAddr(SystemZAddressingMode::Disp20Pair, Addr, Base, Disp);</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // BDX matching routines used by SystemZOperands.td.</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool selectBDXAddr12Only(SDValue Addr, SDValue &amp;Base, SDValue &amp;Disp,</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>3.37k</pre></td><td class='code'><pre>                           SDValue &amp;Index) const {</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>3.37k</pre></td><td class='code'><pre>    return selectBDXAddr(SystemZAddressingMode::FormBDXNormal,</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>3.37k</pre></td><td class='code'><pre>                         SystemZAddressingMode::Disp12Only,</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>3.37k</pre></td><td class='code'><pre>                         Addr, Base, Disp, Index);</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>3.37k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool selectBDXAddr12Pair(SDValue Addr, SDValue &amp;Base, SDValue &amp;Disp,</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>4.99k</pre></td><td class='code'><pre>                           SDValue &amp;Index) const {</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>4.99k</pre></td><td class='code'><pre>    return selectBDXAddr(SystemZAddressingMode::FormBDXNormal,</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>4.99k</pre></td><td class='code'><pre>                         SystemZAddressingMode::Disp12Pair,</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>4.99k</pre></td><td class='code'><pre>                         Addr, Base, Disp, Index);</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>4.99k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool selectDynAlloc12Only(SDValue Addr, SDValue &amp;Base, SDValue &amp;Disp,</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>                            SDValue &amp;Index) const {</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>    return selectBDXAddr(SystemZAddressingMode::FormBDXDynAlloc,</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>                         SystemZAddressingMode::Disp12Only,</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>                         Addr, Base, Disp, Index);</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool selectBDXAddr20Only(SDValue Addr, SDValue &amp;Base, SDValue &amp;Disp,</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>4.00k</pre></td><td class='code'><pre>                           SDValue &amp;Index) const {</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>4.00k</pre></td><td class='code'><pre>    return selectBDXAddr(SystemZAddressingMode::FormBDXNormal,</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>4.00k</pre></td><td class='code'><pre>                         SystemZAddressingMode::Disp20Only,</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>4.00k</pre></td><td class='code'><pre>                         Addr, Base, Disp, Index);</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>4.00k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool selectBDXAddr20Only128(SDValue Addr, SDValue &amp;Base, SDValue &amp;Disp,</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>630</pre></td><td class='code'><pre>                              SDValue &amp;Index) const {</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>630</pre></td><td class='code'><pre>    return selectBDXAddr(SystemZAddressingMode::FormBDXNormal,</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>630</pre></td><td class='code'><pre>                         SystemZAddressingMode::Disp20Only128,</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>630</pre></td><td class='code'><pre>                         Addr, Base, Disp, Index);</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>630</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool selectBDXAddr20Pair(SDValue Addr, SDValue &amp;Base, SDValue &amp;Disp,</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>417</pre></td><td class='code'><pre>                           SDValue &amp;Index) const {</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>417</pre></td><td class='code'><pre>    return selectBDXAddr(SystemZAddressingMode::FormBDXNormal,</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>417</pre></td><td class='code'><pre>                         SystemZAddressingMode::Disp20Pair,</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>417</pre></td><td class='code'><pre>                         Addr, Base, Disp, Index);</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>417</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool selectLAAddr12Pair(SDValue Addr, SDValue &amp;Base, SDValue &amp;Disp,</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>1.68k</pre></td><td class='code'><pre>                          SDValue &amp;Index) const {</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>1.68k</pre></td><td class='code'><pre>    return selectBDXAddr(SystemZAddressingMode::FormBDXLA,</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>1.68k</pre></td><td class='code'><pre>                         SystemZAddressingMode::Disp12Pair,</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>1.68k</pre></td><td class='code'><pre>                         Addr, Base, Disp, Index);</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>1.68k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool selectLAAddr20Pair(SDValue Addr, SDValue &amp;Base, SDValue &amp;Disp,</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>                          SDValue &amp;Index) const {</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>    return selectBDXAddr(SystemZAddressingMode::FormBDXLA,</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>                         SystemZAddressingMode::Disp20Pair,</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>                         Addr, Base, Disp, Index);</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to match Addr as an address with a base, 12-bit displacement</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and index, where the index is element Elem of a vector.</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return true on success, storing the base, displacement and vector</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in Base, Disp and Index respectively.</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool selectBDVAddr12Only(SDValue Addr, SDValue Elem, SDValue &amp;Base,</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           SDValue &amp;Disp, SDValue &amp;Index) const;</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check whether (or Op (and X InsertMask)) is effectively an insertion</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of X into bits InsertMask of some Y != Op.  Return true if so and</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // set Op to that Y.</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool detectOrAndInsertion(SDValue &amp;Op, uint64_t InsertMask) const;</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to update RxSBG so that only the bits of RxSBG.Input in Mask are used.</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return true on success.</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool refineRxSBGMask(RxSBGOperands &amp;RxSBG, uint64_t Mask) const;</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to fold some of RxSBG.Input into other fields of RxSBG.</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return true on success.</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool expandRxSBG(RxSBGOperands &amp;RxSBG) const;</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return an undefined value of type VT.</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SDValue getUNDEF(const SDLoc &amp;DL, EVT VT) const;</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Convert N to VT, if it isn&apos;t already.</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SDValue convertTo(const SDLoc &amp;DL, EVT VT, SDValue N) const;</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to implement AND or shift node N using RISBG with the zero flag set.</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return the selected node on success, otherwise return null.</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryRISBGZero(SDNode *N);</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to use RISBG or Opcode to implement OR or XOR node N.</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return the selected node on success, otherwise return null.</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryRxSBG(SDNode *N, unsigned Opcode);</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If Op0 is null, then Node is a constant that can be loaded using:</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   (Opcode UpperVal LowerVal)</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If Op0 is nonnull, then Node can be implemented using:</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   (Opcode (Opcode Op0 UpperVal) LowerVal)</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void splitLargeImmediate(unsigned Opcode, SDNode *Node, SDValue Op0,</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           uint64_t UpperVal, uint64_t LowerVal);</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void loadVectorConstant(const SystemZVectorConstantInfo &amp;VCI,</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          SDNode *Node);</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SDNode *loadPoolVectorConstant(APInt Val, EVT VT, SDLoc DL);</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to use gather instruction Opcode to implement vector insertion N.</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryGather(SDNode *N, unsigned Opcode);</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to use scatter instruction Opcode to implement store Store.</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryScatter(StoreSDNode *Store, unsigned Opcode);</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Change a chain of {load; op; store} of the same value into a simple op</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // through memory of that value, if the uses of the modified value and its</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // address are suitable.</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryFoldLoadStoreIntoMemOperand(SDNode *Node);</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return true if Load and Store are loads and stores of the same size</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and are guaranteed not to overlap.  Such operations can be implemented</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // using block (SS-format) instructions.</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Partial overlap would lead to incorrect code, since the block operations</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // are logically bytewise, even though they have a fast path for the</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // non-overlapping case.  We also need to avoid full overlap (i.e. two</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // addresses that might be equal at run time) because although that case</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // would be handled correctly, it might be implemented by millicode.</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool canUseBlockOperation(StoreSDNode *Store, LoadSDNode *Load) const;</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // N is a (store (load Y), X) pattern.  Return true if it can use an MVC</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // from Y to X.</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool storeLoadCanUseMVC(SDNode *N) const;</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // N is a (store (op (load A[0]), (load A[1])), X) pattern.  Return true</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // if A[1 - I] == X and if N can use a block operation like NC from A[I]</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to X.</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool storeLoadCanUseBlockBinary(SDNode *N, unsigned I) const;</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return true if N (a load or a store) fullfills the alignment</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // requirements for a PC-relative access.</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool storeLoadIsAligned(SDNode *N) const;</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return the load extension type of a load or atomic load.</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ISD::LoadExtType getLoadExtType(SDNode *N) const;</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to expand a boolean SELECT_CCMASK using an IPM sequence.</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SDValue expandSelectBoolean(SDNode *Node);</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static char ID;</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SystemZDAGToDAGISel() = delete;</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SystemZDAGToDAGISel(SystemZTargetMachine &amp;TM, CodeGenOptLevel OptLevel)</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>      : SelectionDAGISel(ID, TM, OptLevel) {}</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>9.64k</pre></td><td class='code'><pre>  bool runOnMachineFunction(MachineFunction &amp;MF) override {</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>9.64k</pre></td><td class='code'><pre>    const Function &amp;F = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>9.64k</pre></td><td class='code'><pre>    if (F.getFnAttribute(&quot;fentry-call&quot;).getValueAsString() != &quot;true&quot;) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.63k</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>9.63k</pre></td><td class='code'><pre>      if (F.hasFnAttribute(&quot;mnop-mcount&quot;))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L364' href='#L364'><span>364:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>report_fatal_error(&quot;mnop-mcount only supported with fentry-call&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>9.63k</pre></td><td class='code'><pre>      if (F.hasFnAttribute(&quot;mrecord-mcount&quot;))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L366' href='#L366'><span>366:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>report_fatal_error(&quot;mrecord-mcount only supported with fentry-call&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>9.63k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>9.64k</pre></td><td class='code'><pre>    Subtarget = &amp;MF.getSubtarget&lt;SystemZSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>9.64k</pre></td><td class='code'><pre>    return SelectionDAGISel::runOnMachineFunction(MF);</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>9.64k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Override SelectionDAGISel.</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void Select(SDNode *Node) override;</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool SelectInlineAsmMemoryOperand(const SDValue &amp;Op,</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    InlineAsm::ConstraintCode ConstraintID,</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    std::vector&lt;SDValue&gt; &amp;OutOps) override;</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool IsProfitableToFold(SDValue N, SDNode *U, SDNode *Root) const override;</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void PreprocessISelDAG() override;</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Include the pieces autogenerated from the target description.</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  #include &quot;SystemZGenDAGISel.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char SystemZDAGToDAGISel::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>INITIALIZE_PASS(SystemZDAGToDAGISel, DEBUG_TYPE, PASS_NAME, false, false)</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>FunctionPass *llvm::createSystemZISelDag(SystemZTargetMachine &amp;TM,</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>                                         CodeGenOptLevel OptLevel) {</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>  return new SystemZDAGToDAGISel(TM, OptLevel);</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return true if Val should be selected as a displacement for an address</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// with range DR.  Here we&apos;re interested in the range of both the instruction</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// described by DR and of any pairing instruction.</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>30.6k</pre></td><td class='code'><pre>static bool selectDisp(SystemZAddressingMode::DispRange DR, int64_t Val) {</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>30.6k</pre></td><td class='code'><pre>  switch (DR) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L400' href='#L400'><span>400:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>30.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  case SystemZAddressingMode::Disp12Only:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L401' href='#L401'><span>401:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.2k</span>, <span class='None'>False</span>: <span class='covered-line'>20.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>    return isUInt&lt;12&gt;(Val);</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>9.48k</pre></td><td class='code'><pre>  case SystemZAddressingMode::Disp12Pair:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L404' href='#L404'><span>404:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.48k</span>, <span class='None'>False</span>: <span class='covered-line'>21.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>  case SystemZAddressingMode::Disp20Only:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L405' href='#L405'><span>405:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.59k</span>, <span class='None'>False</span>: <span class='covered-line'>22.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>19.6k</pre></td><td class='code'><pre>  case SystemZAddressingMode::Disp20Pair:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L406' href='#L406'><span>406:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.57k</span>, <span class='None'>False</span>: <span class='covered-line'>29.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>19.6k</pre></td><td class='code'><pre>    return isInt&lt;20&gt;(Val);</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>654</pre></td><td class='code'><pre>  case SystemZAddressingMode::Disp20Only128:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L409' href='#L409'><span>409:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>654</span>, <span class='None'>False</span>: <span class='covered-line'>29.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>654</pre></td><td class='code'><pre>    return isInt&lt;20&gt;(Val) &amp;&amp; <div class='tooltip'>isInt&lt;20&gt;(Val + 8)<span class='tooltip-content'>652</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L410' href='#L410'><span>410:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>652</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L410' href='#L410'><span>410:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>650</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L410'><span>410:12</span></a></span>) to (<span class='line-number'><a href='#L410'><span>410:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (410:12)
     Condition C2 --> (410:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>30.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unhandled displacement range&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Change the base or index in AM to Value, where IsBase selects</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// between the base and index.</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void changeComponent(SystemZAddressingMode &amp;AM, bool IsBase,</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>7.95k</pre></td><td class='code'><pre>                            SDValue Value) {</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>7.95k</pre></td><td class='code'><pre>  if (IsBase)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L419' href='#L419'><span>419:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.92k</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>7.92k</pre></td><td class='code'><pre>    AM.Base = Value;</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    AM.Index = Value;</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>7.95k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The base or index of AM is equivalent to Value + ADJDYNALLOC,</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// where IsBase selects between the base and index.  Try to fold the</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// ADJDYNALLOC into AM.</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool expandAdjDynAlloc(SystemZAddressingMode &amp;AM, bool IsBase,</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>                              SDValue Value) {</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>  if (AM.isDynAlloc() &amp;&amp; <div class='tooltip'>!AM.IncludesDynAlloc<span class='tooltip-content'>56</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L430' href='#L430'><span>430:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>65</span>]
  Branch (<span class='line-number'><a name='L430' href='#L430'><span>430:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L430'><span>430:7</span></a></span>) to (<span class='line-number'><a href='#L430'><span>430:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (430:7)
     Condition C2 --> (430:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    changeComponent(AM, IsBase, Value);</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    AM.IncludesDynAlloc = true;</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The base of AM is equivalent to Base + Index.  Try to use Index as</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// the index register.</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool expandIndex(SystemZAddressingMode &amp;AM, SDValue Base,</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>                        SDValue Index) {</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>  if (AM.hasIndexField() &amp;&amp; <div class='tooltip'>!AM.Index.getNode()<span class='tooltip-content'>1.35k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L442' href='#L442'><span>442:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.35k</span>, <span class='None'>False</span>: <span class='covered-line'>63</span>]
  Branch (<span class='line-number'><a name='L442' href='#L442'><span>442:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.14k</span>, <span class='None'>False</span>: <span class='covered-line'>204</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L442'><span>442:7</span></a></span>) to (<span class='line-number'><a href='#L442'><span>442:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (442:7)
     Condition C2 --> (442:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>    AM.Base = Base;</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>    AM.Index = Index;</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>267</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The base or index of AM is equivalent to Op0 + Op1, where IsBase selects</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// between the base and index.  Try to fold Op1 into AM&apos;s displacement.</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool expandDisp(SystemZAddressingMode &amp;AM, bool IsBase,</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>9.97k</pre></td><td class='code'><pre>                       SDValue Op0, uint64_t Op1) {</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // First try adjusting the displacement.</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>9.97k</pre></td><td class='code'><pre>  int64_t TestDisp = AM.Disp + Op1;</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>9.97k</pre></td><td class='code'><pre>  if (selectDisp(AM.DR, TestDisp)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L456' href='#L456'><span>456:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.89k</span>, <span class='None'>False</span>: <span class='covered-line'>2.07k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>7.89k</pre></td><td class='code'><pre>    changeComponent(AM, IsBase, Op0);</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>7.89k</pre></td><td class='code'><pre>    AM.Disp = TestDisp;</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>7.89k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>7.89k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We could consider forcing the displacement into a register and</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // using it as an index, but it would need to be carefully tuned.</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>9.97k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZDAGToDAGISel::expandAddress(SystemZAddressingMode &amp;AM,</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>28.8k</pre></td><td class='code'><pre>                                        bool IsBase) const {</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>28.8k</pre></td><td class='code'><pre>  SDValue N = IsBase ? <div class='tooltip'>AM.Base<span class='tooltip-content'>27.6k</span></div> : <div class='tooltip'>AM.Index<span class='tooltip-content'>1.17k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L469' href='#L469'><span>469:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.6k</span>, <span class='None'>False</span>: <span class='covered-line'>1.17k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>28.8k</pre></td><td class='code'><pre>  unsigned Opcode = N.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Look through no-op truncations.</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>28.8k</pre></td><td class='code'><pre>  if (Opcode == ISD::TRUNCATE &amp;&amp; <div class='tooltip'>N.getOperand(0).getValueSizeInBits() &lt;= 64<span class='tooltip-content'>46</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L472' href='#L472'><span>472:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>28.7k</span>]
  Branch (<span class='line-number'><a name='L472' href='#L472'><span>472:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>28.7k</span>]
  Branch (<span class='line-number'><a name='L472' href='#L472'><span>472:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L472'><span>472:7</span></a></span>) to (<span class='line-number'><a href='#L472'><span>472:76</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (472:7)
     Condition C2 --> (472:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    N = N.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    Opcode = N.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>28.8k</pre></td><td class='code'><pre>  if (Opcode == ISD::ADD || <div class='tooltip'>CurDAG-&gt;isBaseWithConstantOffset(N)<span class='tooltip-content'>19.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L476' href='#L476'><span>476:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.22k</span>, <span class='None'>False</span>: <span class='covered-line'>19.5k</span>]
  Branch (<span class='line-number'><a name='L476' href='#L476'><span>476:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90</span>, <span class='None'>False</span>: <span class='covered-line'>19.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L476'><span>476:7</span></a></span>) to (<span class='line-number'><a href='#L476'><span>476:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (476:7)
     Condition C2 --> (476:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>9.31k</pre></td><td class='code'><pre>    SDValue Op0 = N.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>9.31k</pre></td><td class='code'><pre>    SDValue Op1 = N.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>9.31k</pre></td><td class='code'><pre>    unsigned Op0Code = Op0-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>9.31k</pre></td><td class='code'><pre>    unsigned Op1Code = Op1-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>9.31k</pre></td><td class='code'><pre>    if (Op0Code == SystemZISD::ADJDYNALLOC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L483' href='#L483'><span>483:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>9.31k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return expandAdjDynAlloc(AM, IsBase, Op1);</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>9.31k</pre></td><td class='code'><pre>    if (Op1Code == SystemZISD::ADJDYNALLOC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L485' href='#L485'><span>485:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>118</span>, <span class='None'>False</span>: <span class='covered-line'>9.20k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>118</pre></td><td class='code'><pre>      return expandAdjDynAlloc(AM, IsBase, Op0);</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>9.20k</pre></td><td class='code'><pre>    if (Op0Code == ISD::Constant)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L488' href='#L488'><span>488:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>9.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return expandDisp(AM, IsBase, Op1,</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                        cast&lt;ConstantSDNode&gt;(Op0)-&gt;getSExtValue());</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>9.19k</pre></td><td class='code'><pre>    if (Op1Code == ISD::Constant)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L491' href='#L491'><span>491:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.77k</span>, <span class='None'>False</span>: <span class='covered-line'>1.42k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>7.77k</pre></td><td class='code'><pre>      return expandDisp(AM, IsBase, Op0,</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>7.77k</pre></td><td class='code'><pre>                        cast&lt;ConstantSDNode&gt;(Op1)-&gt;getSExtValue());</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>    if (IsBase &amp;&amp; <div class='tooltip'>expandIndex(AM, Op0, Op1)<span class='tooltip-content'>1.41k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L495' href='#L495'><span>495:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.41k</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L495' href='#L495'><span>495:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.14k</span>, <span class='None'>False</span>: <span class='covered-line'>267</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L495'><span>495:9</span></a></span>) to (<span class='line-number'><a href='#L495'><span>495:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (495:9)
     Condition C2 --> (495:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>  if (Opcode == SystemZISD::PCREL_OFFSET) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L498' href='#L498'><span>498:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>19.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    SDValue Full = N.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    SDValue Base = N.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    SDValue Anchor = Base.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    uint64_t Offset = (cast&lt;GlobalAddressSDNode&gt;(Full)-&gt;getOffset() -</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>                       cast&lt;GlobalAddressSDNode&gt;(Anchor)-&gt;getOffset());</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    return expandDisp(AM, IsBase, Base, Offset);</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return true if an instruction with displacement range DR should be</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// used for displacement value Val.  selectDisp(DR, Val) must already hold.</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>20.6k</pre></td><td class='code'><pre>static bool isValidDisp(SystemZAddressingMode::DispRange DR, int64_t Val) {</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>20.6k</pre></td><td class='code'><pre>  assert(selectDisp(DR, Val) &amp;&amp; &quot;Invalid displacement&quot;);</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>20.6k</pre></td><td class='code'><pre>  switch (DR) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L513' href='#L513'><span>513:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>20.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>7.07k</pre></td><td class='code'><pre>  case SystemZAddressingMode::Disp12Only:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L514' href='#L514'><span>514:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.07k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>12.9k</pre></td><td class='code'><pre>  case SystemZAddressingMode::Disp20Only:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L515' href='#L515'><span>515:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.83k</span>, <span class='None'>False</span>: <span class='covered-line'>14.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>  case SystemZAddressingMode::Disp20Only128:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L516' href='#L516'><span>516:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>630</span>, <span class='None'>False</span>: <span class='covered-line'>20.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>6.55k</pre></td><td class='code'><pre>  case SystemZAddressingMode::Disp12Pair:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L519' href='#L519'><span>519:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.55k</span>, <span class='None'>False</span>: <span class='covered-line'>14.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Use the other instruction if the displacement is too large.</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>6.55k</pre></td><td class='code'><pre>    return isUInt&lt;12&gt;(Val);</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>540</pre></td><td class='code'><pre>  case SystemZAddressingMode::Disp20Pair:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L523' href='#L523'><span>523:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>540</span>, <span class='None'>False</span>: <span class='covered-line'>20.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Use the other instruction if the displacement is small enough.</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>540</pre></td><td class='code'><pre>    return !isUInt&lt;12&gt;(Val);</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>20.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unhandled displacement range&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return true if Base + Disp + Index should be performed by LA(Y).</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>2.87k</pre></td><td class='code'><pre>static bool shouldUseLA(SDNode *Base, int64_t Disp, SDNode *Index) {</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t use LA(Y) for constants.</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>2.87k</pre></td><td class='code'><pre>  if (!Base)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L533' href='#L533'><span>533:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.87k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Always use LA(Y) for frame addresses, since we know that the destination</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register is almost always (perhaps always) going to be different from</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the frame register.</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>2.87k</pre></td><td class='code'><pre>  if (Base-&gt;getOpcode() == ISD::FrameIndex)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L539' href='#L539'><span>539:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>385</span>, <span class='None'>False</span>: <span class='covered-line'>2.49k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>385</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>2.49k</pre></td><td class='code'><pre>  if (Disp) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L542' href='#L542'><span>542:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>761</span>, <span class='None'>False</span>: <span class='covered-line'>1.72k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Always use LA(Y) if there is a base, displacement and index.</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>761</pre></td><td class='code'><pre>    if (Index)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L544' href='#L544'><span>544:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>715</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Always use LA if the displacement is small enough.  It should always</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // be no worse than AGHI (and better if it avoids a move).</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>715</pre></td><td class='code'><pre>    if (isUInt&lt;12&gt;(Disp))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L549' href='#L549'><span>549:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103</span>, <span class='None'>False</span>: <span class='covered-line'>612</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For similar reasons, always use LAY if the constant is too big for AGHI.</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // LAY should be no worse than AGFI.</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>612</pre></td><td class='code'><pre>    if (!isInt&lt;16&gt;(Disp))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L554' href='#L554'><span>554:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>586</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t use LA for plain registers.</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>    if (!Index)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L558' href='#L558'><span>558:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.34k</span>, <span class='None'>False</span>: <span class='covered-line'>385</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t use LA for plain addition if the index operand is only used</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // once.  It should be a natural two-operand addition in that case.</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>385</pre></td><td class='code'><pre>    if (Index-&gt;hasOneUse())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L563' href='#L563'><span>563:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>256</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Prefer addition if the second operation is sign-extended, in the</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // hope of using AGF.</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>    unsigned IndexOpcode = Index-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>    if (IndexOpcode == ISD::SIGN_EXTEND ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L569' href='#L569'><span>569:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>        IndexOpcode == ISD::SIGN_EXTEND_INREG)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L570' href='#L570'><span>570:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L569'><span>569:9</span></a></span>) to (<span class='line-number'><a href='#L569'><span>570:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (569:9)
     Condition C2 --> (570:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t use LA for two-operand addition if either operand is only</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // used once.  The addition instructions are better in that case.</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>715</pre></td><td class='code'><pre>  if (Base-&gt;hasOneUse())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L576' href='#L576'><span>576:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>670</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>670</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>715</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return true if Addr is suitable for AM, updating AM if so.</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZDAGToDAGISel::selectAddress(SDValue Addr,</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>22.9k</pre></td><td class='code'><pre>                                        SystemZAddressingMode &amp;AM) const {</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Start out assuming that the address will need to be loaded separately,</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // then try to extend it as much as we can.</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>22.9k</pre></td><td class='code'><pre>  AM.Base = Addr;</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // First try treating the address as a constant.</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>22.9k</pre></td><td class='code'><pre>  if (Addr.getOpcode() == ISD::Constant &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L590' href='#L590'><span>590:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.17k</span>, <span class='None'>False</span>: <span class='covered-line'>20.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>22.9k</pre></td><td class='code'><pre>      expandDisp(AM, true, SDValue(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L591' href='#L591'><span>591:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.17k</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>2.17k</pre></td><td class='code'><pre>                 cast&lt;ConstantSDNode&gt;(Addr)-&gt;getSExtValue()))</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L590'><span>590:7</span></a></span>) to (<span class='line-number'><a href='#L590'><span>592:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (590:7)
     Condition C2 --> (591:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>2.17k</pre></td><td class='code'><pre>    ;</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Also see if it&apos;s a bare ADJDYNALLOC.</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>20.7k</pre></td><td class='code'><pre>  else if (Addr.getOpcode() == SystemZISD::ADJDYNALLOC &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L595' href='#L595'><span>595:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>20.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>20.7k</pre></td><td class='code'><pre>           <div class='tooltip'>expandAdjDynAlloc(AM, true, SDValue())<span class='tooltip-content'>2</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L596' href='#L596'><span>596:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L595'><span>595:12</span></a></span>) to (<span class='line-number'><a href='#L595'><span>596:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (595:12)
     Condition C2 --> (596:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    ;</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>20.7k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Otherwise try expanding each component.</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>27.6k</pre></td><td class='code'><pre>    <div class='tooltip'>while (<span class='tooltip-content'>20.7k</span></div>expandAddress(AM, true) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L600' href='#L600'><span>600:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.90k</span>, <span class='None'>False</span>: <span class='covered-line'>20.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>27.6k</pre></td><td class='code'><pre>           <div class='tooltip'>(<span class='tooltip-content'>20.7k</span></div><div class='tooltip'>AM.Index.getNode()<span class='tooltip-content'>20.7k</span></div> &amp;&amp; <div class='tooltip'>expandAddress(AM, false)<span class='tooltip-content'>1.17k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L601' href='#L601'><span>601:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.17k</span>, <span class='None'>False</span>: <span class='covered-line'>19.5k</span>]
  Branch (<span class='line-number'><a name='L601' href='#L601'><span>601:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>1.14k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L600'><span>600:12</span></a></span>) to (<span class='line-number'><a href='#L600'><span>601:60</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (600:12)
     Condition C2 --> (601:13)
     Condition C3 --> (601:35)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  F  = F      }
  4 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>6.92k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Reject cases where it isn&apos;t profitable to use LA(Y).</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>22.9k</pre></td><td class='code'><pre>  if (AM.Form == SystemZAddressingMode::FormBDXLA &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L605' href='#L605'><span>605:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.87k</span>, <span class='None'>False</span>: <span class='covered-line'>20.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>22.9k</pre></td><td class='code'><pre>      <div class='tooltip'>!shouldUseLA(AM.Base.getNode(), AM.Disp, AM.Index.getNode())<span class='tooltip-content'>2.87k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L606' href='#L606'><span>606:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.27k</span>, <span class='None'>False</span>: <span class='covered-line'>605</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L605'><span>605:7</span></a></span>) to (<span class='line-number'><a href='#L605'><span>606:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (605:7)
     Condition C2 --> (606:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>2.27k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Reject cases where the other instruction in a pair should be used.</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>20.6k</pre></td><td class='code'><pre>  if (!isValidDisp(AM.DR, AM.Disp))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L610' href='#L610'><span>610:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>571</span>, <span class='None'>False</span>: <span class='covered-line'>20.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>571</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Make sure that ADJDYNALLOC is included where necessary.</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>20.0k</pre></td><td class='code'><pre>  if (AM.isDynAlloc() &amp;&amp; <div class='tooltip'>!AM.IncludesDynAlloc<span class='tooltip-content'>1.74k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L614' href='#L614'><span>614:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.74k</span>, <span class='None'>False</span>: <span class='covered-line'>18.3k</span>]
  Branch (<span class='line-number'><a name='L614' href='#L614'><span>614:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.68k</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L614'><span>614:7</span></a></span>) to (<span class='line-number'><a href='#L614'><span>614:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (614:7)
     Condition C2 --> (614:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>1.68k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>18.3k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(AM.dump(CurDAG));</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>18.3k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>18.3k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>13</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>6</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>18.3k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>18.3k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>18.3k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>20.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Insert a node into the DAG at least before Pos.  This will reposition</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// the node as needed, and will assign it a node ID that is &lt;= Pos&apos;s ID.</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Note that this does *not* preserve the uniqueness of node IDs!</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The selection DAG must no longer depend on their uniqueness when this</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// function is used.</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>static void insertDAGNode(SelectionDAG *DAG, SDNode *Pos, SDValue N) {</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>  if (N-&gt;getNodeId() == -1 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L627' href='#L627'><span>627:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>91</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>      (SelectionDAGISel::getUninvalidatedNodeId(N.getNode()) &gt;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L628' href='#L628'><span>628:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>       SelectionDAGISel::getUninvalidatedNodeId(Pos))) {</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L627'><span>627:7</span></a></span>) to (<span class='line-number'><a href='#L627'><span>629:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (627:7)
     Condition C2 --> (628:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>    DAG-&gt;RepositionNode(Pos-&gt;getIterator(), N.getNode());</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Mark Node as invalid for pruning as after this it may be a successor to a</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // selected node but otherwise be in the same position of Pos.</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Conservatively mark it with the same -abs(Id) to assure node id</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // invariant is preserved.</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>    N-&gt;setNodeId(Pos-&gt;getNodeId());</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>    SelectionDAGISel::InvalidateNodeId(N.getNode());</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SystemZDAGToDAGISel::getAddressOperands(const SystemZAddressingMode &amp;AM,</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             EVT VT, SDValue &amp;Base,</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>18.3k</pre></td><td class='code'><pre>                                             SDValue &amp;Disp) const {</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>18.3k</pre></td><td class='code'><pre>  Base = AM.Base;</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>18.3k</pre></td><td class='code'><pre>  if (!Base.getNode())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L644' href='#L644'><span>644:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.17k</span>, <span class='None'>False</span>: <span class='covered-line'>16.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register 0 means &quot;no base&quot;.  This is mostly useful for shifts.</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>2.17k</pre></td><td class='code'><pre>    Base = CurDAG-&gt;getRegister(0, VT);</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>16.1k</pre></td><td class='code'><pre>  else if (Base.getOpcode() == ISD::FrameIndex) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L647' href='#L647'><span>647:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.39k</span>, <span class='None'>False</span>: <span class='covered-line'>14.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Lower a FrameIndex to a TargetFrameIndex.</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>    int64_t FrameIndex = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>    Base = CurDAG-&gt;getTargetFrameIndex(FrameIndex, VT);</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>  } else if (Base.getValueType() != VT) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L651' href='#L651'><span>651:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>14.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Truncate values from i64 to i32, for shifts.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    assert(VT == MVT::i32 &amp;&amp; Base.getValueType() == MVT::i64 &amp;&amp;</span></pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>           &quot;Unexpected truncation&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>SDLoc DL(Base);</span></pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    SDValue Trunc = CurDAG-&gt;getNode(ISD::TRUNCATE, DL, VT, Base);</span></pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    insertDAGNode(CurDAG, Base.getNode(), Trunc);</span></pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Base = Trunc;</span></pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Lower the displacement to a TargetConstant.</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>18.3k</pre></td><td class='code'><pre>  Disp = CurDAG-&gt;getTargetConstant(AM.Disp, SDLoc(Base), VT);</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>18.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SystemZDAGToDAGISel::getAddressOperands(const SystemZAddressingMode &amp;AM,</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             EVT VT, SDValue &amp;Base,</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             SDValue &amp;Disp,</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>                                             SDValue &amp;Index) const {</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>  getAddressOperands(AM, VT, Base, Disp);</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>  Index = AM.Index;</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>  if (!Index.getNode())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.1k</span>, <span class='None'>False</span>: <span class='covered-line'>473</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register 0 means &quot;no index&quot;.</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>    Index = CurDAG-&gt;getRegister(0, VT);</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZDAGToDAGISel::selectBDAddr(SystemZAddressingMode::DispRange DR,</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       SDValue Addr, SDValue &amp;Base,</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>4.02k</pre></td><td class='code'><pre>                                       SDValue &amp;Disp) const {</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>4.02k</pre></td><td class='code'><pre>  SystemZAddressingMode AM(SystemZAddressingMode::FormBD, DR);</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>4.02k</pre></td><td class='code'><pre>  if (!selectAddress(Addr, AM))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L681' href='#L681'><span>681:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>3.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>  getAddressOperands(AM, Addr.getValueType(), Base, Disp);</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>4.02k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZDAGToDAGISel::selectMVIAddr(SystemZAddressingMode::DispRange DR,</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        SDValue Addr, SDValue &amp;Base,</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>806</pre></td><td class='code'><pre>                                        SDValue &amp;Disp) const {</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>806</pre></td><td class='code'><pre>  SystemZAddressingMode AM(SystemZAddressingMode::FormBDXNormal, DR);</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>806</pre></td><td class='code'><pre>  if (!selectAddress(Addr, AM) || <div class='tooltip'>AM.Index.getNode()<span class='tooltip-content'>756</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L692' href='#L692'><span>692:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>756</span>]
  Branch (<span class='line-number'><a name='L692' href='#L692'><span>692:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>739</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L692'><span>692:7</span></a></span>) to (<span class='line-number'><a href='#L692'><span>692:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (692:7)
     Condition C2 --> (692:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>739</pre></td><td class='code'><pre>  getAddressOperands(AM, Addr.getValueType(), Base, Disp);</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>739</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>806</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZDAGToDAGISel::selectBDXAddr(SystemZAddressingMode::AddrForm Form,</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        SystemZAddressingMode::DispRange DR,</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        SDValue Addr, SDValue &amp;Base,</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>                                        SDValue &amp;Disp, SDValue &amp;Index) const {</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>  SystemZAddressingMode AM(Form, DR);</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>  if (!selectAddress(Addr, AM))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L704' href='#L704'><span>704:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.44k</span>, <span class='None'>False</span>: <span class='covered-line'>13.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>4.44k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>  getAddressOperands(AM, Addr.getValueType(), Base, Disp, Index);</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZDAGToDAGISel::selectBDVAddr12Only(SDValue Addr, SDValue Elem,</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              SDValue &amp;Base,</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              SDValue &amp;Disp,</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>                                              SDValue &amp;Index) const {</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>  SDValue Regs[2];</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>  if (selectBDXAddr12Only(Addr, Regs[0], Disp, Regs[1]) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L716' href='#L716'><span>716:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>      Regs[0].getNode() &amp;&amp; Regs[1].getNode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L717' href='#L717'><span>717:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L717' href='#L717'><span>717:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L716'><span>716:7</span></a></span>) to (<span class='line-number'><a href='#L716'><span>717:45</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (716:7)
     Condition C2 --> (717:7)
     Condition C3 --> (717:28)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>407</pre></td><td class='code'><pre>    for (unsigned int I = 0; I &lt; 2; <div class='tooltip'>++I<span class='tooltip-content'>258</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L718' href='#L718'><span>718:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>278</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>      Base = Regs[I];</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>      Index = Regs[1 - I];</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We can&apos;t tell here whether the index vector has the right type</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // for the access; the caller needs to do that instead.</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>      if (Index.getOpcode() == ISD::ZERO_EXTEND)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L723' href='#L723'><span>723:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>267</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>        Index = Index.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>      if (Index.getOpcode() == ISD::EXTRACT_VECTOR_ELT &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L725' href='#L725'><span>725:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>258</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>          <div class='tooltip'>Index.getOperand(1) == Elem<span class='tooltip-content'>20</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L726' href='#L726'><span>726:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L725'><span>725:11</span></a></span>) to (<span class='line-number'><a href='#L725'><span>726:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (725:11)
     Condition C2 --> (726:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        Index = Index.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZDAGToDAGISel::detectOrAndInsertion(SDValue &amp;Op,</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>434</pre></td><td class='code'><pre>                                               uint64_t InsertMask) const {</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We&apos;re only interested in cases where the insertion is into some operand</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of Op, rather than into Op itself.  The only useful case is an AND.</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>434</pre></td><td class='code'><pre>  if (Op.getOpcode() != ISD::AND)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L739' href='#L739'><span>739:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>409</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We need a constant mask.</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  auto *MaskNode = dyn_cast&lt;ConstantSDNode&gt;(Op.getOperand(1).getNode());</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  if (!MaskNode)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L744' href='#L744'><span>744:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // It&apos;s not an insertion of Op.getOperand(0) if the two masks overlap.</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  uint64_t AndMask = MaskNode-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  if (InsertMask &amp; AndMask)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L749' href='#L749'><span>749:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // It&apos;s only an insertion if all bits are covered or are known to be zero.</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The inner check covers all cases but is more expensive.</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  uint64_t Used = allOnes(Op.getValueSizeInBits());</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  if (Used != (AndMask | InsertMask)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L755' href='#L755'><span>755:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    KnownBits Known = CurDAG-&gt;computeKnownBits(Op.getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if (Used != (AndMask | InsertMask | Known.Zero.getZExtValue()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L757' href='#L757'><span>757:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  Op = Op.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZDAGToDAGISel::refineRxSBGMask(RxSBGOperands &amp;RxSBG,</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>4.49k</pre></td><td class='code'><pre>                                          uint64_t Mask) const {</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>4.49k</pre></td><td class='code'><pre>  const SystemZInstrInfo *TII = getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>4.49k</pre></td><td class='code'><pre>  if (RxSBG.Rotate != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L768' href='#L768'><span>768:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>438</span>, <span class='None'>False</span>: <span class='covered-line'>4.05k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>438</pre></td><td class='code'><pre>    Mask = (Mask &lt;&lt; RxSBG.Rotate) | (Mask &gt;&gt; (64 - RxSBG.Rotate));</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>4.49k</pre></td><td class='code'><pre>  Mask &amp;= RxSBG.Mask;</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>4.49k</pre></td><td class='code'><pre>  if (TII-&gt;isRxSBGMask(Mask, RxSBG.BitSize, RxSBG.Start, RxSBG.End)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L771' href='#L771'><span>771:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.34k</span>, <span class='None'>False</span>: <span class='covered-line'>155</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>4.34k</pre></td><td class='code'><pre>    RxSBG.Mask = Mask;</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>4.34k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>4.34k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>4.49k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return true if any bits of (RxSBG.Input &amp; Mask) are significant.</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>static bool maskMatters(RxSBGOperands &amp;RxSBG, uint64_t Mask) {</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Rotate the mask in the same way as RxSBG.Input is rotated.</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  if (RxSBG.Rotate != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L781' href='#L781'><span>781:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    Mask = ((Mask &lt;&lt; RxSBG.Rotate) | (Mask &gt;&gt; (64 - RxSBG.Rotate)));</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  return (Mask &amp; RxSBG.Mask) != 0;</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>9.56k</pre></td><td class='code'><pre>bool SystemZDAGToDAGISel::expandRxSBG(RxSBGOperands &amp;RxSBG) const {</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>9.56k</pre></td><td class='code'><pre>  SDValue N = RxSBG.Input;</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='covered-line'><pre>9.56k</pre></td><td class='code'><pre>  unsigned Opcode = N.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>9.56k</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>  case ISD::TRUNCATE: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L790' href='#L790'><span>790:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>320</span>, <span class='None'>False</span>: <span class='covered-line'>9.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>    if (RxSBG.Opcode == SystemZ::RNSBG)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L791' href='#L791'><span>791:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>320</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>    if (N.getOperand(0).getValueSizeInBits() &gt; 64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L793' href='#L793'><span>793:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>320</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>    uint64_t BitSize = N.getValueSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>    uint64_t Mask = allOnes(BitSize);</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>    if (!refineRxSBGMask(RxSBG, Mask))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L797' href='#L797'><span>797:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>320</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>    RxSBG.Input = N.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>  case ISD::AND: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L802' href='#L802'><span>802:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.95k</span>, <span class='None'>False</span>: <span class='covered-line'>7.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>    if (RxSBG.Opcode == SystemZ::RNSBG)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L803' href='#L803'><span>803:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='None'>False</span>: <span class='covered-line'>1.90k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>    auto *MaskNode = dyn_cast&lt;ConstantSDNode&gt;(N.getOperand(1).getNode());</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>    if (!MaskNode)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L807' href='#L807'><span>807:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>147</span>, <span class='None'>False</span>: <span class='covered-line'>1.76k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>147</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>    SDValue Input = N.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>    uint64_t Mask = MaskNode-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>    if (!refineRxSBGMask(RxSBG, Mask)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L812' href='#L812'><span>812:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78</span>, <span class='None'>False</span>: <span class='covered-line'>1.68k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If some bits of Input are already known zeros, those bits will have</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // been removed from the mask.  See if adding them back in makes the</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // mask suitable.</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>      KnownBits Known = CurDAG-&gt;computeKnownBits(Input);</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>      Mask |= Known.Zero.getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>      if (!refineRxSBGMask(RxSBG, Mask))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L818' href='#L818'><span>818:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>    RxSBG.Input = Input;</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>437</pre></td><td class='code'><pre>  case ISD::OR: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L825' href='#L825'><span>825:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>437</span>, <span class='None'>False</span>: <span class='covered-line'>9.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>437</pre></td><td class='code'><pre>    if (RxSBG.Opcode != SystemZ::RNSBG)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L826' href='#L826'><span>826:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>420</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    auto *MaskNode = dyn_cast&lt;ConstantSDNode&gt;(N.getOperand(1).getNode());</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    if (!MaskNode)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L830' href='#L830'><span>830:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    SDValue Input = N.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    uint64_t Mask = ~MaskNode-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    if (!refineRxSBGMask(RxSBG, Mask)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L835' href='#L835'><span>835:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If some bits of Input are already known ones, those bits will have</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // been removed from the mask.  See if adding them back in makes the</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // mask suitable.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      KnownBits Known = CurDAG-&gt;computeKnownBits(Input);</span></pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Mask &amp;= ~Known.One.getZExtValue();</span></pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>!refineRxSBGMask(RxSBG, Mask)</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L841' href='#L841'><span>841:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    RxSBG.Input = Input;</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>342</pre></td><td class='code'><pre>  case ISD::ROTL: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L848' href='#L848'><span>848:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>342</span>, <span class='None'>False</span>: <span class='covered-line'>9.22k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Any 64-bit rotate left can be merged into the RxSBG.</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='covered-line'><pre>342</pre></td><td class='code'><pre>    if (RxSBG.BitSize != 64 || <div class='tooltip'>N.getValueType() != MVT::i64<span class='tooltip-content'>27</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L850' href='#L850'><span>850:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>315</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
  Branch (<span class='line-number'><a name='L850' href='#L850'><span>850:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>315</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
  Branch (<span class='line-number'><a name='L850' href='#L850'><span>850:32</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L850'><span>850:9</span></a></span>) to (<span class='line-number'><a href='#L850'><span>850:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (850:9)
     Condition C2 --> (850:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='covered-line'><pre>315</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    auto *CountNode = dyn_cast&lt;ConstantSDNode&gt;(N.getOperand(1).getNode());</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    if (!CountNode)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L853' href='#L853'><span>853:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    RxSBG.Rotate = (RxSBG.Rotate + CountNode-&gt;getZExtValue()) &amp; 63;</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    RxSBG.Input = N.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>457</pre></td><td class='code'><pre>  case ISD::ANY_EXTEND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L861' href='#L861'><span>861:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>457</span>, <span class='None'>False</span>: <span class='covered-line'>9.11k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Bits above the extended operand are don&apos;t-care.</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='covered-line'><pre>457</pre></td><td class='code'><pre>    RxSBG.Input = N.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='covered-line'><pre>457</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>  case ISD::ZERO_EXTEND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L866' href='#L866'><span>866:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>137</span>, <span class='None'>False</span>: <span class='covered-line'>9.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>    if (RxSBG.Opcode != SystemZ::RNSBG) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L867' href='#L867'><span>867:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>136</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Restrict the mask to the extended operand.</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>      unsigned InnerBitSize = N.getOperand(0).getValueSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>      if (!refineRxSBGMask(RxSBG, allOnes(InnerBitSize)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L870' href='#L870'><span>870:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>136</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>      RxSBG.Input = N.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    [[fallthrough]];</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case ISD::SIGN_EXTEND: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L878' href='#L878'><span>878:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>9.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check that the extension bits are don&apos;t-care (i.e. are masked out</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // by the final mask).</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    unsigned BitSize = N.getValueSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    unsigned InnerBitSize = N.getOperand(0).getValueSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    if (maskMatters(RxSBG, allOnes(BitSize) - allOnes(InnerBitSize))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L883' href='#L883'><span>883:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // In the case where only the sign bit is active, increase Rotate with</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // the extension width.</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      if (RxSBG.Mask == 1 &amp;&amp; <div class='tooltip'>RxSBG.Rotate == 1<span class='tooltip-content'>1</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L886' href='#L886'><span>886:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
  Branch (<span class='line-number'><a name='L886' href='#L886'><span>886:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L886'><span>886:11</span></a></span>) to (<span class='line-number'><a href='#L886'><span>886:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (886:11)
     Condition C2 --> (886:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        RxSBG.Rotate += (BitSize - InnerBitSize);</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    RxSBG.Input = N.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>869</pre></td><td class='code'><pre>  case ISD::SHL: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L896' href='#L896'><span>896:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>869</span>, <span class='None'>False</span>: <span class='covered-line'>8.70k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='covered-line'><pre>869</pre></td><td class='code'><pre>    auto *CountNode = dyn_cast&lt;ConstantSDNode&gt;(N.getOperand(1).getNode());</pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>869</pre></td><td class='code'><pre>    if (!CountNode)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L898' href='#L898'><span>898:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57</span>, <span class='None'>False</span>: <span class='covered-line'>812</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>812</pre></td><td class='code'><pre>    uint64_t Count = CountNode-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='covered-line'><pre>812</pre></td><td class='code'><pre>    unsigned BitSize = N.getValueSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='covered-line'><pre>812</pre></td><td class='code'><pre>    if (Count &lt; 1 || Count &gt;= BitSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L903' href='#L903'><span>903:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>812</span>]
  Branch (<span class='line-number'><a name='L903' href='#L903'><span>903:22</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>812</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L903'><span>903:9</span></a></span>) to (<span class='line-number'><a href='#L903'><span>903:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (903:9)
     Condition C2 --> (903:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>812</pre></td><td class='code'><pre>    if (RxSBG.Opcode == SystemZ::RNSBG) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L906' href='#L906'><span>906:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>801</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Treat (shl X, count) as (rotl X, size-count) as long as the bottom</pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // count bits from RxSBG.Input are ignored.</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      if (maskMatters(RxSBG, allOnes(Count)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L909' href='#L909'><span>909:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Treat (shl X, count) as (and (rotl X, count), ~0&lt;&lt;count).</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>      if (!refineRxSBGMask(RxSBG, allOnes(BitSize - Count) &lt;&lt; Count))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L913' href='#L913'><span>913:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>797</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>804</pre></td><td class='code'><pre>    RxSBG.Rotate = (RxSBG.Rotate + Count) &amp; 63;</pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>804</pre></td><td class='code'><pre>    RxSBG.Input = N.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>804</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>812</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  case ISD::SRL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L922' href='#L922'><span>922:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.43k</span>, <span class='None'>False</span>: <span class='covered-line'>8.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>  case ISD::SRA: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L923' href='#L923'><span>923:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>9.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>    auto *CountNode = dyn_cast&lt;ConstantSDNode&gt;(N.getOperand(1).getNode());</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>    if (!CountNode)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L925' href='#L925'><span>925:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>1.41k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>    uint64_t Count = CountNode-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>    unsigned BitSize = N.getValueSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>    if (Count &lt; 1 || Count &gt;= BitSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L930' href='#L930'><span>930:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.41k</span>]
  Branch (<span class='line-number'><a name='L930' href='#L930'><span>930:22</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.41k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L930'><span>930:9</span></a></span>) to (<span class='line-number'><a href='#L930'><span>930:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (930:9)
     Condition C2 --> (930:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>    if (RxSBG.Opcode == SystemZ::RNSBG || <div class='tooltip'>Opcode == ISD::SRA<span class='tooltip-content'>1.40k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L933' href='#L933'><span>933:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
  Branch (<span class='line-number'><a name='L933' href='#L933'><span>933:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>1.38k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L933'><span>933:9</span></a></span>) to (<span class='line-number'><a href='#L933'><span>933:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (933:9)
     Condition C2 --> (933:43)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Treat (srl|sra X, count) as (rotl X, size-count) as long as the top</pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // count bits from RxSBG.Input are ignored.</pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>      if (maskMatters(RxSBG, allOnes(Count) &lt;&lt; (BitSize - Count)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L936' href='#L936'><span>936:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Treat (srl X, count), mask) as (and (rotl X, size-count), ~0&gt;&gt;count),</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // which is similar to SLL above.</pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>      if (!refineRxSBGMask(RxSBG, allOnes(BitSize - Count)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L941' href='#L941'><span>941:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.37k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>    RxSBG.Rotate = (RxSBG.Rotate - Count) &amp; 63;</pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>    RxSBG.Input = N.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='covered-line'><pre>3.58k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L949' href='#L949'><span>949:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.58k</span>, <span class='None'>False</span>: <span class='covered-line'>5.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>3.58k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='covered-line'><pre>9.56k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='covered-line'><pre>9.56k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>SDValue SystemZDAGToDAGISel::getUNDEF(const SDLoc &amp;DL, EVT VT) const {</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>  SDNode *N = CurDAG-&gt;getMachineNode(TargetOpcode::IMPLICIT_DEF, DL, VT);</pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>  return SDValue(N, 0);</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SDValue SystemZDAGToDAGISel::convertTo(const SDLoc &amp;DL, EVT VT,</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>                                       SDValue N) const {</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>  if (N.getValueType() == MVT::i32 &amp;&amp; <div class='tooltip'>VT == MVT::i64<span class='tooltip-content'>2.01k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L961' href='#L961'><span>961:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.40k</span>, <span class='None'>False</span>: <span class='covered-line'>2.20k</span>]
  Branch (<span class='line-number'><a name='L961' href='#L961'><span>961:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.01k</span>, <span class='None'>False</span>: <span class='covered-line'>1.59k</span>]
  Branch (<span class='line-number'><a name='L961' href='#L961'><span>961:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.40k</span>, <span class='None'>False</span>: <span class='covered-line'>605</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L961'><span>961:7</span></a></span>) to (<span class='line-number'><a href='#L961'><span>961:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (961:7)
     Condition C2 --> (961:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>    return CurDAG-&gt;getTargetInsertSubreg(SystemZ::subreg_l32,</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>                                         DL, VT, getUNDEF(DL, MVT::i64), N);</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='covered-line'><pre>2.20k</pre></td><td class='code'><pre>  if (N.getValueType() == MVT::i64 &amp;&amp; <div class='tooltip'>VT == MVT::i32<span class='tooltip-content'>1.59k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L964' href='#L964'><span>964:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>526</span>, <span class='None'>False</span>: <span class='covered-line'>1.67k</span>]
  Branch (<span class='line-number'><a name='L964' href='#L964'><span>964:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.59k</span>, <span class='None'>False</span>: <span class='covered-line'>605</span>]
  Branch (<span class='line-number'><a name='L964' href='#L964'><span>964:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>526</span>, <span class='None'>False</span>: <span class='covered-line'>1.07k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L964'><span>964:7</span></a></span>) to (<span class='line-number'><a href='#L964'><span>964:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (964:7)
     Condition C2 --> (964:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>526</pre></td><td class='code'><pre>    return CurDAG-&gt;getTargetExtractSubreg(SystemZ::subreg_l32, DL, VT, N);</pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='covered-line'><pre>1.67k</pre></td><td class='code'><pre>  assert(N.getValueType() == VT &amp;&amp; &quot;Unexpected value types&quot;);</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='covered-line'><pre>1.67k</pre></td><td class='code'><pre>  return N;</pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='covered-line'><pre>1.67k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='covered-line'><pre>3.44k</pre></td><td class='code'><pre>bool SystemZDAGToDAGISel::tryRISBGZero(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='covered-line'><pre>3.44k</pre></td><td class='code'><pre>  SDLoc DL(N);</pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='covered-line'><pre>3.44k</pre></td><td class='code'><pre>  EVT VT = N-&gt;getValueType(0);</pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='covered-line'><pre>3.44k</pre></td><td class='code'><pre>  if (!VT.isInteger() || VT.getSizeInBits() &gt; 64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L973' href='#L973'><span>973:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>208</span>, <span class='None'>False</span>: <span class='covered-line'>3.23k</span>]
  Branch (<span class='line-number'><a name='L973' href='#L973'><span>973:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.44k</span>]
  Branch (<span class='line-number'><a name='L973' href='#L973'><span>973:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>208</span>, <span class='None'>False</span>: <span class='covered-line'>3.23k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L973'><span>973:7</span></a></span>) to (<span class='line-number'><a href='#L973'><span>973:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (973:7)
     Condition C2 --> (973:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>3.23k</pre></td><td class='code'><pre>  RxSBGOperands RISBG(SystemZ::RISBG, SDValue(N, 0));</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='covered-line'><pre>3.23k</pre></td><td class='code'><pre>  unsigned Count = 0;</pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='covered-line'><pre>7.31k</pre></td><td class='code'><pre>  while (expandRxSBG(RISBG))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L977' href='#L977'><span>977:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.07k</span>, <span class='None'>False</span>: <span class='covered-line'>3.23k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The widening or narrowing is expected to be free.</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Counting widening or narrowing as a saved operation will result in</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // preferring an R*SBG over a simple shift/logical instruction.</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>4.07k</pre></td><td class='code'><pre>    if (RISBG.Input.getOpcode() != ISD::ANY_EXTEND &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L981' href='#L981'><span>981:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.61k</span>, <span class='None'>False</span>: <span class='covered-line'>457</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='covered-line'><pre>4.07k</pre></td><td class='code'><pre>        <div class='tooltip'>RISBG.Input.getOpcode() != ISD::TRUNCATE<span class='tooltip-content'>3.61k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L982' href='#L982'><span>982:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.30k</span>, <span class='None'>False</span>: <span class='covered-line'>313</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L981'><span>981:9</span></a></span>) to (<span class='line-number'><a href='#L981'><span>982:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (981:9)
     Condition C2 --> (982:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='covered-line'><pre>3.30k</pre></td><td class='code'><pre>      Count += 1;</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='covered-line'><pre>3.23k</pre></td><td class='code'><pre>  if (Count == 0 || <div class='tooltip'>isa&lt;ConstantSDNode&gt;(RISBG.Input)<span class='tooltip-content'>2.62k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L984' href='#L984'><span>984:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>614</span>, <span class='None'>False</span>: <span class='covered-line'>2.62k</span>]
  Branch (<span class='line-number'><a name='L984' href='#L984'><span>984:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>2.62k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L984'><span>984:7</span></a></span>) to (<span class='line-number'><a href='#L984'><span>984:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (984:7)
     Condition C2 --> (984:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>615</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Prefer to use normal shift instructions over RISBG, since they can handle</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // all cases and are sometimes shorter.</pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>  if (Count == 1 &amp;&amp; <div class='tooltip'>N-&gt;getOpcode() != ISD::AND<span class='tooltip-content'>1.95k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L989' href='#L989'><span>989:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.95k</span>, <span class='None'>False</span>: <span class='covered-line'>670</span>]
  Branch (<span class='line-number'><a name='L989' href='#L989'><span>989:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.14k</span>, <span class='None'>False</span>: <span class='covered-line'>805</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L989'><span>989:7</span></a></span>) to (<span class='line-number'><a href='#L989'><span>989:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (989:7)
     Condition C2 --> (989:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Prefer register extensions like LLC over RISBG.  Also prefer to start</pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // out with normal ANDs if one instruction would be enough.  We can convert</pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // these ANDs into an RISBG later if a three-address instruction is useful.</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>  if (RISBG.Rotate == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L995' href='#L995'><span>995:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>838</span>, <span class='None'>False</span>: <span class='covered-line'>637</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>    bool PreferAnd = false;</pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Prefer AND for any 32-bit and-immediate operation.</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>    if (VT == MVT::i32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L998' href='#L998'><span>998:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>329</span>, <span class='None'>False</span>: <span class='covered-line'>509</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='covered-line'><pre>329</pre></td><td class='code'><pre>      PreferAnd = true;</pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // As well as for any 64-bit operation that can be implemented via LLC(R),</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // LLH(R), LLGT(R), or one of the and-immediate instructions.</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='covered-line'><pre>509</pre></td><td class='code'><pre>    else if (RISBG.Mask == 0xff ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1002' href='#L1002'><span>1002:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>466</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>509</pre></td><td class='code'><pre>             <div class='tooltip'>RISBG.Mask == 0xffff<span class='tooltip-content'>466</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1003' href='#L1003'><span>1003:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>432</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>509</pre></td><td class='code'><pre>             <div class='tooltip'>RISBG.Mask == 0x7fffffff<span class='tooltip-content'>432</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1004' href='#L1004'><span>1004:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>417</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='covered-line'><pre>509</pre></td><td class='code'><pre>             <div class='tooltip'>SystemZ::isImmLF(~RISBG.Mask)<span class='tooltip-content'>417</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1005' href='#L1005'><span>1005:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>338</span>, <span class='None'>False</span>: <span class='covered-line'>79</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='covered-line'><pre>509</pre></td><td class='code'><pre>             <div class='tooltip'>SystemZ::isImmHF(~RISBG.Mask)<span class='tooltip-content'>79</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1006' href='#L1006'><span>1006:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1002'><span>1002:14</span></a></span>) to (<span class='line-number'><a href='#L1002'><span>1006:43</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (1002:14)
     Condition C2 --> (1003:14)
     Condition C3 --> (1004:14)
     Condition C4 --> (1005:14)
     Condition C5 --> (1006:14)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  F,  T  = T      }
  4 { F,  F,  F,  T,  -  = T      }
  5 { F,  F,  T,  -,  -  = T      }
  6 { F,  T,  -,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,6)
  C3-Pair: covered: (1,5)
  C4-Pair: covered: (1,4)
  C5-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='covered-line'><pre>440</pre></td><td class='code'><pre>     PreferAnd = true;</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // And likewise for the LLZRGF instruction, which doesn&apos;t have a register</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // to register version.</pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>    else if (auto *Load = dyn_cast&lt;LoadSDNode&gt;(RISBG.Input)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1010' href='#L1010'><span>1010:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>59</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      if (Load-&gt;getMemoryVT() == MVT::i32 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1011' href='#L1011'><span>1011:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L1011' href='#L1011'><span>1011:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>          <div class='tooltip'>(<span class='tooltip-content'>8</span></div><div class='tooltip'>Load-&gt;getExtensionType() == ISD::EXTLOAD<span class='tooltip-content'>8</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1012' href='#L1012'><span>1012:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>           Load-&gt;getExtensionType() == ISD::ZEXTLOAD) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1013' href='#L1013'><span>1013:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>          <div class='tooltip'>RISBG.Mask == 0xffffff00<span class='tooltip-content'>8</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1014' href='#L1014'><span>1014:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>          <div class='tooltip'>Subtarget-&gt;hasLoadAndZeroRightmostByte()<span class='tooltip-content'>8</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1015' href='#L1015'><span>1015:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1011'><span>1011:11</span></a></span>) to (<span class='line-number'><a href='#L1011'><span>1015:51</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (1011:11)
     Condition C2 --> (1012:12)
     Condition C3 --> (1013:12)
     Condition C4 --> (1014:11)
     Condition C5 --> (1015:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  -,  -  = F      }
  2 { T,  F,  T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 20.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      PreferAnd = true;</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>    if (PreferAnd) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1018' href='#L1018'><span>1018:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>777</span>, <span class='None'>False</span>: <span class='covered-line'>61</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Replace the current node with an AND.  Note that the current node</pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // might already be that same AND, in which case it is already CSE&apos;d</pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // with it, and we must not call ReplaceNode.</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='covered-line'><pre>777</pre></td><td class='code'><pre>      SDValue In = convertTo(DL, VT, RISBG.Input);</pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='covered-line'><pre>777</pre></td><td class='code'><pre>      SDValue Mask = CurDAG-&gt;getConstant(RISBG.Mask, DL, VT);</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='covered-line'><pre>777</pre></td><td class='code'><pre>      SDValue New = CurDAG-&gt;getNode(ISD::AND, DL, VT, In, Mask);</pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='covered-line'><pre>777</pre></td><td class='code'><pre>      if (N != New.getNode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1025' href='#L1025'><span>1025:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='None'>False</span>: <span class='covered-line'>726</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>        insertDAGNode(CurDAG, N, Mask);</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>        insertDAGNode(CurDAG, N, New);</pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>        ReplaceNode(N, New.getNode());</pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>        N = New.getNode();</pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Now, select the machine opcode to implement this operation.</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>777</pre></td><td class='code'><pre>      if (!N-&gt;isMachineOpcode())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1032' href='#L1032'><span>1032:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>777</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='covered-line'><pre>777</pre></td><td class='code'><pre>        SelectCode(N);</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='covered-line'><pre>777</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='covered-line'><pre>777</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>698</pre></td><td class='code'><pre>  unsigned Opcode = SystemZ::RISBG;</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Prefer RISBGN if available, since it does not clobber CC.</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='covered-line'><pre>698</pre></td><td class='code'><pre>  if (Subtarget-&gt;hasMiscellaneousExtensions())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1040' href='#L1040'><span>1040:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>140</span>, <span class='None'>False</span>: <span class='covered-line'>558</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>    Opcode = SystemZ::RISBGN;</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>698</pre></td><td class='code'><pre>  EVT OpcodeVT = MVT::i64;</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='covered-line'><pre>698</pre></td><td class='code'><pre>  if (VT == MVT::i32 &amp;&amp; <div class='tooltip'>Subtarget-&gt;hasHighWord()<span class='tooltip-content'>216</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1043' href='#L1043'><span>1043:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>216</span>, <span class='None'>False</span>: <span class='covered-line'>482</span>]
  Branch (<span class='line-number'><a name='L1043' href='#L1043'><span>1043:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We can only use the 32-bit instructions if all source bits are</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // in the low 32 bits without wrapping, both after rotation (because</pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // of the smaller range for Start and End) and before rotation</pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // (because the input value is truncated).</pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='covered-line'><pre>698</pre></td><td class='code'><pre>      <div class='tooltip'>RISBG.Start &gt;= 32<span class='tooltip-content'>144</span></div> &amp;&amp; <div class='tooltip'>RISBG.End &gt;= RISBG.Start<span class='tooltip-content'>144</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1048' href='#L1048'><span>1048:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1048' href='#L1048'><span>1048:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='covered-line'><pre>698</pre></td><td class='code'><pre>      <div class='tooltip'>((RISBG.Start + RISBG.Rotate) &amp; 63) &gt;= 32<span class='tooltip-content'>144</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1049' href='#L1049'><span>1049:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>143</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>698</pre></td><td class='code'><pre>      ((RISBG.End + RISBG.Rotate) &amp; 63) &gt;=</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1050' href='#L1050'><span>1050:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>143</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>      ((RISBG.Start + RISBG.Rotate) &amp; 63)) {</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1043'><span>1043:7</span></a></span>) to (<span class='line-number'><a href='#L1043'><span>1051:42</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (1043:7)
     Condition C2 --> (1043:25)
     Condition C3 --> (1048:7)
     Condition C4 --> (1048:28)
     Condition C5 --> (1049:7)
     Condition C6 --> (1050:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  -,  -,  -,  -,  -  = F      }
  2 { T,  F,  -,  -,  -,  -  = F      }
  3 { T,  T,  T,  T,  F,  -  = F      }
  4 { T,  T,  T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: covered: (3,4)
  C6-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>    Opcode = SystemZ::RISBMux;</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>    OpcodeVT = MVT::i32;</pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>    RISBG.Start &amp;= 31;</pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>    RISBG.End &amp;= 31;</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='covered-line'><pre>698</pre></td><td class='code'><pre>  SDValue Ops[5] = {</pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='covered-line'><pre>698</pre></td><td class='code'><pre>    getUNDEF(DL, OpcodeVT),</pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='covered-line'><pre>698</pre></td><td class='code'><pre>    convertTo(DL, OpcodeVT, RISBG.Input),</pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>698</pre></td><td class='code'><pre>    CurDAG-&gt;getTargetConstant(RISBG.Start, DL, MVT::i32),</pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='covered-line'><pre>698</pre></td><td class='code'><pre>    CurDAG-&gt;getTargetConstant(RISBG.End | 128, DL, MVT::i32),</pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='covered-line'><pre>698</pre></td><td class='code'><pre>    CurDAG-&gt;getTargetConstant(RISBG.Rotate, DL, MVT::i32)</pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='covered-line'><pre>698</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='covered-line'><pre>698</pre></td><td class='code'><pre>  SDValue New = convertTo(</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='covered-line'><pre>698</pre></td><td class='code'><pre>      DL, VT, SDValue(CurDAG-&gt;getMachineNode(Opcode, DL, OpcodeVT, Ops), 0));</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>698</pre></td><td class='code'><pre>  ReplaceNode(N, New.getNode());</pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='covered-line'><pre>698</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>bool SystemZDAGToDAGISel::tryRxSBG(SDNode *N, unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>  SDLoc DL(N);</pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>  EVT VT = N-&gt;getValueType(0);</pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>  if (!VT.isInteger() || VT.getSizeInBits() &gt; 64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1073' href='#L1073'><span>1073:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>402</span>, <span class='None'>False</span>: <span class='covered-line'>879</span>]
  Branch (<span class='line-number'><a name='L1073' href='#L1073'><span>1073:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.28k</span>]
  Branch (<span class='line-number'><a name='L1073' href='#L1073'><span>1073:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>402</span>, <span class='None'>False</span>: <span class='covered-line'>879</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1073'><span>1073:7</span></a></span>) to (<span class='line-number'><a href='#L1073'><span>1073:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1073:7)
     Condition C2 --> (1073:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='covered-line'><pre>402</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try treating each operand of N as the second operand of the RxSBG</pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and see which goes deepest.</pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>  RxSBGOperands RxSBG[] = {</pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>    RxSBGOperands(Opcode, N-&gt;getOperand(0)),</pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>    RxSBGOperands(Opcode, N-&gt;getOperand(1))</pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>  unsigned Count[] = { 0, 0 };</pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>2.63k</pre></td><td class='code'><pre>  for (unsigned I = 0; I &lt; 2; <div class='tooltip'>++I<span class='tooltip-content'>1.75k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1082' href='#L1082'><span>1082:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.75k</span>, <span class='None'>False</span>: <span class='covered-line'>879</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>2.50k</pre></td><td class='code'><pre>    <div class='tooltip'>while (<span class='tooltip-content'>1.75k</span></div>RxSBG[I].Input-&gt;hasOneUse() &amp;&amp; <div class='tooltip'>expandRxSBG(RxSBG[I])<span class='tooltip-content'>2.25k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1083' href='#L1083'><span>1083:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.25k</span>, <span class='None'>False</span>: <span class='covered-line'>253</span>]
  Branch (<span class='line-number'><a name='L1083' href='#L1083'><span>1083:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>751</span>, <span class='None'>False</span>: <span class='covered-line'>1.50k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1083'><span>1083:12</span></a></span>) to (<span class='line-number'><a href='#L1083'><span>1083:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1083:12)
     Condition C2 --> (1083:43)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // In cases of multiple users it seems better to keep the simple</pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // instruction as they are one cycle faster, and it also helps in cases</pre></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // where both inputs share a common node.</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The widening or narrowing is expected to be free.  Counting widening</pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // or narrowing as a saved operation will result in preferring an R*SBG</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // over a simple shift/logical instruction.</pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='covered-line'><pre>751</pre></td><td class='code'><pre>      if (RxSBG[I].Input.getOpcode() != ISD::ANY_EXTEND &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1090' href='#L1090'><span>1090:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>751</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='covered-line'><pre>751</pre></td><td class='code'><pre>          RxSBG[I].Input.getOpcode() != ISD::TRUNCATE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1091' href='#L1091'><span>1091:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>747</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1090'><span>1090:11</span></a></span>) to (<span class='line-number'><a href='#L1090'><span>1091:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1090:11)
     Condition C2 --> (1091:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>747</pre></td><td class='code'><pre>        Count[I] += 1;</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Do nothing if neither operand is suitable.</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>  if (Count[0] == 0 &amp;&amp; <div class='tooltip'>Count[1] == 0<span class='tooltip-content'>794</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1095' href='#L1095'><span>1095:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>794</span>, <span class='None'>False</span>: <span class='covered-line'>85</span>]
  Branch (<span class='line-number'><a name='L1095' href='#L1095'><span>1095:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>369</span>, <span class='None'>False</span>: <span class='covered-line'>425</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1095'><span>1095:7</span></a></span>) to (<span class='line-number'><a href='#L1095'><span>1095:37</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1095:7)
     Condition C2 --> (1095:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Pick the deepest second operand.</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>510</pre></td><td class='code'><pre>  unsigned I = Count[0] &gt; Count[1] ? <div class='tooltip'>0<span class='tooltip-content'>20</span></div> : <div class='tooltip'>1<span class='tooltip-content'>490</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1099' href='#L1099'><span>1099:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>490</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>510</pre></td><td class='code'><pre>  SDValue Op0 = N-&gt;getOperand(I ^ 1);</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Prefer IC for character insertions from memory.</pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>510</pre></td><td class='code'><pre>  if (Opcode == SystemZ::ROSBG &amp;&amp; <div class='tooltip'>(RxSBG[I].Mask &amp; 0xff) == 0<span class='tooltip-content'>465</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1103' href='#L1103'><span>1103:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>465</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
  Branch (<span class='line-number'><a name='L1103' href='#L1103'><span>1103:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67</span>, <span class='None'>False</span>: <span class='covered-line'>398</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1103'><span>1103:7</span></a></span>) to (<span class='line-number'><a href='#L1103'><span>1103:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1103:7)
     Condition C2 --> (1103:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>    if (auto *Load = dyn_cast&lt;LoadSDNode&gt;(Op0.getNode()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1104' href='#L1104'><span>1104:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>      if (Load-&gt;getMemoryVT() == MVT::i8)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1105' href='#L1105'><span>1105:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // See whether we can avoid an AND in the first operand by converting</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ROSBG to RISBG.</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='covered-line'><pre>479</pre></td><td class='code'><pre>  if (Opcode == SystemZ::ROSBG &amp;&amp; <div class='tooltip'>detectOrAndInsertion(Op0, RxSBG[I].Mask)<span class='tooltip-content'>434</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1110' href='#L1110'><span>1110:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>434</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
  Branch (<span class='line-number'><a name='L1110' href='#L1110'><span>1110:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>419</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1110'><span>1110:7</span></a></span>) to (<span class='line-number'><a href='#L1110'><span>1110:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1110:7)
     Condition C2 --> (1110:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    Opcode = SystemZ::RISBG;</pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Prefer RISBGN if available, since it does not clobber CC.</pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    if (Subtarget-&gt;hasMiscellaneousExtensions())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1113' href='#L1113'><span>1113:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      Opcode = SystemZ::RISBGN;</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>479</pre></td><td class='code'><pre>  SDValue Ops[5] = {</pre></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>479</pre></td><td class='code'><pre>    convertTo(DL, MVT::i64, Op0),</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>479</pre></td><td class='code'><pre>    convertTo(DL, MVT::i64, RxSBG[I].Input),</pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='covered-line'><pre>479</pre></td><td class='code'><pre>    CurDAG-&gt;getTargetConstant(RxSBG[I].Start, DL, MVT::i32),</pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>479</pre></td><td class='code'><pre>    CurDAG-&gt;getTargetConstant(RxSBG[I].End, DL, MVT::i32),</pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='covered-line'><pre>479</pre></td><td class='code'><pre>    CurDAG-&gt;getTargetConstant(RxSBG[I].Rotate, DL, MVT::i32)</pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='covered-line'><pre>479</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>479</pre></td><td class='code'><pre>  SDValue New = convertTo(</pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='covered-line'><pre>479</pre></td><td class='code'><pre>      DL, VT, SDValue(CurDAG-&gt;getMachineNode(Opcode, DL, MVT::i64, Ops), 0));</pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='covered-line'><pre>479</pre></td><td class='code'><pre>  ReplaceNode(N, New.getNode());</pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>479</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='covered-line'><pre>510</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SystemZDAGToDAGISel::splitLargeImmediate(unsigned Opcode, SDNode *Node,</pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              SDValue Op0, uint64_t UpperVal,</pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>                                              uint64_t LowerVal) {</pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>  EVT VT = Node-&gt;getValueType(0);</pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>  SDLoc DL(Node);</pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>  SDValue Upper = CurDAG-&gt;getConstant(UpperVal, DL, VT);</pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>  if (Op0.getNode())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1136' href='#L1136'><span>1136:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>76</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    Upper = CurDAG-&gt;getNode(Opcode, DL, VT, Op0, Upper);</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>  {</pre></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // When we haven&apos;t passed in Op0, Upper will be a constant. In order to</pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // prevent folding back to the large immediate in `Or = getNode(...)` we run</pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // SelectCode first and end up with an opaque machine node. This means that</pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // we need to use a handle to keep track of Upper in case it gets CSE&apos;d by</pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // SelectCode.</pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Note that in the case where Op0 is passed in we could just call</pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // SelectCode(Upper) later, along with the SelectCode(Or), and avoid needing</pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the handle at all, but it&apos;s fine to do it here.</pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: This is a pretty hacky way to do this. Can we do something that</pre></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // doesn&apos;t require a two paragraph explanation?</pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>    HandleSDNode Handle(Upper);</pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>    SelectCode(Upper.getNode());</pre></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>    Upper = Handle.getValue();</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>  SDValue Lower = CurDAG-&gt;getConstant(LowerVal, DL, VT);</pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>  SDValue Or = CurDAG-&gt;getNode(Opcode, DL, VT, Upper, Lower);</pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>  ReplaceNode(Node, Or.getNode());</pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>  SelectCode(Or.getNode());</pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SystemZDAGToDAGISel::loadVectorConstant(</pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='covered-line'><pre>597</pre></td><td class='code'><pre>    const SystemZVectorConstantInfo &amp;VCI, SDNode *Node) {</pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='covered-line'><pre>597</pre></td><td class='code'><pre>  assert((VCI.Opcode == SystemZISD::BYTE_MASK ||</pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='covered-line'><pre>597</pre></td><td class='code'><pre>          VCI.Opcode == SystemZISD::REPLICATE ||</pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='covered-line'><pre>597</pre></td><td class='code'><pre>          VCI.Opcode == SystemZISD::ROTATE_MASK) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='covered-line'><pre>597</pre></td><td class='code'><pre>         &quot;Bad opcode!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='covered-line'><pre>597</pre></td><td class='code'><pre>  assert(VCI.VecVT.getSizeInBits() == 128 &amp;&amp; &quot;Expected a vector type&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='covered-line'><pre>597</pre></td><td class='code'><pre>  EVT VT = Node-&gt;getValueType(0);</pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='covered-line'><pre>597</pre></td><td class='code'><pre>  SDLoc DL(Node);</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='covered-line'><pre>597</pre></td><td class='code'><pre>  SmallVector&lt;SDValue, 2&gt; Ops;</pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='covered-line'><pre>597</pre></td><td class='code'><pre>  for (unsigned OpVal : VCI.OpVals)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1175' href='#L1175'><span>1175:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>760</span>, <span class='None'>False</span>: <span class='covered-line'>597</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='covered-line'><pre>760</pre></td><td class='code'><pre>    Ops.push_back(CurDAG-&gt;getTargetConstant(OpVal, DL, MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='covered-line'><pre>597</pre></td><td class='code'><pre>  SDValue Op = CurDAG-&gt;getNode(VCI.Opcode, DL, VCI.VecVT, Ops);</pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='covered-line'><pre>597</pre></td><td class='code'><pre>  if (VCI.VecVT == VT.getSimpleVT())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1179' href='#L1179'><span>1179:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>199</span>, <span class='None'>False</span>: <span class='covered-line'>398</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='covered-line'><pre>199</pre></td><td class='code'><pre>    ReplaceNode(Node, Op.getNode());</pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='covered-line'><pre>398</pre></td><td class='code'><pre>  else if (VT.getSizeInBits() == 128) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1181' href='#L1181'><span>1181:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>332</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>    SDValue BitCast = CurDAG-&gt;getNode(ISD::BITCAST, DL, VT, Op);</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>    ReplaceNode(Node, BitCast.getNode());</pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>    SelectCode(BitCast.getNode());</pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>  } else { // float or double</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    unsigned SubRegIdx =</pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>        (VT.getSizeInBits() == 32 ? <div class='tooltip'>SystemZ::subreg_h32<span class='tooltip-content'>44</span></div> : <div class='tooltip'>SystemZ::subreg_h64<span class='tooltip-content'>22</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1187' href='#L1187'><span>1187:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    ReplaceNode(</pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>        Node, CurDAG-&gt;getTargetExtractSubreg(SubRegIdx, DL, VT, Op).getNode());</pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='covered-line'><pre>597</pre></td><td class='code'><pre>  SelectCode(Op.getNode());</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='covered-line'><pre>597</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>SDNode *SystemZDAGToDAGISel::loadPoolVectorConstant(APInt Val, EVT VT, SDLoc DL) {</pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  SDNode *ResNode;</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  assert (VT.getSizeInBits() == 128);</pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  SDValue CP = CurDAG-&gt;getTargetConstantPool(</pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      ConstantInt::get(Type::getInt128Ty(*CurDAG-&gt;getContext()), Val),</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      TLI-&gt;getPointerTy(CurDAG-&gt;getDataLayout()));</pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  EVT PtrVT = CP.getValueType();</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  SDValue Ops[] = {</pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    SDValue(CurDAG-&gt;getMachineNode(SystemZ::LARL, DL, PtrVT, CP), 0),</pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    CurDAG-&gt;getTargetConstant(0, DL, PtrVT),</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    CurDAG-&gt;getRegister(0, PtrVT),</pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    CurDAG-&gt;getEntryNode()</pre></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  ResNode = CurDAG-&gt;getMachineNode(SystemZ::VL, DL, VT, MVT::Other, Ops);</pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Annotate ResNode with memory operand information so that MachineInstr</pre></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // queries work properly. This e.g. gives the register allocation the</pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // required information for rematerialization.</pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  MachineFunction&amp; MF = CurDAG-&gt;getMachineFunction();</pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  MachineMemOperand *MemOp =</pre></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      MF.getMachineMemOperand(MachinePointerInfo::getConstantPool(MF),</pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>                              MachineMemOperand::MOLoad, 16, Align(8));</pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(ResNode), {MemOp});</pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  return ResNode;</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>bool SystemZDAGToDAGISel::tryGather(SDNode *N, unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>  SDValue ElemV = N-&gt;getOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>  auto *ElemN = dyn_cast&lt;ConstantSDNode&gt;(ElemV);</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>  if (!ElemN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1226' href='#L1226'><span>1226:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>162</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='covered-line'><pre>162</pre></td><td class='code'><pre>  unsigned Elem = ElemN-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='covered-line'><pre>162</pre></td><td class='code'><pre>  EVT VT = N-&gt;getValueType(0);</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='covered-line'><pre>162</pre></td><td class='code'><pre>  if (Elem &gt;= VT.getVectorNumElements())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1231' href='#L1231'><span>1231:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>162</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='covered-line'><pre>162</pre></td><td class='code'><pre>  auto *Load = dyn_cast&lt;LoadSDNode&gt;(N-&gt;getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='covered-line'><pre>162</pre></td><td class='code'><pre>  if (!Load || <div class='tooltip'>!Load-&gt;hasNUsesOfValue(1, 0)<span class='tooltip-content'>69</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1235' href='#L1235'><span>1235:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
  Branch (<span class='line-number'><a name='L1235' href='#L1235'><span>1235:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1235'><span>1235:7</span></a></span>) to (<span class='line-number'><a href='#L1235'><span>1235:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1235:7)
     Condition C2 --> (1235:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  if (Load-&gt;getMemoryVT().getSizeInBits() !=</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1237' href='#L1237'><span>1237:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>      Load-&gt;getValueType(0).getSizeInBits())</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  SDValue Base, Disp, Index;</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  if (!selectBDVAddr12Only(Load-&gt;getBasePtr(), ElemV, Base, Disp, Index) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1242' href='#L1242'><span>1242:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
  Branch (<span class='line-number'><a name='L1242' href='#L1242'><span>1242:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>      <div class='tooltip'>Index.getValueType() != VT.changeVectorElementTypeToInteger()<span class='tooltip-content'>11</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1243' href='#L1243'><span>1243:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1242'><span>1242:7</span></a></span>) to (<span class='line-number'><a href='#L1242'><span>1243:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1242:7)
     Condition C2 --> (1243:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  SDLoc DL(Load);</pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  SDValue Ops[] = {</pre></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    N-&gt;getOperand(0), Base, Disp, Index,</pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    CurDAG-&gt;getTargetConstant(Elem, DL, MVT::i32), Load-&gt;getChain()</pre></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  SDNode *Res = CurDAG-&gt;getMachineNode(Opcode, DL, VT, MVT::Other, Ops);</pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  ReplaceUses(SDValue(Load, 1), SDValue(Res, 1));</pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  ReplaceNode(N, Res);</pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='covered-line'><pre>4.70k</pre></td><td class='code'><pre>bool SystemZDAGToDAGISel::tryScatter(StoreSDNode *Store, unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='covered-line'><pre>4.70k</pre></td><td class='code'><pre>  SDValue Value = Store-&gt;getValue();</pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='covered-line'><pre>4.70k</pre></td><td class='code'><pre>  if (Value.getOpcode() != ISD::EXTRACT_VECTOR_ELT)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1259' href='#L1259'><span>1259:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.59k</span>, <span class='None'>False</span>: <span class='covered-line'>110</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='covered-line'><pre>4.59k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  if (Store-&gt;getMemoryVT().getSizeInBits() != Value.getValueSizeInBits())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1261' href='#L1261'><span>1261:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>  SDValue ElemV = Value.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>  auto *ElemN = dyn_cast&lt;ConstantSDNode&gt;(ElemV);</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>  if (!ElemN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1266' href='#L1266'><span>1266:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  SDValue Vec = Value.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  EVT VT = Vec.getValueType();</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  unsigned Elem = ElemN-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  if (Elem &gt;= VT.getVectorNumElements())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1272' href='#L1272'><span>1272:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  SDValue Base, Disp, Index;</pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  if (!selectBDVAddr12Only(Store-&gt;getBasePtr(), ElemV, Base, Disp, Index) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1276' href='#L1276'><span>1276:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L1276' href='#L1276'><span>1276:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>      <div class='tooltip'>Index.getValueType() != VT.changeVectorElementTypeToInteger()<span class='tooltip-content'>9</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1277' href='#L1277'><span>1277:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1276'><span>1276:7</span></a></span>) to (<span class='line-number'><a href='#L1276'><span>1277:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1276:7)
     Condition C2 --> (1277:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  SDLoc DL(Store);</pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  SDValue Ops[] = {</pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    Vec, Base, Disp, Index, CurDAG-&gt;getTargetConstant(Elem, DL, MVT::i32),</pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    Store-&gt;getChain()</pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  ReplaceNode(Store, CurDAG-&gt;getMachineNode(Opcode, DL, MVT::Other, Ops));</pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Check whether or not the chain ending in StoreNode is suitable for doing</pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// the {load; op; store} to modify transformation.</pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool isFusableLoadOpStorePattern(StoreSDNode *StoreNode,</pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        SDValue StoredVal, SelectionDAG *CurDAG,</pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        LoadSDNode *&amp;LoadNode,</pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>                                        SDValue &amp;InputChain) {</pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Is the stored value result 0 of the operation?</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  if (StoredVal.getResNo() != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1296' href='#L1296'><span>1296:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>495</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Are there other uses of the loaded value than the operation?</pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  if (!StoredVal.getNode()-&gt;hasNUsesOfValue(1, 0))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1300' href='#L1300'><span>1300:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>495</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Is the store non-extending and non-indexed?</pre></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  if (!ISD::isNormalStore(StoreNode) || StoreNode-&gt;isNonTemporal())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1304' href='#L1304'><span>1304:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>495</span>]
  Branch (<span class='line-number'><a name='L1304' href='#L1304'><span>1304:41</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>495</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1304'><span>1304:7</span></a></span>) to (<span class='line-number'><a href='#L1304'><span>1304:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1304:7)
     Condition C2 --> (1304:41)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  SDValue Load = StoredVal-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Is the stored value a non-extending and non-indexed load?</pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  if (!ISD::isNormalLoad(Load.getNode()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1309' href='#L1309'><span>1309:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>367</span>, <span class='None'>False</span>: <span class='covered-line'>128</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='covered-line'><pre>367</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return LoadNode by reference.</pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>  LoadNode = cast&lt;LoadSDNode&gt;(Load);</pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Is store the only read of the loaded value?</pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>  if (!Load.hasOneUse())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1316' href='#L1316'><span>1316:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>123</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Is the address of the store the same as the load?</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>  if (LoadNode-&gt;getBasePtr() != StoreNode-&gt;getBasePtr() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1320' href='#L1320'><span>1320:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>123</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>      LoadNode-&gt;getOffset() != StoreNode-&gt;getOffset())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1321' href='#L1321'><span>1321:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>123</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1320'><span>1320:7</span></a></span>) to (<span class='line-number'><a href='#L1320'><span>1321:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1320:7)
     Condition C2 --> (1321:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if the chain is produced by the load or is a TokenFactor with</pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the load output chain as an operand. Return InputChain by reference.</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>  SDValue Chain = StoreNode-&gt;getChain();</pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>  bool ChainCheck = false;</pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>  if (Chain == Load.getValue(1)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1329' href='#L1329'><span>1329:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    ChainCheck = true;</pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    InputChain = LoadNode-&gt;getChain();</pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>13</span></div><div class='tooltip'>Chain.getOpcode() == ISD::TokenFactor<span class='tooltip-content'>13</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1332' href='#L1332'><span>1332:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    SmallVector&lt;SDValue, 4&gt; ChainOps;</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    SmallVector&lt;const SDNode *, 4&gt; LoopWorklist;</pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    SmallPtrSet&lt;const SDNode *, 16&gt; Visited;</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    const unsigned int Max = 1024;</pre></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    for (unsigned i = 0, e = Chain.getNumOperands(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>26</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1337' href='#L1337'><span>1337:54</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      SDValue Op = Chain.getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      if (Op == Load.getValue(1)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1339' href='#L1339'><span>1339:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        ChainCheck = true;</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Drop Load, but keep its chain. No cycle check necessary.</pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        ChainOps.push_back(Load.getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      LoopWorklist.push_back(Op.getNode());</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      ChainOps.push_back(Op);</pre></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    if (ChainCheck) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1349' href='#L1349'><span>1349:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Add the other operand of StoredVal to worklist.</pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      for (SDValue Op : StoredVal-&gt;ops())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1351' href='#L1351'><span>1351:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        if (Op.getNode() != LoadNode)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1352' href='#L1352'><span>1352:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          LoopWorklist.push_back(Op.getNode());</pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check if Load is reachable from any of the nodes in the worklist.</pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      if (SDNode::hasPredecessorHelper(Load.getNode(), Visited, LoopWorklist, Max,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1356' href='#L1356'><span>1356:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                                       true))</pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Make a new TokenFactor with all the other input chains except</pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // for the load.</pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>InputChain = CurDAG-&gt;getNode(ISD::TokenFactor, SDLoc(Chain),</span></pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                   MVT::Other, ChainOps);</span></pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>  if (!ChainCheck)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1366' href='#L1366'><span>1366:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>110</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Change a chain of {load; op; store} of the same value into a simple op</pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// through memory of that value, if the uses of the modified value and its</pre></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// address are suitable.</pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The tablegen pattern memory operand pattern is currently not able to match</pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// the case where the CC on the original operation are used.</pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See the equivalent routine in X86ISelDAGToDAG for further comments.</pre></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='covered-line'><pre>5.81k</pre></td><td class='code'><pre>bool SystemZDAGToDAGISel::tryFoldLoadStoreIntoMemOperand(SDNode *Node) {</pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='covered-line'><pre>5.81k</pre></td><td class='code'><pre>  StoreSDNode *StoreNode = cast&lt;StoreSDNode&gt;(Node);</pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='covered-line'><pre>5.81k</pre></td><td class='code'><pre>  SDValue StoredVal = StoreNode-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='covered-line'><pre>5.81k</pre></td><td class='code'><pre>  unsigned Opc = StoredVal-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='covered-line'><pre>5.81k</pre></td><td class='code'><pre>  SDLoc DL(StoreNode);</pre></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Before we try to select anything, make sure this is memory operand size</pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and opcode we can handle. Note that this must match the code below that</pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // actually lowers the opcodes.</pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='covered-line'><pre>5.81k</pre></td><td class='code'><pre>  EVT MemVT = StoreNode-&gt;getMemoryVT();</pre></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='covered-line'><pre>5.81k</pre></td><td class='code'><pre>  unsigned NewOpc = 0;</pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='covered-line'><pre>5.81k</pre></td><td class='code'><pre>  bool NegateOperand = false;</pre></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='covered-line'><pre>5.81k</pre></td><td class='code'><pre>  switch (Opc) {</pre></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='covered-line'><pre>5.32k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1393' href='#L1393'><span>1393:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.32k</span>, <span class='None'>False</span>: <span class='covered-line'>495</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='covered-line'><pre>5.32k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  case SystemZISD::SSUBO:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1395' href='#L1395'><span>1395:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>5.75k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    NegateOperand = true;</pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    [[fallthrough]];</pre></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='covered-line'><pre>262</pre></td><td class='code'><pre>  case SystemZISD::SADDO:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1398' href='#L1398'><span>1398:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>204</span>, <span class='None'>False</span>: <span class='covered-line'>5.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='covered-line'><pre>262</pre></td><td class='code'><pre>    if (MemVT == MVT::i32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1399' href='#L1399'><span>1399:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>126</span>, <span class='None'>False</span>: <span class='covered-line'>136</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>      NewOpc = SystemZ::ASI;</pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>    else if (MemVT == MVT::i64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1401' href='#L1401'><span>1401:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>136</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>      NewOpc = SystemZ::AGSI;</pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='covered-line'><pre>262</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='covered-line'><pre>262</pre></td><td class='code'><pre>  case SystemZISD::USUBO:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1406' href='#L1406'><span>1406:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110</span>, <span class='None'>False</span>: <span class='covered-line'>5.70k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    NegateOperand = true;</pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    [[fallthrough]];</pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='covered-line'><pre>233</pre></td><td class='code'><pre>  case SystemZISD::UADDO:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1409' href='#L1409'><span>1409:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123</span>, <span class='None'>False</span>: <span class='covered-line'>5.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='covered-line'><pre>233</pre></td><td class='code'><pre>    if (MemVT == MVT::i32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1410' href='#L1410'><span>1410:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>157</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>      NewOpc = SystemZ::ALSI;</pre></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='covered-line'><pre>157</pre></td><td class='code'><pre>    else if (MemVT == MVT::i64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1412' href='#L1412'><span>1412:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>157</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='covered-line'><pre>157</pre></td><td class='code'><pre>      NewOpc = SystemZ::ALGSI;</pre></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='covered-line'><pre>233</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='covered-line'><pre>5.81k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  LoadSDNode *LoadNode = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  SDValue InputChain;</pre></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  if (!isFusableLoadOpStorePattern(StoreNode, StoredVal, CurDAG, LoadNode,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1421' href='#L1421'><span>1421:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>385</span>, <span class='None'>False</span>: <span class='covered-line'>110</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>                                   InputChain))</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='covered-line'><pre>385</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  SDValue Operand = StoredVal.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  auto *OperandC = dyn_cast&lt;ConstantSDNode&gt;(Operand);</pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  if (!OperandC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1427' href='#L1427'><span>1427:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>96</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>  auto OperandV = OperandC-&gt;getAPIntValue();</pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>  if (NegateOperand)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1430' href='#L1430'><span>1430:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    OperandV = -OperandV;</pre></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>  if (OperandV.getSignificantBits() &gt; 8)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1432' href='#L1432'><span>1432:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  Operand = CurDAG-&gt;getTargetConstant(OperandV, DL, MemVT);</pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  SDValue Base, Disp;</pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  if (!selectBDAddr20Only(StoreNode-&gt;getBasePtr(), Base, Disp))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1437' href='#L1437'><span>1437:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  SDValue Ops[] = { Base, Disp, Operand, InputChain };</pre></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  MachineSDNode *Result =</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>    CurDAG-&gt;getMachineNode(NewOpc, DL, MVT::i32, MVT::Other, Ops);</pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  CurDAG-&gt;setNodeMemRefs(</pre></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>      Result, {StoreNode-&gt;getMemOperand(), LoadNode-&gt;getMemOperand()});</pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  ReplaceUses(SDValue(StoreNode, 0), SDValue(Result, 1));</pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  ReplaceUses(SDValue(StoredVal.getNode(), 1), SDValue(Result, 0));</pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  CurDAG-&gt;RemoveDeadNode(Node);</pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZDAGToDAGISel::canUseBlockOperation(StoreSDNode *Store,</pre></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='covered-line'><pre>826</pre></td><td class='code'><pre>                                               LoadSDNode *Load) const {</pre></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check that the two memory operands have the same size.</pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='covered-line'><pre>826</pre></td><td class='code'><pre>  if (Load-&gt;getMemoryVT() != Store-&gt;getMemoryVT())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1455' href='#L1455'><span>1455:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>825</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Volatility stops an access from being decomposed.</pre></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='covered-line'><pre>825</pre></td><td class='code'><pre>  if (Load-&gt;isVolatile() || <div class='tooltip'>Store-&gt;isVolatile()<span class='tooltip-content'>319</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1459' href='#L1459'><span>1459:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>506</span>, <span class='None'>False</span>: <span class='covered-line'>319</span>]
  Branch (<span class='line-number'><a name='L1459' href='#L1459'><span>1459:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>312</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1459'><span>1459:7</span></a></span>) to (<span class='line-number'><a href='#L1459'><span>1459:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1459:7)
     Condition C2 --> (1459:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='covered-line'><pre>513</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // There&apos;s no chance of overlap if the load is invariant.</pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  if (Load-&gt;isInvariant() &amp;&amp; <div class='tooltip'>Load-&gt;isDereferenceable()<span class='tooltip-content'>1</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1463' href='#L1463'><span>1463:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>311</span>]
  Branch (<span class='line-number'><a name='L1463' href='#L1463'><span>1463:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1463'><span>1463:7</span></a></span>) to (<span class='line-number'><a href='#L1463'><span>1463:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1463:7)
     Condition C2 --> (1463:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Otherwise we need to check whether there&apos;s an alias.</pre></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>  const Value *V1 = Load-&gt;getMemOperand()-&gt;getValue();</pre></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>  const Value *V2 = Store-&gt;getMemOperand()-&gt;getValue();</pre></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>  if (!V1 || <div class='tooltip'>!V2<span class='tooltip-content'>158</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1469' href='#L1469'><span>1469:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>153</span>, <span class='None'>False</span>: <span class='covered-line'>158</span>]
  Branch (<span class='line-number'><a name='L1469' href='#L1469'><span>1469:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>142</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1469'><span>1469:7</span></a></span>) to (<span class='line-number'><a href='#L1469'><span>1469:17</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1469:7)
     Condition C2 --> (1469:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Reject equality.</pre></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  uint64_t Size = Load-&gt;getMemoryVT().getStoreSize();</pre></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  int64_t End1 = Load-&gt;getSrcValueOffset() + Size;</pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  int64_t End2 = Store-&gt;getSrcValueOffset() + Size;</pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  if (V1 == V2 &amp;&amp; <div class='tooltip'>End1 == End2<span class='tooltip-content'>51</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1476' href='#L1476'><span>1476:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='None'>False</span>: <span class='covered-line'>91</span>]
  Branch (<span class='line-number'><a name='L1476' href='#L1476'><span>1476:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1476'><span>1476:7</span></a></span>) to (<span class='line-number'><a href='#L1476'><span>1476:31</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1476:7)
     Condition C2 --> (1476:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>  return AA-&gt;isNoAlias(MemoryLocation(V1, End1, Load-&gt;getAAInfo()),</pre></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>                       MemoryLocation(V2, End2, Store-&gt;getAAInfo()));</pre></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='covered-line'><pre>834</pre></td><td class='code'><pre>bool SystemZDAGToDAGISel::storeLoadCanUseMVC(SDNode *N) const {</pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='covered-line'><pre>834</pre></td><td class='code'><pre>  auto *Store = cast&lt;StoreSDNode&gt;(N);</pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='covered-line'><pre>834</pre></td><td class='code'><pre>  auto *Load = cast&lt;LoadSDNode&gt;(Store-&gt;getValue());</pre></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Prefer not to use MVC if either address can use ... RELATIVE LONG</pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions.</pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='covered-line'><pre>834</pre></td><td class='code'><pre>  uint64_t Size = Load-&gt;getMemoryVT().getStoreSize();</pre></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='covered-line'><pre>834</pre></td><td class='code'><pre>  if (Size &gt; 1 &amp;&amp; <div class='tooltip'>Size &lt;= 8<span class='tooltip-content'>822</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1490' href='#L1490'><span>1490:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>822</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
  Branch (<span class='line-number'><a name='L1490' href='#L1490'><span>1490:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>720</span>, <span class='None'>False</span>: <span class='covered-line'>102</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1490'><span>1490:7</span></a></span>) to (<span class='line-number'><a href='#L1490'><span>1490:28</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1490:7)
     Condition C2 --> (1490:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Prefer LHRL, LRL and LGRL.</pre></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='covered-line'><pre>720</pre></td><td class='code'><pre>    if (SystemZISD::isPCREL(Load-&gt;getBasePtr().getOpcode()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1492' href='#L1492'><span>1492:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>675</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Prefer STHRL, STRL and STGRL.</pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='covered-line'><pre>675</pre></td><td class='code'><pre>    if (SystemZISD::isPCREL(Store-&gt;getBasePtr().getOpcode()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1495' href='#L1495'><span>1495:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>671</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='covered-line'><pre>675</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='covered-line'><pre>785</pre></td><td class='code'><pre>  return canUseBlockOperation(Store, Load);</pre></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='covered-line'><pre>834</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZDAGToDAGISel::storeLoadCanUseBlockBinary(SDNode *N,</pre></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>                                                     unsigned I) const {</pre></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>  auto *StoreA = cast&lt;StoreSDNode&gt;(N);</pre></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>  auto *LoadA = cast&lt;LoadSDNode&gt;(StoreA-&gt;getValue().getOperand(1 - I));</pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>  auto *LoadB = cast&lt;LoadSDNode&gt;(StoreA-&gt;getValue().getOperand(I));</pre></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>  return !LoadA-&gt;isVolatile() &amp;&amp; <div class='tooltip'>LoadA-&gt;getMemoryVT() == LoadB-&gt;getMemoryVT()<span class='tooltip-content'>43</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1507' href='#L1507'><span>1507:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L1507' href='#L1507'><span>1507:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>         <div class='tooltip'>canUseBlockOperation(StoreA, LoadB)<span class='tooltip-content'>41</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1508' href='#L1508'><span>1508:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1507'><span>1507:10</span></a></span>) to (<span class='line-number'><a href='#L1507'><span>1508:45</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1507:10)
     Condition C2 --> (1507:34)
     Condition C3 --> (1508:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='covered-line'><pre>8.84k</pre></td><td class='code'><pre>bool SystemZDAGToDAGISel::storeLoadIsAligned(SDNode *N) const {</pre></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='covered-line'><pre>8.84k</pre></td><td class='code'><pre>  auto *MemAccess = cast&lt;MemSDNode&gt;(N);</pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='covered-line'><pre>8.84k</pre></td><td class='code'><pre>  auto *LdSt = dyn_cast&lt;LSBaseSDNode&gt;(MemAccess);</pre></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='covered-line'><pre>8.84k</pre></td><td class='code'><pre>  TypeSize StoreSize = MemAccess-&gt;getMemoryVT().getStoreSize();</pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='covered-line'><pre>8.84k</pre></td><td class='code'><pre>  SDValue BasePtr = MemAccess-&gt;getBasePtr();</pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='covered-line'><pre>8.84k</pre></td><td class='code'><pre>  MachineMemOperand *MMO = MemAccess-&gt;getMemOperand();</pre></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='covered-line'><pre>8.84k</pre></td><td class='code'><pre>  assert(MMO &amp;&amp; &quot;Expected a memory operand.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The memory access must have a proper alignment and no index register.</pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Only load and store nodes have the offset operand (atomic loads do not).</pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='covered-line'><pre>8.84k</pre></td><td class='code'><pre>  if (MemAccess-&gt;getAlign().value() &lt; StoreSize ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1522' href='#L1522'><span>1522:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.25k</span>, <span class='None'>False</span>: <span class='covered-line'>7.59k</span>]
  Branch (<span class='line-number'><a name='L1522' href='#L1522'><span>1522:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.25k</span>, <span class='None'>False</span>: <span class='covered-line'>7.59k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='covered-line'><pre>8.84k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>7.59k</span></div><div class='tooltip'>LdSt<span class='tooltip-content'>7.59k</span></div> &amp;&amp; <div class='tooltip'>!LdSt-&gt;getOffset().isUndef()<span class='tooltip-content'>7.56k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1523' href='#L1523'><span>1523:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.56k</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
  Branch (<span class='line-number'><a name='L1523' href='#L1523'><span>1523:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.56k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1522'><span>1522:7</span></a></span>) to (<span class='line-number'><a href='#L1522'><span>1523:45</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1522:7)
     Condition C2 --> (1523:8)
     Condition C3 --> (1523:16)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  F  = F      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The MMO must not have an unaligned offset.</pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='covered-line'><pre>7.59k</pre></td><td class='code'><pre>  if (MMO-&gt;getOffset() % StoreSize != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1527' href='#L1527'><span>1527:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.59k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // An access to GOT or the Constant Pool is aligned.</pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='covered-line'><pre>7.59k</pre></td><td class='code'><pre>  if (const PseudoSourceValue *PSV = MMO-&gt;getPseudoValue())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1531' href='#L1531'><span>1531:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.09k</span>, <span class='None'>False</span>: <span class='covered-line'>6.50k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>    if ((PSV-&gt;isGOT() || <div class='tooltip'>PSV-&gt;isConstantPool()<span class='tooltip-content'>857</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1532' href='#L1532'><span>1532:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>235</span>, <span class='None'>False</span>: <span class='covered-line'>857</span>]
  Branch (<span class='line-number'><a name='L1532' href='#L1532'><span>1532:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>585</span>, <span class='None'>False</span>: <span class='covered-line'>272</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1532'><span>1532:10</span></a></span>) to (<span class='line-number'><a href='#L1532'><span>1532:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1532:10)
     Condition C2 --> (1532:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='covered-line'><pre>820</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check the alignment of a Global Address.</pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='covered-line'><pre>6.77k</pre></td><td class='code'><pre>  if (BasePtr.getNumOperands())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1536' href='#L1536'><span>1536:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.37k</span>, <span class='None'>False</span>: <span class='covered-line'>404</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='covered-line'><pre>6.37k</pre></td><td class='code'><pre>    if (GlobalAddressSDNode *GA =</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1537' href='#L1537'><span>1537:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>313</span>, <span class='None'>False</span>: <span class='covered-line'>6.05k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='covered-line'><pre>6.37k</pre></td><td class='code'><pre>        dyn_cast&lt;GlobalAddressSDNode&gt;(BasePtr.getOperand(0))) {</pre></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The immediate offset must be aligned.</pre></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='covered-line'><pre>313</pre></td><td class='code'><pre>      if (GA-&gt;getOffset() % StoreSize != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1540' href='#L1540'><span>1540:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>302</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The alignment of the symbol itself must be at least the store size.</pre></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>      const GlobalValue *GV = GA-&gt;getGlobal();</pre></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>      const DataLayout &amp;DL = GV-&gt;getParent()-&gt;getDataLayout();</pre></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>      if (GV-&gt;getPointerAlignment(DL).value() &lt; StoreSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1546' href='#L1546'><span>1546:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>300</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='covered-line'><pre>6.76k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='covered-line'><pre>6.77k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='covered-line'><pre>25.0k</pre></td><td class='code'><pre>ISD::LoadExtType SystemZDAGToDAGISel::getLoadExtType(SDNode *N) const {</pre></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='covered-line'><pre>25.0k</pre></td><td class='code'><pre>  ISD::LoadExtType ETy;</pre></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='covered-line'><pre>25.0k</pre></td><td class='code'><pre>  if (auto *L = dyn_cast&lt;LoadSDNode&gt;(N))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1555' href='#L1555'><span>1555:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.8k</span>, <span class='None'>False</span>: <span class='covered-line'>163</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>    ETy = L-&gt;getExtensionType();</pre></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='covered-line'><pre>163</pre></td><td class='code'><pre>  else if (auto *AL = dyn_cast&lt;AtomicSDNode&gt;(N))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1557' href='#L1557'><span>1557:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>163</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='covered-line'><pre>163</pre></td><td class='code'><pre>    ETy = AL-&gt;getExtensionType();</pre></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>llvm_unreachable</span>(&quot;Unkown load node type.&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='covered-line'><pre>25.0k</pre></td><td class='code'><pre>  return ETy;</pre></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='covered-line'><pre>25.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>void SystemZDAGToDAGISel::Select(SDNode *Node) {</pre></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we have a custom node, we already have selected!</pre></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>  if (Node-&gt;isMachineOpcode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1566' href='#L1566'><span>1566:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>690</span>, <span class='None'>False</span>: <span class='covered-line'>147k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='covered-line'><pre>690</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(errs() &lt;&lt; &quot;== &quot;; Node-&gt;dump(CurDAG); errs() &lt;&lt; &quot;\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>690</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>690</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>690</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>690</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='covered-line'><pre>690</pre></td><td class='code'><pre>    Node-&gt;setNodeId(-1);</pre></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='covered-line'><pre>690</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='covered-line'><pre>690</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>  unsigned Opcode = Node-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>  switch (Opcode) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1573' href='#L1573'><span>1573:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>132k</span>, <span class='None'>False</span>: <span class='covered-line'>14.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='covered-line'><pre>899</pre></td><td class='code'><pre>  case ISD::OR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1574' href='#L1574'><span>1574:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>899</span>, <span class='None'>False</span>: <span class='covered-line'>146k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='covered-line'><pre>899</pre></td><td class='code'><pre>    if (Node-&gt;getOperand(1).getOpcode() != ISD::Constant)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1575' href='#L1575'><span>1575:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>752</span>, <span class='None'>False</span>: <span class='covered-line'>147</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='covered-line'><pre>752</pre></td><td class='code'><pre>      if (tryRxSBG(Node, SystemZ::ROSBG))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1576' href='#L1576'><span>1576:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>434</span>, <span class='None'>False</span>: <span class='covered-line'>318</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='covered-line'><pre>434</pre></td><td class='code'><pre>        return;</pre></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='covered-line'><pre>465</pre></td><td class='code'><pre>    goto or_xor;</pre></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='covered-line'><pre>465</pre></td><td class='code'><pre>  case ISD::XOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1580' href='#L1580'><span>1580:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>428</span>, <span class='None'>False</span>: <span class='covered-line'>146k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='covered-line'><pre>428</pre></td><td class='code'><pre>    if (Node-&gt;getOperand(1).getOpcode() != ISD::Constant)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1581' href='#L1581'><span>1581:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>267</span>, <span class='None'>False</span>: <span class='covered-line'>161</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='covered-line'><pre>267</pre></td><td class='code'><pre>      if (tryRxSBG(Node, SystemZ::RXSBG))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1582' href='#L1582'><span>1582:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>240</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        return;</pre></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Fall through.</pre></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='covered-line'><pre>866</pre></td><td class='code'><pre>  or_xor:</pre></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this is a 64-bit operation in which both 32-bit halves are nonzero,</pre></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // split the operation into two.  If both operands here happen to be</pre></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // constant, leave this to common code to optimize.</pre></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='covered-line'><pre>866</pre></td><td class='code'><pre>    if (Node-&gt;getValueType(0) == MVT::i64 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1589' href='#L1589'><span>1589:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>280</span>, <span class='None'>False</span>: <span class='covered-line'>586</span>]
  Branch (<span class='line-number'><a name='L1589' href='#L1589'><span>1589:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>281</span>, <span class='None'>False</span>: <span class='covered-line'>585</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='covered-line'><pre>866</pre></td><td class='code'><pre>        <div class='tooltip'>Node-&gt;getOperand(0).getOpcode() != ISD::Constant<span class='tooltip-content'>281</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1590' href='#L1590'><span>1590:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>280</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1589'><span>1589:9</span></a></span>) to (<span class='line-number'><a href='#L1589'><span>1590:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1589:9)
     Condition C2 --> (1590:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>      if (auto *Op1 = dyn_cast&lt;ConstantSDNode&gt;(Node-&gt;getOperand(1))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1591' href='#L1591'><span>1591:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>154</span>, <span class='None'>False</span>: <span class='covered-line'>126</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>        uint64_t Val = Op1-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Don&apos;t split the operation if we can match one of the combined</pre></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // logical operations provided by miscellaneous-extensions-3.</pre></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>        if (Subtarget-&gt;hasMiscellaneousExtensions3()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1595' href='#L1595'><span>1595:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>149</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>          unsigned ChildOpcode = Node-&gt;getOperand(0).getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Check whether this expression matches NAND/NOR/NXOR.</pre></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>          if (Val == (uint64_t)-1 &amp;&amp; <div class='tooltip'>Opcode == ISD::XOR<span class='tooltip-content'>3</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1598' href='#L1598'><span>1598:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L1598' href='#L1598'><span>1598:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1598'><span>1598:15</span></a></span>) to (<span class='line-number'><a href='#L1598'><span>1598:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1598:15)
     Condition C2 --> (1598:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>            if (ChildOpcode == ISD::AND || <div class='tooltip'>ChildOpcode == ISD::OR<span class='tooltip-content'>2</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1599' href='#L1599'><span>1599:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L1599' href='#L1599'><span>1599:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>                <div class='tooltip'>ChildOpcode == ISD::XOR<span class='tooltip-content'>1</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1600' href='#L1600'><span>1600:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1599'><span>1599:17</span></a></span>) to (<span class='line-number'><a href='#L1599'><span>1600:40</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1599:17)
     Condition C2 --> (1599:44)
     Condition C3 --> (1600:17)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  -,  -  = T      }
  2 { F,  F,  T  = T      }
  3 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>              break;</pre></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Check whether this expression matches OR-with-complement</pre></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // (or matches an alternate pattern for NXOR).</pre></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          if (ChildOpcode == ISD::XOR) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1604' href='#L1604'><span>1604:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>            auto Op0 = Node-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>            if (auto *Op0Op1 = dyn_cast&lt;ConstantSDNode&gt;(Op0-&gt;getOperand(1)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1606' href='#L1606'><span>1606:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>              if (Op0Op1-&gt;getZExtValue() == (uint64_t)-1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1607' href='#L1607'><span>1607:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                break;</pre></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Don&apos;t split an XOR with -1 as LCGR/AGHI is more compact.</pre></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>        if (Opcode == ISD::XOR &amp;&amp; <div class='tooltip'>Op1-&gt;isAllOnes()<span class='tooltip-content'>62</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1612' href='#L1612'><span>1612:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>87</span>]
  Branch (<span class='line-number'><a name='L1612' href='#L1612'><span>1612:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1612'><span>1612:13</span></a></span>) to (<span class='line-number'><a href='#L1612'><span>1612:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1612:13)
     Condition C2 --> (1612:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='covered-line'><pre>131</pre></td><td class='code'><pre>        if (!SystemZ::isImmLF(Val) &amp;&amp; <div class='tooltip'>!SystemZ::isImmHF(Val)<span class='tooltip-content'>58</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1614' href='#L1614'><span>1614:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>73</span>]
  Branch (<span class='line-number'><a name='L1614' href='#L1614'><span>1614:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1614'><span>1614:13</span></a></span>) to (<span class='line-number'><a href='#L1614'><span>1614:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1614:13)
     Condition C2 --> (1614:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>          splitLargeImmediate(Opcode, Node, Node-&gt;getOperand(0),</pre></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>                              Val - uint32_t(Val), uint32_t(Val));</pre></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>          return;</pre></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='covered-line'><pre>131</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='covered-line'><pre>827</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='covered-line'><pre>1.73k</pre></td><td class='code'><pre>  case ISD::AND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1622' href='#L1622'><span>1622:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.73k</span>, <span class='None'>False</span>: <span class='covered-line'>145k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='covered-line'><pre>1.73k</pre></td><td class='code'><pre>    if (Node-&gt;getOperand(1).getOpcode() != ISD::Constant)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1623' href='#L1623'><span>1623:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>262</span>, <span class='None'>False</span>: <span class='covered-line'>1.47k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='covered-line'><pre>262</pre></td><td class='code'><pre>      if (tryRxSBG(Node, SystemZ::RNSBG))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1624' href='#L1624'><span>1624:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>244</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        return;</pre></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>    [[fallthrough]];</pre></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='covered-line'><pre>2.06k</pre></td><td class='code'><pre>  case ISD::ROTL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1627' href='#L1627'><span>1627:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>339</span>, <span class='None'>False</span>: <span class='covered-line'>146k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='covered-line'><pre>2.81k</pre></td><td class='code'><pre>  case ISD::SHL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1628' href='#L1628'><span>1628:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>751</span>, <span class='None'>False</span>: <span class='covered-line'>146k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='covered-line'><pre>3.32k</pre></td><td class='code'><pre>  case ISD::SRL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1629' href='#L1629'><span>1629:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>512</span>, <span class='None'>False</span>: <span class='covered-line'>146k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='covered-line'><pre>3.44k</pre></td><td class='code'><pre>  case ISD::ZERO_EXTEND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1630' href='#L1630'><span>1630:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123</span>, <span class='None'>False</span>: <span class='covered-line'>147k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='covered-line'><pre>3.44k</pre></td><td class='code'><pre>    if (tryRISBGZero(Node))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1631' href='#L1631'><span>1631:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.47k</span>, <span class='None'>False</span>: <span class='covered-line'>1.97k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='covered-line'><pre>1.97k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='covered-line'><pre>1.97k</pre></td><td class='code'><pre>  case ISD::BSWAP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1635' href='#L1635'><span>1635:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>147k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    if (Node-&gt;getValueType(0) == MVT::i128) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1636' href='#L1636'><span>1636:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      SDLoc DL(Node);</pre></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      SDValue Src = Node-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      Src = CurDAG-&gt;getNode(ISD::BITCAST, DL, MVT::v16i8, Src);</pre></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      uint64_t Bytes[2] = { 0x0706050403020100ULL, 0x0f0e0d0c0b0a0908ULL };</pre></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      SDNode *Mask = loadPoolVectorConstant(APInt(128, Bytes), MVT::v16i8, DL);</pre></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      SDValue Ops[] = { Src, Src, SDValue(Mask, 0) };</pre></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      SDValue Res = SDValue(CurDAG-&gt;getMachineNode(SystemZ::VPERM, DL,</pre></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                                                   MVT::v16i8, Ops), 0);</pre></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      Res = CurDAG-&gt;getNode(ISD::BITCAST, DL, MVT::i128, Res);</pre></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      SDNode *ResNode = Res.getNode();</pre></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      ReplaceNode(Node, ResNode);</pre></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      SelectCode(Src.getNode());</pre></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      SelectCode(ResNode);</pre></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>  case ISD::Constant:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1656' href='#L1656'><span>1656:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.29k</span>, <span class='None'>False</span>: <span class='covered-line'>145k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this is a 64-bit constant that is out of the range of LLILF,</pre></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // LLIHF and LGFI, split it into two 32-bit pieces.</pre></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>    if (Node-&gt;getValueType(0) == MVT::i64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1659' href='#L1659'><span>1659:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>687</span>, <span class='None'>False</span>: <span class='covered-line'>608</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='covered-line'><pre>687</pre></td><td class='code'><pre>      uint64_t Val = Node-&gt;getAsZExtVal();</pre></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='covered-line'><pre>687</pre></td><td class='code'><pre>      if (!SystemZ::isImmLF(Val) &amp;&amp; <div class='tooltip'>!SystemZ::isImmHF(Val)<span class='tooltip-content'>216</span></div> &amp;&amp; <div class='tooltip'>!isInt&lt;32&gt;(Val)<span class='tooltip-content'>151</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1661' href='#L1661'><span>1661:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>216</span>, <span class='None'>False</span>: <span class='covered-line'>471</span>]
  Branch (<span class='line-number'><a name='L1661' href='#L1661'><span>1661:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>151</span>, <span class='None'>False</span>: <span class='covered-line'>65</span>]
  Branch (<span class='line-number'><a name='L1661' href='#L1661'><span>1661:63</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>75</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1661'><span>1661:11</span></a></span>) to (<span class='line-number'><a href='#L1661'><span>1661:78</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1661:11)
     Condition C2 --> (1661:37)
     Condition C3 --> (1661:63)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>        splitLargeImmediate(ISD::OR, Node, SDValue(), Val - uint32_t(Val),</pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>                            uint32_t(Val));</pre></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>        return;</pre></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='covered-line'><pre>687</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>    if (Node-&gt;getValueType(0) == MVT::i128) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1667' href='#L1667'><span>1667:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>1.17k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>      const APInt &amp;Val = Node-&gt;getAsAPIntVal();</pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>      SystemZVectorConstantInfo VCI(Val);</pre></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>      if (VCI.isVectorConstantLegal(*Subtarget)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1670' href='#L1670'><span>1670:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        loadVectorConstant(VCI, Node);</pre></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        return;</pre></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If we can&apos;t materialize the constant we need to use a literal pool.</pre></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      SDNode *ResNode = loadPoolVectorConstant(Val, MVT::i128, SDLoc(Node));</pre></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      ReplaceNode(Node, ResNode);</pre></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>  case SystemZISD::SELECT_CCMASK: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1681' href='#L1681'><span>1681:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.14k</span>, <span class='None'>False</span>: <span class='covered-line'>146k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>    SDValue Op0 = Node-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>    SDValue Op1 = Node-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Prefer to put any load first, so that it can be matched as a</pre></td></tr><tr><td class='line-number'><a name='L1685' href='#L1685'><pre>1685</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // conditional load.  Likewise for constants in range for LOCHI.</pre></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>    if ((Op1.getOpcode() == ISD::LOAD &amp;&amp; <div class='tooltip'>Op0.getOpcode() != ISD::LOAD<span class='tooltip-content'>176</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1686' href='#L1686'><span>1686:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>159</span>, <span class='None'>False</span>: <span class='covered-line'>988</span>]
  Branch (<span class='line-number'><a name='L1686' href='#L1686'><span>1686:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>176</span>, <span class='None'>False</span>: <span class='covered-line'>971</span>]
  Branch (<span class='line-number'><a name='L1686' href='#L1686'><span>1686:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>152</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>995</span></div><div class='tooltip'>Subtarget-&gt;hasLoadStoreOnCond2()<span class='tooltip-content'>995</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1687' href='#L1687'><span>1687:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>335</span>, <span class='None'>False</span>: <span class='covered-line'>660</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='covered-line'><pre>995</pre></td><td class='code'><pre>         <div class='tooltip'>Node-&gt;getValueType(0).isInteger()<span class='tooltip-content'>335</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1688' href='#L1688'><span>1688:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>288</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='covered-line'><pre>995</pre></td><td class='code'><pre>         <div class='tooltip'>Node-&gt;getValueType(0).getSizeInBits() &lt;= 64<span class='tooltip-content'>288</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1689' href='#L1689'><span>1689:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>254</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='covered-line'><pre>995</pre></td><td class='code'><pre>         <div class='tooltip'>Op1.getOpcode() == ISD::Constant<span class='tooltip-content'>254</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1690' href='#L1690'><span>1690:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95</span>, <span class='None'>False</span>: <span class='covered-line'>159</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='covered-line'><pre>995</pre></td><td class='code'><pre>         <div class='tooltip'>isInt&lt;16&gt;(cast&lt;ConstantSDNode&gt;(Op1)-&gt;getSExtValue())<span class='tooltip-content'>95</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1691' href='#L1691'><span>1691:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='covered-line'><pre>995</pre></td><td class='code'><pre>         <div class='tooltip'>!(<span class='tooltip-content'>95</span></div><div class='tooltip'>Op0.getOpcode() == ISD::Constant<span class='tooltip-content'>95</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1692' href='#L1692'><span>1692:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>           <div class='tooltip'>isInt&lt;16&gt;(cast&lt;ConstantSDNode&gt;(Op0)-&gt;getSExtValue())<span class='tooltip-content'>88</span></div>))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1693' href='#L1693'><span>1693:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>      SDValue CCValid = Node-&gt;getOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>      SDValue CCMask = Node-&gt;getOperand(3);</pre></td></tr><tr><td class='line-number'><a name='L1696' href='#L1696'><pre>1696</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>      uint64_t ConstCCValid = CCValid.getNode()-&gt;getAsZExtVal();</pre></td></tr><tr><td class='line-number'><a name='L1697' href='#L1697'><pre>1697</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>      uint64_t ConstCCMask = CCMask.getNode()-&gt;getAsZExtVal();</pre></td></tr><tr><td class='line-number'><a name='L1698' href='#L1698'><pre>1698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Invert the condition.</pre></td></tr><tr><td class='line-number'><a name='L1699' href='#L1699'><pre>1699</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>      CCMask = CurDAG-&gt;getTargetConstant(ConstCCValid ^ ConstCCMask,</pre></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>                                         SDLoc(Node), CCMask.getValueType());</pre></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>      SDValue Op4 = Node-&gt;getOperand(4);</pre></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>      SDNode *UpdatedNode =</pre></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>        CurDAG-&gt;UpdateNodeOperands(Node, Op1, Op0, CCValid, CCMask, Op4);</pre></td></tr><tr><td class='line-number'><a name='L1704' href='#L1704'><pre>1704</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>      if (UpdatedNode != Node) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1704' href='#L1704'><span>1704:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>159</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1705' href='#L1705'><pre>1705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // In case this node already exists then replace Node with it.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1706' href='#L1706'><pre>1706</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        ReplaceNode(Node, UpdatedNode);</span></pre></td></tr><tr><td class='line-number'><a name='L1707' href='#L1707'><pre>1707</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        Node = UpdatedNode;</span></pre></td></tr><tr><td class='line-number'><a name='L1708' href='#L1708'><pre>1708</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L1709' href='#L1709'><pre>1709</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1710' href='#L1710'><pre>1710</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1711' href='#L1711'><pre>1711</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1712' href='#L1712'><pre>1712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1713' href='#L1713'><pre>1713</pre></a></td><td class='covered-line'><pre>440</pre></td><td class='code'><pre>  case ISD::INSERT_VECTOR_ELT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1713' href='#L1713'><span>1713:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>440</span>, <span class='None'>False</span>: <span class='covered-line'>146k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1714' href='#L1714'><pre>1714</pre></a></td><td class='covered-line'><pre>440</pre></td><td class='code'><pre>    EVT VT = Node-&gt;getValueType(0);</pre></td></tr><tr><td class='line-number'><a name='L1715' href='#L1715'><pre>1715</pre></a></td><td class='covered-line'><pre>440</pre></td><td class='code'><pre>    unsigned ElemBitSize = VT.getScalarSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1716' href='#L1716'><pre>1716</pre></a></td><td class='covered-line'><pre>440</pre></td><td class='code'><pre>    if (ElemBitSize == 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1716' href='#L1716'><span>1716:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>111</span>, <span class='None'>False</span>: <span class='covered-line'>329</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1717' href='#L1717'><pre>1717</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>      if (tryGather(Node, SystemZ::VGEF))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1717' href='#L1717'><span>1717:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>105</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1718' href='#L1718'><pre>1718</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        return;</pre></td></tr><tr><td class='line-number'><a name='L1719' href='#L1719'><pre>1719</pre></a></td><td class='covered-line'><pre>329</pre></td><td class='code'><pre>    } else if (ElemBitSize == 64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1719' href='#L1719'><span>1719:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>266</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1720' href='#L1720'><pre>1720</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>      if (tryGather(Node, SystemZ::VGEG))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1720' href='#L1720'><span>1720:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>58</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1721' href='#L1721'><pre>1721</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        return;</pre></td></tr><tr><td class='line-number'><a name='L1722' href='#L1722'><pre>1722</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1723' href='#L1723'><pre>1723</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1724' href='#L1724'><pre>1724</pre></a></td><td class='covered-line'><pre>440</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1725' href='#L1725'><pre>1725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1726' href='#L1726'><pre>1726</pre></a></td><td class='covered-line'><pre>507</pre></td><td class='code'><pre>  case ISD::BUILD_VECTOR: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1726' href='#L1726'><span>1726:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>507</span>, <span class='None'>False</span>: <span class='covered-line'>146k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1727' href='#L1727'><pre>1727</pre></a></td><td class='covered-line'><pre>507</pre></td><td class='code'><pre>    auto *BVN = cast&lt;BuildVectorSDNode&gt;(Node);</pre></td></tr><tr><td class='line-number'><a name='L1728' href='#L1728'><pre>1728</pre></a></td><td class='covered-line'><pre>507</pre></td><td class='code'><pre>    SystemZVectorConstantInfo VCI(BVN);</pre></td></tr><tr><td class='line-number'><a name='L1729' href='#L1729'><pre>1729</pre></a></td><td class='covered-line'><pre>507</pre></td><td class='code'><pre>    if (VCI.isVectorConstantLegal(*Subtarget)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1729' href='#L1729'><span>1729:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>507</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1730' href='#L1730'><pre>1730</pre></a></td><td class='covered-line'><pre>507</pre></td><td class='code'><pre>      loadVectorConstant(VCI, Node);</pre></td></tr><tr><td class='line-number'><a name='L1731' href='#L1731'><pre>1731</pre></a></td><td class='covered-line'><pre>507</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L1732' href='#L1732'><pre>1732</pre></a></td><td class='covered-line'><pre>507</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1733' href='#L1733'><pre>1733</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L1734' href='#L1734'><pre>1734</pre></a></td><td class='covered-line'><pre>507</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1735' href='#L1735'><pre>1735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1736' href='#L1736'><pre>1736</pre></a></td><td class='covered-line'><pre>269</pre></td><td class='code'><pre>  case ISD::ConstantFP: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1736' href='#L1736'><span>1736:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>269</span>, <span class='None'>False</span>: <span class='covered-line'>146k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1737' href='#L1737'><pre>1737</pre></a></td><td class='covered-line'><pre>269</pre></td><td class='code'><pre>    APFloat Imm = cast&lt;ConstantFPSDNode&gt;(Node)-&gt;getValueAPF();</pre></td></tr><tr><td class='line-number'><a name='L1738' href='#L1738'><pre>1738</pre></a></td><td class='covered-line'><pre>269</pre></td><td class='code'><pre>    if (Imm.isZero() || <div class='tooltip'>Imm.isNegZero()<span class='tooltip-content'>72</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1738' href='#L1738'><span>1738:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>197</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
  Branch (<span class='line-number'><a name='L1738' href='#L1738'><span>1738:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1738'><span>1738:9</span></a></span>) to (<span class='line-number'><a href='#L1738'><span>1738:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1738:9)
     Condition C2 --> (1738:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1739' href='#L1739'><pre>1739</pre></a></td><td class='covered-line'><pre>197</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1740' href='#L1740'><pre>1740</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    SystemZVectorConstantInfo VCI(Imm);</pre></td></tr><tr><td class='line-number'><a name='L1741' href='#L1741'><pre>1741</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    bool Success = VCI.isVectorConstantLegal(*Subtarget); (void)Success;</pre></td></tr><tr><td class='line-number'><a name='L1742' href='#L1742'><pre>1742</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    assert(Success &amp;&amp; &quot;Expected legal FP immediate&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1743' href='#L1743'><pre>1743</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    loadVectorConstant(VCI, Node);</pre></td></tr><tr><td class='line-number'><a name='L1744' href='#L1744'><pre>1744</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1745' href='#L1745'><pre>1745</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1746' href='#L1746'><pre>1746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1747' href='#L1747'><pre>1747</pre></a></td><td class='covered-line'><pre>5.81k</pre></td><td class='code'><pre>  case ISD::STORE: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1747' href='#L1747'><span>1747:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.81k</span>, <span class='None'>False</span>: <span class='covered-line'>141k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1748' href='#L1748'><pre>1748</pre></a></td><td class='covered-line'><pre>5.81k</pre></td><td class='code'><pre>    if (tryFoldLoadStoreIntoMemOperand(Node))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1748' href='#L1748'><span>1748:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>5.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1749' href='#L1749'><pre>1749</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L1750' href='#L1750'><pre>1750</pre></a></td><td class='covered-line'><pre>5.73k</pre></td><td class='code'><pre>    auto *Store = cast&lt;StoreSDNode&gt;(Node);</pre></td></tr><tr><td class='line-number'><a name='L1751' href='#L1751'><pre>1751</pre></a></td><td class='covered-line'><pre>5.73k</pre></td><td class='code'><pre>    unsigned ElemBitSize = Store-&gt;getValue().getValueSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1752' href='#L1752'><pre>1752</pre></a></td><td class='covered-line'><pre>5.73k</pre></td><td class='code'><pre>    if (ElemBitSize == 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1752' href='#L1752'><span>1752:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.48k</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1753' href='#L1753'><pre>1753</pre></a></td><td class='covered-line'><pre>2.48k</pre></td><td class='code'><pre>      if (tryScatter(Store, SystemZ::VSCEF))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1753' href='#L1753'><span>1753:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>2.47k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1754' href='#L1754'><pre>1754</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        return;</pre></td></tr><tr><td class='line-number'><a name='L1755' href='#L1755'><pre>1755</pre></a></td><td class='covered-line'><pre>3.25k</pre></td><td class='code'><pre>    } else if (ElemBitSize == 64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1755' href='#L1755'><span>1755:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.22k</span>, <span class='None'>False</span>: <span class='covered-line'>1.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1756' href='#L1756'><pre>1756</pre></a></td><td class='covered-line'><pre>2.22k</pre></td><td class='code'><pre>      if (tryScatter(Store, SystemZ::VSCEG))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1756' href='#L1756'><span>1756:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>2.22k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1757' href='#L1757'><pre>1757</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        return;</pre></td></tr><tr><td class='line-number'><a name='L1758' href='#L1758'><pre>1758</pre></a></td><td class='covered-line'><pre>2.22k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1759' href='#L1759'><pre>1759</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1760' href='#L1760'><pre>1760</pre></a></td><td class='covered-line'><pre>5.73k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1761' href='#L1761'><pre>1761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1762' href='#L1762'><pre>1762</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>  case ISD::ATOMIC_STORE: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1762' href='#L1762'><span>1762:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>147k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1763' href='#L1763'><pre>1763</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    auto *AtomOp = cast&lt;AtomicSDNode&gt;(Node);</pre></td></tr><tr><td class='line-number'><a name='L1764' href='#L1764'><pre>1764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Replace the atomic_store with a regular store and select it. This is</pre></td></tr><tr><td class='line-number'><a name='L1765' href='#L1765'><pre>1765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // ok since we know all store instructions &lt;= 8 bytes are atomic, and the</pre></td></tr><tr><td class='line-number'><a name='L1766' href='#L1766'><pre>1766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 16 byte case is already handled during lowering.</pre></td></tr><tr><td class='line-number'><a name='L1767' href='#L1767'><pre>1767</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    StoreSDNode *St = cast&lt;StoreSDNode&gt;(CurDAG-&gt;getTruncStore(</pre></td></tr><tr><td class='line-number'><a name='L1768' href='#L1768'><pre>1768</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>         AtomOp-&gt;getChain(), SDLoc(AtomOp), AtomOp-&gt;getVal(),</pre></td></tr><tr><td class='line-number'><a name='L1769' href='#L1769'><pre>1769</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>         AtomOp-&gt;getBasePtr(), AtomOp-&gt;getMemoryVT(), AtomOp-&gt;getMemOperand()));</pre></td></tr><tr><td class='line-number'><a name='L1770' href='#L1770'><pre>1770</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    assert(St-&gt;getMemOperand()-&gt;isAtomic() &amp;&amp; &quot;Broken MMO.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1771' href='#L1771'><pre>1771</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    SDNode *Chain = St;</pre></td></tr><tr><td class='line-number'><a name='L1772' href='#L1772'><pre>1772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We have to enforce sequential consistency by performing a</pre></td></tr><tr><td class='line-number'><a name='L1773' href='#L1773'><pre>1773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // serialization operation after the store.</pre></td></tr><tr><td class='line-number'><a name='L1774' href='#L1774'><pre>1774</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    if (AtomOp-&gt;getSuccessOrdering() == AtomicOrdering::SequentiallyConsistent)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1774' href='#L1774'><span>1774:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1775' href='#L1775'><pre>1775</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      Chain = CurDAG-&gt;getMachineNode(SystemZ::Serialize, SDLoc(AtomOp),</pre></td></tr><tr><td class='line-number'><a name='L1776' href='#L1776'><pre>1776</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>                                     MVT::Other, SDValue(Chain, 0));</pre></td></tr><tr><td class='line-number'><a name='L1777' href='#L1777'><pre>1777</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    ReplaceNode(Node, Chain);</pre></td></tr><tr><td class='line-number'><a name='L1778' href='#L1778'><pre>1778</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    SelectCode(St);</pre></td></tr><tr><td class='line-number'><a name='L1779' href='#L1779'><pre>1779</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1780' href='#L1780'><pre>1780</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1781' href='#L1781'><pre>1781</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1782' href='#L1782'><pre>1782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1783' href='#L1783'><pre>1783</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>  SelectCode(Node);</pre></td></tr><tr><td class='line-number'><a name='L1784' href='#L1784'><pre>1784</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1785' href='#L1785'><pre>1785</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1786' href='#L1786'><pre>1786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZDAGToDAGISel::SelectInlineAsmMemoryOperand(</pre></td></tr><tr><td class='line-number'><a name='L1787' href='#L1787'><pre>1787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const SDValue &amp;Op, InlineAsm::ConstraintCode ConstraintID,</pre></td></tr><tr><td class='line-number'><a name='L1788' href='#L1788'><pre>1788</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    std::vector&lt;SDValue&gt; &amp;OutOps) {</pre></td></tr><tr><td class='line-number'><a name='L1789' href='#L1789'><pre>1789</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  SystemZAddressingMode::AddrForm Form;</pre></td></tr><tr><td class='line-number'><a name='L1790' href='#L1790'><pre>1790</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  SystemZAddressingMode::DispRange DispRange;</pre></td></tr><tr><td class='line-number'><a name='L1791' href='#L1791'><pre>1791</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  SDValue Base, Disp, Index;</pre></td></tr><tr><td class='line-number'><a name='L1792' href='#L1792'><pre>1792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1793' href='#L1793'><pre>1793</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  switch(ConstraintID) {</pre></td></tr><tr><td class='line-number'><a name='L1794' href='#L1794'><pre>1794</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1794' href='#L1794'><span>1794:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1795' href='#L1795'><pre>1795</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unexpected asm memory constraint&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1796' href='#L1796'><pre>1796</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case InlineAsm::ConstraintCode::i:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1796' href='#L1796'><span>1796:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1797' href='#L1797'><pre>1797</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre><span class='red'>  </span>case InlineAsm::ConstraintCode::Q:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1797' href='#L1797'><span>1797:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1798' href='#L1798'><pre>1798</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  case InlineAsm::ConstraintCode::ZQ:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1798' href='#L1798'><span>1798:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1799' href='#L1799'><pre>1799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Accept an address with a short displacement, but no index.</pre></td></tr><tr><td class='line-number'><a name='L1800' href='#L1800'><pre>1800</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    Form = SystemZAddressingMode::FormBD;</pre></td></tr><tr><td class='line-number'><a name='L1801' href='#L1801'><pre>1801</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    DispRange = SystemZAddressingMode::Disp12Only;</pre></td></tr><tr><td class='line-number'><a name='L1802' href='#L1802'><pre>1802</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1803' href='#L1803'><pre>1803</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  case InlineAsm::ConstraintCode::R:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1803' href='#L1803'><span>1803:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1804' href='#L1804'><pre>1804</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  case InlineAsm::ConstraintCode::ZR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1804' href='#L1804'><span>1804:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1805' href='#L1805'><pre>1805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Accept an address with a short displacement and an index.</pre></td></tr><tr><td class='line-number'><a name='L1806' href='#L1806'><pre>1806</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    Form = SystemZAddressingMode::FormBDXNormal;</pre></td></tr><tr><td class='line-number'><a name='L1807' href='#L1807'><pre>1807</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    DispRange = SystemZAddressingMode::Disp12Only;</pre></td></tr><tr><td class='line-number'><a name='L1808' href='#L1808'><pre>1808</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1809' href='#L1809'><pre>1809</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case InlineAsm::ConstraintCode::S:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1809' href='#L1809'><span>1809:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1810' href='#L1810'><pre>1810</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case InlineAsm::ConstraintCode::ZS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1810' href='#L1810'><span>1810:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1811' href='#L1811'><pre>1811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Accept an address with a long displacement, but no index.</pre></td></tr><tr><td class='line-number'><a name='L1812' href='#L1812'><pre>1812</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Form = SystemZAddressingMode::FormBD;</pre></td></tr><tr><td class='line-number'><a name='L1813' href='#L1813'><pre>1813</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    DispRange = SystemZAddressingMode::Disp20Only;</pre></td></tr><tr><td class='line-number'><a name='L1814' href='#L1814'><pre>1814</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1815' href='#L1815'><pre>1815</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case InlineAsm::ConstraintCode::T:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1815' href='#L1815'><span>1815:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1816' href='#L1816'><pre>1816</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  case InlineAsm::ConstraintCode::m:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1816' href='#L1816'><span>1816:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1817' href='#L1817'><pre>1817</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case InlineAsm::ConstraintCode::o:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1817' href='#L1817'><span>1817:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1818' href='#L1818'><pre>1818</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  case InlineAsm::ConstraintCode::p:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1818' href='#L1818'><span>1818:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1819' href='#L1819'><pre>1819</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  case InlineAsm::ConstraintCode::ZT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1819' href='#L1819'><span>1819:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1820' href='#L1820'><pre>1820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Accept an address with a long displacement and an index.</pre></td></tr><tr><td class='line-number'><a name='L1821' href='#L1821'><pre>1821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // m works the same as T, as this is the most general case.</pre></td></tr><tr><td class='line-number'><a name='L1822' href='#L1822'><pre>1822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We don&apos;t really have any special handling of &quot;offsettable&quot;</pre></td></tr><tr><td class='line-number'><a name='L1823' href='#L1823'><pre>1823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // memory addresses, so just treat o the same as m.</pre></td></tr><tr><td class='line-number'><a name='L1824' href='#L1824'><pre>1824</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    Form = SystemZAddressingMode::FormBDXNormal;</pre></td></tr><tr><td class='line-number'><a name='L1825' href='#L1825'><pre>1825</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    DispRange = SystemZAddressingMode::Disp20Only;</pre></td></tr><tr><td class='line-number'><a name='L1826' href='#L1826'><pre>1826</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1827' href='#L1827'><pre>1827</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1828' href='#L1828'><pre>1828</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1829' href='#L1829'><pre>1829</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  if (selectBDXAddr(Form, DispRange, Op, Base, Disp, Index)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1829' href='#L1829'><span>1829:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1830' href='#L1830'><pre>1830</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    const TargetRegisterClass *TRC =</pre></td></tr><tr><td class='line-number'><a name='L1831' href='#L1831'><pre>1831</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>      Subtarget-&gt;getRegisterInfo()-&gt;getPointerRegClass(*MF);</pre></td></tr><tr><td class='line-number'><a name='L1832' href='#L1832'><pre>1832</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    SDLoc DL(Base);</pre></td></tr><tr><td class='line-number'><a name='L1833' href='#L1833'><pre>1833</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    SDValue RC = CurDAG-&gt;getTargetConstant(TRC-&gt;getID(), DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1834' href='#L1834'><pre>1834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1835' href='#L1835'><pre>1835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Make sure that the base address doesn&apos;t go into %r0.</pre></td></tr><tr><td class='line-number'><a name='L1836' href='#L1836'><pre>1836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If it&apos;s a TargetFrameIndex or a fixed register, we shouldn&apos;t do anything.</pre></td></tr><tr><td class='line-number'><a name='L1837' href='#L1837'><pre>1837</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    if (Base.getOpcode() != ISD::TargetFrameIndex &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1837' href='#L1837'><span>1837:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1838' href='#L1838'><pre>1838</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>        <div class='tooltip'>Base.getOpcode() != ISD::Register<span class='tooltip-content'>45</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1838' href='#L1838'><span>1838:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1837'><span>1837:9</span></a></span>) to (<span class='line-number'><a href='#L1837'><span>1838:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1837:9)
     Condition C2 --> (1838:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1839' href='#L1839'><pre>1839</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>      Base =</pre></td></tr><tr><td class='line-number'><a name='L1840' href='#L1840'><pre>1840</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>        SDValue(CurDAG-&gt;getMachineNode(TargetOpcode::COPY_TO_REGCLASS,</pre></td></tr><tr><td class='line-number'><a name='L1841' href='#L1841'><pre>1841</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>                                       DL, Base.getValueType(),</pre></td></tr><tr><td class='line-number'><a name='L1842' href='#L1842'><pre>1842</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>                                       Base, RC), 0);</pre></td></tr><tr><td class='line-number'><a name='L1843' href='#L1843'><pre>1843</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1844' href='#L1844'><pre>1844</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1845' href='#L1845'><pre>1845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Make sure that the index register isn&apos;t assigned to %r0 either.</pre></td></tr><tr><td class='line-number'><a name='L1846' href='#L1846'><pre>1846</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    if (Index.getOpcode() != ISD::Register) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1846' href='#L1846'><span>1846:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1847' href='#L1847'><pre>1847</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      Index =</pre></td></tr><tr><td class='line-number'><a name='L1848' href='#L1848'><pre>1848</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        SDValue(CurDAG-&gt;getMachineNode(TargetOpcode::COPY_TO_REGCLASS,</pre></td></tr><tr><td class='line-number'><a name='L1849' href='#L1849'><pre>1849</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>                                       DL, Index.getValueType(),</pre></td></tr><tr><td class='line-number'><a name='L1850' href='#L1850'><pre>1850</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>                                       Index, RC), 0);</pre></td></tr><tr><td class='line-number'><a name='L1851' href='#L1851'><pre>1851</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1852' href='#L1852'><pre>1852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1853' href='#L1853'><pre>1853</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    OutOps.push_back(Base);</pre></td></tr><tr><td class='line-number'><a name='L1854' href='#L1854'><pre>1854</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    OutOps.push_back(Disp);</pre></td></tr><tr><td class='line-number'><a name='L1855' href='#L1855'><pre>1855</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    OutOps.push_back(Index);</pre></td></tr><tr><td class='line-number'><a name='L1856' href='#L1856'><pre>1856</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1857' href='#L1857'><pre>1857</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1858' href='#L1858'><pre>1858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1859' href='#L1859'><pre>1859</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L1860' href='#L1860'><pre>1860</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1861' href='#L1861'><pre>1861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1862' href='#L1862'><pre>1862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// IsProfitableToFold - Returns true if is profitable to fold the specific</pre></td></tr><tr><td class='line-number'><a name='L1863' href='#L1863'><pre>1863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// operand node N of U during instruction selection that starts at Root.</pre></td></tr><tr><td class='line-number'><a name='L1864' href='#L1864'><pre>1864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool</pre></td></tr><tr><td class='line-number'><a name='L1865' href='#L1865'><pre>1865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SystemZDAGToDAGISel::IsProfitableToFold(SDValue N, SDNode *U,</pre></td></tr><tr><td class='line-number'><a name='L1866' href='#L1866'><pre>1866</pre></a></td><td class='covered-line'><pre>9.07k</pre></td><td class='code'><pre>                                        SDNode *Root) const {</pre></td></tr><tr><td class='line-number'><a name='L1867' href='#L1867'><pre>1867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We want to avoid folding a LOAD into an ICMP node if as a result</pre></td></tr><tr><td class='line-number'><a name='L1868' href='#L1868'><pre>1868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // we would be forced to spill the condition code into a GPR.</pre></td></tr><tr><td class='line-number'><a name='L1869' href='#L1869'><pre>1869</pre></a></td><td class='covered-line'><pre>9.07k</pre></td><td class='code'><pre>  if (N.getOpcode() == ISD::LOAD &amp;&amp; <div class='tooltip'>U-&gt;getOpcode() == SystemZISD::ICMP<span class='tooltip-content'>8.87k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1869' href='#L1869'><span>1869:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.87k</span>, <span class='None'>False</span>: <span class='covered-line'>193</span>]
  Branch (<span class='line-number'><a name='L1869' href='#L1869'><span>1869:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>940</span>, <span class='None'>False</span>: <span class='covered-line'>7.93k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1869'><span>1869:7</span></a></span>) to (<span class='line-number'><a href='#L1869'><span>1869:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1869:7)
     Condition C2 --> (1869:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1870' href='#L1870'><pre>1870</pre></a></td><td class='covered-line'><pre>940</pre></td><td class='code'><pre>    if (!N.hasOneUse() || <div class='tooltip'>!U-&gt;hasOneUse()<span class='tooltip-content'>847</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1870' href='#L1870'><span>1870:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93</span>, <span class='None'>False</span>: <span class='covered-line'>847</span>]
  Branch (<span class='line-number'><a name='L1870' href='#L1870'><span>1870:27</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>847</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1870'><span>1870:9</span></a></span>) to (<span class='line-number'><a href='#L1870'><span>1870:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1870:9)
     Condition C2 --> (1870:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1871' href='#L1871'><pre>1871</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1872' href='#L1872'><pre>1872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1873' href='#L1873'><pre>1873</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The user of the CC value will usually be a CopyToReg into the</pre></td></tr><tr><td class='line-number'><a name='L1874' href='#L1874'><pre>1874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // physical CC register, which in turn is glued and chained to the</pre></td></tr><tr><td class='line-number'><a name='L1875' href='#L1875'><pre>1875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // actual instruction that uses the CC value.  Bail out if we have</pre></td></tr><tr><td class='line-number'><a name='L1876' href='#L1876'><pre>1876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // anything else than that.</pre></td></tr><tr><td class='line-number'><a name='L1877' href='#L1877'><pre>1877</pre></a></td><td class='covered-line'><pre>847</pre></td><td class='code'><pre>    SDNode *CCUser = *U-&gt;use_begin();</pre></td></tr><tr><td class='line-number'><a name='L1878' href='#L1878'><pre>1878</pre></a></td><td class='covered-line'><pre>847</pre></td><td class='code'><pre>    SDNode *CCRegUser = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1879' href='#L1879'><pre>1879</pre></a></td><td class='covered-line'><pre>847</pre></td><td class='code'><pre>    if (CCUser-&gt;getOpcode() == ISD::CopyToReg ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1879' href='#L1879'><span>1879:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>847</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1879' href='#L1879'><span>1879:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>847</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1880' href='#L1880'><pre>1880</pre></a></td><td class='covered-line'><pre>847</pre></td><td class='code'><pre>        <div class='tooltip'><span class='red'>cast&lt;RegisterSDNode&gt;(CCUser-&gt;getOperand(1))-&gt;getReg() == SystemZ::CC</span><span class='tooltip-content'>0</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1880' href='#L1880'><span>1880:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1879'><span>1879:9</span></a></span>) to (<span class='line-number'><a href='#L1879'><span>1880:77</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1879:9)
     Condition C2 --> (1880:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1881' href='#L1881'><pre>1881</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>      for (auto *U : CCUser-&gt;uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1881' href='#L1881'><span>1881:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.02k</span>, <span class='None'>False</span>: <span class='covered-line'>847</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1882' href='#L1882'><pre>1882</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>        if (CCRegUser == nullptr)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1882' href='#L1882'><span>1882:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>847</span>, <span class='None'>False</span>: <span class='covered-line'>180</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1883' href='#L1883'><pre>1883</pre></a></td><td class='covered-line'><pre>847</pre></td><td class='code'><pre>          CCRegUser = U;</pre></td></tr><tr><td class='line-number'><a name='L1884' href='#L1884'><pre>1884</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>        else if (CCRegUser != U)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1884' href='#L1884'><span>1884:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>180</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1885' href='#L1885'><pre>1885</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1886' href='#L1886'><pre>1886</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1887' href='#L1887'><pre>1887</pre></a></td><td class='covered-line'><pre>847</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1888' href='#L1888'><pre>1888</pre></a></td><td class='covered-line'><pre>847</pre></td><td class='code'><pre>    if (CCRegUser == nullptr)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1888' href='#L1888'><span>1888:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>847</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1889' href='#L1889'><pre>1889</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1890' href='#L1890'><pre>1890</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1891' href='#L1891'><pre>1891</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the actual instruction is a branch, the only thing that remains to be</pre></td></tr><tr><td class='line-number'><a name='L1892' href='#L1892'><pre>1892</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // checked is whether the CCUser chain is a predecessor of the load.</pre></td></tr><tr><td class='line-number'><a name='L1893' href='#L1893'><pre>1893</pre></a></td><td class='covered-line'><pre>847</pre></td><td class='code'><pre>    if (CCRegUser-&gt;isMachineOpcode() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1893' href='#L1893'><span>1893:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>847</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1894' href='#L1894'><pre>1894</pre></a></td><td class='covered-line'><pre>847</pre></td><td class='code'><pre>        CCRegUser-&gt;getMachineOpcode() == SystemZ::BRC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1894' href='#L1894'><span>1894:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>180</span>, <span class='None'>False</span>: <span class='covered-line'>667</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1893'><span>1893:9</span></a></span>) to (<span class='line-number'><a href='#L1893'><span>1894:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1893:9)
     Condition C2 --> (1894:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1895' href='#L1895'><pre>1895</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>      return !N-&gt;isPredecessorOf(CCUser-&gt;getOperand(0).getNode());</pre></td></tr><tr><td class='line-number'><a name='L1896' href='#L1896'><pre>1896</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1897' href='#L1897'><pre>1897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Otherwise, the instruction may have multiple operands, and we need to</pre></td></tr><tr><td class='line-number'><a name='L1898' href='#L1898'><pre>1898</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // verify that none of them are a predecessor of the load.  This is exactly</pre></td></tr><tr><td class='line-number'><a name='L1899' href='#L1899'><pre>1899</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the same check that would be done by common code if the CC setter were</pre></td></tr><tr><td class='line-number'><a name='L1900' href='#L1900'><pre>1900</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // glued to the CC user, so simply invoke that check here.</pre></td></tr><tr><td class='line-number'><a name='L1901' href='#L1901'><pre>1901</pre></a></td><td class='covered-line'><pre>667</pre></td><td class='code'><pre>    if (!IsLegalToFold(N, U, CCRegUser, OptLevel, false))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1901' href='#L1901'><span>1901:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>663</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1902' href='#L1902'><pre>1902</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1903' href='#L1903'><pre>1903</pre></a></td><td class='covered-line'><pre>667</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1904' href='#L1904'><pre>1904</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1905' href='#L1905'><pre>1905</pre></a></td><td class='covered-line'><pre>8.79k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1906' href='#L1906'><pre>1906</pre></a></td><td class='covered-line'><pre>9.07k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1907' href='#L1907'><pre>1907</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1908' href='#L1908'><pre>1908</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L1909' href='#L1909'><pre>1909</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Represents a sequence for extracting a 0/1 value from an IPM result:</pre></td></tr><tr><td class='line-number'><a name='L1910' href='#L1910'><pre>1910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// (((X ^ XORValue) + AddValue) &gt;&gt; Bit)</pre></td></tr><tr><td class='line-number'><a name='L1911' href='#L1911'><pre>1911</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct IPMConversion {</pre></td></tr><tr><td class='line-number'><a name='L1912' href='#L1912'><pre>1912</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IPMConversion(unsigned xorValue, int64_t addValue, unsigned bit)</pre></td></tr><tr><td class='line-number'><a name='L1913' href='#L1913'><pre>1913</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>    : XORValue(xorValue), AddValue(addValue), Bit(bit) {}</pre></td></tr><tr><td class='line-number'><a name='L1914' href='#L1914'><pre>1914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1915' href='#L1915'><pre>1915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  int64_t XORValue;</pre></td></tr><tr><td class='line-number'><a name='L1916' href='#L1916'><pre>1916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  int64_t AddValue;</pre></td></tr><tr><td class='line-number'><a name='L1917' href='#L1917'><pre>1917</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned Bit;</pre></td></tr><tr><td class='line-number'><a name='L1918' href='#L1918'><pre>1918</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L1919' href='#L1919'><pre>1919</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L1920' href='#L1920'><pre>1920</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1921' href='#L1921'><pre>1921</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return a sequence for getting a 1 from an IPM result when CC has a</pre></td></tr><tr><td class='line-number'><a name='L1922' href='#L1922'><pre>1922</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// value in CCMask and a 0 when CC has a value in CCValid &amp; ~CCMask.</pre></td></tr><tr><td class='line-number'><a name='L1923' href='#L1923'><pre>1923</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The handling of CC values outside CCValid doesn&apos;t matter.</pre></td></tr><tr><td class='line-number'><a name='L1924' href='#L1924'><pre>1924</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>static IPMConversion getIPMConversion(unsigned CCValid, unsigned CCMask) {</pre></td></tr><tr><td class='line-number'><a name='L1925' href='#L1925'><pre>1925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Deal with cases where the result can be taken directly from a bit</pre></td></tr><tr><td class='line-number'><a name='L1926' href='#L1926'><pre>1926</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of the IPM result.</pre></td></tr><tr><td class='line-number'><a name='L1927' href='#L1927'><pre>1927</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  if (CCMask == (CCValid &amp; (SystemZ::CCMASK_1 | SystemZ::CCMASK_3)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1927' href='#L1927'><span>1927:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>828</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1928' href='#L1928'><pre>1928</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    return IPMConversion(0, 0, SystemZ::IPM_CC);</pre></td></tr><tr><td class='line-number'><a name='L1929' href='#L1929'><pre>1929</pre></a></td><td class='covered-line'><pre>828</pre></td><td class='code'><pre>  if (CCMask == (CCValid &amp; (SystemZ::CCMASK_2 | SystemZ::CCMASK_3)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1929' href='#L1929'><span>1929:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>171</span>, <span class='None'>False</span>: <span class='covered-line'>657</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1930' href='#L1930'><pre>1930</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>    return IPMConversion(0, 0, SystemZ::IPM_CC + 1);</pre></td></tr><tr><td class='line-number'><a name='L1931' href='#L1931'><pre>1931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1932' href='#L1932'><pre>1932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Deal with cases where we can add a value to force the sign bit</pre></td></tr><tr><td class='line-number'><a name='L1933' href='#L1933'><pre>1933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to contain the right value.  Putting the bit in 31 means we can</pre></td></tr><tr><td class='line-number'><a name='L1934' href='#L1934'><pre>1934</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // use SRL rather than RISBG(L), and also makes it easier to get a</pre></td></tr><tr><td class='line-number'><a name='L1935' href='#L1935'><pre>1935</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 0/-1 value, so it has priority over the other tests below.</pre></td></tr><tr><td class='line-number'><a name='L1936' href='#L1936'><pre>1936</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1937' href='#L1937'><pre>1937</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // These sequences rely on the fact that the upper two bits of the</pre></td></tr><tr><td class='line-number'><a name='L1938' href='#L1938'><pre>1938</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // IPM result are zero.</pre></td></tr><tr><td class='line-number'><a name='L1939' href='#L1939'><pre>1939</pre></a></td><td class='covered-line'><pre>657</pre></td><td class='code'><pre>  uint64_t TopBit = uint64_t(1) &lt;&lt; 31;</pre></td></tr><tr><td class='line-number'><a name='L1940' href='#L1940'><pre>1940</pre></a></td><td class='covered-line'><pre>657</pre></td><td class='code'><pre>  if (CCMask == (CCValid &amp; SystemZ::CCMASK_0))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1940' href='#L1940'><span>1940:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>629</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1941' href='#L1941'><pre>1941</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    return IPMConversion(0, -(1 &lt;&lt; SystemZ::IPM_CC), 31);</pre></td></tr><tr><td class='line-number'><a name='L1942' href='#L1942'><pre>1942</pre></a></td><td class='covered-line'><pre>629</pre></td><td class='code'><pre>  if (CCMask == (CCValid &amp; (SystemZ::CCMASK_0 | SystemZ::CCMASK_1)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1942' href='#L1942'><span>1942:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>159</span>, <span class='None'>False</span>: <span class='covered-line'>470</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1943' href='#L1943'><pre>1943</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>    return IPMConversion(0, -(2 &lt;&lt; SystemZ::IPM_CC), 31);</pre></td></tr><tr><td class='line-number'><a name='L1944' href='#L1944'><pre>1944</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>  if (CCMask == (CCValid &amp; (SystemZ::CCMASK_0</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1944' href='#L1944'><span>1944:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>465</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1945' href='#L1945'><pre>1945</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>                            | SystemZ::CCMASK_1</pre></td></tr><tr><td class='line-number'><a name='L1946' href='#L1946'><pre>1946</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>                            | SystemZ::CCMASK_2)))</pre></td></tr><tr><td class='line-number'><a name='L1947' href='#L1947'><pre>1947</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return IPMConversion(0, -(3 &lt;&lt; SystemZ::IPM_CC), 31);</pre></td></tr><tr><td class='line-number'><a name='L1948' href='#L1948'><pre>1948</pre></a></td><td class='covered-line'><pre>465</pre></td><td class='code'><pre>  if (CCMask == (CCValid &amp; SystemZ::CCMASK_3))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1948' href='#L1948'><span>1948:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>403</span>, <span class='None'>False</span>: <span class='covered-line'>62</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1949' href='#L1949'><pre>1949</pre></a></td><td class='covered-line'><pre>403</pre></td><td class='code'><pre>    return IPMConversion(0, TopBit - (3 &lt;&lt; SystemZ::IPM_CC), 31);</pre></td></tr><tr><td class='line-number'><a name='L1950' href='#L1950'><pre>1950</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  if (CCMask == (CCValid &amp; (SystemZ::CCMASK_1</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1950' href='#L1950'><span>1950:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1951' href='#L1951'><pre>1951</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>                            | SystemZ::CCMASK_2</pre></td></tr><tr><td class='line-number'><a name='L1952' href='#L1952'><pre>1952</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>                            | SystemZ::CCMASK_3)))</pre></td></tr><tr><td class='line-number'><a name='L1953' href='#L1953'><pre>1953</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    return IPMConversion(0, TopBit - (1 &lt;&lt; SystemZ::IPM_CC), 31);</pre></td></tr><tr><td class='line-number'><a name='L1954' href='#L1954'><pre>1954</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1955' href='#L1955'><pre>1955</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Next try inverting the value and testing a bit.  0/1 could be</pre></td></tr><tr><td class='line-number'><a name='L1956' href='#L1956'><pre>1956</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // handled this way too, but we dealt with that case above.</pre></td></tr><tr><td class='line-number'><a name='L1957' href='#L1957'><pre>1957</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>  if (CCMask == (CCValid &amp; (SystemZ::CCMASK_0 | SystemZ::CCMASK_2)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1957' href='#L1957'><span>1957:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1958' href='#L1958'><pre>1958</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return IPMConversion(-1, 0, SystemZ::IPM_CC);</pre></td></tr><tr><td class='line-number'><a name='L1959' href='#L1959'><pre>1959</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1960' href='#L1960'><pre>1960</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle cases where adding a value forces a non-sign bit to contain</pre></td></tr><tr><td class='line-number'><a name='L1961' href='#L1961'><pre>1961</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the right value.</pre></td></tr><tr><td class='line-number'><a name='L1962' href='#L1962'><pre>1962</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  if (CCMask == (CCValid &amp; (SystemZ::CCMASK_1 | SystemZ::CCMASK_2)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1962' href='#L1962'><span>1962:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1963' href='#L1963'><pre>1963</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return IPMConversion(0, 1 &lt;&lt; SystemZ::IPM_CC, SystemZ::IPM_CC + 1);</pre></td></tr><tr><td class='line-number'><a name='L1964' href='#L1964'><pre>1964</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  if (CCMask == (CCValid &amp; (SystemZ::CCMASK_0 | SystemZ::CCMASK_3)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1964' href='#L1964'><span>1964:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1965' href='#L1965'><pre>1965</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return IPMConversion(0, -(1 &lt;&lt; SystemZ::IPM_CC), SystemZ::IPM_CC + 1);</pre></td></tr><tr><td class='line-number'><a name='L1966' href='#L1966'><pre>1966</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1967' href='#L1967'><pre>1967</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The remaining cases are 1, 2, 0/1/3 and 0/2/3.  All these are</pre></td></tr><tr><td class='line-number'><a name='L1968' href='#L1968'><pre>1968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // can be done by inverting the low CC bit and applying one of the</pre></td></tr><tr><td class='line-number'><a name='L1969' href='#L1969'><pre>1969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sign-based extractions above.</pre></td></tr><tr><td class='line-number'><a name='L1970' href='#L1970'><pre>1970</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  if (CCMask == (CCValid &amp; SystemZ::CCMASK_1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1970' href='#L1970'><span>1970:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1971' href='#L1971'><pre>1971</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return IPMConversion(1 &lt;&lt; SystemZ::IPM_CC, -(1 &lt;&lt; SystemZ::IPM_CC), 31);</pre></td></tr><tr><td class='line-number'><a name='L1972' href='#L1972'><pre>1972</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  if (CCMask == (CCValid &amp; SystemZ::CCMASK_2))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1972' href='#L1972'><span>1972:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1973' href='#L1973'><pre>1973</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return IPMConversion(1 &lt;&lt; SystemZ::IPM_CC,</pre></td></tr><tr><td class='line-number'><a name='L1974' href='#L1974'><pre>1974</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                         TopBit - (3 &lt;&lt; SystemZ::IPM_CC), 31);</pre></td></tr><tr><td class='line-number'><a name='L1975' href='#L1975'><pre>1975</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  if (CCMask == (CCValid &amp; (SystemZ::CCMASK_0</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1975' href='#L1975'><span>1975:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1976' href='#L1976'><pre>1976</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>                            | SystemZ::CCMASK_1</pre></td></tr><tr><td class='line-number'><a name='L1977' href='#L1977'><pre>1977</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>                            | SystemZ::CCMASK_3)))</pre></td></tr><tr><td class='line-number'><a name='L1978' href='#L1978'><pre>1978</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return IPMConversion(1 &lt;&lt; SystemZ::IPM_CC, -(3 &lt;&lt; SystemZ::IPM_CC), 31);</pre></td></tr><tr><td class='line-number'><a name='L1979' href='#L1979'><pre>1979</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  if (CCMask == (CCValid &amp; (SystemZ::CCMASK_0</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1979' href='#L1979'><span>1979:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1980' href='#L1980'><pre>1980</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                            | SystemZ::CCMASK_2</pre></td></tr><tr><td class='line-number'><a name='L1981' href='#L1981'><pre>1981</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                            | SystemZ::CCMASK_3)))</pre></td></tr><tr><td class='line-number'><a name='L1982' href='#L1982'><pre>1982</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return IPMConversion(1 &lt;&lt; SystemZ::IPM_CC,</pre></td></tr><tr><td class='line-number'><a name='L1983' href='#L1983'><pre>1983</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                         TopBit - (1 &lt;&lt; SystemZ::IPM_CC), 31);</pre></td></tr><tr><td class='line-number'><a name='L1984' href='#L1984'><pre>1984</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1985' href='#L1985'><pre>1985</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unexpected CC combination&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1986' href='#L1986'><pre>1986</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1987' href='#L1987'><pre>1987</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1988' href='#L1988'><pre>1988</pre></a></td><td class='covered-line'><pre>1.71k</pre></td><td class='code'><pre>SDValue SystemZDAGToDAGISel::expandSelectBoolean(SDNode *Node) {</pre></td></tr><tr><td class='line-number'><a name='L1989' href='#L1989'><pre>1989</pre></a></td><td class='covered-line'><pre>1.71k</pre></td><td class='code'><pre>  auto *TrueOp = dyn_cast&lt;ConstantSDNode&gt;(Node-&gt;getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L1990' href='#L1990'><pre>1990</pre></a></td><td class='covered-line'><pre>1.71k</pre></td><td class='code'><pre>  auto *FalseOp = dyn_cast&lt;ConstantSDNode&gt;(Node-&gt;getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L1991' href='#L1991'><pre>1991</pre></a></td><td class='covered-line'><pre>1.71k</pre></td><td class='code'><pre>  if (!TrueOp || <div class='tooltip'>!FalseOp<span class='tooltip-content'>912</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1991' href='#L1991'><span>1991:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>807</span>, <span class='None'>False</span>: <span class='covered-line'>912</span>]
  Branch (<span class='line-number'><a name='L1991' href='#L1991'><span>1991:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>910</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1991'><span>1991:7</span></a></span>) to (<span class='line-number'><a href='#L1991'><span>1991:26</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1991:7)
     Condition C2 --> (1991:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1992' href='#L1992'><pre>1992</pre></a></td><td class='covered-line'><pre>809</pre></td><td class='code'><pre>    return SDValue();</pre></td></tr><tr><td class='line-number'><a name='L1993' href='#L1993'><pre>1993</pre></a></td><td class='covered-line'><pre>910</pre></td><td class='code'><pre>  if (FalseOp-&gt;getZExtValue() != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1993' href='#L1993'><span>1993:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>877</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1994' href='#L1994'><pre>1994</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>    return SDValue();</pre></td></tr><tr><td class='line-number'><a name='L1995' href='#L1995'><pre>1995</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>  if (TrueOp-&gt;getSExtValue() != 1 &amp;&amp; <div class='tooltip'>TrueOp-&gt;getSExtValue() != -1<span class='tooltip-content'>56</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1995' href='#L1995'><span>1995:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>821</span>]
  Branch (<span class='line-number'><a name='L1995' href='#L1995'><span>1995:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>53</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1995'><span>1995:7</span></a></span>) to (<span class='line-number'><a href='#L1995'><span>1995:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1995:7)
     Condition C2 --> (1995:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1996' href='#L1996'><pre>1996</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return SDValue();</pre></td></tr><tr><td class='line-number'><a name='L1997' href='#L1997'><pre>1997</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1998' href='#L1998'><pre>1998</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  auto *CCValidOp = dyn_cast&lt;ConstantSDNode&gt;(Node-&gt;getOperand(2));</pre></td></tr><tr><td class='line-number'><a name='L1999' href='#L1999'><pre>1999</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  auto *CCMaskOp = dyn_cast&lt;ConstantSDNode&gt;(Node-&gt;getOperand(3));</pre></td></tr><tr><td class='line-number'><a name='L2000' href='#L2000'><pre>2000</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  if (!CCValidOp || !CCMaskOp)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2000' href='#L2000'><span>2000:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>874</span>]
  Branch (<span class='line-number'><a name='L2000' href='#L2000'><span>2000:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>874</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2000'><span>2000:7</span></a></span>) to (<span class='line-number'><a href='#L2000'><span>2000:30</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2000:7)
     Condition C2 --> (2000:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2001' href='#L2001'><pre>2001</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return SDValue()</span>;</pre></td></tr><tr><td class='line-number'><a name='L2002' href='#L2002'><pre>2002</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  int CCValid = CCValidOp-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L2003' href='#L2003'><pre>2003</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  int CCMask = CCMaskOp-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L2004' href='#L2004'><pre>2004</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2005' href='#L2005'><pre>2005</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  SDLoc DL(Node);</pre></td></tr><tr><td class='line-number'><a name='L2006' href='#L2006'><pre>2006</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  SDValue CCReg = Node-&gt;getOperand(4);</pre></td></tr><tr><td class='line-number'><a name='L2007' href='#L2007'><pre>2007</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  IPMConversion IPM = getIPMConversion(CCValid, CCMask);</pre></td></tr><tr><td class='line-number'><a name='L2008' href='#L2008'><pre>2008</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  SDValue Result = CurDAG-&gt;getNode(SystemZISD::IPM, DL, MVT::i32, CCReg);</pre></td></tr><tr><td class='line-number'><a name='L2009' href='#L2009'><pre>2009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2010' href='#L2010'><pre>2010</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  if (IPM.XORValue)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2010' href='#L2010'><span>2010:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>844</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2011' href='#L2011'><pre>2011</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    Result = CurDAG-&gt;getNode(ISD::XOR, DL, MVT::i32, Result,</pre></td></tr><tr><td class='line-number'><a name='L2012' href='#L2012'><pre>2012</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>                             CurDAG-&gt;getConstant(IPM.XORValue, DL, MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L2013' href='#L2013'><pre>2013</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2014' href='#L2014'><pre>2014</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  if (IPM.AddValue)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2014' href='#L2014'><span>2014:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>647</span>, <span class='None'>False</span>: <span class='covered-line'>227</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2015' href='#L2015'><pre>2015</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>    Result = CurDAG-&gt;getNode(ISD::ADD, DL, MVT::i32, Result,</pre></td></tr><tr><td class='line-number'><a name='L2016' href='#L2016'><pre>2016</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>                             CurDAG-&gt;getConstant(IPM.AddValue, DL, MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L2017' href='#L2017'><pre>2017</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2018' href='#L2018'><pre>2018</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  EVT VT = Node-&gt;getValueType(0);</pre></td></tr><tr><td class='line-number'><a name='L2019' href='#L2019'><pre>2019</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  if (VT == MVT::i32 &amp;&amp; <div class='tooltip'>IPM.Bit == 31<span class='tooltip-content'>491</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2019' href='#L2019'><span>2019:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>491</span>, <span class='None'>False</span>: <span class='covered-line'>383</span>]
  Branch (<span class='line-number'><a name='L2019' href='#L2019'><span>2019:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>336</span>, <span class='None'>False</span>: <span class='covered-line'>155</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2019'><span>2019:7</span></a></span>) to (<span class='line-number'><a href='#L2019'><span>2019:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2019:7)
     Condition C2 --> (2019:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2020' href='#L2020'><pre>2020</pre></a></td><td class='covered-line'><pre>336</pre></td><td class='code'><pre>    unsigned ShiftOp = TrueOp-&gt;getSExtValue() == 1 ? <div class='tooltip'>ISD::SRL<span class='tooltip-content'>313</span></div> : <div class='tooltip'>ISD::SRA<span class='tooltip-content'>23</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2020' href='#L2020'><span>2020:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>313</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2021' href='#L2021'><pre>2021</pre></a></td><td class='covered-line'><pre>336</pre></td><td class='code'><pre>    Result = CurDAG-&gt;getNode(ShiftOp, DL, MVT::i32, Result,</pre></td></tr><tr><td class='line-number'><a name='L2022' href='#L2022'><pre>2022</pre></a></td><td class='covered-line'><pre>336</pre></td><td class='code'><pre>                             CurDAG-&gt;getConstant(IPM.Bit, DL, MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L2023' href='#L2023'><pre>2023</pre></a></td><td class='covered-line'><pre>538</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L2024' href='#L2024'><pre>2024</pre></a></td><td class='covered-line'><pre>538</pre></td><td class='code'><pre>    if (VT != MVT::i32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2024' href='#L2024'><span>2024:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>383</span>, <span class='None'>False</span>: <span class='covered-line'>155</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2025' href='#L2025'><pre>2025</pre></a></td><td class='covered-line'><pre>383</pre></td><td class='code'><pre>      Result = CurDAG-&gt;getNode(ISD::ANY_EXTEND, DL, VT, Result);</pre></td></tr><tr><td class='line-number'><a name='L2026' href='#L2026'><pre>2026</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2027' href='#L2027'><pre>2027</pre></a></td><td class='covered-line'><pre>538</pre></td><td class='code'><pre>    if (TrueOp-&gt;getSExtValue() == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2027' href='#L2027'><span>2027:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>508</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2028' href='#L2028'><pre>2028</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The SHR/AND sequence should get optimized to an RISBG.</pre></td></tr><tr><td class='line-number'><a name='L2029' href='#L2029'><pre>2029</pre></a></td><td class='covered-line'><pre>508</pre></td><td class='code'><pre>      Result = CurDAG-&gt;getNode(ISD::SRL, DL, VT, Result,</pre></td></tr><tr><td class='line-number'><a name='L2030' href='#L2030'><pre>2030</pre></a></td><td class='covered-line'><pre>508</pre></td><td class='code'><pre>                               CurDAG-&gt;getConstant(IPM.Bit, DL, MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L2031' href='#L2031'><pre>2031</pre></a></td><td class='covered-line'><pre>508</pre></td><td class='code'><pre>      Result = CurDAG-&gt;getNode(ISD::AND, DL, VT, Result,</pre></td></tr><tr><td class='line-number'><a name='L2032' href='#L2032'><pre>2032</pre></a></td><td class='covered-line'><pre>508</pre></td><td class='code'><pre>                               CurDAG-&gt;getConstant(1, DL, VT));</pre></td></tr><tr><td class='line-number'><a name='L2033' href='#L2033'><pre>2033</pre></a></td><td class='covered-line'><pre>508</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L2034' href='#L2034'><pre>2034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Sign-extend from IPM.Bit using a pair of shifts.</pre></td></tr><tr><td class='line-number'><a name='L2035' href='#L2035'><pre>2035</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      int ShlAmt = VT.getSizeInBits() - 1 - IPM.Bit;</pre></td></tr><tr><td class='line-number'><a name='L2036' href='#L2036'><pre>2036</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      int SraAmt = VT.getSizeInBits() - 1;</pre></td></tr><tr><td class='line-number'><a name='L2037' href='#L2037'><pre>2037</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      Result = CurDAG-&gt;getNode(ISD::SHL, DL, VT, Result,</pre></td></tr><tr><td class='line-number'><a name='L2038' href='#L2038'><pre>2038</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>                               CurDAG-&gt;getConstant(ShlAmt, DL, MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L2039' href='#L2039'><pre>2039</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      Result = CurDAG-&gt;getNode(ISD::SRA, DL, VT, Result,</pre></td></tr><tr><td class='line-number'><a name='L2040' href='#L2040'><pre>2040</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>                               CurDAG-&gt;getConstant(SraAmt, DL, MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L2041' href='#L2041'><pre>2041</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2042' href='#L2042'><pre>2042</pre></a></td><td class='covered-line'><pre>538</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2043' href='#L2043'><pre>2043</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2044' href='#L2044'><pre>2044</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  return Result;</pre></td></tr><tr><td class='line-number'><a name='L2045' href='#L2045'><pre>2045</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2046' href='#L2046'><pre>2046</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2047' href='#L2047'><pre>2047</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>void SystemZDAGToDAGISel::PreprocessISelDAG() {</pre></td></tr><tr><td class='line-number'><a name='L2048' href='#L2048'><pre>2048</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we have conditional immediate loads, we always prefer</pre></td></tr><tr><td class='line-number'><a name='L2049' href='#L2049'><pre>2049</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // using those over an IPM sequence.</pre></td></tr><tr><td class='line-number'><a name='L2050' href='#L2050'><pre>2050</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>  if (Subtarget-&gt;hasLoadStoreOnCond2())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2050' href='#L2050'><span>2050:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.48k</span>, <span class='None'>False</span>: <span class='covered-line'>7.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2051' href='#L2051'><pre>2051</pre></a></td><td class='covered-line'><pre>4.48k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2052' href='#L2052'><pre>2052</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2053' href='#L2053'><pre>2053</pre></a></td><td class='covered-line'><pre>7.16k</pre></td><td class='code'><pre>  bool MadeChange = false;</pre></td></tr><tr><td class='line-number'><a name='L2054' href='#L2054'><pre>2054</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2055' href='#L2055'><pre>2055</pre></a></td><td class='covered-line'><pre>7.16k</pre></td><td class='code'><pre>  for (SelectionDAG::allnodes_iterator I = CurDAG-&gt;allnodes_begin(),</pre></td></tr><tr><td class='line-number'><a name='L2056' href='#L2056'><pre>2056</pre></a></td><td class='covered-line'><pre>7.16k</pre></td><td class='code'><pre>                                       E = CurDAG-&gt;allnodes_end();</pre></td></tr><tr><td class='line-number'><a name='L2057' href='#L2057'><pre>2057</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>       I != E;) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2057' href='#L2057'><span>2057:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>112k</span>, <span class='None'>False</span>: <span class='covered-line'>7.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2058' href='#L2058'><pre>2058</pre></a></td><td class='covered-line'><pre>112k</pre></td><td class='code'><pre>    SDNode *N = &amp;*I++;</pre></td></tr><tr><td class='line-number'><a name='L2059' href='#L2059'><pre>2059</pre></a></td><td class='covered-line'><pre>112k</pre></td><td class='code'><pre>    if (N-&gt;use_empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2059' href='#L2059'><span>2059:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.16k</span>, <span class='None'>False</span>: <span class='covered-line'>105k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2060' href='#L2060'><pre>2060</pre></a></td><td class='covered-line'><pre>7.16k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2061' href='#L2061'><pre>2061</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2062' href='#L2062'><pre>2062</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>    SDValue Res;</pre></td></tr><tr><td class='line-number'><a name='L2063' href='#L2063'><pre>2063</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>    switch (N-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L2064' href='#L2064'><pre>2064</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    default: break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2064' href='#L2064'><span>2064:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103k</span>, <span class='None'>False</span>: <span class='covered-line'>1.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2065' href='#L2065'><pre>2065</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    case SystemZISD::SELECT_CCMASK:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2065' href='#L2065'><span>2065:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.71k</span>, <span class='None'>False</span>: <span class='covered-line'>103k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2066' href='#L2066'><pre>2066</pre></a></td><td class='covered-line'><pre>1.71k</pre></td><td class='code'><pre>      Res = expandSelectBoolean(N);</pre></td></tr><tr><td class='line-number'><a name='L2067' href='#L2067'><pre>2067</pre></a></td><td class='covered-line'><pre>1.71k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2068' href='#L2068'><pre>2068</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2069' href='#L2069'><pre>2069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2070' href='#L2070'><pre>2070</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>    if (Res) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2070' href='#L2070'><span>2070:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>874</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2071' href='#L2071'><pre>2071</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;SystemZ DAG preprocessing replacing:\nOld:    &quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>874</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2072' href='#L2072'><pre>2072</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(N-&gt;dump(CurDAG));</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>874</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2073' href='#L2073'><pre>2073</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;\nNew: &quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>874</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2074' href='#L2074'><pre>2074</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(Res.getNode()-&gt;dump(CurDAG));</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>874</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2075' href='#L2075'><pre>2075</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>874</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2076' href='#L2076'><pre>2076</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2077' href='#L2077'><pre>2077</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>      CurDAG-&gt;ReplaceAllUsesOfValueWith(SDValue(N, 0), Res);</pre></td></tr><tr><td class='line-number'><a name='L2078' href='#L2078'><pre>2078</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>      MadeChange = true;</pre></td></tr><tr><td class='line-number'><a name='L2079' href='#L2079'><pre>2079</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2080' href='#L2080'><pre>2080</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2081' href='#L2081'><pre>2081</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2082' href='#L2082'><pre>2082</pre></a></td><td class='covered-line'><pre>7.16k</pre></td><td class='code'><pre>  if (MadeChange)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2082' href='#L2082'><span>2082:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>538</span>, <span class='None'>False</span>: <span class='covered-line'>6.62k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2083' href='#L2083'><pre>2083</pre></a></td><td class='covered-line'><pre>538</pre></td><td class='code'><pre>    CurDAG-&gt;RemoveDeadNodes();</pre></td></tr><tr><td class='line-number'><a name='L2084' href='#L2084'><pre>2084</pre></a></td><td class='covered-line'><pre>7.16k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>