// Seed: 1537510054
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output wand id_2,
    input wire id_3,
    output supply0 id_4
);
  always @(id_3) begin
    #1 id_2 = id_0;
  end
  module_2();
endmodule
module module_1 (
    input  wand  id_0,
    output tri0  id_1,
    output uwire id_2,
    output tri   id_3,
    output logic id_4
    , id_6
);
  always id_4 <= #id_0 id_6;
  module_0(
      id_0, id_0, id_2, id_0, id_2
  );
endmodule
module module_2 ();
  assign id_1 = 1'd0;
endmodule
