{"core": {
  "data": [
    {"id": "node0","text":"Cadence VHDL-AMS Overview","parent":"#","href":"vhdlamsovTOC.html","pdfref":"vhdlamsov.pdf","type":"User Guide","state":{"selected":false,"opened":false}},
        {"id":"preface.html#pgfId-1033512","text":"Preface","parent":"node0","href":"preface.html#pgfId-1033512","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-1033835","text":"Related Documents","parent":"preface.html#pgfId-1033512","href":"preface.html#pgfId-1033835","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-1033864","text":"Internet Mail Address","parent":"preface.html#pgfId-1033512","href":"preface.html#pgfId-1033864","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-1033882","text":"Typographic and Syntax Conventions","parent":"preface.html#pgfId-1033512","href":"preface.html#pgfId-1033882","state":{"selected":false,"opened":false}},
        {"id":"chap1.html#pgfId-1033512","text":"Introduction","parent":"node0","href":"chap1.html#pgfId-1033512","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1033616","text":"What is VHDL-AMS?","parent":"chap1.html#pgfId-1033512","href":"chap1.html#pgfId-1033616","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1033825","text":"Extensions to VHDL","parent":"chap1.html#pgfId-1033512","href":"chap1.html#pgfId-1033825","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1033829","text":"Benefits of VHDL-AMS","parent":"chap1.html#pgfId-1033512","href":"chap1.html#pgfId-1033829","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1033924","text":"Implications of Using VHDL-AMS","parent":"chap1.html#pgfId-1033512","href":"chap1.html#pgfId-1033924","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1036181","text":"References to the VHDL-AMS Language Reference","parent":"chap1.html#pgfId-1033512","href":"chap1.html#pgfId-1036181","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1036830","text":"Using VHDL-AMS with Other Languages","parent":"chap1.html#pgfId-1033512","href":"chap1.html#pgfId-1036830","state":{"selected":false,"opened":false}},
        {"id":"chap2.html#pgfId-1033821","text":"VHDL-AMS Modeling Styles","parent":"node0","href":"chap2.html#pgfId-1033821","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1038202","text":"Levels of Abstraction","parent":"chap2.html#pgfId-1033821","href":"chap2.html#pgfId-1038202","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1034271","text":"Analog Abstraction Hierarchy","parent":"chap2.html#pgfId-1033821","href":"chap2.html#pgfId-1034271","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1037661","text":"Conservative Systems","parent":"chap2.html#pgfId-1033821","href":"chap2.html#pgfId-1037661","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1038525","text":"Terminals","parent":"chap2.html#pgfId-1037661","href":"chap2.html#pgfId-1038525","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1035734","text":"Reference Terminal","parent":"chap2.html#pgfId-1037661","href":"chap2.html#pgfId-1035734","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1035742","text":"Reference Directions","parent":"chap2.html#pgfId-1037661","href":"chap2.html#pgfId-1035742","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1035786","text":"Analog Systems","parent":"chap2.html#pgfId-1033821","href":"chap2.html#pgfId-1035786","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1035862","text":"Simultaneous Statements","parent":"chap2.html#pgfId-1035786","href":"chap2.html#pgfId-1035862","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1036695","text":"Conditional Behavior in Simultaneous Statements","parent":"chap2.html#pgfId-1035786","href":"chap2.html#pgfId-1036695","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1036124","text":"Design Hierarchy","parent":"chap2.html#pgfId-1033821","href":"chap2.html#pgfId-1036124","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1037478","text":"Digital Abstraction Hierarchy","parent":"chap2.html#pgfId-1033821","href":"chap2.html#pgfId-1037478","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1037796","text":"System Level","parent":"chap2.html#pgfId-1037478","href":"chap2.html#pgfId-1037796","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1037808","text":"Chip Level","parent":"chap2.html#pgfId-1037478","href":"chap2.html#pgfId-1037808","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1037820","text":"Register Transfer Level","parent":"chap2.html#pgfId-1037478","href":"chap2.html#pgfId-1037820","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1037831","text":"Logic Gate Level","parent":"chap2.html#pgfId-1037478","href":"chap2.html#pgfId-1037831","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1037793","text":"Circuit Level","parent":"chap2.html#pgfId-1037478","href":"chap2.html#pgfId-1037793","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1037624","text":"Mixed-Signal Systems","parent":"chap2.html#pgfId-1033821","href":"chap2.html#pgfId-1037624","state":{"selected":false,"opened":false}},
        {"id":"chap3.html#pgfId-1033821","text":"Example: Design Entity","parent":"node0","href":"chap3.html#pgfId-1033821","state":{"selected":false,"opened":false}},
            {"id":"chap3.html#pgfId-1034664","text":"Illustrated Example of an Inverter Model","parent":"chap3.html#pgfId-1033821","href":"chap3.html#pgfId-1034664","state":{"selected":false,"opened":false}},
        {"id":"chap4.html#pgfId-1033821","text":"VHDL-AMS Language Elements","parent":"node0","href":"chap4.html#pgfId-1033821","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1035574","text":"Entity and Architecture","parent":"chap4.html#pgfId-1033821","href":"chap4.html#pgfId-1035574","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1037367","text":"Entities","parent":"chap4.html#pgfId-1035574","href":"chap4.html#pgfId-1037367","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1041509","text":"Architectures","parent":"chap4.html#pgfId-1035574","href":"chap4.html#pgfId-1041509","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1041520","text":"Multiple implementations of One Interface","parent":"chap4.html#pgfId-1035574","href":"chap4.html#pgfId-1041520","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1035368","text":"Packages and Libraries","parent":"chap4.html#pgfId-1033821","href":"chap4.html#pgfId-1035368","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1041324","text":"Packages","parent":"chap4.html#pgfId-1035368","href":"chap4.html#pgfId-1041324","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1041260","text":"Libraries","parent":"chap4.html#pgfId-1035368","href":"chap4.html#pgfId-1041260","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1035346","text":"Declarations","parent":"chap4.html#pgfId-1033821","href":"chap4.html#pgfId-1035346","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1036218","text":"Natures","parent":"chap4.html#pgfId-1035346","href":"chap4.html#pgfId-1036218","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1041397","text":"Types","parent":"chap4.html#pgfId-1035346","href":"chap4.html#pgfId-1041397","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1036244","text":"Objects and Interface Objects","parent":"chap4.html#pgfId-1035346","href":"chap4.html#pgfId-1036244","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1036269","text":"Subprograms","parent":"chap4.html#pgfId-1035346","href":"chap4.html#pgfId-1036269","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1036170","text":"Statements","parent":"chap4.html#pgfId-1033821","href":"chap4.html#pgfId-1036170","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1036171","text":"Sequential Statements","parent":"chap4.html#pgfId-1036170","href":"chap4.html#pgfId-1036171","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1036184","text":"Concurrent Statements","parent":"chap4.html#pgfId-1036170","href":"chap4.html#pgfId-1036184","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1036196","text":"Simultaneous Statements","parent":"chap4.html#pgfId-1036170","href":"chap4.html#pgfId-1036196","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1035909","text":"Expressions","parent":"chap4.html#pgfId-1033821","href":"chap4.html#pgfId-1035909","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1036276","text":"Predefined Operators and Operator Precedence","parent":"chap4.html#pgfId-1035909","href":"chap4.html#pgfId-1036276","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1036282","text":"Static and Non- Static Expressions","parent":"chap4.html#pgfId-1035909","href":"chap4.html#pgfId-1036282","state":{"selected":false,"opened":false}},
        {"id":"chap5.html#pgfId-1036275","text":"Mixed-Signal Value Conversions","parent":"node0","href":"chap5.html#pgfId-1036275","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1035849","text":"Analog to Digital Conversion","parent":"chap5.html#pgfId-1036275","href":"chap5.html#pgfId-1035849","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1035946","text":"Sampling Analog Values","parent":"chap5.html#pgfId-1035849","href":"chap5.html#pgfId-1035946","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1035863","text":"Using Analog Values to Trigger a Digital Event","parent":"chap5.html#pgfId-1035849","href":"chap5.html#pgfId-1035863","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1035876","text":"Digital to Analog Conversion","parent":"chap5.html#pgfId-1036275","href":"chap5.html#pgfId-1035876","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1035881","text":"Break Statement","parent":"chap5.html#pgfId-1036275","href":"chap5.html#pgfId-1035881","state":{"selected":false,"opened":false}},
        {"id":"appA.html#pgfId-1033512","text":"Standard Packages Supported","parent":"node0","href":"appA.html#pgfId-1033512","state":{"selected":false,"opened":false}},
            {"id":"appA.html#pgfId-1033863","text":"IEEE Libraries for VHDL-AMS","parent":"appA.html#pgfId-1033512","href":"appA.html#pgfId-1033863","state":{"selected":false,"opened":false}},
            {"id":"appA.html#pgfId-1033946","text":"IEEE Standard VHDL Mathematical Packages","parent":"appA.html#pgfId-1033512","href":"appA.html#pgfId-1033946","state":{"selected":false,"opened":false}},
                {"id":"appA.html#pgfId-1033960","text":"MATH_REAL","parent":"appA.html#pgfId-1033946","href":"appA.html#pgfId-1033960","state":{"selected":false,"opened":false}},
                {"id":"appA.html#pgfId-1034015","text":"MATH_COMPLEX","parent":"appA.html#pgfId-1033946","href":"appA.html#pgfId-1034015","state":{"selected":false,"opened":false}},
        {"id":"appB.html#pgfId-1031801","text":"Reserved Words","parent":"node0","href":"appB.html#pgfId-1031801","state":{"selected":false,"opened":false}},
        {"id":"appC.html#pgfId-1037316","text":"Advice and Solutions for VHDL-AMS Compiler Issues","parent":"node0","href":"appC.html#pgfId-1037316","state":{"selected":false,"opened":false}},
        {"id":"glossary.html#pgfId-1034913","text":"Glossary","parent":"node0","href":"glossary.html#pgfId-1034913","state":{"selected":false,"opened":false}},
        {"id":"vhdlamsovIX.html#pgfId-1036761","text":"Index","parent":"node0","href":"vhdlamsovIX.html#pgfId-1036761","state":{"selected":false,"opened":false}}
  ]
 }
}