Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Jan 25 18:50:36 2022
| Host         : agustinsilva447-Lenovo-G50-80 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                              Violations  
---------  ----------------  -------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                    7           
LUTAR-1    Warning           LUT drives async reset alert                             7           
TIMING-16  Warning           Large setup violation                                    8           
TIMING-20  Warning           Non-clocked latch                                        178         
TIMING-50  Warning           Unrealistic path requirement between same-level latches  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (269)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (188)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (38)

1. checking no_clock (269)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_1/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_1/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_1/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_1/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_1/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_block_1/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_block_1/U0/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_2/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_2/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_2/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_2/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_2/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_block_2/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_block_2/U0/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_3/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_3/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_3/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_3/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_3/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_block_3/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_block_3/U0/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_4/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_4/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_4/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_4/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_4/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_block_4/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_block_4/U0/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_5/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_5/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_5/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_5/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_5/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_block_5/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_block_5/U0/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_6/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_6/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_6/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_6/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_6/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_block_6/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_block_6/U0/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_7/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_7/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_7/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_7/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_7/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_block_7/U0/acks_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_block_7/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_block_7/U0/logic/valid_aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (188)
--------------------------------------------------
 There are 188 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (38)
-----------------------------
 There are 38 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.713      -55.764                     56                 1658        0.079        0.000                      0                 1658        4.020        0.000                       0                   828  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.713      -55.764                     56                 1630        0.079        0.000                      0                 1630        4.020        0.000                       0                   828  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.753        0.000                      0                   28        4.852        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           56  Failing Endpoints,  Worst Slack       -1.713ns,  Total Violation      -55.764ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.713ns  (required time - arrival time)
  Source:                 design_1_i/fsm_block_6/U0/dut/count_reg_reg[0]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.497ns (30.564%)  route 1.129ns (69.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.417ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Time given to startpoint:         4.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.846     3.140    design_1_i/fsm_block_6/U0/dut/clk
    SLICE_X28Y83         LUT2 (Prop_lut2_I0_O)        0.124     3.264 r  design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.518     3.782    design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X31Y83         LDCE                                         r  design_1_i/fsm_block_6/U0/dut/count_reg_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.040     8.822    
    SLICE_X31Y83                                      0.000     8.822 r  design_1_i/fsm_block_6/U0/dut/count_reg_reg[0]/D
    SLICE_X31Y83         LDCE (DToQ_ldce_D_Q)         0.373     9.195 r  design_1_i/fsm_block_6/U0/dut/count_reg_reg[0]/Q
                         net (fo=30, routed)          0.798     9.994    design_1_i/fsm_block_6/U0/dut/Q[0]
    SLICE_X30Y82         LUT4 (Prop_lut4_I1_O)        0.124    10.118 r  design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.331    10.449    design_1_i/fsm_block_6/U0/dut/count_next[3]
    SLICE_X31Y83         LDCE                                         r  design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.642     2.821    design_1_i/fsm_block_6/U0/dut/clk
    SLICE_X28Y83         LUT2 (Prop_lut2_I0_O)        0.100     2.921 r  design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.444     3.365    design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X31Y83         LDCE                                         r  design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]/G
                         clock pessimism              0.417     3.782    
                         time borrowed                4.953     8.735    
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                         -10.449    
  -------------------------------------------------------------------
                         slack                                 -1.713    

Slack (VIOLATED) :        -1.673ns  (required time - arrival time)
  Source:                 design_1_i/fsm_block_7/U0/dut/count_reg_reg[3]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_7/U0/dut/count_reg_reg[0]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.494ns (31.379%)  route 1.080ns (68.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.493ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.137     3.431    design_1_i/fsm_block_7/U0/dut/clk
    SLICE_X37Y86         LUT2 (Prop_lut2_I0_O)        0.124     3.555 r  design_1_i/fsm_block_7/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.575     4.130    design_1_i/fsm_block_7/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X37Y86         LDCE                                         r  design_1_i/fsm_block_7/U0/dut/count_reg_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.043     9.173    
    SLICE_X37Y86                                      0.000     9.173 f  design_1_i/fsm_block_7/U0/dut/count_reg_reg[3]/D
    SLICE_X37Y86         LDCE (DToQ_ldce_D_Q)         0.370     9.543 f  design_1_i/fsm_block_7/U0/dut/count_reg_reg[3]/Q
                         net (fo=20, routed)          0.701    10.244    design_1_i/fsm_block_7/U0/dut/clk_0[3]
    SLICE_X37Y85         LUT4 (Prop_lut4_I2_O)        0.124    10.368 r  design_1_i/fsm_block_7/U0/dut/count_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.379    10.747    design_1_i/fsm_block_7/U0/dut/count_next[0]
    SLICE_X37Y86         LDCE                                         r  design_1_i/fsm_block_7/U0/dut/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.866     3.046    design_1_i/fsm_block_7/U0/dut/clk
    SLICE_X37Y86         LUT2 (Prop_lut2_I0_O)        0.100     3.146 r  design_1_i/fsm_block_7/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.491     3.636    design_1_i/fsm_block_7/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X37Y86         LDCE                                         r  design_1_i/fsm_block_7/U0/dut/count_reg_reg[0]/G
                         clock pessimism              0.493     4.130    
                         time borrowed                4.944     9.074    
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                 -1.673    

Slack (VIOLATED) :        -1.625ns  (required time - arrival time)
  Source:                 design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.603ns (37.099%)  route 1.022ns (62.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    0.598ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.210     3.504    design_1_i/fsm_block_5/U0/dut/clk
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.628 r  design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.604     4.232    design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y80         LDCE                                         r  design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.976     9.208    
    SLICE_X30Y80                                      0.000     9.208 r  design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]/D
    SLICE_X30Y80         LDCE (DToQ_ldce_D_Q)         0.479     9.687 r  design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]/Q
                         net (fo=16, routed)          0.692    10.379    design_1_i/fsm_block_5/U0/dut/clk_0[3]
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124    10.503 r  design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.331    10.834    design_1_i/fsm_block_5/U0/dut/count_next[3]
    SLICE_X30Y80         LDCE                                         r  design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.837     3.017    design_1_i/fsm_block_5/U0/dut/clk
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.100     3.117 r  design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.517     3.634    design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y80         LDCE                                         r  design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]/G
                         clock pessimism              0.598     4.232    
                         time borrowed                4.976     9.208    
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                         -10.834    
  -------------------------------------------------------------------
                         slack                                 -1.625    

Slack (VIOLATED) :        -1.508ns  (required time - arrival time)
  Source:                 design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_1/U0/dut/count_reg_reg[0]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.496ns (35.484%)  route 0.902ns (64.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.535ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.363     3.657    design_1_i/fsm_block_1/U0/dut/clk
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     3.781 r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.618     4.399    design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y79         LDCE                                         r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.083     9.482    
    SLICE_X30Y79                                      0.000     9.482 f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]/D
    SLICE_X30Y79         LDCE (DToQ_ldce_D_Q)         0.372     9.854 f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]/Q
                         net (fo=8, routed)           0.713    10.567    design_1_i/fsm_block_1/U0/dut/Q[3]
    SLICE_X31Y79         LUT4 (Prop_lut4_I2_O)        0.124    10.691 r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.189    10.880    design_1_i/fsm_block_1/U0/dut/count_next[0]
    SLICE_X30Y79         LDCE                                         r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.056     3.236    design_1_i/fsm_block_1/U0/dut/clk
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.100     3.336 r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.528     3.864    design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y79         LDCE                                         r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[0]/G
                         clock pessimism              0.535     4.399    
                         time borrowed                4.973     9.372    
  -------------------------------------------------------------------
                         required time                          9.372    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                 -1.508    

Slack (VIOLATED) :        -1.472ns  (required time - arrival time)
  Source:                 design_1_i/fsm_block_2/U0/dut/count_reg_reg[2]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_2/U0/dut/count_reg_reg[0]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.496ns (36.406%)  route 0.866ns (63.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns
    Source Clock Delay      (SCD):    4.353ns
    Clock Pessimism Removal (CPR):    0.535ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.317     3.611    design_1_i/fsm_block_2/U0/dut/clk
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.735 r  design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.618     4.353    design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X32Y80         LDCE                                         r  design_1_i/fsm_block_2/U0/dut/count_reg_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.083     9.436    
    SLICE_X32Y80                                      0.000     9.436 r  design_1_i/fsm_block_2/U0/dut/count_reg_reg[2]/D
    SLICE_X32Y80         LDCE (DToQ_ldce_D_Q)         0.372     9.808 r  design_1_i/fsm_block_2/U0/dut/count_reg_reg[2]/Q
                         net (fo=15, routed)          0.677    10.485    design_1_i/fsm_block_2/U0/dut/clk_0[2]
    SLICE_X33Y80         LUT4 (Prop_lut4_I0_O)        0.124    10.609 r  design_1_i/fsm_block_2/U0/dut/count_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.189    10.798    design_1_i/fsm_block_2/U0/dut/count_next[0]
    SLICE_X32Y80         LDCE                                         r  design_1_i/fsm_block_2/U0/dut/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.010     3.190    design_1_i/fsm_block_2/U0/dut/clk
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.100     3.290 r  design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.528     3.818    design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X32Y80         LDCE                                         r  design_1_i/fsm_block_2/U0/dut/count_reg_reg[0]/G
                         clock pessimism              0.535     4.353    
                         time borrowed                4.973     9.326    
  -------------------------------------------------------------------
                         required time                          9.326    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                 -1.472    

Slack (VIOLATED) :        -1.280ns  (required time - arrival time)
  Source:                 design_1_i/fsm_block_4/U0/dut/count_reg_reg[2]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_4/U0/dut/count_reg_reg[2]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.495ns (38.658%)  route 0.785ns (61.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.504ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      5.042ns
    Time given to startpoint:         5.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.295     3.589    design_1_i/fsm_block_4/U0/dut/clk
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.713 r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.479     4.192    design_1_i/fsm_block_4/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X39Y82         LDCE                                         r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.042     9.234    
    SLICE_X39Y82                                      0.000     9.234 r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[2]/D
    SLICE_X39Y82         LDCE (DToQ_ldce_D_Q)         0.371     9.605 r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[2]/Q
                         net (fo=21, routed)          0.785    10.390    design_1_i/fsm_block_4/U0/dut/clk_0[2]
    SLICE_X39Y82         LUT3 (Prop_lut3_I0_O)        0.124    10.514 r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.514    design_1_i/fsm_block_4/U0/dut/count_next[2]
    SLICE_X39Y82         LDCE                                         r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.993     3.173    design_1_i/fsm_block_4/U0/dut/clk
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.100     3.273 r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.415     3.687    design_1_i/fsm_block_4/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X39Y82         LDCE                                         r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[2]/G
                         clock pessimism              0.504     4.192    
                         time borrowed                5.042     9.234    
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                 -1.280    

Slack (VIOLATED) :        -1.272ns  (required time - arrival time)
  Source:                 design_1_i/fsm_block_5/U0/dut/count_reg_reg[2]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_5/U0/dut/count_reg_reg[2]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.603ns (47.411%)  route 0.669ns (52.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    0.598ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.210     3.504    design_1_i/fsm_block_5/U0/dut/clk
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.628 r  design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.604     4.232    design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y80         LDCE                                         r  design_1_i/fsm_block_5/U0/dut/count_reg_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.976     9.208    
    SLICE_X30Y80                                      0.000     9.208 r  design_1_i/fsm_block_5/U0/dut/count_reg_reg[2]/D
    SLICE_X30Y80         LDCE (DToQ_ldce_D_Q)         0.479     9.687 r  design_1_i/fsm_block_5/U0/dut/count_reg_reg[2]/Q
                         net (fo=25, routed)          0.479    10.166    design_1_i/fsm_block_5/U0/dut/clk_0[2]
    SLICE_X31Y80         LUT3 (Prop_lut3_I0_O)        0.124    10.290 r  design_1_i/fsm_block_5/U0/dut/count_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.190    10.480    design_1_i/fsm_block_5/U0/dut/count_next[2]
    SLICE_X30Y80         LDCE                                         r  design_1_i/fsm_block_5/U0/dut/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.837     3.017    design_1_i/fsm_block_5/U0/dut/clk
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.100     3.117 r  design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.517     3.634    design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y80         LDCE                                         r  design_1_i/fsm_block_5/U0/dut/count_reg_reg[2]/G
                         clock pessimism              0.598     4.232    
                         time borrowed                4.976     9.208    
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                 -1.272    

Slack (VIOLATED) :        -1.271ns  (required time - arrival time)
  Source:                 design_1_i/fsm_block_3/U0/dut/count_reg_reg[2]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_3/U0/dut/count_reg_reg[2]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.587ns (46.190%)  route 0.684ns (53.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.559ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.950ns
    Time given to startpoint:         4.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.482     3.776    design_1_i/fsm_block_3/U0/dut/clk
    SLICE_X41Y82         LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.614     4.514    design_1_i/fsm_block_3/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X40Y82         LDCE                                         r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.950     9.464    
    SLICE_X40Y82                                      0.000     9.464 r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[2]/D
    SLICE_X40Y82         LDCE (DToQ_ldce_D_Q)         0.463     9.927 r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[2]/Q
                         net (fo=19, routed)          0.494    10.421    design_1_i/fsm_block_3/U0/dut/Q[2]
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.124    10.545 r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.190    10.735    design_1_i/fsm_block_3/U0/dut/count_next[2]
    SLICE_X40Y82         LDCE                                         r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.151     3.330    design_1_i/fsm_block_3/U0/dut/clk
    SLICE_X41Y82         LUT2 (Prop_lut2_I0_O)        0.100     3.430 r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.525     3.955    design_1_i/fsm_block_3/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X40Y82         LDCE                                         r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[2]/G
                         clock pessimism              0.559     4.514    
                         time borrowed                4.950     9.464    
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 -1.271    

Slack (VIOLATED) :        -1.269ns  (required time - arrival time)
  Source:                 design_1_i/fsm_block_1/U0/dut/count_reg_reg[2]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_1/U0/dut/count_reg_reg[2]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.603ns (47.500%)  route 0.666ns (52.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.535ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.363     3.657    design_1_i/fsm_block_1/U0/dut/clk
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     3.781 r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.618     4.399    design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y79         LDCE                                         r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.976     9.375    
    SLICE_X30Y79                                      0.000     9.375 r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[2]/D
    SLICE_X30Y79         LDCE (DToQ_ldce_D_Q)         0.479     9.854 r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[2]/Q
                         net (fo=11, routed)          0.476    10.330    design_1_i/fsm_block_1/U0/dut/Q[2]
    SLICE_X31Y79         LUT3 (Prop_lut3_I0_O)        0.124    10.454 r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.190    10.644    design_1_i/fsm_block_1/U0/dut/count_next[2]
    SLICE_X30Y79         LDCE                                         r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.056     3.236    design_1_i/fsm_block_1/U0/dut/clk
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.100     3.336 r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.528     3.864    design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y79         LDCE                                         r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[2]/G
                         clock pessimism              0.535     4.399    
                         time borrowed                4.976     9.375    
  -------------------------------------------------------------------
                         required time                          9.375    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                 -1.269    

Slack (VIOLATED) :        -1.269ns  (required time - arrival time)
  Source:                 design_1_i/fsm_block_4/U0/dut/count_reg_reg[1]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_4/U0/dut/count_reg_reg[0]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.495ns (39.068%)  route 0.772ns (60.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.504ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      5.040ns
    Time given to startpoint:         5.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.295     3.589    design_1_i/fsm_block_4/U0/dut/clk
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.713 r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.479     4.192    design_1_i/fsm_block_4/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X39Y82         LDCE                                         r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.042     9.234    
    SLICE_X39Y82                                      0.000     9.234 r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[1]/D
    SLICE_X39Y82         LDCE (DToQ_ldce_D_Q)         0.371     9.605 r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[1]/Q
                         net (fo=22, routed)          0.772    10.377    design_1_i/fsm_block_4/U0/dut/clk_0[1]
    SLICE_X39Y82         LUT4 (Prop_lut4_I1_O)        0.124    10.501 r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.501    design_1_i/fsm_block_4/U0/dut/count_next[0]
    SLICE_X39Y82         LDCE                                         r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.993     3.173    design_1_i/fsm_block_4/U0/dut/clk
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.100     3.273 r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.415     3.687    design_1_i/fsm_block_4/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X39Y82         LDCE                                         r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[0]/G
                         clock pessimism              0.504     4.192    
                         time borrowed                5.040     9.232    
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                 -1.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.576     0.912    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X30Y93         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.113     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.250ns (63.265%)  route 0.145ns (36.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/Q
                         net (fo=1, routed)           0.145     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[61]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.102     1.387 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[61]_i_1/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[61]
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.131     1.306    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.151    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.053    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.086%)  route 0.179ns (55.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.574     0.910    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X31Y89         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.179     1.229    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.768%)  route 0.189ns (57.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.189     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.639%)  route 0.190ns (57.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.190     1.323    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_awaddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.466%)  route 0.198ns (51.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/Q
                         net (fo=2, routed)           0.198     1.334    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11][5]
    SLICE_X29Y98         LUT6 (Prop_lut6_I3_O)        0.045     1.379 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[5]_INST_0/O
                         net (fo=1, routed)           0.000     1.379    design_1_i/comblock_0/U0/AXIL_inst/axil_awaddr[3]
    SLICE_X29Y98         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_awaddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.845     1.211    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_awaddr_reg[5]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/comblock_0/U0/AXIL_inst/axi_awaddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.574     0.910    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X31Y89         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.118     1.169    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.058    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.247ns (44.161%)  route 0.312ns (55.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y96         FDRE (Prop_fdre_C_Q)         0.148     1.057 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/Q
                         net (fo=5, routed)           0.312     1.369    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[3]_0[6]
    SLICE_X31Y100        LUT6 (Prop_lut6_I4_O)        0.099     1.468 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[6]_i_1/O
                         net (fo=1, routed)           0.000     1.468    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[6]
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.092     1.354    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.596     0.932    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X19Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X19Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.866     1.232    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X19Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.300     0.932    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.078     1.010    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y100   design_1_i/comblock_0/U0/AXIL_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y88    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y88    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y90    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y90    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y88    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y88    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y90    design_1_i/comblock_0/U0/AXIL_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y97    design_1_i/comblock_0/U0/AXIL_inst/axi_awaddr_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.852ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_6/U0/dut/count_reg_reg[0]/CLR
                            (recovery check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.573ns (29.337%)  route 1.380ns (70.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 8.365 - 5.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.697     2.991    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=18, routed)          0.820     4.267    design_1_i/fsm_block_6/U0/dut/nRst
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.117     4.384 f  design_1_i/fsm_block_6/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.560     4.944    design_1_i/fsm_block_6/U0/dut/AR[0]
    SLICE_X31Y83         LDCE                                         f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.642     7.821    design_1_i/fsm_block_6/U0/dut/clk
    SLICE_X28Y83         LUT2 (Prop_lut2_I0_O)        0.100     7.921 f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.444     8.365    design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X31Y83         LDCE                                         f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[0]/G
                         clock pessimism              0.115     8.480    
                         clock uncertainty           -0.154     8.326    
    SLICE_X31Y83         LDCE (Recov_ldce_G_CLR)     -0.629     7.697    design_1_i/fsm_block_6/U0/dut/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.697    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_6/U0/dut/count_reg_reg[1]/CLR
                            (recovery check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.573ns (29.337%)  route 1.380ns (70.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 8.365 - 5.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.697     2.991    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=18, routed)          0.820     4.267    design_1_i/fsm_block_6/U0/dut/nRst
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.117     4.384 f  design_1_i/fsm_block_6/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.560     4.944    design_1_i/fsm_block_6/U0/dut/AR[0]
    SLICE_X31Y83         LDCE                                         f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.642     7.821    design_1_i/fsm_block_6/U0/dut/clk
    SLICE_X28Y83         LUT2 (Prop_lut2_I0_O)        0.100     7.921 f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.444     8.365    design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X31Y83         LDCE                                         f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[1]/G
                         clock pessimism              0.115     8.480    
                         clock uncertainty           -0.154     8.326    
    SLICE_X31Y83         LDCE (Recov_ldce_G_CLR)     -0.629     7.697    design_1_i/fsm_block_6/U0/dut/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.697    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_6/U0/dut/count_reg_reg[2]/CLR
                            (recovery check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.573ns (29.337%)  route 1.380ns (70.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 8.365 - 5.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.697     2.991    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=18, routed)          0.820     4.267    design_1_i/fsm_block_6/U0/dut/nRst
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.117     4.384 f  design_1_i/fsm_block_6/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.560     4.944    design_1_i/fsm_block_6/U0/dut/AR[0]
    SLICE_X31Y83         LDCE                                         f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.642     7.821    design_1_i/fsm_block_6/U0/dut/clk
    SLICE_X28Y83         LUT2 (Prop_lut2_I0_O)        0.100     7.921 f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.444     8.365    design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X31Y83         LDCE                                         f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[2]/G
                         clock pessimism              0.115     8.480    
                         clock uncertainty           -0.154     8.326    
    SLICE_X31Y83         LDCE (Recov_ldce_G_CLR)     -0.629     7.697    design_1_i/fsm_block_6/U0/dut/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.697    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]/CLR
                            (recovery check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.573ns (29.337%)  route 1.380ns (70.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 8.365 - 5.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.697     2.991    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=18, routed)          0.820     4.267    design_1_i/fsm_block_6/U0/dut/nRst
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.117     4.384 f  design_1_i/fsm_block_6/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.560     4.944    design_1_i/fsm_block_6/U0/dut/AR[0]
    SLICE_X31Y83         LDCE                                         f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.642     7.821    design_1_i/fsm_block_6/U0/dut/clk
    SLICE_X28Y83         LUT2 (Prop_lut2_I0_O)        0.100     7.921 f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.444     8.365    design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X31Y83         LDCE                                         f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]/G
                         clock pessimism              0.115     8.480    
                         clock uncertainty           -0.154     8.326    
    SLICE_X31Y83         LDCE (Recov_ldce_G_CLR)     -0.629     7.697    design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.697    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_1/U0/dut/count_reg_reg[0]/CLR
                            (recovery check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.608ns (24.607%)  route 1.863ns (75.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 8.864 - 5.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.698     2.992    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=2, routed)           0.857     4.305    design_1_i/fsm_block_1/U0/dut/ack_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.152     4.457 f  design_1_i/fsm_block_1/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           1.006     5.463    design_1_i/fsm_block_1/U0/dut/AR[0]
    SLICE_X30Y79         LDCE                                         f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.056     8.236    design_1_i/fsm_block_1/U0/dut/clk
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.100     8.336 f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.528     8.864    design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y79         LDCE                                         f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[0]/G
                         clock pessimism              0.115     8.979    
                         clock uncertainty           -0.154     8.825    
    SLICE_X30Y79         LDCE (Recov_ldce_G_CLR)     -0.527     8.298    design_1_i/fsm_block_1/U0/dut/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_1/U0/dut/count_reg_reg[1]/CLR
                            (recovery check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.608ns (24.607%)  route 1.863ns (75.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 8.864 - 5.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.698     2.992    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=2, routed)           0.857     4.305    design_1_i/fsm_block_1/U0/dut/ack_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.152     4.457 f  design_1_i/fsm_block_1/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           1.006     5.463    design_1_i/fsm_block_1/U0/dut/AR[0]
    SLICE_X30Y79         LDCE                                         f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.056     8.236    design_1_i/fsm_block_1/U0/dut/clk
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.100     8.336 f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.528     8.864    design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y79         LDCE                                         f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[1]/G
                         clock pessimism              0.115     8.979    
                         clock uncertainty           -0.154     8.825    
    SLICE_X30Y79         LDCE (Recov_ldce_G_CLR)     -0.527     8.298    design_1_i/fsm_block_1/U0/dut/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_1/U0/dut/count_reg_reg[2]/CLR
                            (recovery check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.608ns (24.607%)  route 1.863ns (75.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 8.864 - 5.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.698     2.992    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=2, routed)           0.857     4.305    design_1_i/fsm_block_1/U0/dut/ack_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.152     4.457 f  design_1_i/fsm_block_1/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           1.006     5.463    design_1_i/fsm_block_1/U0/dut/AR[0]
    SLICE_X30Y79         LDCE                                         f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.056     8.236    design_1_i/fsm_block_1/U0/dut/clk
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.100     8.336 f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.528     8.864    design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y79         LDCE                                         f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[2]/G
                         clock pessimism              0.115     8.979    
                         clock uncertainty           -0.154     8.825    
    SLICE_X30Y79         LDCE (Recov_ldce_G_CLR)     -0.527     8.298    design_1_i/fsm_block_1/U0/dut/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]/CLR
                            (recovery check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.608ns (24.607%)  route 1.863ns (75.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 8.864 - 5.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.698     2.992    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=2, routed)           0.857     4.305    design_1_i/fsm_block_1/U0/dut/ack_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.152     4.457 f  design_1_i/fsm_block_1/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           1.006     5.463    design_1_i/fsm_block_1/U0/dut/AR[0]
    SLICE_X30Y79         LDCE                                         f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.056     8.236    design_1_i/fsm_block_1/U0/dut/clk
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.100     8.336 f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.528     8.864    design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y79         LDCE                                         f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]/G
                         clock pessimism              0.115     8.979    
                         clock uncertainty           -0.154     8.825    
    SLICE_X30Y79         LDCE (Recov_ldce_G_CLR)     -0.527     8.298    design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             3.032ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_4/U0/dut/count_reg_reg[0]/CLR
                            (recovery check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.572ns (28.377%)  route 1.444ns (71.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 8.687 - 5.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.697     2.991    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=18, routed)          1.091     4.538    design_1_i/fsm_block_4/U0/dut/nRst
    SLICE_X38Y81         LUT2 (Prop_lut2_I0_O)        0.116     4.654 f  design_1_i/fsm_block_4/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.353     5.007    design_1_i/fsm_block_4/U0/dut/AR[0]
    SLICE_X39Y82         LDCE                                         f  design_1_i/fsm_block_4/U0/dut/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.993     8.173    design_1_i/fsm_block_4/U0/dut/clk
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.100     8.273 f  design_1_i/fsm_block_4/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.415     8.687    design_1_i/fsm_block_4/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X39Y82         LDCE                                         f  design_1_i/fsm_block_4/U0/dut/count_reg_reg[0]/G
                         clock pessimism              0.115     8.802    
                         clock uncertainty           -0.154     8.648    
    SLICE_X39Y82         LDCE (Recov_ldce_G_CLR)     -0.609     8.039    design_1_i/fsm_block_4/U0/dut/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.039    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  3.032    

Slack (MET) :             3.032ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_4/U0/dut/count_reg_reg[1]/CLR
                            (recovery check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.572ns (28.377%)  route 1.444ns (71.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 8.687 - 5.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.697     2.991    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=18, routed)          1.091     4.538    design_1_i/fsm_block_4/U0/dut/nRst
    SLICE_X38Y81         LUT2 (Prop_lut2_I0_O)        0.116     4.654 f  design_1_i/fsm_block_4/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.353     5.007    design_1_i/fsm_block_4/U0/dut/AR[0]
    SLICE_X39Y82         LDCE                                         f  design_1_i/fsm_block_4/U0/dut/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.993     8.173    design_1_i/fsm_block_4/U0/dut/clk
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.100     8.273 f  design_1_i/fsm_block_4/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.415     8.687    design_1_i/fsm_block_4/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X39Y82         LDCE                                         f  design_1_i/fsm_block_4/U0/dut/count_reg_reg[1]/G
                         clock pessimism              0.115     8.802    
                         clock uncertainty           -0.154     8.648    
    SLICE_X39Y82         LDCE (Recov_ldce_G_CLR)     -0.609     8.039    design_1_i/fsm_block_4/U0/dut/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.039    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  3.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.852ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_2/U0/dut/count_reg_reg[0]/CLR
                            (removal check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.750%)  route 0.597ns (76.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 6.785 - 5.000 ) 
    Source Clock Delay      (SCD):    0.911ns = ( 10.911 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.575    10.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    11.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=18, routed)          0.335    11.387    design_1_i/fsm_block_2/U0/dut/nRst
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.045    11.432 f  design_1_i/fsm_block_2/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.262    11.694    design_1_i/fsm_block_2/U0/dut/AR[0]
    SLICE_X32Y80         LDCE                                         f  design_1_i/fsm_block_2/U0/dut/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.101     6.467    design_1_i/fsm_block_2/U0/dut/clk
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.056     6.523 f  design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.262     6.785    design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X32Y80         LDCE                                         f  design_1_i/fsm_block_2/U0/dut/count_reg_reg[0]/G
                         clock pessimism             -0.030     6.755    
                         clock uncertainty            0.154     6.909    
    SLICE_X32Y80         LDCE (Remov_ldce_G_CLR)     -0.067     6.842    design_1_i/fsm_block_2/U0/dut/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.842    
                         arrival time                          11.694    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.852ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_2/U0/dut/count_reg_reg[1]/CLR
                            (removal check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.750%)  route 0.597ns (76.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 6.785 - 5.000 ) 
    Source Clock Delay      (SCD):    0.911ns = ( 10.911 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.575    10.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    11.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=18, routed)          0.335    11.387    design_1_i/fsm_block_2/U0/dut/nRst
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.045    11.432 f  design_1_i/fsm_block_2/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.262    11.694    design_1_i/fsm_block_2/U0/dut/AR[0]
    SLICE_X32Y80         LDCE                                         f  design_1_i/fsm_block_2/U0/dut/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.101     6.467    design_1_i/fsm_block_2/U0/dut/clk
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.056     6.523 f  design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.262     6.785    design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X32Y80         LDCE                                         f  design_1_i/fsm_block_2/U0/dut/count_reg_reg[1]/G
                         clock pessimism             -0.030     6.755    
                         clock uncertainty            0.154     6.909    
    SLICE_X32Y80         LDCE (Remov_ldce_G_CLR)     -0.067     6.842    design_1_i/fsm_block_2/U0/dut/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.842    
                         arrival time                          11.694    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.852ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_2/U0/dut/count_reg_reg[2]/CLR
                            (removal check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.750%)  route 0.597ns (76.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 6.785 - 5.000 ) 
    Source Clock Delay      (SCD):    0.911ns = ( 10.911 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.575    10.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    11.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=18, routed)          0.335    11.387    design_1_i/fsm_block_2/U0/dut/nRst
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.045    11.432 f  design_1_i/fsm_block_2/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.262    11.694    design_1_i/fsm_block_2/U0/dut/AR[0]
    SLICE_X32Y80         LDCE                                         f  design_1_i/fsm_block_2/U0/dut/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.101     6.467    design_1_i/fsm_block_2/U0/dut/clk
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.056     6.523 f  design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.262     6.785    design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X32Y80         LDCE                                         f  design_1_i/fsm_block_2/U0/dut/count_reg_reg[2]/G
                         clock pessimism             -0.030     6.755    
                         clock uncertainty            0.154     6.909    
    SLICE_X32Y80         LDCE (Remov_ldce_G_CLR)     -0.067     6.842    design_1_i/fsm_block_2/U0/dut/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.842    
                         arrival time                          11.694    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.852ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]/CLR
                            (removal check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.750%)  route 0.597ns (76.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 6.785 - 5.000 ) 
    Source Clock Delay      (SCD):    0.911ns = ( 10.911 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.575    10.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    11.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=18, routed)          0.335    11.387    design_1_i/fsm_block_2/U0/dut/nRst
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.045    11.432 f  design_1_i/fsm_block_2/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.262    11.694    design_1_i/fsm_block_2/U0/dut/AR[0]
    SLICE_X32Y80         LDCE                                         f  design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.101     6.467    design_1_i/fsm_block_2/U0/dut/clk
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.056     6.523 f  design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.262     6.785    design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X32Y80         LDCE                                         f  design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]/G
                         clock pessimism             -0.030     6.755    
                         clock uncertainty            0.154     6.909    
    SLICE_X32Y80         LDCE (Remov_ldce_G_CLR)     -0.067     6.842    design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.842    
                         arrival time                          11.694    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.860ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_5/U0/dut/count_reg_reg[0]/CLR
                            (removal check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.468%)  route 0.544ns (74.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 6.724 - 5.000 ) 
    Source Clock Delay      (SCD):    0.911ns = ( 10.911 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.575    10.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    11.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=18, routed)          0.353    11.405    design_1_i/fsm_block_5/U0/dut/nRst
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.045    11.450 f  design_1_i/fsm_block_5/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.191    11.641    design_1_i/fsm_block_5/U0/dut/AR[0]
    SLICE_X30Y80         LDCE                                         f  design_1_i/fsm_block_5/U0/dut/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.039     6.405    design_1_i/fsm_block_5/U0/dut/clk
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.056     6.461 f  design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.263     6.724    design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y80         LDCE                                         f  design_1_i/fsm_block_5/U0/dut/count_reg_reg[0]/G
                         clock pessimism             -0.030     6.694    
                         clock uncertainty            0.154     6.848    
    SLICE_X30Y80         LDCE (Remov_ldce_G_CLR)     -0.067     6.781    design_1_i/fsm_block_5/U0/dut/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.781    
                         arrival time                          11.641    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.860ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_5/U0/dut/count_reg_reg[1]/CLR
                            (removal check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.468%)  route 0.544ns (74.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 6.724 - 5.000 ) 
    Source Clock Delay      (SCD):    0.911ns = ( 10.911 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.575    10.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    11.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=18, routed)          0.353    11.405    design_1_i/fsm_block_5/U0/dut/nRst
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.045    11.450 f  design_1_i/fsm_block_5/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.191    11.641    design_1_i/fsm_block_5/U0/dut/AR[0]
    SLICE_X30Y80         LDCE                                         f  design_1_i/fsm_block_5/U0/dut/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.039     6.405    design_1_i/fsm_block_5/U0/dut/clk
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.056     6.461 f  design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.263     6.724    design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y80         LDCE                                         f  design_1_i/fsm_block_5/U0/dut/count_reg_reg[1]/G
                         clock pessimism             -0.030     6.694    
                         clock uncertainty            0.154     6.848    
    SLICE_X30Y80         LDCE (Remov_ldce_G_CLR)     -0.067     6.781    design_1_i/fsm_block_5/U0/dut/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.781    
                         arrival time                          11.641    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.860ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_5/U0/dut/count_reg_reg[2]/CLR
                            (removal check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.468%)  route 0.544ns (74.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 6.724 - 5.000 ) 
    Source Clock Delay      (SCD):    0.911ns = ( 10.911 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.575    10.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    11.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=18, routed)          0.353    11.405    design_1_i/fsm_block_5/U0/dut/nRst
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.045    11.450 f  design_1_i/fsm_block_5/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.191    11.641    design_1_i/fsm_block_5/U0/dut/AR[0]
    SLICE_X30Y80         LDCE                                         f  design_1_i/fsm_block_5/U0/dut/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.039     6.405    design_1_i/fsm_block_5/U0/dut/clk
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.056     6.461 f  design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.263     6.724    design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y80         LDCE                                         f  design_1_i/fsm_block_5/U0/dut/count_reg_reg[2]/G
                         clock pessimism             -0.030     6.694    
                         clock uncertainty            0.154     6.848    
    SLICE_X30Y80         LDCE (Remov_ldce_G_CLR)     -0.067     6.781    design_1_i/fsm_block_5/U0/dut/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.781    
                         arrival time                          11.641    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.860ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]/CLR
                            (removal check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.468%)  route 0.544ns (74.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 6.724 - 5.000 ) 
    Source Clock Delay      (SCD):    0.911ns = ( 10.911 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.575    10.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    11.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=18, routed)          0.353    11.405    design_1_i/fsm_block_5/U0/dut/nRst
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.045    11.450 f  design_1_i/fsm_block_5/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.191    11.641    design_1_i/fsm_block_5/U0/dut/AR[0]
    SLICE_X30Y80         LDCE                                         f  design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.039     6.405    design_1_i/fsm_block_5/U0/dut/clk
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.056     6.461 f  design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.263     6.724    design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y80         LDCE                                         f  design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]/G
                         clock pessimism             -0.030     6.694    
                         clock uncertainty            0.154     6.848    
    SLICE_X30Y80         LDCE (Remov_ldce_G_CLR)     -0.067     6.781    design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.781    
                         arrival time                          11.641    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.920ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_1/U0/dut/count_reg_reg[0]/CLR
                            (removal check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.803ns  (logic 0.190ns (23.672%)  route 0.613ns (76.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 6.803 - 5.000 ) 
    Source Clock Delay      (SCD):    0.911ns = ( 10.911 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.575    10.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    11.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=18, routed)          0.240    11.291    design_1_i/fsm_block_1/U0/dut/nRst
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.049    11.340 f  design_1_i/fsm_block_1/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.373    11.713    design_1_i/fsm_block_1/U0/dut/AR[0]
    SLICE_X30Y79         LDCE                                         f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.119     6.485    design_1_i/fsm_block_1/U0/dut/clk
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.056     6.541 f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.262     6.803    design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y79         LDCE                                         f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[0]/G
                         clock pessimism             -0.030     6.773    
                         clock uncertainty            0.154     6.927    
    SLICE_X30Y79         LDCE (Remov_ldce_G_CLR)     -0.134     6.793    design_1_i/fsm_block_1/U0/dut/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.793    
                         arrival time                          11.713    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.920ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_1/U0/dut/count_reg_reg[1]/CLR
                            (removal check against falling-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.803ns  (logic 0.190ns (23.672%)  route 0.613ns (76.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 6.803 - 5.000 ) 
    Source Clock Delay      (SCD):    0.911ns = ( 10.911 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.575    10.911    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    11.052 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=18, routed)          0.240    11.291    design_1_i/fsm_block_1/U0/dut/nRst
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.049    11.340 f  design_1_i/fsm_block_1/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.373    11.713    design_1_i/fsm_block_1/U0/dut/AR[0]
    SLICE_X30Y79         LDCE                                         f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.119     6.485    design_1_i/fsm_block_1/U0/dut/clk
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.056     6.541 f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.262     6.803    design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y79         LDCE                                         f  design_1_i/fsm_block_1/U0/dut/count_reg_reg[1]/G
                         clock pessimism             -0.030     6.773    
                         clock uncertainty            0.154     6.927    
    SLICE_X30Y79         LDCE (Remov_ldce_G_CLR)     -0.134     6.793    design_1_i/fsm_block_1/U0/dut/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.793    
                         arrival time                          11.713    
  -------------------------------------------------------------------
                         slack                                  4.920    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.269ns  (logic 0.124ns (9.769%)  route 1.145ns (90.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.145     1.145    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.269 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.269    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.654     2.833    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.045ns (8.583%)  route 0.479ns (91.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.479     0.479    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.524 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.524    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.912     1.278    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           142 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fsm_block_5/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_6/U0/asout_array_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.454ns  (logic 1.884ns (42.298%)  route 2.570ns (57.702%))
  Logic Levels:           3  (LDCE=2 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y80         LDCE                         0.000     0.000 r  design_1_i/fsm_block_5/U0/acks_out_reg/G
    SLICE_X26Y80         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fsm_block_5/U0/acks_out_reg/Q
                         net (fo=1, routed)           0.810     1.435    design_1_i/fsm_block_6/U0/dut/ack_in
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.150     1.585 r  design_1_i/fsm_block_6/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.560     2.146    design_1_i/fsm_block_6/U0/dut/AR[0]
    SLICE_X31Y83         LDCE (SetClr_ldce_CLR_Q)     1.109     3.255 f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]/Q
                         net (fo=18, routed)          1.200     4.454    design_1_i/fsm_block_6/U0/u_i[3]
    SLICE_X33Y85         LDCE                                         f  design_1_i/fsm_block_6/U0/asout_array_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_6/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_7/U0/asout_array_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.428ns  (logic 1.568ns (35.407%)  route 2.860ns (64.593%))
  Logic Levels:           3  (LDCE=2 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         LDCE                         0.000     0.000 r  design_1_i/fsm_block_6/U0/acks_out_reg/G
    SLICE_X29Y84         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fsm_block_6/U0/acks_out_reg/Q
                         net (fo=1, routed)           1.083     1.642    design_1_i/fsm_block_7/U0/dut/ack_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.124     1.766 r  design_1_i/fsm_block_7/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.634     2.400    design_1_i/fsm_block_7/U0/dut/AR[0]
    SLICE_X37Y86         LDCE (SetClr_ldce_CLR_Q)     0.885     3.285 f  design_1_i/fsm_block_7/U0/dut/count_reg_reg[1]/Q
                         net (fo=34, routed)          1.143     4.428    design_1_i/fsm_block_7/U0/u_i[1]
    SLICE_X34Y89         LDCE                                         f  design_1_i/fsm_block_7/U0/asout_array_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_6/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_7/U0/asout_array_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.417ns  (logic 1.568ns (35.501%)  route 2.849ns (64.499%))
  Logic Levels:           3  (LDCE=2 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         LDCE                         0.000     0.000 r  design_1_i/fsm_block_6/U0/acks_out_reg/G
    SLICE_X29Y84         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fsm_block_6/U0/acks_out_reg/Q
                         net (fo=1, routed)           1.083     1.642    design_1_i/fsm_block_7/U0/dut/ack_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.124     1.766 r  design_1_i/fsm_block_7/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.634     2.400    design_1_i/fsm_block_7/U0/dut/AR[0]
    SLICE_X37Y86         LDCE (SetClr_ldce_CLR_Q)     0.885     3.285 f  design_1_i/fsm_block_7/U0/dut/count_reg_reg[2]/Q
                         net (fo=33, routed)          1.132     4.417    design_1_i/fsm_block_7/U0/u_i[2]
    SLICE_X33Y90         LDCE                                         f  design_1_i/fsm_block_7/U0/asout_array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_5/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_6/U0/asout_array_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.310ns  (logic 1.884ns (43.711%)  route 2.426ns (56.289%))
  Logic Levels:           3  (LDCE=2 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y80         LDCE                         0.000     0.000 r  design_1_i/fsm_block_5/U0/acks_out_reg/G
    SLICE_X26Y80         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fsm_block_5/U0/acks_out_reg/Q
                         net (fo=1, routed)           0.810     1.435    design_1_i/fsm_block_6/U0/dut/ack_in
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.150     1.585 r  design_1_i/fsm_block_6/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.560     2.146    design_1_i/fsm_block_6/U0/dut/AR[0]
    SLICE_X31Y83         LDCE (SetClr_ldce_CLR_Q)     1.109     3.255 f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[1]/Q
                         net (fo=30, routed)          1.056     4.310    design_1_i/fsm_block_6/U0/u_i[1]
    SLICE_X33Y86         LDCE                                         f  design_1_i/fsm_block_6/U0/asout_array_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_5/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_6/U0/asout_array_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.307ns  (logic 1.884ns (43.745%)  route 2.423ns (56.255%))
  Logic Levels:           3  (LDCE=2 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y80         LDCE                         0.000     0.000 r  design_1_i/fsm_block_5/U0/acks_out_reg/G
    SLICE_X26Y80         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fsm_block_5/U0/acks_out_reg/Q
                         net (fo=1, routed)           0.810     1.435    design_1_i/fsm_block_6/U0/dut/ack_in
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.150     1.585 r  design_1_i/fsm_block_6/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.560     2.146    design_1_i/fsm_block_6/U0/dut/AR[0]
    SLICE_X31Y83         LDCE (SetClr_ldce_CLR_Q)     1.109     3.255 f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[2]/Q
                         net (fo=29, routed)          1.052     4.307    design_1_i/fsm_block_6/U0/u_i[2]
    SLICE_X34Y86         LDCE                                         f  design_1_i/fsm_block_6/U0/asout_array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_3/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_4/U0/asout_array_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.257ns  (logic 1.798ns (42.238%)  route 2.459ns (57.762%))
  Logic Levels:           3  (LDCE=2 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         LDCE                         0.000     0.000 r  design_1_i/fsm_block_3/U0/acks_out_reg/G
    SLICE_X45Y81         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fsm_block_3/U0/acks_out_reg/Q
                         net (fo=1, routed)           0.991     1.550    design_1_i/fsm_block_4/U0/dut/ack_in
    SLICE_X38Y81         LUT2 (Prop_lut2_I1_O)        0.150     1.700 r  design_1_i/fsm_block_4/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.353     2.053    design_1_i/fsm_block_4/U0/dut/AR[0]
    SLICE_X39Y82         LDCE (SetClr_ldce_CLR_Q)     1.089     3.142 f  design_1_i/fsm_block_4/U0/dut/count_reg_reg[1]/Q
                         net (fo=22, routed)          1.115     4.257    design_1_i/fsm_block_4/U0/u_i[1]
    SLICE_X37Y82         LDCE                                         f  design_1_i/fsm_block_4/U0/asout_array_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_5/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_6/U0/asout_array_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.245ns  (logic 1.884ns (44.385%)  route 2.361ns (55.615%))
  Logic Levels:           3  (LDCE=2 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y80         LDCE                         0.000     0.000 r  design_1_i/fsm_block_5/U0/acks_out_reg/G
    SLICE_X26Y80         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fsm_block_5/U0/acks_out_reg/Q
                         net (fo=1, routed)           0.810     1.435    design_1_i/fsm_block_6/U0/dut/ack_in
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.150     1.585 r  design_1_i/fsm_block_6/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.560     2.146    design_1_i/fsm_block_6/U0/dut/AR[0]
    SLICE_X31Y83         LDCE (SetClr_ldce_CLR_Q)     1.109     3.255 f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[0]/Q
                         net (fo=30, routed)          0.990     4.245    design_1_i/fsm_block_6/U0/u_i[0]
    SLICE_X33Y86         LDCE                                         f  design_1_i/fsm_block_6/U0/asout_array_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_1/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_2/U0/asout_array_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.182ns  (logic 1.581ns (37.801%)  route 2.601ns (62.199%))
  Logic Levels:           3  (LDCE=2 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         LDCE                         0.000     0.000 r  design_1_i/fsm_block_1/U0/acks_out_reg/G
    SLICE_X28Y78         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fsm_block_1/U0/acks_out_reg/Q
                         net (fo=1, routed)           1.106     1.665    design_1_i/fsm_block_2/U0/dut/ack_in
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     1.789 r  design_1_i/fsm_block_2/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.592     2.381    design_1_i/fsm_block_2/U0/dut/AR[0]
    SLICE_X32Y80         LDCE (SetClr_ldce_CLR_Q)     0.898     3.279 f  design_1_i/fsm_block_2/U0/dut/count_reg_reg[2]/Q
                         net (fo=15, routed)          0.903     4.182    design_1_i/fsm_block_2/U0/u_i[2]
    SLICE_X37Y80         LDCE                                         f  design_1_i/fsm_block_2/U0/asout_array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_1/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_2/U0/asout_array_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.139ns  (logic 1.581ns (38.196%)  route 2.558ns (61.804%))
  Logic Levels:           3  (LDCE=2 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         LDCE                         0.000     0.000 r  design_1_i/fsm_block_1/U0/acks_out_reg/G
    SLICE_X28Y78         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fsm_block_1/U0/acks_out_reg/Q
                         net (fo=1, routed)           1.106     1.665    design_1_i/fsm_block_2/U0/dut/ack_in
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     1.789 r  design_1_i/fsm_block_2/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.592     2.381    design_1_i/fsm_block_2/U0/dut/AR[0]
    SLICE_X32Y80         LDCE (SetClr_ldce_CLR_Q)     0.898     3.279 f  design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]/Q
                         net (fo=10, routed)          0.860     4.139    design_1_i/fsm_block_2/U0/u_i[3]
    SLICE_X37Y80         LDCE                                         f  design_1_i/fsm_block_2/U0/asout_array_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_4/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_5/U0/asout_array_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.100ns  (logic 1.581ns (38.565%)  route 2.519ns (61.435%))
  Logic Levels:           3  (LDCE=2 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         LDCE                         0.000     0.000 r  design_1_i/fsm_block_4/U0/acks_out_reg/G
    SLICE_X39Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fsm_block_4/U0/acks_out_reg/Q
                         net (fo=1, routed)           1.008     1.567    design_1_i/fsm_block_5/U0/dut/ack_in
    SLICE_X30Y80         LUT2 (Prop_lut2_I1_O)        0.124     1.691 r  design_1_i/fsm_block_5/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.588     2.280    design_1_i/fsm_block_5/U0/dut/AR[0]
    SLICE_X30Y80         LDCE (SetClr_ldce_CLR_Q)     0.898     3.178 f  design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]/Q
                         net (fo=16, routed)          0.922     4.100    design_1_i/fsm_block_5/U0/u_i[3]
    SLICE_X33Y82         LDCE                                         f  design_1_i/fsm_block_5/U0/asout_array_reg[0][3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fsm_block_5/U0/asout_array_reg[3][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_6/U0/asout_array_reg[4][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.158ns (56.848%)  route 0.120ns (43.152%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         LDCE                         0.000     0.000 r  design_1_i/fsm_block_5/U0/asout_array_reg[3][3]/G
    SLICE_X35Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fsm_block_5/U0/asout_array_reg[3][3]/Q
                         net (fo=3, routed)           0.120     0.278    design_1_i/fsm_block_6/U0/a_in[15]
    SLICE_X35Y84         LDCE                                         r  design_1_i/fsm_block_6/U0/asout_array_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_6/U0/asout_array_reg[0][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_7/U0/asout_array_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.158ns (53.286%)  route 0.139ns (46.714%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         LDCE                         0.000     0.000 r  design_1_i/fsm_block_6/U0/asout_array_reg[0][3]/G
    SLICE_X33Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fsm_block_6/U0/asout_array_reg[0][3]/Q
                         net (fo=3, routed)           0.139     0.297    design_1_i/fsm_block_7/U0/a_in[3]
    SLICE_X33Y87         LDCE                                         r  design_1_i/fsm_block_7/U0/asout_array_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_5/U0/asout_array_reg[4][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_6/U0/asout_array_reg[5][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.158ns (52.189%)  route 0.145ns (47.811%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         LDCE                         0.000     0.000 r  design_1_i/fsm_block_5/U0/asout_array_reg[4][2]/G
    SLICE_X35Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fsm_block_5/U0/asout_array_reg[4][2]/Q
                         net (fo=5, routed)           0.145     0.303    design_1_i/fsm_block_6/U0/a_in[18]
    SLICE_X35Y85         LDCE                                         r  design_1_i/fsm_block_6/U0/asout_array_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_5/U0/asout_array_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_6/U0/asout_array_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.158ns (50.851%)  route 0.153ns (49.149%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         LDCE                         0.000     0.000 r  design_1_i/fsm_block_5/U0/asout_array_reg[2][1]/G
    SLICE_X33Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fsm_block_5/U0/asout_array_reg[2][1]/Q
                         net (fo=5, routed)           0.153     0.311    design_1_i/fsm_block_6/U0/a_in[9]
    SLICE_X32Y84         LDCE                                         r  design_1_i/fsm_block_6/U0/asout_array_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_4/U0/asout_array_reg[1][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_5/U0/asout_array_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.178ns (54.914%)  route 0.146ns (45.086%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         LDCE                         0.000     0.000 r  design_1_i/fsm_block_4/U0/asout_array_reg[1][2]/G
    SLICE_X32Y82         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fsm_block_4/U0/asout_array_reg[1][2]/Q
                         net (fo=5, routed)           0.146     0.324    design_1_i/fsm_block_5/U0/a_in[6]
    SLICE_X32Y83         LDCE                                         r  design_1_i/fsm_block_5/U0/asout_array_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_5/U0/asout_array_reg[5][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_6/U0/asout_array_reg[6][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.178ns (54.801%)  route 0.147ns (45.199%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         LDCE                         0.000     0.000 r  design_1_i/fsm_block_5/U0/asout_array_reg[5][0]/G
    SLICE_X34Y83         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fsm_block_5/U0/asout_array_reg[5][0]/Q
                         net (fo=5, routed)           0.147     0.325    design_1_i/fsm_block_6/U0/a_in[20]
    SLICE_X34Y85         LDCE                                         r  design_1_i/fsm_block_6/U0/asout_array_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_5/U0/asout_array_reg[5][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_6/U0/asout_array_reg[6][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.178ns (54.801%)  route 0.147ns (45.199%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         LDCE                         0.000     0.000 r  design_1_i/fsm_block_5/U0/asout_array_reg[5][2]/G
    SLICE_X34Y83         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fsm_block_5/U0/asout_array_reg[5][2]/Q
                         net (fo=5, routed)           0.147     0.325    design_1_i/fsm_block_6/U0/a_in[22]
    SLICE_X34Y85         LDCE                                         r  design_1_i/fsm_block_6/U0/asout_array_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_5/U0/asout_array_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_6/U0/asout_array_reg[5][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.178ns (53.153%)  route 0.157ns (46.847%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         LDCE                         0.000     0.000 r  design_1_i/fsm_block_5/U0/asout_array_reg[4][1]/G
    SLICE_X34Y83         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fsm_block_5/U0/asout_array_reg[4][1]/Q
                         net (fo=5, routed)           0.157     0.335    design_1_i/fsm_block_6/U0/a_in[17]
    SLICE_X35Y85         LDCE                                         r  design_1_i/fsm_block_6/U0/asout_array_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_6/U0/asout_array_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_7/U0/asout_array_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.178ns (53.153%)  route 0.157ns (46.847%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         LDCE                         0.000     0.000 r  design_1_i/fsm_block_6/U0/asout_array_reg[1][0]/G
    SLICE_X34Y86         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fsm_block_6/U0/asout_array_reg[1][0]/Q
                         net (fo=5, routed)           0.157     0.335    design_1_i/fsm_block_7/U0/a_in[4]
    SLICE_X34Y88         LDCE                                         r  design_1_i/fsm_block_7/U0/asout_array_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_3/U0/asout_array_reg[3][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_4/U0/asout_array_reg[4][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.211ns (62.959%)  route 0.124ns (37.041%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         LDCE                         0.000     0.000 r  design_1_i/fsm_block_3/U0/asout_array_reg[3][1]/G
    SLICE_X37Y81         LDCE (EnToQ_ldce_G_Q)        0.211     0.211 r  design_1_i/fsm_block_3/U0/asout_array_reg[3][1]/Q
                         net (fo=3, routed)           0.124     0.335    design_1_i/fsm_block_4/U0/a_in[13]
    SLICE_X37Y82         LDCE                                         r  design_1_i/fsm_block_4/U0/asout_array_reg[4][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fsm_block_1/U0/dut/count_reg_reg[0]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_1/U0/asout_array_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.590ns  (logic 0.482ns (30.314%)  route 1.108ns (69.686%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.363     3.657    design_1_i/fsm_block_1/U0/dut/clk
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     3.781 r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.618     4.399    design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y79         LDCE                                         r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.973     9.372    
    SLICE_X30Y79                                      0.000     9.372 r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[0]/D
    SLICE_X30Y79         LDCE (DToQ_ldce_D_Q)         0.482     9.854 r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[0]/Q
                         net (fo=12, routed)          1.108    10.962    design_1_i/fsm_block_1/U0/u_i[0]
    SLICE_X32Y78         LDCE                                         r  design_1_i/fsm_block_1/U0/asout_array_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_3/U0/dut/count_reg_reg[3]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_3/U0/asout_array_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.368ns  (logic 0.370ns (27.056%)  route 0.998ns (72.944%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.482     3.776    design_1_i/fsm_block_3/U0/dut/clk
    SLICE_X41Y82         LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.614     4.514    design_1_i/fsm_block_3/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X40Y82         LDCE                                         r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.043     9.557    
    SLICE_X40Y82                                      0.000     9.557 r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[3]/D
    SLICE_X40Y82         LDCE (DToQ_ldce_D_Q)         0.370     9.927 r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[3]/Q
                         net (fo=12, routed)          0.998    10.925    design_1_i/fsm_block_3/U0/u_i[3]
    SLICE_X37Y81         LDCE                                         r  design_1_i/fsm_block_3/U0/asout_array_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_3/U0/dut/count_reg_reg[1]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_3/U0/asout_array_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.236ns  (logic 0.371ns (30.026%)  route 0.865ns (69.974%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.482     3.776    design_1_i/fsm_block_3/U0/dut/clk
    SLICE_X41Y82         LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.614     4.514    design_1_i/fsm_block_3/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X40Y82         LDCE                                         r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.042     9.556    
    SLICE_X40Y82                                      0.000     9.556 r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[1]/D
    SLICE_X40Y82         LDCE (DToQ_ldce_D_Q)         0.371     9.927 r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[1]/Q
                         net (fo=20, routed)          0.865    10.792    design_1_i/fsm_block_3/U0/u_i[1]
    SLICE_X37Y81         LDCE                                         r  design_1_i/fsm_block_3/U0/asout_array_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_1/U0/dut/count_reg_reg[2]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_1/U0/asout_array_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.402ns  (logic 0.479ns (34.161%)  route 0.923ns (65.839%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.363     3.657    design_1_i/fsm_block_1/U0/dut/clk
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     3.781 r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.618     4.399    design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X30Y79         LDCE                                         r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.976     9.375    
    SLICE_X30Y79                                      0.000     9.375 r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[2]/D
    SLICE_X30Y79         LDCE (DToQ_ldce_D_Q)         0.479     9.854 r  design_1_i/fsm_block_1/U0/dut/count_reg_reg[2]/Q
                         net (fo=11, routed)          0.923    10.777    design_1_i/fsm_block_1/U0/u_i[2]
    SLICE_X32Y78         LDCE                                         r  design_1_i/fsm_block_1/U0/asout_array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_4/U0/dut/count_reg_reg[1]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_4/U0/asout_array_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.486ns  (logic 0.371ns (24.968%)  route 1.115ns (75.032%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.295     3.589    design_1_i/fsm_block_4/U0/dut/clk
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.713 r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.479     4.192    design_1_i/fsm_block_4/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X39Y82         LDCE                                         r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.042     9.234    
    SLICE_X39Y82                                      0.000     9.234 r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[1]/D
    SLICE_X39Y82         LDCE (DToQ_ldce_D_Q)         0.371     9.605 r  design_1_i/fsm_block_4/U0/dut/count_reg_reg[1]/Q
                         net (fo=22, routed)          1.115    10.720    design_1_i/fsm_block_4/U0/u_i[1]
    SLICE_X37Y82         LDCE                                         r  design_1_i/fsm_block_4/U0/asout_array_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_2/U0/dut/count_reg_reg[2]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_2/U0/asout_array_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.275ns  (logic 0.372ns (29.171%)  route 0.903ns (70.829%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.317     3.611    design_1_i/fsm_block_2/U0/dut/clk
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.735 r  design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.618     4.353    design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X32Y80         LDCE                                         r  design_1_i/fsm_block_2/U0/dut/count_reg_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.083     9.436    
    SLICE_X32Y80                                      0.000     9.436 r  design_1_i/fsm_block_2/U0/dut/count_reg_reg[2]/D
    SLICE_X32Y80         LDCE (DToQ_ldce_D_Q)         0.372     9.808 r  design_1_i/fsm_block_2/U0/dut/count_reg_reg[2]/Q
                         net (fo=15, routed)          0.903    10.711    design_1_i/fsm_block_2/U0/u_i[2]
    SLICE_X37Y80         LDCE                                         r  design_1_i/fsm_block_2/U0/asout_array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_7/U0/dut/count_reg_reg[1]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_7/U0/asout_array_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.514ns  (logic 0.371ns (24.501%)  route 1.143ns (75.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.137     3.431    design_1_i/fsm_block_7/U0/dut/clk
    SLICE_X37Y86         LUT2 (Prop_lut2_I0_O)        0.124     3.555 r  design_1_i/fsm_block_7/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.575     4.130    design_1_i/fsm_block_7/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X37Y86         LDCE                                         r  design_1_i/fsm_block_7/U0/dut/count_reg_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.042     9.172    
    SLICE_X37Y86                                      0.000     9.172 r  design_1_i/fsm_block_7/U0/dut/count_reg_reg[1]/D
    SLICE_X37Y86         LDCE (DToQ_ldce_D_Q)         0.371     9.543 r  design_1_i/fsm_block_7/U0/dut/count_reg_reg[1]/Q
                         net (fo=34, routed)          1.143    10.686    design_1_i/fsm_block_7/U0/u_i[1]
    SLICE_X34Y89         LDCE                                         r  design_1_i/fsm_block_7/U0/asout_array_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_7/U0/dut/count_reg_reg[2]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_7/U0/asout_array_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.503ns  (logic 0.371ns (24.692%)  route 1.132ns (75.308%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.137     3.431    design_1_i/fsm_block_7/U0/dut/clk
    SLICE_X37Y86         LUT2 (Prop_lut2_I0_O)        0.124     3.555 r  design_1_i/fsm_block_7/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.575     4.130    design_1_i/fsm_block_7/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X37Y86         LDCE                                         r  design_1_i/fsm_block_7/U0/dut/count_reg_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.042     9.172    
    SLICE_X37Y86                                      0.000     9.172 r  design_1_i/fsm_block_7/U0/dut/count_reg_reg[2]/D
    SLICE_X37Y86         LDCE (DToQ_ldce_D_Q)         0.371     9.543 r  design_1_i/fsm_block_7/U0/dut/count_reg_reg[2]/Q
                         net (fo=33, routed)          1.132    10.674    design_1_i/fsm_block_7/U0/u_i[2]
    SLICE_X33Y90         LDCE                                         r  design_1_i/fsm_block_7/U0/asout_array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_2/U0/asout_array_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.232ns  (logic 0.372ns (30.197%)  route 0.860ns (69.803%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.317     3.611    design_1_i/fsm_block_2/U0/dut/clk
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.735 r  design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.618     4.353    design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X32Y80         LDCE                                         r  design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.083     9.436    
    SLICE_X32Y80                                      0.000     9.436 r  design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]/D
    SLICE_X32Y80         LDCE (DToQ_ldce_D_Q)         0.372     9.808 r  design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]/Q
                         net (fo=10, routed)          0.860    10.668    design_1_i/fsm_block_2/U0/u_i[3]
    SLICE_X37Y80         LDCE                                         r  design_1_i/fsm_block_2/U0/asout_array_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_3/U0/dut/count_reg_reg[2]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_3/U0/asout_array_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.177ns  (logic 0.463ns (39.334%)  route 0.714ns (60.666%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         2.482     3.776    design_1_i/fsm_block_3/U0/dut/clk
    SLICE_X41Y82         LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[3]_i_2/O
                         net (fo=4, routed)           0.614     4.514    design_1_i/fsm_block_3/U0/dut/count_reg_reg[3]_i_2_n_0
    SLICE_X40Y82         LDCE                                         r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.950     9.464    
    SLICE_X40Y82                                      0.000     9.464 r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[2]/D
    SLICE_X40Y82         LDCE (DToQ_ldce_D_Q)         0.463     9.927 r  design_1_i/fsm_block_3/U0/dut/count_reg_reg[2]/Q
                         net (fo=19, routed)          0.714    10.641    design_1_i/fsm_block_3/U0/u_i[2]
    SLICE_X37Y81         LDCE                                         r  design_1_i/fsm_block_3/U0/asout_array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fsm_block_2/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_2/U0/nexts_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.550     0.886    design_1_i/fsm_block_2/U0/clk
    SLICE_X35Y80         FDRE                                         r  design_1_i/fsm_block_2/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/fsm_block_2/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.131     1.158    design_1_i/fsm_block_2/U0/Q[0]
    SLICE_X35Y79         LDCE                                         r  design_1_i/fsm_block_2/U0/nexts_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_3/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_3/U0/nexts_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (57.037%)  route 0.124ns (42.963%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.550     0.886    design_1_i/fsm_block_3/U0/clk
    SLICE_X42Y82         FDRE                                         r  design_1_i/fsm_block_3/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_1_i/fsm_block_3/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.124     1.173    design_1_i/fsm_block_3/U0/Q[0]
    SLICE_X40Y81         LDCE                                         r  design_1_i/fsm_block_3/U0/nexts_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_5/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_5/U0/nexts_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.681%)  route 0.137ns (49.319%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.568     0.904    design_1_i/fsm_block_5/U0/clk
    SLICE_X29Y80         FDRE                                         r  design_1_i/fsm_block_5/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/fsm_block_5/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.137     1.182    design_1_i/fsm_block_5/U0/Q[0]
    SLICE_X26Y81         LDCE                                         r  design_1_i/fsm_block_5/U0/nexts_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_1/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_1/U0/nexts_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.164ns (55.032%)  route 0.134ns (44.968%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.566     0.902    design_1_i/fsm_block_1/U0/clk
    SLICE_X30Y78         FDRE                                         r  design_1_i/fsm_block_1/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/fsm_block_1/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.134     1.200    design_1_i/fsm_block_1/U0/Q[0]
    SLICE_X31Y79         LDCE                                         r  design_1_i/fsm_block_1/U0/nexts_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_3/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_3/U0/ce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.164ns (50.955%)  route 0.158ns (49.045%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.549     0.885    design_1_i/fsm_block_3/U0/clk
    SLICE_X42Y81         FDRE                                         r  design_1_i/fsm_block_3/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  design_1_i/fsm_block_3/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.158     1.206    design_1_i/fsm_block_3/U0/ce__0
    SLICE_X41Y82         LDCE                                         r  design_1_i/fsm_block_3/U0/ce_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_4/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_4/U0/ce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.164ns (50.423%)  route 0.161ns (49.577%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.552     0.888    design_1_i/fsm_block_4/U0/clk
    SLICE_X38Y84         FDRE                                         r  design_1_i/fsm_block_4/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/fsm_block_4/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.161     1.213    design_1_i/fsm_block_4/U0/ce__0
    SLICE_X38Y83         LDCE                                         r  design_1_i/fsm_block_4/U0/ce_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_6/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_6/U0/nexts_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.472%)  route 0.176ns (55.528%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.571     0.907    design_1_i/fsm_block_6/U0/clk
    SLICE_X29Y83         FDRE                                         r  design_1_i/fsm_block_6/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/fsm_block_6/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.176     1.224    design_1_i/fsm_block_6/U0/Q[0]
    SLICE_X30Y82         LDCE                                         r  design_1_i/fsm_block_6/U0/nexts_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_7/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_7/U0/ce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.164ns (43.945%)  route 0.209ns (56.055%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.552     0.888    design_1_i/fsm_block_7/U0/clk
    SLICE_X38Y86         FDRE                                         r  design_1_i/fsm_block_7/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/fsm_block_7/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.209     1.261    design_1_i/fsm_block_7/U0/ce__0
    SLICE_X38Y88         LDCE                                         r  design_1_i/fsm_block_7/U0/ce_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_2/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_2/U0/ce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.164ns (42.050%)  route 0.226ns (57.950%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.550     0.886    design_1_i/fsm_block_2/U0/clk
    SLICE_X34Y80         FDRE                                         r  design_1_i/fsm_block_2/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_1_i/fsm_block_2/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.226     1.276    design_1_i/fsm_block_2/U0/ce__0
    SLICE_X33Y79         LDCE                                         r  design_1_i/fsm_block_2/U0/ce_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_block_5/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_block_5/U0/ce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.141ns (37.557%)  route 0.234ns (62.443%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.568     0.904    design_1_i/fsm_block_5/U0/clk
    SLICE_X29Y80         FDRE                                         r  design_1_i/fsm_block_5/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/fsm_block_5/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.234     1.279    design_1_i/fsm_block_5/U0/ce__0
    SLICE_X27Y80         LDCE                                         r  design_1_i/fsm_block_5/U0/ce_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           251 Endpoints
Min Delay           251 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fsm_block_4/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_5/U0/logic/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.150ns  (logic 2.493ns (34.867%)  route 4.657ns (65.133%))
  Logic Levels:           8  (LDCE=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         LDCE                         0.000     0.000 r  design_1_i/fsm_block_4/U0/acks_out_reg/G
    SLICE_X39Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fsm_block_4/U0/acks_out_reg/Q
                         net (fo=1, routed)           1.008     1.567    design_1_i/fsm_block_5/U0/dut/ack_in
    SLICE_X30Y80         LUT2 (Prop_lut2_I1_O)        0.124     1.691 r  design_1_i/fsm_block_5/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.588     2.280    design_1_i/fsm_block_5/U0/dut/AR[0]
    SLICE_X30Y80         LDCE (SetClr_ldce_CLR_Q)     0.898     3.178 f  design_1_i/fsm_block_5/U0/dut/count_reg_reg[2]/Q
                         net (fo=25, routed)          1.214     4.392    design_1_i/fsm_block_5/U0/dut/clk_0[2]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.124     4.516 r  design_1_i/fsm_block_5/U0/dut/count[3]_i_16/O
                         net (fo=1, routed)           0.667     5.183    design_1_i/fsm_block_5/U0/dut/count[3]_i_16_n_0
    SLICE_X34Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.307 r  design_1_i/fsm_block_5/U0/dut/count[3]_i_10/O
                         net (fo=1, routed)           0.000     5.307    design_1_i/fsm_block_5/U0/dut/count[3]_i_10_n_0
    SLICE_X34Y82         MUXF7 (Prop_muxf7_I1_O)      0.247     5.554 r  design_1_i/fsm_block_5/U0/dut/count_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.554    design_1_i/fsm_block_5/U0/dut/count_reg[3]_i_7_n_0
    SLICE_X34Y82         MUXF8 (Prop_muxf8_I0_O)      0.098     5.652 r  design_1_i/fsm_block_5/U0/dut/count_reg[3]_i_4/O
                         net (fo=1, routed)           0.659     6.311    design_1_i/fsm_block_5/U0/logic/count_reg[0]_1
    SLICE_X31Y81         LUT5 (Prop_lut5_I3_O)        0.319     6.630 r  design_1_i/fsm_block_5/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.520     7.150    design_1_i/fsm_block_5/U0/logic/count
    SLICE_X31Y80         FDCE                                         r  design_1_i/fsm_block_5/U0/logic/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.514     2.693    design_1_i/fsm_block_5/U0/logic/clk
    SLICE_X31Y80         FDCE                                         r  design_1_i/fsm_block_5/U0/logic/count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/fsm_block_4/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_5/U0/logic/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.150ns  (logic 2.493ns (34.867%)  route 4.657ns (65.133%))
  Logic Levels:           8  (LDCE=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         LDCE                         0.000     0.000 r  design_1_i/fsm_block_4/U0/acks_out_reg/G
    SLICE_X39Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fsm_block_4/U0/acks_out_reg/Q
                         net (fo=1, routed)           1.008     1.567    design_1_i/fsm_block_5/U0/dut/ack_in
    SLICE_X30Y80         LUT2 (Prop_lut2_I1_O)        0.124     1.691 r  design_1_i/fsm_block_5/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.588     2.280    design_1_i/fsm_block_5/U0/dut/AR[0]
    SLICE_X30Y80         LDCE (SetClr_ldce_CLR_Q)     0.898     3.178 f  design_1_i/fsm_block_5/U0/dut/count_reg_reg[2]/Q
                         net (fo=25, routed)          1.214     4.392    design_1_i/fsm_block_5/U0/dut/clk_0[2]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.124     4.516 r  design_1_i/fsm_block_5/U0/dut/count[3]_i_16/O
                         net (fo=1, routed)           0.667     5.183    design_1_i/fsm_block_5/U0/dut/count[3]_i_16_n_0
    SLICE_X34Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.307 r  design_1_i/fsm_block_5/U0/dut/count[3]_i_10/O
                         net (fo=1, routed)           0.000     5.307    design_1_i/fsm_block_5/U0/dut/count[3]_i_10_n_0
    SLICE_X34Y82         MUXF7 (Prop_muxf7_I1_O)      0.247     5.554 r  design_1_i/fsm_block_5/U0/dut/count_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.554    design_1_i/fsm_block_5/U0/dut/count_reg[3]_i_7_n_0
    SLICE_X34Y82         MUXF8 (Prop_muxf8_I0_O)      0.098     5.652 r  design_1_i/fsm_block_5/U0/dut/count_reg[3]_i_4/O
                         net (fo=1, routed)           0.659     6.311    design_1_i/fsm_block_5/U0/logic/count_reg[0]_1
    SLICE_X31Y81         LUT5 (Prop_lut5_I3_O)        0.319     6.630 r  design_1_i/fsm_block_5/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.520     7.150    design_1_i/fsm_block_5/U0/logic/count
    SLICE_X31Y80         FDCE                                         r  design_1_i/fsm_block_5/U0/logic/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.514     2.693    design_1_i/fsm_block_5/U0/logic/clk
    SLICE_X31Y80         FDCE                                         r  design_1_i/fsm_block_5/U0/logic/count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/fsm_block_4/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_5/U0/logic/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.150ns  (logic 2.493ns (34.867%)  route 4.657ns (65.133%))
  Logic Levels:           8  (LDCE=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         LDCE                         0.000     0.000 r  design_1_i/fsm_block_4/U0/acks_out_reg/G
    SLICE_X39Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fsm_block_4/U0/acks_out_reg/Q
                         net (fo=1, routed)           1.008     1.567    design_1_i/fsm_block_5/U0/dut/ack_in
    SLICE_X30Y80         LUT2 (Prop_lut2_I1_O)        0.124     1.691 r  design_1_i/fsm_block_5/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.588     2.280    design_1_i/fsm_block_5/U0/dut/AR[0]
    SLICE_X30Y80         LDCE (SetClr_ldce_CLR_Q)     0.898     3.178 f  design_1_i/fsm_block_5/U0/dut/count_reg_reg[2]/Q
                         net (fo=25, routed)          1.214     4.392    design_1_i/fsm_block_5/U0/dut/clk_0[2]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.124     4.516 r  design_1_i/fsm_block_5/U0/dut/count[3]_i_16/O
                         net (fo=1, routed)           0.667     5.183    design_1_i/fsm_block_5/U0/dut/count[3]_i_16_n_0
    SLICE_X34Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.307 r  design_1_i/fsm_block_5/U0/dut/count[3]_i_10/O
                         net (fo=1, routed)           0.000     5.307    design_1_i/fsm_block_5/U0/dut/count[3]_i_10_n_0
    SLICE_X34Y82         MUXF7 (Prop_muxf7_I1_O)      0.247     5.554 r  design_1_i/fsm_block_5/U0/dut/count_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.554    design_1_i/fsm_block_5/U0/dut/count_reg[3]_i_7_n_0
    SLICE_X34Y82         MUXF8 (Prop_muxf8_I0_O)      0.098     5.652 r  design_1_i/fsm_block_5/U0/dut/count_reg[3]_i_4/O
                         net (fo=1, routed)           0.659     6.311    design_1_i/fsm_block_5/U0/logic/count_reg[0]_1
    SLICE_X31Y81         LUT5 (Prop_lut5_I3_O)        0.319     6.630 r  design_1_i/fsm_block_5/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.520     7.150    design_1_i/fsm_block_5/U0/logic/count
    SLICE_X31Y80         FDCE                                         r  design_1_i/fsm_block_5/U0/logic/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.514     2.693    design_1_i/fsm_block_5/U0/logic/clk
    SLICE_X31Y80         FDCE                                         r  design_1_i/fsm_block_5/U0/logic/count_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/fsm_block_4/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_5/U0/logic/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.150ns  (logic 2.493ns (34.867%)  route 4.657ns (65.133%))
  Logic Levels:           8  (LDCE=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         LDCE                         0.000     0.000 r  design_1_i/fsm_block_4/U0/acks_out_reg/G
    SLICE_X39Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fsm_block_4/U0/acks_out_reg/Q
                         net (fo=1, routed)           1.008     1.567    design_1_i/fsm_block_5/U0/dut/ack_in
    SLICE_X30Y80         LUT2 (Prop_lut2_I1_O)        0.124     1.691 r  design_1_i/fsm_block_5/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.588     2.280    design_1_i/fsm_block_5/U0/dut/AR[0]
    SLICE_X30Y80         LDCE (SetClr_ldce_CLR_Q)     0.898     3.178 f  design_1_i/fsm_block_5/U0/dut/count_reg_reg[2]/Q
                         net (fo=25, routed)          1.214     4.392    design_1_i/fsm_block_5/U0/dut/clk_0[2]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.124     4.516 r  design_1_i/fsm_block_5/U0/dut/count[3]_i_16/O
                         net (fo=1, routed)           0.667     5.183    design_1_i/fsm_block_5/U0/dut/count[3]_i_16_n_0
    SLICE_X34Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.307 r  design_1_i/fsm_block_5/U0/dut/count[3]_i_10/O
                         net (fo=1, routed)           0.000     5.307    design_1_i/fsm_block_5/U0/dut/count[3]_i_10_n_0
    SLICE_X34Y82         MUXF7 (Prop_muxf7_I1_O)      0.247     5.554 r  design_1_i/fsm_block_5/U0/dut/count_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.554    design_1_i/fsm_block_5/U0/dut/count_reg[3]_i_7_n_0
    SLICE_X34Y82         MUXF8 (Prop_muxf8_I0_O)      0.098     5.652 r  design_1_i/fsm_block_5/U0/dut/count_reg[3]_i_4/O
                         net (fo=1, routed)           0.659     6.311    design_1_i/fsm_block_5/U0/logic/count_reg[0]_1
    SLICE_X31Y81         LUT5 (Prop_lut5_I3_O)        0.319     6.630 r  design_1_i/fsm_block_5/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.520     7.150    design_1_i/fsm_block_5/U0/logic/count
    SLICE_X31Y80         FDCE                                         r  design_1_i/fsm_block_5/U0/logic/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.514     2.693    design_1_i/fsm_block_5/U0/logic/clk
    SLICE_X31Y80         FDCE                                         r  design_1_i/fsm_block_5/U0/logic/count_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/fsm_block_6/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_7/U0/logic/done_aux_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.833ns  (logic 2.064ns (30.208%)  route 4.769ns (69.792%))
  Logic Levels:           7  (LDCE=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         LDCE                         0.000     0.000 r  design_1_i/fsm_block_6/U0/acks_out_reg/G
    SLICE_X29Y84         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fsm_block_6/U0/acks_out_reg/Q
                         net (fo=1, routed)           1.083     1.642    design_1_i/fsm_block_7/U0/dut/ack_in
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.124     1.766 r  design_1_i/fsm_block_7/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.634     2.400    design_1_i/fsm_block_7/U0/dut/AR[0]
    SLICE_X37Y86         LDCE (SetClr_ldce_CLR_Q)     0.885     3.285 f  design_1_i/fsm_block_7/U0/dut/count_reg_reg[1]/Q
                         net (fo=34, routed)          1.216     4.501    design_1_i/fsm_block_7/U0/dut/clk_0[1]
    SLICE_X34Y88         LUT6 (Prop_lut6_I3_O)        0.124     4.625 r  design_1_i/fsm_block_7/U0/dut/done_aux_i_10/O
                         net (fo=1, routed)           0.656     5.281    design_1_i/fsm_block_7/U0/dut/done_aux_i_10_n_0
    SLICE_X34Y88         LUT4 (Prop_lut4_I1_O)        0.124     5.405 r  design_1_i/fsm_block_7/U0/dut/done_aux_i_5/O
                         net (fo=1, routed)           0.484     5.889    design_1_i/fsm_block_7/U0/dut/done_aux_i_5_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I2_O)        0.124     6.013 r  design_1_i/fsm_block_7/U0/dut/done_aux_i_2/O
                         net (fo=1, routed)           0.696     6.709    design_1_i/fsm_block_7/U0/logic/done_aux_reg_0
    SLICE_X39Y87         LUT5 (Prop_lut5_I1_O)        0.124     6.833 r  design_1_i/fsm_block_7/U0/logic/done_aux_i_1/O
                         net (fo=1, routed)           0.000     6.833    design_1_i/fsm_block_7/U0/logic/done_aux_i_1_n_0
    SLICE_X39Y87         FDCE                                         r  design_1_i/fsm_block_7/U0/logic/done_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.475     2.654    design_1_i/fsm_block_7/U0/logic/clk
    SLICE_X39Y87         FDCE                                         r  design_1_i/fsm_block_7/U0/logic/done_aux_reg/C

Slack:                    inf
  Source:                 design_1_i/fsm_block_5/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_6/U0/logic/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.824ns  (logic 2.759ns (40.430%)  route 4.065ns (59.570%))
  Logic Levels:           8  (LDCE=2 LUT2=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y80         LDCE                         0.000     0.000 r  design_1_i/fsm_block_5/U0/acks_out_reg/G
    SLICE_X26Y80         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fsm_block_5/U0/acks_out_reg/Q
                         net (fo=1, routed)           0.810     1.435    design_1_i/fsm_block_6/U0/dut/ack_in
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.150     1.585 r  design_1_i/fsm_block_6/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.560     2.146    design_1_i/fsm_block_6/U0/dut/AR[0]
    SLICE_X31Y83         LDCE (SetClr_ldce_CLR_Q)     1.109     3.255 f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[2]/Q
                         net (fo=29, routed)          1.049     4.303    design_1_i/fsm_block_6/U0/dut/Q[2]
    SLICE_X34Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  design_1_i/fsm_block_6/U0/dut/count[3]_i_22/O
                         net (fo=1, routed)           0.656     5.083    design_1_i/fsm_block_6/U0/dut/count[3]_i_22_n_0
    SLICE_X33Y84         LUT4 (Prop_lut4_I3_O)        0.124     5.207 r  design_1_i/fsm_block_6/U0/dut/count[3]_i_14/O
                         net (fo=1, routed)           0.000     5.207    design_1_i/fsm_block_6/U0/dut/count[3]_i_14_n_0
    SLICE_X33Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     5.424 r  design_1_i/fsm_block_6/U0/dut/count_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.424    design_1_i/fsm_block_6/U0/dut/count_reg[3]_i_9_n_0
    SLICE_X33Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     5.518 r  design_1_i/fsm_block_6/U0/dut/count_reg[3]_i_4/O
                         net (fo=1, routed)           0.515     6.034    design_1_i/fsm_block_6/U0/logic/count_reg[0]_1
    SLICE_X31Y84         LUT6 (Prop_lut6_I4_O)        0.316     6.350 r  design_1_i/fsm_block_6/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.474     6.824    design_1_i/fsm_block_6/U0/logic/count
    SLICE_X31Y85         FDCE                                         r  design_1_i/fsm_block_6/U0/logic/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.520     2.699    design_1_i/fsm_block_6/U0/logic/clk
    SLICE_X31Y85         FDCE                                         r  design_1_i/fsm_block_6/U0/logic/count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/fsm_block_5/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_6/U0/logic/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.824ns  (logic 2.759ns (40.430%)  route 4.065ns (59.570%))
  Logic Levels:           8  (LDCE=2 LUT2=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y80         LDCE                         0.000     0.000 r  design_1_i/fsm_block_5/U0/acks_out_reg/G
    SLICE_X26Y80         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fsm_block_5/U0/acks_out_reg/Q
                         net (fo=1, routed)           0.810     1.435    design_1_i/fsm_block_6/U0/dut/ack_in
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.150     1.585 r  design_1_i/fsm_block_6/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.560     2.146    design_1_i/fsm_block_6/U0/dut/AR[0]
    SLICE_X31Y83         LDCE (SetClr_ldce_CLR_Q)     1.109     3.255 f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[2]/Q
                         net (fo=29, routed)          1.049     4.303    design_1_i/fsm_block_6/U0/dut/Q[2]
    SLICE_X34Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  design_1_i/fsm_block_6/U0/dut/count[3]_i_22/O
                         net (fo=1, routed)           0.656     5.083    design_1_i/fsm_block_6/U0/dut/count[3]_i_22_n_0
    SLICE_X33Y84         LUT4 (Prop_lut4_I3_O)        0.124     5.207 r  design_1_i/fsm_block_6/U0/dut/count[3]_i_14/O
                         net (fo=1, routed)           0.000     5.207    design_1_i/fsm_block_6/U0/dut/count[3]_i_14_n_0
    SLICE_X33Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     5.424 r  design_1_i/fsm_block_6/U0/dut/count_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.424    design_1_i/fsm_block_6/U0/dut/count_reg[3]_i_9_n_0
    SLICE_X33Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     5.518 r  design_1_i/fsm_block_6/U0/dut/count_reg[3]_i_4/O
                         net (fo=1, routed)           0.515     6.034    design_1_i/fsm_block_6/U0/logic/count_reg[0]_1
    SLICE_X31Y84         LUT6 (Prop_lut6_I4_O)        0.316     6.350 r  design_1_i/fsm_block_6/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.474     6.824    design_1_i/fsm_block_6/U0/logic/count
    SLICE_X31Y85         FDCE                                         r  design_1_i/fsm_block_6/U0/logic/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.520     2.699    design_1_i/fsm_block_6/U0/logic/clk
    SLICE_X31Y85         FDCE                                         r  design_1_i/fsm_block_6/U0/logic/count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/fsm_block_5/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_6/U0/logic/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.824ns  (logic 2.759ns (40.430%)  route 4.065ns (59.570%))
  Logic Levels:           8  (LDCE=2 LUT2=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y80         LDCE                         0.000     0.000 r  design_1_i/fsm_block_5/U0/acks_out_reg/G
    SLICE_X26Y80         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fsm_block_5/U0/acks_out_reg/Q
                         net (fo=1, routed)           0.810     1.435    design_1_i/fsm_block_6/U0/dut/ack_in
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.150     1.585 r  design_1_i/fsm_block_6/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.560     2.146    design_1_i/fsm_block_6/U0/dut/AR[0]
    SLICE_X31Y83         LDCE (SetClr_ldce_CLR_Q)     1.109     3.255 f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[2]/Q
                         net (fo=29, routed)          1.049     4.303    design_1_i/fsm_block_6/U0/dut/Q[2]
    SLICE_X34Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  design_1_i/fsm_block_6/U0/dut/count[3]_i_22/O
                         net (fo=1, routed)           0.656     5.083    design_1_i/fsm_block_6/U0/dut/count[3]_i_22_n_0
    SLICE_X33Y84         LUT4 (Prop_lut4_I3_O)        0.124     5.207 r  design_1_i/fsm_block_6/U0/dut/count[3]_i_14/O
                         net (fo=1, routed)           0.000     5.207    design_1_i/fsm_block_6/U0/dut/count[3]_i_14_n_0
    SLICE_X33Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     5.424 r  design_1_i/fsm_block_6/U0/dut/count_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.424    design_1_i/fsm_block_6/U0/dut/count_reg[3]_i_9_n_0
    SLICE_X33Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     5.518 r  design_1_i/fsm_block_6/U0/dut/count_reg[3]_i_4/O
                         net (fo=1, routed)           0.515     6.034    design_1_i/fsm_block_6/U0/logic/count_reg[0]_1
    SLICE_X31Y84         LUT6 (Prop_lut6_I4_O)        0.316     6.350 r  design_1_i/fsm_block_6/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.474     6.824    design_1_i/fsm_block_6/U0/logic/count
    SLICE_X31Y85         FDCE                                         r  design_1_i/fsm_block_6/U0/logic/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.520     2.699    design_1_i/fsm_block_6/U0/logic/clk
    SLICE_X31Y85         FDCE                                         r  design_1_i/fsm_block_6/U0/logic/count_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/fsm_block_5/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_6/U0/logic/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.824ns  (logic 2.759ns (40.430%)  route 4.065ns (59.570%))
  Logic Levels:           8  (LDCE=2 LUT2=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y80         LDCE                         0.000     0.000 r  design_1_i/fsm_block_5/U0/acks_out_reg/G
    SLICE_X26Y80         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fsm_block_5/U0/acks_out_reg/Q
                         net (fo=1, routed)           0.810     1.435    design_1_i/fsm_block_6/U0/dut/ack_in
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.150     1.585 r  design_1_i/fsm_block_6/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.560     2.146    design_1_i/fsm_block_6/U0/dut/AR[0]
    SLICE_X31Y83         LDCE (SetClr_ldce_CLR_Q)     1.109     3.255 f  design_1_i/fsm_block_6/U0/dut/count_reg_reg[2]/Q
                         net (fo=29, routed)          1.049     4.303    design_1_i/fsm_block_6/U0/dut/Q[2]
    SLICE_X34Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  design_1_i/fsm_block_6/U0/dut/count[3]_i_22/O
                         net (fo=1, routed)           0.656     5.083    design_1_i/fsm_block_6/U0/dut/count[3]_i_22_n_0
    SLICE_X33Y84         LUT4 (Prop_lut4_I3_O)        0.124     5.207 r  design_1_i/fsm_block_6/U0/dut/count[3]_i_14/O
                         net (fo=1, routed)           0.000     5.207    design_1_i/fsm_block_6/U0/dut/count[3]_i_14_n_0
    SLICE_X33Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     5.424 r  design_1_i/fsm_block_6/U0/dut/count_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.424    design_1_i/fsm_block_6/U0/dut/count_reg[3]_i_9_n_0
    SLICE_X33Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     5.518 r  design_1_i/fsm_block_6/U0/dut/count_reg[3]_i_4/O
                         net (fo=1, routed)           0.515     6.034    design_1_i/fsm_block_6/U0/logic/count_reg[0]_1
    SLICE_X31Y84         LUT6 (Prop_lut6_I4_O)        0.316     6.350 r  design_1_i/fsm_block_6/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.474     6.824    design_1_i/fsm_block_6/U0/logic/count
    SLICE_X31Y85         FDCE                                         r  design_1_i/fsm_block_6/U0/logic/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.520     2.699    design_1_i/fsm_block_6/U0/logic/clk
    SLICE_X31Y85         FDCE                                         r  design_1_i/fsm_block_6/U0/logic/count_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/fsm_block_4/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_5/U0/logic/done_aux_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.798ns  (logic 2.456ns (36.131%)  route 4.342ns (63.869%))
  Logic Levels:           8  (LDCE=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         LDCE                         0.000     0.000 r  design_1_i/fsm_block_4/U0/acks_out_reg/G
    SLICE_X39Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fsm_block_4/U0/acks_out_reg/Q
                         net (fo=1, routed)           1.008     1.567    design_1_i/fsm_block_5/U0/dut/ack_in
    SLICE_X30Y80         LUT2 (Prop_lut2_I1_O)        0.124     1.691 r  design_1_i/fsm_block_5/U0/dut/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.588     2.280    design_1_i/fsm_block_5/U0/dut/AR[0]
    SLICE_X30Y80         LDCE (SetClr_ldce_CLR_Q)     0.898     3.178 f  design_1_i/fsm_block_5/U0/dut/count_reg_reg[1]/Q
                         net (fo=26, routed)          1.157     4.335    design_1_i/fsm_block_5/U0/dut/clk_0[1]
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.124     4.459 r  design_1_i/fsm_block_5/U0/dut/done_aux_i_17/O
                         net (fo=1, routed)           0.783     5.242    design_1_i/fsm_block_5/U0/dut/done_aux_i_17_n_0
    SLICE_X35Y82         LUT4 (Prop_lut4_I1_O)        0.124     5.366 r  design_1_i/fsm_block_5/U0/dut/done_aux_i_11/O
                         net (fo=1, routed)           0.000     5.366    design_1_i/fsm_block_5/U0/dut/done_aux_i_11_n_0
    SLICE_X35Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     5.583 r  design_1_i/fsm_block_5/U0/dut/done_aux_reg_i_7/O
                         net (fo=1, routed)           0.000     5.583    design_1_i/fsm_block_5/U0/dut/done_aux_reg_i_7_n_0
    SLICE_X35Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     5.677 r  design_1_i/fsm_block_5/U0/dut/done_aux_reg_i_3/O
                         net (fo=1, routed)           0.805     6.482    design_1_i/fsm_block_5/U0/logic/done_aux_reg_1
    SLICE_X30Y81         LUT5 (Prop_lut5_I3_O)        0.316     6.798 r  design_1_i/fsm_block_5/U0/logic/done_aux_i_1/O
                         net (fo=1, routed)           0.000     6.798    design_1_i/fsm_block_5/U0/logic/done_aux_i_1_n_0
    SLICE_X30Y81         FDCE                                         r  design_1_i/fsm_block_5/U0/logic/done_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         1.515     2.694    design_1_i/fsm_block_5/U0/logic/clk
    SLICE_X30Y81         FDCE                                         r  design_1_i/fsm_block_5/U0/logic/done_aux_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fsm_block_1/U0/reset_control_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_1/U0/logic/valid_aux_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.225ns (54.804%)  route 0.186ns (45.196%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         LDCE                         0.000     0.000 r  design_1_i/fsm_block_1/U0/reset_control_reg/G
    SLICE_X31Y77         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 f  design_1_i/fsm_block_1/U0/reset_control_reg/Q
                         net (fo=7, routed)           0.186     0.411    design_1_i/fsm_block_1/U0/logic/AR[0]
    SLICE_X30Y77         FDCE                                         f  design_1_i/fsm_block_1/U0/logic/valid_aux_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.831     1.197    design_1_i/fsm_block_1/U0/logic/clk
    SLICE_X30Y77         FDCE                                         r  design_1_i/fsm_block_1/U0/logic/valid_aux_reg/C

Slack:                    inf
  Source:                 design_1_i/fsm_block_3/U0/reset_control_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_3/U0/logic/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.226ns (54.358%)  route 0.190ns (45.642%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         LDCE                         0.000     0.000 r  design_1_i/fsm_block_3/U0/reset_control_reg/G
    SLICE_X43Y82         LDCE (EnToQ_ldce_G_Q)        0.226     0.226 f  design_1_i/fsm_block_3/U0/reset_control_reg/Q
                         net (fo=9, routed)           0.190     0.416    design_1_i/fsm_block_3/U0/logic/AR[0]
    SLICE_X43Y80         FDCE                                         f  design_1_i/fsm_block_3/U0/logic/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.814     1.180    design_1_i/fsm_block_3/U0/logic/clk
    SLICE_X43Y80         FDCE                                         r  design_1_i/fsm_block_3/U0/logic/count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/fsm_block_3/U0/reset_control_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_3/U0/logic/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.226ns (54.358%)  route 0.190ns (45.642%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         LDCE                         0.000     0.000 r  design_1_i/fsm_block_3/U0/reset_control_reg/G
    SLICE_X43Y82         LDCE (EnToQ_ldce_G_Q)        0.226     0.226 f  design_1_i/fsm_block_3/U0/reset_control_reg/Q
                         net (fo=9, routed)           0.190     0.416    design_1_i/fsm_block_3/U0/logic/AR[0]
    SLICE_X43Y80         FDCE                                         f  design_1_i/fsm_block_3/U0/logic/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.814     1.180    design_1_i/fsm_block_3/U0/logic/clk
    SLICE_X43Y80         FDCE                                         r  design_1_i/fsm_block_3/U0/logic/count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/fsm_block_3/U0/reset_control_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_3/U0/logic/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.226ns (54.358%)  route 0.190ns (45.642%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         LDCE                         0.000     0.000 r  design_1_i/fsm_block_3/U0/reset_control_reg/G
    SLICE_X43Y82         LDCE (EnToQ_ldce_G_Q)        0.226     0.226 f  design_1_i/fsm_block_3/U0/reset_control_reg/Q
                         net (fo=9, routed)           0.190     0.416    design_1_i/fsm_block_3/U0/logic/AR[0]
    SLICE_X43Y80         FDCE                                         f  design_1_i/fsm_block_3/U0/logic/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.814     1.180    design_1_i/fsm_block_3/U0/logic/clk
    SLICE_X43Y80         FDCE                                         r  design_1_i/fsm_block_3/U0/logic/count_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/fsm_block_3/U0/reset_control_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_3/U0/logic/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.226ns (54.358%)  route 0.190ns (45.642%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         LDCE                         0.000     0.000 r  design_1_i/fsm_block_3/U0/reset_control_reg/G
    SLICE_X43Y82         LDCE (EnToQ_ldce_G_Q)        0.226     0.226 f  design_1_i/fsm_block_3/U0/reset_control_reg/Q
                         net (fo=9, routed)           0.190     0.416    design_1_i/fsm_block_3/U0/logic/AR[0]
    SLICE_X43Y80         FDCE                                         f  design_1_i/fsm_block_3/U0/logic/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.814     1.180    design_1_i/fsm_block_3/U0/logic/clk
    SLICE_X43Y80         FDCE                                         r  design_1_i/fsm_block_3/U0/logic/count_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/fsm_block_3/U0/reset_control_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_3/U0/logic/j_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.226ns (54.358%)  route 0.190ns (45.642%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         LDCE                         0.000     0.000 r  design_1_i/fsm_block_3/U0/reset_control_reg/G
    SLICE_X43Y82         LDCE (EnToQ_ldce_G_Q)        0.226     0.226 f  design_1_i/fsm_block_3/U0/reset_control_reg/Q
                         net (fo=9, routed)           0.190     0.416    design_1_i/fsm_block_3/U0/logic/AR[0]
    SLICE_X42Y80         FDCE                                         f  design_1_i/fsm_block_3/U0/logic/j_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.814     1.180    design_1_i/fsm_block_3/U0/logic/clk
    SLICE_X42Y80         FDCE                                         r  design_1_i/fsm_block_3/U0/logic/j_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/fsm_block_3/U0/reset_control_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_3/U0/logic/j_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.226ns (54.358%)  route 0.190ns (45.642%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         LDCE                         0.000     0.000 r  design_1_i/fsm_block_3/U0/reset_control_reg/G
    SLICE_X43Y82         LDCE (EnToQ_ldce_G_Q)        0.226     0.226 f  design_1_i/fsm_block_3/U0/reset_control_reg/Q
                         net (fo=9, routed)           0.190     0.416    design_1_i/fsm_block_3/U0/logic/AR[0]
    SLICE_X42Y80         FDCE                                         f  design_1_i/fsm_block_3/U0/logic/j_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.814     1.180    design_1_i/fsm_block_3/U0/logic/clk
    SLICE_X42Y80         FDCE                                         r  design_1_i/fsm_block_3/U0/logic/j_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/fsm_block_3/U0/reset_control_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_3/U0/logic/j_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.226ns (54.358%)  route 0.190ns (45.642%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         LDCE                         0.000     0.000 r  design_1_i/fsm_block_3/U0/reset_control_reg/G
    SLICE_X43Y82         LDCE (EnToQ_ldce_G_Q)        0.226     0.226 f  design_1_i/fsm_block_3/U0/reset_control_reg/Q
                         net (fo=9, routed)           0.190     0.416    design_1_i/fsm_block_3/U0/logic/AR[0]
    SLICE_X42Y80         FDCE                                         f  design_1_i/fsm_block_3/U0/logic/j_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.814     1.180    design_1_i/fsm_block_3/U0/logic/clk
    SLICE_X42Y80         FDCE                                         r  design_1_i/fsm_block_3/U0/logic/j_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/fsm_block_7/U0/reset_control_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_7/U0/logic/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.223ns (53.286%)  route 0.195ns (46.714%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         LDCE                         0.000     0.000 r  design_1_i/fsm_block_7/U0/reset_control_reg/G
    SLICE_X40Y86         LDCE (EnToQ_ldce_G_Q)        0.223     0.223 f  design_1_i/fsm_block_7/U0/reset_control_reg/Q
                         net (fo=10, routed)          0.195     0.418    design_1_i/fsm_block_7/U0/logic/AR[0]
    SLICE_X39Y86         FDCE                                         f  design_1_i/fsm_block_7/U0/logic/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.819     1.185    design_1_i/fsm_block_7/U0/logic/clk
    SLICE_X39Y86         FDCE                                         r  design_1_i/fsm_block_7/U0/logic/count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/fsm_block_7/U0/reset_control_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_block_7/U0/logic/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.223ns (53.286%)  route 0.195ns (46.714%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         LDCE                         0.000     0.000 r  design_1_i/fsm_block_7/U0/reset_control_reg/G
    SLICE_X40Y86         LDCE (EnToQ_ldce_G_Q)        0.223     0.223 f  design_1_i/fsm_block_7/U0/reset_control_reg/Q
                         net (fo=10, routed)          0.195     0.418    design_1_i/fsm_block_7/U0/logic/AR[0]
    SLICE_X39Y86         FDCE                                         f  design_1_i/fsm_block_7/U0/logic/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=807, routed)         0.819     1.185    design_1_i/fsm_block_7/U0/logic/clk
    SLICE_X39Y86         FDCE                                         r  design_1_i/fsm_block_7/U0/logic/count_reg[1]/C





