Analysis & Synthesis report for FineAL
Tue Dec 10 15:13:21 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |system_de2|avconf:avc|mSetup_ST
 10. State Machine - |system_de2|LCD_Display:u1|next_command
 11. State Machine - |system_de2|LCD_Display:u1|state
 12. State Machine - |system_de2|system:mySystem|processor:myProcessor|controller:myController|state
 13. State Machine - |system_de2|PS2_Controller:myPS2_Controller|s_ps2_transceiver
 14. State Machine - |system_de2|PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 15. State Machine - |system_de2|PS2_Controller:myPS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 16. State Machine - |system_de2|keycode_recognizer:myKeycode_recognizer|state
 17. User-Specified and Inferred Latches
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 25. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 26. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 27. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 28. Source assignments for LCD_ram:lram1|altsyncram:m_rtl_0|altsyncram_9ui1:auto_generated
 29. Source assignments for system:mySystem|background_rom:collisionBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated
 30. Source assignments for system:mySystem|startscreen_rom:myStartscreen_rom|altsyncram:mem_rtl_0|altsyncram_4n71:auto_generated
 31. Source assignments for system:mySystem|gameover_rom:myGameover_rom|altsyncram:mem_rtl_0|altsyncram_vg71:auto_generated
 32. Source assignments for system:mySystem|background_rom:myBackground_rom|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated
 33. Source assignments for system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated
 34. Parameter Settings for User Entity Instance: get_direction:myGet_direction
 35. Parameter Settings for User Entity Instance: keycode_recognizer:myKeycode_recognizer
 36. Parameter Settings for User Entity Instance: PS2_Controller:myPS2_Controller
 37. Parameter Settings for User Entity Instance: PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out
 38. Parameter Settings for User Entity Instance: space_start:mySpace_start
 39. Parameter Settings for User Entity Instance: vga_xy_controller:my_vga_xy_controller
 40. Parameter Settings for User Entity Instance: system:mySystem
 41. Parameter Settings for User Entity Instance: system:mySystem|processor:myProcessor|controller:myController
 42. Parameter Settings for User Entity Instance: system:mySystem|processor:myProcessor|datapath:myDatapath
 43. Parameter Settings for User Entity Instance: system:mySystem|sprite_rom:mySprite_rom
 44. Parameter Settings for User Entity Instance: system:mySystem|ghost_rom:myGhost_rom
 45. Parameter Settings for User Entity Instance: system:mySystem|background_rom:myBackground_rom
 46. Parameter Settings for User Entity Instance: system:mySystem|gameover_rom:myGameover_rom
 47. Parameter Settings for User Entity Instance: system:mySystem|startscreen_rom:myStartscreen_rom
 48. Parameter Settings for User Entity Instance: system:mySystem|background_rom:collisionBackground
 49. Parameter Settings for User Entity Instance: system:mySystem|background_rom:ghostBackground
 50. Parameter Settings for User Entity Instance: LCD_Display:u1
 51. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 52. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 53. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 54. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 55. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 56. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 57. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 58. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 59. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 60. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 61. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 62. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 63. Parameter Settings for User Entity Instance: avconf:avc
 64. Parameter Settings for Inferred Entity Instance: LCD_ram:lram1|altsyncram:m_rtl_0
 65. Parameter Settings for Inferred Entity Instance: system:mySystem|background_rom:collisionBackground|altsyncram:mem_rtl_0
 66. Parameter Settings for Inferred Entity Instance: system:mySystem|startscreen_rom:myStartscreen_rom|altsyncram:mem_rtl_0
 67. Parameter Settings for Inferred Entity Instance: system:mySystem|gameover_rom:myGameover_rom|altsyncram:mem_rtl_0
 68. Parameter Settings for Inferred Entity Instance: system:mySystem|background_rom:myBackground_rom|altsyncram:mem_rtl_0
 69. Parameter Settings for Inferred Entity Instance: system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0
 70. Parameter Settings for Inferred Entity Instance: add:myAdd|lpm_divide:Div0
 71. scfifo Parameter Settings by Entity Instance
 72. altpll Parameter Settings by Entity Instance
 73. altsyncram Parameter Settings by Entity Instance
 74. Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"
 75. Port Connectivity Checks: "avconf:avc"
 76. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 77. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 78. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 79. Port Connectivity Checks: "Audio_Controller:Audio_Controller"
 80. Port Connectivity Checks: "noteCounter:myNote"
 81. Port Connectivity Checks: "timerNote:myTimer"
 82. Port Connectivity Checks: "LCD_ram:lram1"
 83. Port Connectivity Checks: "system:mySystem|background_rom:ghostBackground"
 84. Port Connectivity Checks: "system:mySystem|ghost_rom:myGhost_rom"
 85. Port Connectivity Checks: "system:mySystem|sprite_rom:mySprite_rom"
 86. Port Connectivity Checks: "system:mySystem|processor:myProcessor"
 87. Port Connectivity Checks: "system:mySystem"
 88. Port Connectivity Checks: "vga_xy_controller:my_vga_xy_controller"
 89. Port Connectivity Checks: "PS2_Controller:myPS2_Controller"
 90. Port Connectivity Checks: "keycode_recognizer:myKeycode_recognizer"
 91. Post-Synthesis Netlist Statistics for Top Partition
 92. Elapsed Time Per Partition
 93. Analysis & Synthesis Messages
 94. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 10 15:13:20 2019       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; FineAL                                      ;
; Top-level Entity Name              ; system_de2                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,248                                       ;
;     Total combinational functions  ; 1,195                                       ;
;     Dedicated logic registers      ; 508                                         ;
; Total registers                    ; 508                                         ;
; Total pins                         ; 68                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 258,048                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; system_de2         ; FineAL             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                         ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                             ; Library ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; noteCounter.v                                   ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/noteCounter.v                                   ;         ;
; add.v                                           ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/add.v                                           ;         ;
; timerNote.v                                     ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/timerNote.v                                     ;         ;
; harm2.v                                         ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/harm2.v                                         ;         ;
; harm1.v                                         ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/harm1.v                                         ;         ;
; avconf.v                                        ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v                                        ;         ;
; square_wave_osc_JWS.v                           ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/square_wave_osc_JWS.v                           ;         ;
; Audio_Controller.v                              ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v                              ;         ;
; Audio_Clock.v                                   ; yes             ; User Wizard-Generated File                            ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Clock.v                                   ;         ;
; Altera_UP_SYNC_FIFO.v                           ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v                           ;         ;
; Altera_UP_Clock_Edge.v                          ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Clock_Edge.v                          ;         ;
; Altera_UP_Audio_Out_Serializer.v                ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_Out_Serializer.v                ;         ;
; Altera_UP_Audio_In_Deserializer.v               ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v               ;         ;
; Altera_UP_Audio_Bit_Counter.v                   ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_Bit_Counter.v                   ;         ;
; ascii.v                                         ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ascii.v                                         ;         ;
; reset_delay.v                                   ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/reset_delay.v                                   ;         ;
; LCD_ram.v                                       ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_ram.v                                       ;         ;
; LCD_Display.v                                   ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_Display.v                                   ;         ;
; ghost_rom.v                                     ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost_rom.v                                     ;         ;
; space_start.v                                   ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/space_start.v                                   ;         ;
; get_direction.v                                 ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/get_direction.v                                 ;         ;
; controller.v                                    ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/controller.v                                    ;         ;
; datapath.v                                      ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v                                      ;         ;
; processor.v                                     ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/processor.v                                     ;         ;
; system.v                                        ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v                                        ;         ;
; background_rom.v                                ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/background_rom.v                                ;         ;
; sprite_rom.v                                    ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite_rom.v                                    ;         ;
; vga_xy_controller.v                             ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/vga_xy_controller.v                             ;         ;
; system_de2.v                                    ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v                                    ;         ;
; keycode_recognizer.v                            ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/keycode_recognizer.v                            ;         ;
; PS2_Controller.v                                ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/PS2_Controller.v                                ;         ;
; Altera_UP_PS2_Data_In.v                         ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_PS2_Data_In.v                         ;         ;
; Altera_UP_PS2_Command_Out.v                     ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_PS2_Command_Out.v                     ;         ;
; gameover_rom.v                                  ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover_rom.v                                  ;         ;
; startscreen_rom.v                               ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen_rom.v                               ;         ;
; ghostRand.v                                     ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghostRand.v                                     ;         ;
; countScore.v                                    ; yes             ; User Verilog HDL File                                 ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/countScore.v                                    ;         ;
; scfifo.tdf                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                                        ;         ;
; a_regfifo.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                     ;         ;
; a_dpfifo.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                      ;         ;
; a_i2fifo.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                      ;         ;
; a_fffifo.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                      ;         ;
; a_f2fifo.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                      ;         ;
; aglobal180.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                    ;         ;
; db/scfifo_n441.tdf                              ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf                              ;         ;
; db/a_dpfifo_as31.tdf                            ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf                            ;         ;
; db/altsyncram_7tb1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf                          ;         ;
; db/cmpr_ks8.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/cmpr_ks8.tdf                                 ;         ;
; db/cntr_v9b.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/cntr_v9b.tdf                                 ;         ;
; db/cntr_ca7.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/cntr_ca7.tdf                                 ;         ;
; db/cntr_0ab.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/cntr_0ab.tdf                                 ;         ;
; altpll.tdf                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                        ;         ;
; stratix_pll.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                   ;         ;
; stratixii_pll.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                 ;         ;
; cycloneii_pll.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                 ;         ;
; i2c_controller.v                                ; yes             ; Auto-Found Verilog HDL File                           ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/i2c_controller.v                                ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                    ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                       ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                    ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;         ;
; altrom.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                        ;         ;
; altram.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                        ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                      ;         ;
; db/altsyncram_9ui1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_9ui1.tdf                          ;         ;
; db/fineal.ram0_lcd_ram_4feccd45.hdl.mif         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/fineal.ram0_lcd_ram_4feccd45.hdl.mif         ;         ;
; db/altsyncram_po71.tdf                          ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_po71.tdf                          ;         ;
; db/fineal.ram0_background_rom_ea4dfc53.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/fineal.ram0_background_rom_ea4dfc53.hdl.mif  ;         ;
; db/decode_e8a.tdf                               ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/decode_e8a.tdf                               ;         ;
; db/mux_0nb.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/mux_0nb.tdf                                  ;         ;
; db/altsyncram_4n71.tdf                          ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_4n71.tdf                          ;         ;
; db/fineal.ram0_startscreen_rom_2209057c.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/fineal.ram0_startscreen_rom_2209057c.hdl.mif ;         ;
; db/altsyncram_vg71.tdf                          ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_vg71.tdf                          ;         ;
; db/fineal.ram0_gameover_rom_93b2afb6.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/fineal.ram0_gameover_rom_93b2afb6.hdl.mif    ;         ;
; lpm_divide.tdf                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf                                    ;         ;
; abs_divider.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc                                   ;         ;
; sign_div_unsign.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                               ;         ;
; db/lpm_divide_uim.tdf                           ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/lpm_divide_uim.tdf                           ;         ;
; db/sign_div_unsign_mlh.tdf                      ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/sign_div_unsign_mlh.tdf                      ;         ;
; db/alt_u_div_07f.tdf                            ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/alt_u_div_07f.tdf                            ;         ;
; db/add_sub_7pc.tdf                              ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/add_sub_7pc.tdf                              ;         ;
; db/add_sub_8pc.tdf                              ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/add_sub_8pc.tdf                              ;         ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,248          ;
;                                             ;                ;
; Total combinational functions               ; 1195           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 402            ;
;     -- 3 input functions                    ; 320            ;
;     -- <=2 input functions                  ; 473            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 778            ;
;     -- arithmetic mode                      ; 417            ;
;                                             ;                ;
; Total registers                             ; 508            ;
;     -- Dedicated logic registers            ; 508            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 68             ;
; Total memory bits                           ; 258048         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 443            ;
; Total fan-out                               ; 6749           ;
; Average fan-out                             ; 3.43           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; Compilation Hierarchy Node                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                         ; Entity Name                    ; Library Name ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; |system_de2                                                 ; 1195 (1)            ; 508 (0)                   ; 258048      ; 0            ; 0       ; 0         ; 68   ; 0            ; |system_de2                                                                                                                                                                                                                                 ; system_de2                     ; work         ;
;    |Audio_Controller:Audio_Controller|                      ; 169 (1)             ; 109 (1)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller                                                                                                                                                                                               ; Audio_Controller               ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer| ; 168 (85)            ; 104 (38)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; Altera_UP_Audio_Out_Serializer ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|  ; 41 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO            ; work         ;
;             |scfifo:Sync_FIFO|                              ; 41 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                         ; work         ;
;                |scfifo_n441:auto_generated|                 ; 41 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated                                               ; scfifo_n441                    ; work         ;
;                   |a_dpfifo_as31:dpfifo|                    ; 41 (21)             ; 33 (13)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo                          ; a_dpfifo_as31                  ; work         ;
;                      |altsyncram_7tb1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram  ; altsyncram_7tb1                ; work         ;
;                      |cntr_0ab:wr_ptr|                      ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr          ; cntr_0ab                       ; work         ;
;                      |cntr_ca7:usedw_counter|               ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter   ; cntr_ca7                       ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb      ; cntr_v9b                       ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO| ; 42 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO            ; work         ;
;             |scfifo:Sync_FIFO|                              ; 42 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                         ; work         ;
;                |scfifo_n441:auto_generated|                 ; 42 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated                                              ; scfifo_n441                    ; work         ;
;                   |a_dpfifo_as31:dpfifo|                    ; 42 (22)             ; 33 (13)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo                         ; a_dpfifo_as31                  ; work         ;
;                      |altsyncram_7tb1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ; altsyncram_7tb1                ; work         ;
;                      |cntr_0ab:wr_ptr|                      ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr         ; cntr_0ab                       ; work         ;
;                      |cntr_ca7:usedw_counter|               ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter  ; cntr_ca7                       ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb     ; cntr_v9b                       ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; Altera_UP_Clock_Edge           ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge           ; work         ;
;       |Audio_Clock:Audio_Clock|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                       ; Audio_Clock                    ; work         ;
;          |altpll:altpll_component|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                               ; altpll                         ; work         ;
;    |LCD_Display:u1|                                         ; 95 (95)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|LCD_Display:u1                                                                                                                                                                                                                  ; LCD_Display                    ; work         ;
;    |LCD_ram:lram1|                                          ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|LCD_ram:lram1                                                                                                                                                                                                                   ; LCD_ram                        ; work         ;
;       |altsyncram:m_rtl_0|                                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|LCD_ram:lram1|altsyncram:m_rtl_0                                                                                                                                                                                                ; altsyncram                     ; work         ;
;          |altsyncram_9ui1:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|LCD_ram:lram1|altsyncram:m_rtl_0|altsyncram_9ui1:auto_generated                                                                                                                                                                 ; altsyncram_9ui1                ; work         ;
;    |PS2_Controller:myPS2_Controller|                        ; 32 (7)              ; 30 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|PS2_Controller:myPS2_Controller                                                                                                                                                                                                 ; PS2_Controller                 ; work         ;
;       |Altera_UP_PS2_Data_In:PS2_Data_In|                   ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|PS2_Controller:myPS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                               ; Altera_UP_PS2_Data_In          ; work         ;
;    |Reset_Delay:r0|                                         ; 27 (27)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Reset_Delay:r0                                                                                                                                                                                                                  ; Reset_Delay                    ; work         ;
;    |add:myAdd|                                              ; 127 (13)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|add:myAdd                                                                                                                                                                                                                       ; add                            ; work         ;
;       |lpm_divide:Div0|                                     ; 114 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|add:myAdd|lpm_divide:Div0                                                                                                                                                                                                       ; lpm_divide                     ; work         ;
;          |lpm_divide_uim:auto_generated|                    ; 114 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|add:myAdd|lpm_divide:Div0|lpm_divide_uim:auto_generated                                                                                                                                                                         ; lpm_divide_uim                 ; work         ;
;             |sign_div_unsign_mlh:divider|                   ; 114 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|add:myAdd|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                             ; sign_div_unsign_mlh            ; work         ;
;                |alt_u_div_07f:divider|                      ; 114 (114)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|add:myAdd|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                                                                                                       ; alt_u_div_07f                  ; work         ;
;    |avconf:avc|                                             ; 189 (140)           ; 75 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|avconf:avc                                                                                                                                                                                                                      ; avconf                         ; work         ;
;       |I2C_Controller:u0|                                   ; 49 (49)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                    ; I2C_Controller                 ; work         ;
;    |get_direction:myGet_direction|                          ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|get_direction:myGet_direction                                                                                                                                                                                                   ; get_direction                  ; work         ;
;    |harm1:mySquare2|                                        ; 33 (33)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|harm1:mySquare2                                                                                                                                                                                                                 ; harm1                          ; work         ;
;    |harm2:mySquare22|                                       ; 45 (45)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|harm2:mySquare22                                                                                                                                                                                                                ; harm2                          ; work         ;
;    |keycode_recognizer:myKeycode_recognizer|                ; 12 (12)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|keycode_recognizer:myKeycode_recognizer                                                                                                                                                                                         ; keycode_recognizer             ; work         ;
;    |noteCounter:myNote|                                     ; 14 (14)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|noteCounter:myNote                                                                                                                                                                                                              ; noteCounter                    ; work         ;
;    |space_start:mySpace_start|                              ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|space_start:mySpace_start                                                                                                                                                                                                       ; space_start                    ; work         ;
;    |square_wave_osc_JWS:mySquare|                           ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|square_wave_osc_JWS:mySquare                                                                                                                                                                                                    ; square_wave_osc_JWS            ; work         ;
;    |system:mySystem|                                        ; 324 (144)           ; 93 (0)                    ; 249600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem                                                                                                                                                                                                                 ; system                         ; work         ;
;       |ascii:scoreAscii|                                    ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|ascii:scoreAscii                                                                                                                                                                                                ; ascii                          ; work         ;
;       |background_rom:collisionBackground|                  ; 21 (18)             ; 2 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|background_rom:collisionBackground                                                                                                                                                                              ; background_rom                 ; work         ;
;          |altsyncram:mem_rtl_0|                             ; 3 (0)               ; 2 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|background_rom:collisionBackground|altsyncram:mem_rtl_0                                                                                                                                                         ; altsyncram                     ; work         ;
;             |altsyncram_po71:auto_generated|                ; 3 (0)               ; 2 (2)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|background_rom:collisionBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated                                                                                                                          ; altsyncram_po71                ; work         ;
;                |decode_e8a:rden_decode|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|background_rom:collisionBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|decode_e8a:rden_decode                                                                                                   ; decode_e8a                     ; work         ;
;       |background_rom:ghostBackground|                      ; 23 (18)             ; 2 (0)                     ; 19200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|background_rom:ghostBackground                                                                                                                                                                                  ; background_rom                 ; work         ;
;          |altsyncram:mem_rtl_0|                             ; 5 (0)               ; 2 (0)                     ; 19200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0                                                                                                                                                             ; altsyncram                     ; work         ;
;             |altsyncram_po71:auto_generated|                ; 5 (0)               ; 2 (2)                     ; 19200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated                                                                                                                              ; altsyncram_po71                ; work         ;
;                |decode_e8a:rden_decode|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|decode_e8a:rden_decode                                                                                                       ; decode_e8a                     ; work         ;
;                |mux_0nb:mux2|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|mux_0nb:mux2                                                                                                                 ; mux_0nb                        ; work         ;
;       |background_rom:myBackground_rom|                     ; 24 (18)             ; 2 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|background_rom:myBackground_rom                                                                                                                                                                                 ; background_rom                 ; work         ;
;          |altsyncram:mem_rtl_0|                             ; 6 (0)               ; 2 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|background_rom:myBackground_rom|altsyncram:mem_rtl_0                                                                                                                                                            ; altsyncram                     ; work         ;
;             |altsyncram_po71:auto_generated|                ; 6 (0)               ; 2 (2)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|background_rom:myBackground_rom|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated                                                                                                                             ; altsyncram_po71                ; work         ;
;                |mux_0nb:mux2|                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|background_rom:myBackground_rom|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|mux_0nb:mux2                                                                                                                ; mux_0nb                        ; work         ;
;       |countScore:myScore|                                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|countScore:myScore                                                                                                                                                                                              ; countScore                     ; work         ;
;       |gameover_rom:myGameover_rom|                         ; 9 (0)               ; 2 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|gameover_rom:myGameover_rom                                                                                                                                                                                     ; gameover_rom                   ; work         ;
;          |altsyncram:mem_rtl_0|                             ; 9 (0)               ; 2 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|gameover_rom:myGameover_rom|altsyncram:mem_rtl_0                                                                                                                                                                ; altsyncram                     ; work         ;
;             |altsyncram_vg71:auto_generated|                ; 9 (0)               ; 2 (2)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|gameover_rom:myGameover_rom|altsyncram:mem_rtl_0|altsyncram_vg71:auto_generated                                                                                                                                 ; altsyncram_vg71                ; work         ;
;                |decode_e8a:rden_decode|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|gameover_rom:myGameover_rom|altsyncram:mem_rtl_0|altsyncram_vg71:auto_generated|decode_e8a:rden_decode                                                                                                          ; decode_e8a                     ; work         ;
;                |mux_0nb:mux2|                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|gameover_rom:myGameover_rom|altsyncram:mem_rtl_0|altsyncram_vg71:auto_generated|mux_0nb:mux2                                                                                                                    ; mux_0nb                        ; work         ;
;       |ghostRand:myGhost|                                   ; 11 (11)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|ghostRand:myGhost                                                                                                                                                                                               ; ghostRand                      ; work         ;
;       |ghost_rom:myGhost_rom|                               ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|ghost_rom:myGhost_rom                                                                                                                                                                                           ; ghost_rom                      ; work         ;
;       |processor:myProcessor|                               ; 73 (0)              ; 58 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|processor:myProcessor                                                                                                                                                                                           ; processor                      ; work         ;
;          |controller:myController|                          ; 22 (22)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|processor:myProcessor|controller:myController                                                                                                                                                                   ; controller                     ; work         ;
;          |datapath:myDatapath|                              ; 51 (51)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|processor:myProcessor|datapath:myDatapath                                                                                                                                                                       ; datapath                       ; work         ;
;       |startscreen_rom:myStartscreen_rom|                   ; 6 (0)               ; 2 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|startscreen_rom:myStartscreen_rom                                                                                                                                                                               ; startscreen_rom                ; work         ;
;          |altsyncram:mem_rtl_0|                             ; 6 (0)               ; 2 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|startscreen_rom:myStartscreen_rom|altsyncram:mem_rtl_0                                                                                                                                                          ; altsyncram                     ; work         ;
;             |altsyncram_4n71:auto_generated|                ; 6 (0)               ; 2 (2)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|startscreen_rom:myStartscreen_rom|altsyncram:mem_rtl_0|altsyncram_4n71:auto_generated                                                                                                                           ; altsyncram_4n71                ; work         ;
;                |mux_0nb:mux2|                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:mySystem|startscreen_rom:myStartscreen_rom|altsyncram:mem_rtl_0|altsyncram_4n71:auto_generated|mux_0nb:mux2                                                                                                              ; mux_0nb                        ; work         ;
;    |timerNote:myTimer|                                      ; 46 (46)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|timerNote:myTimer                                                                                                                                                                                                               ; timerNote                      ; work         ;
;    |vga_xy_controller:my_vga_xy_controller|                 ; 47 (47)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|vga_xy_controller:my_vga_xy_controller                                                                                                                                                                                          ; vga_xy_controller              ; work         ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------+
; Name                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------+
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                                            ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                                            ;
; LCD_ram:lram1|altsyncram:m_rtl_0|altsyncram_9ui1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256   ; db/FineAL.ram0_LCD_ram_4feccd45.hdl.mif         ;
; system:mySystem|background_rom:collisionBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM                                                                                                                          ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif  ;
; system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif  ;
; system:mySystem|background_rom:myBackground_rom|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif  ;
; system:mySystem|gameover_rom:myGameover_rom|altsyncram:mem_rtl_0|altsyncram_vg71:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; db/FineAL.ram0_gameover_rom_93b2afb6.hdl.mif    ;
; system:mySystem|startscreen_rom:myStartscreen_rom|altsyncram:mem_rtl_0|altsyncram_4n71:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; db/FineAL.ram0_startscreen_rom_2209057c.hdl.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |system_de2|avconf:avc|mSetup_ST                  ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_de2|LCD_Display:u1|next_command                                                                                                                                                                                                                              ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+
; Name                       ; next_command.DISPLAY_CLEAR ; next_command.DISPLAY_OFF ; next_command.RESET3 ; next_command.RESET2 ; next_command.RETURN_HOME ; next_command.LINE2 ; next_command.Print_String ; next_command.MODE_SET ; next_command.DISPLAY_ON ; next_command.FUNC_SET ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+
; next_command.FUNC_SET      ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ;
; next_command.DISPLAY_ON    ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 1                       ; 1                     ;
; next_command.MODE_SET      ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 1                     ; 0                       ; 1                     ;
; next_command.Print_String  ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 1                         ; 0                     ; 0                       ; 1                     ;
; next_command.LINE2         ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 1                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RETURN_HOME   ; 0                          ; 0                        ; 0                   ; 0                   ; 1                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RESET2        ; 0                          ; 0                        ; 0                   ; 1                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RESET3        ; 0                          ; 0                        ; 1                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.DISPLAY_OFF   ; 0                          ; 1                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.DISPLAY_CLEAR ; 1                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_de2|LCD_Display:u1|state                                                                                                                                                                                                       ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; Name                ; state.DISPLAY_CLEAR ; state.DISPLAY_OFF ; state.RESET3 ; state.RESET2 ; state.HOLD ; state.DROP_LCD_E ; state.RETURN_HOME ; state.LINE2 ; state.Print_String ; state.MODE_SET ; state.DISPLAY_ON ; state.FUNC_SET ; state.RESET1 ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; state.RESET1        ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 0            ;
; state.FUNC_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 1              ; 1            ;
; state.DISPLAY_ON    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 1                ; 0              ; 1            ;
; state.MODE_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 1              ; 0                ; 0              ; 1            ;
; state.Print_String  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 1                  ; 0              ; 0                ; 0              ; 1            ;
; state.LINE2         ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 1           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RETURN_HOME   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 1                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DROP_LCD_E    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 1                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.HOLD          ; 0                   ; 0                 ; 0            ; 0            ; 1          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET2        ; 0                   ; 0                 ; 0            ; 1            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET3        ; 0                   ; 0                 ; 1            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_OFF   ; 0                   ; 1                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_CLEAR ; 1                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_de2|system:mySystem|processor:myProcessor|controller:myController|state                                                                                                                                                                                                                                                                        ;
+-----------------------------+-----------------+---------------------+----------------+----------------------------+-----------------------------+-----------------+------------------+-------------+------------------+-----------------+-----------------+------------------------+---------------+------------+------------+----------------------+------------------+
; Name                        ; state.GEN_GHOST ; state.WAIT_FOR_PLAY ; state.GAMEOVER ; state.CHECK_WALL_COLLISION ; state.CHECK_GHOST_COLLISION ; state.DRAW_NEXT ; state.MOVE_INDEX ; state.PAUSE ; state.MOVE_RIGHT ; state.MOVE_LEFT ; state.MOVE_DOWN ; state.CHOOSE_DIRECTION ; state.MOVE_UP ; state.INIT ; state.WAIT ; state.OPENING_SCREEN ; state.CHECK_FREE ;
+-----------------------------+-----------------+---------------------+----------------+----------------------------+-----------------------------+-----------------+------------------+-------------+------------------+-----------------+-----------------+------------------------+---------------+------------+------------+----------------------+------------------+
; state.OPENING_SCREEN        ; 0               ; 0                   ; 0              ; 0                          ; 0                           ; 0               ; 0                ; 0           ; 0                ; 0               ; 0               ; 0                      ; 0             ; 0          ; 0          ; 0                    ; 0                ;
; state.WAIT                  ; 0               ; 0                   ; 0              ; 0                          ; 0                           ; 0               ; 0                ; 0           ; 0                ; 0               ; 0               ; 0                      ; 0             ; 0          ; 1          ; 1                    ; 0                ;
; state.INIT                  ; 0               ; 0                   ; 0              ; 0                          ; 0                           ; 0               ; 0                ; 0           ; 0                ; 0               ; 0               ; 0                      ; 0             ; 1          ; 0          ; 1                    ; 0                ;
; state.MOVE_UP               ; 0               ; 0                   ; 0              ; 0                          ; 0                           ; 0               ; 0                ; 0           ; 0                ; 0               ; 0               ; 0                      ; 1             ; 0          ; 0          ; 1                    ; 0                ;
; state.CHOOSE_DIRECTION      ; 0               ; 0                   ; 0              ; 0                          ; 0                           ; 0               ; 0                ; 0           ; 0                ; 0               ; 0               ; 1                      ; 0             ; 0          ; 0          ; 1                    ; 0                ;
; state.MOVE_DOWN             ; 0               ; 0                   ; 0              ; 0                          ; 0                           ; 0               ; 0                ; 0           ; 0                ; 0               ; 1               ; 0                      ; 0             ; 0          ; 0          ; 1                    ; 0                ;
; state.MOVE_LEFT             ; 0               ; 0                   ; 0              ; 0                          ; 0                           ; 0               ; 0                ; 0           ; 0                ; 1               ; 0               ; 0                      ; 0             ; 0          ; 0          ; 1                    ; 0                ;
; state.MOVE_RIGHT            ; 0               ; 0                   ; 0              ; 0                          ; 0                           ; 0               ; 0                ; 0           ; 1                ; 0               ; 0               ; 0                      ; 0             ; 0          ; 0          ; 1                    ; 0                ;
; state.PAUSE                 ; 0               ; 0                   ; 0              ; 0                          ; 0                           ; 0               ; 0                ; 1           ; 0                ; 0               ; 0               ; 0                      ; 0             ; 0          ; 0          ; 1                    ; 0                ;
; state.MOVE_INDEX            ; 0               ; 0                   ; 0              ; 0                          ; 0                           ; 0               ; 1                ; 0           ; 0                ; 0               ; 0               ; 0                      ; 0             ; 0          ; 0          ; 1                    ; 0                ;
; state.DRAW_NEXT             ; 0               ; 0                   ; 0              ; 0                          ; 0                           ; 1               ; 0                ; 0           ; 0                ; 0               ; 0               ; 0                      ; 0             ; 0          ; 0          ; 1                    ; 0                ;
; state.CHECK_GHOST_COLLISION ; 0               ; 0                   ; 0              ; 0                          ; 1                           ; 0               ; 0                ; 0           ; 0                ; 0               ; 0               ; 0                      ; 0             ; 0          ; 0          ; 1                    ; 0                ;
; state.CHECK_WALL_COLLISION  ; 0               ; 0                   ; 0              ; 1                          ; 0                           ; 0               ; 0                ; 0           ; 0                ; 0               ; 0               ; 0                      ; 0             ; 0          ; 0          ; 1                    ; 0                ;
; state.GAMEOVER              ; 0               ; 0                   ; 1              ; 0                          ; 0                           ; 0               ; 0                ; 0           ; 0                ; 0               ; 0               ; 0                      ; 0             ; 0          ; 0          ; 1                    ; 0                ;
; state.WAIT_FOR_PLAY         ; 0               ; 1                   ; 0              ; 0                          ; 0                           ; 0               ; 0                ; 0           ; 0                ; 0               ; 0               ; 0                      ; 0             ; 0          ; 0          ; 1                    ; 0                ;
; state.GEN_GHOST             ; 1               ; 0                   ; 0              ; 0                          ; 0                           ; 0               ; 0                ; 0           ; 0                ; 0               ; 0               ; 0                      ; 0             ; 0          ; 0          ; 1                    ; 0                ;
; state.CHECK_FREE            ; 0               ; 0                   ; 0              ; 0                          ; 0                           ; 0               ; 0                ; 0           ; 0                ; 0               ; 0               ; 0                      ; 0             ; 0          ; 0          ; 1                    ; 1                ;
+-----------------------------+-----------------+---------------------+----------------+----------------------------+-----------------------------+-----------------+------------------+-------------+------------------+-----------------+-----------------+------------------------+---------------+------------+------------+----------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_de2|PS2_Controller:myPS2_Controller|s_ps2_transceiver                                                                                                                                                                                ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_de2|PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_de2|PS2_Controller:myPS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                           ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_de2|keycode_recognizer:myKeycode_recognizer|state                                                           ;
+----------------+----------------+--------------+--------------+------------+--------------+------------+------------+---------------+
; Name           ; state.S_E0F0XX ; state.S_E0XX ; state.S_F0XX ; state.S_XX ; state.S_E0F0 ; state.S_E0 ; state.S_F0 ; state.S_START ;
+----------------+----------------+--------------+--------------+------------+--------------+------------+------------+---------------+
; state.S_START  ; 0              ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0             ;
; state.S_F0     ; 0              ; 0            ; 0            ; 0          ; 0            ; 0          ; 1          ; 1             ;
; state.S_E0     ; 0              ; 0            ; 0            ; 0          ; 0            ; 1          ; 0          ; 1             ;
; state.S_E0F0   ; 0              ; 0            ; 0            ; 0          ; 1            ; 0          ; 0          ; 1             ;
; state.S_XX     ; 0              ; 0            ; 0            ; 1          ; 0            ; 0          ; 0          ; 1             ;
; state.S_F0XX   ; 0              ; 0            ; 1            ; 0          ; 0            ; 0          ; 0          ; 1             ;
; state.S_E0XX   ; 0              ; 1            ; 0            ; 0          ; 0            ; 0          ; 0          ; 1             ;
; state.S_E0F0XX ; 1              ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 1             ;
+----------------+----------------+--------------+--------------+------------+--------------+------------+------------+---------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; avconf:avc|LUT_DATA[8]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[2]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[9]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[1]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[7]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[0]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[10]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[4]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[11]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[3]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[6]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[5]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[15]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[13]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[14]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[12]                             ; avconf:avc|Mux2     ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                         ; Reason for Removal                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                  ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6,7]                                                                                                                               ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6,7]                                                                                                                              ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                     ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                    ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                   ; Stuck at GND due to stuck port clock_enable                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0..5]    ; Stuck at GND due to stuck port clock_enable                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                    ; Stuck at GND due to stuck port clock_enable                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0..5]     ; Stuck at GND due to stuck port clock_enable                                                          ;
; system:mySystem|ascii:scoreAscii|out0[4,5]                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                               ;
; system:mySystem|ascii:scoreAscii|out0[6,7]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                               ;
; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                               ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..32]                                                                                                                                      ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                     ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0..6]                           ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_0_dff                               ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_1_dff                               ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                               ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]        ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0..6] ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                      ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0..6]                            ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]         ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0..6]  ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                    ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                           ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                       ; Lost fanout                                                                                          ;
; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                        ; Lost fanout                                                                                          ;
; PS2_Controller:myPS2_Controller|idle_counter[0..7]                                                                                                                                                                                                    ; Lost fanout                                                                                          ;
; avconf:avc|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                               ;
; avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                               ;
; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                               ;
; LCD_Display:u1|LCD_RW_INT                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                                                                                                                                           ; Merged with PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; avconf:avc|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                                ; Merged with avconf:avc|I2C_Controller:u0|SD[18]                                                      ;
; avconf:avc|mI2C_DATA[20,21]                                                                                                                                                                                                                           ; Merged with avconf:avc|mI2C_DATA[18]                                                                 ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                               ;
; system:mySystem|sprite_rom:mySprite_rom|dout[1,2]                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                               ;
; system:mySystem|sprite_rom:mySprite_rom|dout[0]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                               ;
; system:mySystem|processor:myProcessor|controller:myController|state.INIT                                                                                                                                                                              ; Lost fanout                                                                                          ;
; avconf:avc|mSetup_ST~9                                                                                                                                                                                                                                ; Lost fanout                                                                                          ;
; avconf:avc|mSetup_ST~10                                                                                                                                                                                                                               ; Lost fanout                                                                                          ;
; LCD_Display:u1|next_command~2                                                                                                                                                                                                                         ; Lost fanout                                                                                          ;
; LCD_Display:u1|next_command~3                                                                                                                                                                                                                         ; Lost fanout                                                                                          ;
; LCD_Display:u1|next_command~4                                                                                                                                                                                                                         ; Lost fanout                                                                                          ;
; LCD_Display:u1|next_command~5                                                                                                                                                                                                                         ; Lost fanout                                                                                          ;
; LCD_Display:u1|state~14                                                                                                                                                                                                                               ; Lost fanout                                                                                          ;
; LCD_Display:u1|state~15                                                                                                                                                                                                                               ; Lost fanout                                                                                          ;
; LCD_Display:u1|state~16                                                                                                                                                                                                                               ; Lost fanout                                                                                          ;
; LCD_Display:u1|state~17                                                                                                                                                                                                                               ; Lost fanout                                                                                          ;
; system:mySystem|processor:myProcessor|controller:myController|state~2                                                                                                                                                                                 ; Lost fanout                                                                                          ;
; system:mySystem|processor:myProcessor|controller:myController|state~3                                                                                                                                                                                 ; Lost fanout                                                                                          ;
; system:mySystem|processor:myProcessor|controller:myController|state~4                                                                                                                                                                                 ; Lost fanout                                                                                          ;
; system:mySystem|processor:myProcessor|controller:myController|state~5                                                                                                                                                                                 ; Lost fanout                                                                                          ;
; PS2_Controller:myPS2_Controller|s_ps2_transceiver~2                                                                                                                                                                                                   ; Lost fanout                                                                                          ;
; PS2_Controller:myPS2_Controller|s_ps2_transceiver~3                                                                                                                                                                                                   ; Lost fanout                                                                                          ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                                                                                                                                         ; Lost fanout                                                                                          ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                                                                                                                                         ; Lost fanout                                                                                          ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                                                                                                                                         ; Lost fanout                                                                                          ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                                                                                                                                                    ; Lost fanout                                                                                          ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                                                                                                                                    ; Lost fanout                                                                                          ;
; keycode_recognizer:myKeycode_recognizer|state~2                                                                                                                                                                                                       ; Lost fanout                                                                                          ;
; keycode_recognizer:myKeycode_recognizer|state~3                                                                                                                                                                                                       ; Lost fanout                                                                                          ;
; keycode_recognizer:myKeycode_recognizer|state~4                                                                                                                                                                                                       ; Lost fanout                                                                                          ;
; system:mySystem|ghost_rom:myGhost_rom|dout[1]                                                                                                                                                                                                         ; Merged with system:mySystem|ghost_rom:myGhost_rom|dout[0]                                            ;
; square_wave_osc_JWS:mySquare|phase                                                                                                                                                                                                                    ; Merged with harm1:mySquare2|phase                                                                    ;
; square_wave_osc_JWS:mySquare|count[19]                                                                                                                                                                                                                ; Merged with harm1:mySquare2|count[19]                                                                ;
; square_wave_osc_JWS:mySquare|count[18]                                                                                                                                                                                                                ; Merged with harm1:mySquare2|count[18]                                                                ;
; square_wave_osc_JWS:mySquare|count[16]                                                                                                                                                                                                                ; Merged with harm1:mySquare2|count[16]                                                                ;
; square_wave_osc_JWS:mySquare|count[5]                                                                                                                                                                                                                 ; Merged with harm1:mySquare2|count[5]                                                                 ;
; square_wave_osc_JWS:mySquare|count[3]                                                                                                                                                                                                                 ; Merged with harm1:mySquare2|count[3]                                                                 ;
; square_wave_osc_JWS:mySquare|count[17]                                                                                                                                                                                                                ; Merged with harm1:mySquare2|count[17]                                                                ;
; square_wave_osc_JWS:mySquare|count[15]                                                                                                                                                                                                                ; Merged with harm1:mySquare2|count[15]                                                                ;
; square_wave_osc_JWS:mySquare|count[14]                                                                                                                                                                                                                ; Merged with harm1:mySquare2|count[14]                                                                ;
; square_wave_osc_JWS:mySquare|count[13]                                                                                                                                                                                                                ; Merged with harm1:mySquare2|count[13]                                                                ;
; square_wave_osc_JWS:mySquare|count[12]                                                                                                                                                                                                                ; Merged with harm1:mySquare2|count[12]                                                                ;
; square_wave_osc_JWS:mySquare|count[11]                                                                                                                                                                                                                ; Merged with harm1:mySquare2|count[11]                                                                ;
; square_wave_osc_JWS:mySquare|count[10]                                                                                                                                                                                                                ; Merged with harm1:mySquare2|count[10]                                                                ;
; square_wave_osc_JWS:mySquare|count[9]                                                                                                                                                                                                                 ; Merged with harm1:mySquare2|count[9]                                                                 ;
; square_wave_osc_JWS:mySquare|count[8]                                                                                                                                                                                                                 ; Merged with harm1:mySquare2|count[8]                                                                 ;
; square_wave_osc_JWS:mySquare|count[7]                                                                                                                                                                                                                 ; Merged with harm1:mySquare2|count[7]                                                                 ;
; square_wave_osc_JWS:mySquare|count[6]                                                                                                                                                                                                                 ; Merged with harm1:mySquare2|count[6]                                                                 ;
; square_wave_osc_JWS:mySquare|count[4]                                                                                                                                                                                                                 ; Merged with harm1:mySquare2|count[4]                                                                 ;
; square_wave_osc_JWS:mySquare|count[2]                                                                                                                                                                                                                 ; Merged with harm1:mySquare2|count[2]                                                                 ;
; square_wave_osc_JWS:mySquare|count[1]                                                                                                                                                                                                                 ; Merged with harm1:mySquare2|count[1]                                                                 ;
; square_wave_osc_JWS:mySquare|count[0]                                                                                                                                                                                                                 ; Merged with harm1:mySquare2|count[0]                                                                 ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                                                                                        ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:myPS2_Controller|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:myPS2_Controller|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1..13]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:myPS2_Controller|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK                                                                                                                                ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1..20]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0..3]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT                                                                                                                             ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                                                                                               ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1..17]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                                                                                              ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                                                                            ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                                                                                                                                              ; Lost fanout                                                                                          ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                                                                                                                                          ; Lost fanout                                                                                          ;
; Total Number of Removed Registers = 265                                                                                                                                                                                                               ;                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA                                                                                             ; Stuck at GND              ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2],                                                                                                                                                               ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT,                                                                                                                          ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT,                                                                                                                            ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[5],                                                                                                                                                      ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6],                                                                                                                                                      ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7],                                                                                                                                                      ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8],                                                                                                                                                      ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9],                                                                                                                                                      ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10],                                                                                                                                                     ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11],                                                                                                                                                     ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12],                                                                                                                                                     ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13],                                                                                                                                                     ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14],                                                                                                                                                     ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15],                                                                                                                                                     ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16],                                                                                                                                                     ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17],                                                                                                                                                     ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,                                                                                                                           ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                                                                                                                                          ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK                                                                                            ; Stuck at GND              ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7],                                                                                                                                                       ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8],                                                                                                                                                       ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9],                                                                                                                                                       ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10],                                                                                                                                                      ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11],                                                                                                                                                      ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12],                                                                                                                                                      ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13],                                                                                                                                                      ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14],                                                                                                                                                      ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15],                                                                                                                                                      ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16],                                                                                                                                                      ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17],                                                                                                                                                      ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18],                                                                                                                                                      ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19],                                                                                                                                                      ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]                                                                                                                                                       ;
; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                                                    ; Stuck at GND              ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7],                                                                                                                                              ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8],                                                                                                                                              ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9],                                                                                                                                              ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10],                                                                                                                                             ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11],                                                                                                                                             ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12],                                                                                                                                             ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR,                                                                                                                         ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                                                                                                                                            ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8],                                                                                                                                                           ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                                                                                                                                        ;
; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                              ; Lost Fanouts              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6],                                                                                                                              ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7],                                                                                                                              ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6],                                                                                                                             ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7],                                                                                                                             ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff,                                  ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6], ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff,                                   ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]   ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                      ; Lost Fanouts              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,                                                                                                 ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2],                                                                                           ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3],                                                                                           ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4],                                                                                           ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk,                                                                                                                                                    ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                      ;
; PS2_Controller:myPS2_Controller|idle_counter[3]                                                                                                                                                                   ; Lost Fanouts              ; PS2_Controller:myPS2_Controller|idle_counter[4],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|idle_counter[5],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|idle_counter[6],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:myPS2_Controller|idle_counter[7]                                                                                                                                                                                                     ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff ; Lost Fanouts              ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                             ;
; avconf:avc|mI2C_DATA[23]                                                                                                                                                                                          ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[23]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                     ;
; avconf:avc|mI2C_DATA[19]                                                                                                                                                                                          ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[19]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                     ;
; avconf:avc|mI2C_DATA[17]                                                                                                                                                                                          ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[17]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                     ;
; avconf:avc|mI2C_DATA[16]                                                                                                                                                                                          ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[16]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                     ;
; PS2_Controller:myPS2_Controller|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                                                                                                        ; Stuck at GND              ; PS2_Controller:myPS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                                                                                                          ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 508   ;
; Number of registers using Synchronous Clear  ; 124   ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 34    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 257   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; system:mySystem|ghostRand:myGhost|x[5] ; 6       ;
; system:mySystem|ghostRand:myGhost|x[3] ; 8       ;
; system:mySystem|ghostRand:myGhost|y[5] ; 7       ;
; system:mySystem|ghostRand:myGhost|y[3] ; 9       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                        ;
+---------------------------------------------------------------+--------------------------------------------------------------+------+
; Register Name                                                 ; Megafunction                                                 ; Type ;
+---------------------------------------------------------------+--------------------------------------------------------------+------+
; system:mySystem|background_rom:collisionBackground|dout[0..2] ; system:mySystem|background_rom:collisionBackground|mem_rtl_0 ; RAM  ;
; system:mySystem|startscreen_rom:myStartscreen_rom|dout[0..2]  ; system:mySystem|startscreen_rom:myStartscreen_rom|mem_rtl_0  ; RAM  ;
; system:mySystem|gameover_rom:myGameover_rom|dout[0..2]        ; system:mySystem|gameover_rom:myGameover_rom|mem_rtl_0        ; RAM  ;
; system:mySystem|background_rom:myBackground_rom|dout[0..2]    ; system:mySystem|background_rom:myBackground_rom|mem_rtl_0    ; RAM  ;
; system:mySystem|background_rom:ghostBackground|dout[0]        ; system:mySystem|background_rom:ghostBackground|mem_rtl_0     ; RAM  ;
+---------------------------------------------------------------+--------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |system_de2|system:mySystem|processor:myProcessor|datapath:myDatapath|y_position[5]                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |system_de2|system:mySystem|processor:myProcessor|datapath:myDatapath|x_position[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |system_de2|PS2_Controller:myPS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[1]                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |system_de2|vga_xy_controller:my_vga_xy_controller|yCounter[6]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |system_de2|PS2_Controller:myPS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[4]                         ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |system_de2|harm1:mySquare2|count[3]                                                                                    ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |system_de2|square_wave_osc_JWS:mySquare|count[11]                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |system_de2|harm2:mySquare22|count[4]                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |system_de2|noteCounter:myNote|q[0]                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |system_de2|avconf:avc|I2C_Controller:u0|SD_COUNTER[0]                                                                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |system_de2|system:mySystem|ascii:scoreAscii|out0[3]                                                                    ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |system_de2|PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16]              ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |system_de2|PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[5]       ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |system_de2|PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system_de2|PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system_de2|PS2_Controller:myPS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                             ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7] ;
; 257:1              ; 2 bits    ; 342 LEs       ; 6 LEs                ; 336 LEs                ; Yes        ; |system_de2|get_direction:myGet_direction|direction[1]                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |system_de2|LCD_Display:u1|DATA_BUS_VALUE[4]                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |system_de2|system:mySystem|processor:myProcessor|controller:myController|state                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |system_de2|system:mySystem|color_vga[2]                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for LCD_ram:lram1|altsyncram:m_rtl_0|altsyncram_9ui1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:mySystem|background_rom:collisionBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:mySystem|startscreen_rom:myStartscreen_rom|altsyncram:mem_rtl_0|altsyncram_4n71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:mySystem|gameover_rom:myGameover_rom|altsyncram:mem_rtl_0|altsyncram_vg71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:mySystem|background_rom:myBackground_rom|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_direction:myGet_direction ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; UP             ; 00       ; Unsigned Binary                                ;
; DOWN           ; 01       ; Unsigned Binary                                ;
; LEFT           ; 10       ; Unsigned Binary                                ;
; RIGHT          ; 11       ; Unsigned Binary                                ;
; W              ; 00011101 ; Unsigned Binary                                ;
; A              ; 00011100 ; Unsigned Binary                                ;
; S              ; 00011011 ; Unsigned Binary                                ;
; D              ; 00100011 ; Unsigned Binary                                ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keycode_recognizer:myKeycode_recognizer ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; S_START        ; 000   ; Unsigned Binary                                             ;
; S_F0           ; 001   ; Unsigned Binary                                             ;
; S_E0           ; 010   ; Unsigned Binary                                             ;
; S_E0F0         ; 011   ; Unsigned Binary                                             ;
; S_XX           ; 100   ; Unsigned Binary                                             ;
; S_F0XX         ; 101   ; Unsigned Binary                                             ;
; S_E0XX         ; 110   ; Unsigned Binary                                             ;
; S_E0F0XX       ; 111   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:myPS2_Controller ;
+------------------+-------+---------------------------------------------------+
; Parameter Name   ; Value ; Type                                              ;
+------------------+-------+---------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                    ;
+------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                             ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                             ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                            ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                             ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                             ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                            ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                             ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                             ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                            ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                            ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                            ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                            ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                            ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                            ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                            ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                            ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                            ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: space_start:mySpace_start ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; SPACE          ; 00101001 ; Unsigned Binary                            ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_xy_controller:my_vga_xy_controller ;
+------------------------+------------+-----------------------------------------------+
; Parameter Name         ; Value      ; Type                                          ;
+------------------------+------------+-----------------------------------------------+
; BITS_PER_COLOR_CHANNEL ; 1          ; Signed Integer                                ;
; MONOCHROME             ; FALSE      ; String                                        ;
; RESOLUTION             ; 160x120    ; String                                        ;
; C_VERT_NUM_PIXELS      ; 0111100000 ; Unsigned Binary                               ;
; C_VERT_SYNC_START      ; 0111101001 ; Unsigned Binary                               ;
; C_VERT_SYNC_END        ; 0111101010 ; Unsigned Binary                               ;
; C_VERT_TOTAL_COUNT     ; 1000001101 ; Unsigned Binary                               ;
; C_HORZ_NUM_PIXELS      ; 1010000000 ; Unsigned Binary                               ;
; C_HORZ_SYNC_START      ; 1010010000 ; Unsigned Binary                               ;
; C_HORZ_SYNC_END        ; 1011101111 ; Unsigned Binary                               ;
; C_HORZ_TOTAL_COUNT     ; 1100100000 ; Unsigned Binary                               ;
+------------------------+------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:mySystem ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; STARTSCREEN    ; 00    ; Unsigned Binary                     ;
; PLAYSCREEN     ; 01    ; Unsigned Binary                     ;
; GAMEOVERSCREEN ; 10    ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:mySystem|processor:myProcessor|controller:myController ;
+-----------------------+-------+----------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                       ;
+-----------------------+-------+----------------------------------------------------------------------------+
; INIT                  ; 00000 ; Unsigned Binary                                                            ;
; WAIT                  ; 00001 ; Unsigned Binary                                                            ;
; OPENING_SCREEN        ; 00010 ; Unsigned Binary                                                            ;
; MOVE_UP               ; 00011 ; Unsigned Binary                                                            ;
; CHOOSE_DIRECTION      ; 00100 ; Unsigned Binary                                                            ;
; MOVE_DOWN             ; 00101 ; Unsigned Binary                                                            ;
; MOVE_LEFT             ; 00110 ; Unsigned Binary                                                            ;
; MOVE_RIGHT            ; 00111 ; Unsigned Binary                                                            ;
; PAUSE                 ; 01000 ; Unsigned Binary                                                            ;
; MOVE_INDEX            ; 01001 ; Unsigned Binary                                                            ;
; DRAW_NEXT             ; 01010 ; Unsigned Binary                                                            ;
; CHECK_GHOST_COLLISION ; 01011 ; Unsigned Binary                                                            ;
; CHECK_WALL_COLLISION  ; 01100 ; Unsigned Binary                                                            ;
; GAMEOVER              ; 01101 ; Unsigned Binary                                                            ;
; WAIT_FOR_PLAY         ; 01110 ; Unsigned Binary                                                            ;
; GEN_GHOST             ; 01111 ; Unsigned Binary                                                            ;
; CHECK_FREE            ; 10000 ; Unsigned Binary                                                            ;
; init_x_position       ; 7     ; Signed Integer                                                             ;
; init_y_position       ; 50    ; Signed Integer                                                             ;
; UP                    ; 00    ; Unsigned Binary                                                            ;
; DOWN                  ; 01    ; Unsigned Binary                                                            ;
; LEFT                  ; 10    ; Unsigned Binary                                                            ;
; RIGHT                 ; 11    ; Unsigned Binary                                                            ;
; STARTSCREEN           ; 00    ; Unsigned Binary                                                            ;
; PLAYSCREEN            ; 01    ; Unsigned Binary                                                            ;
; GAMEOVERSCREEN        ; 10    ; Unsigned Binary                                                            ;
+-----------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:mySystem|processor:myProcessor|datapath:myDatapath ;
+-----------------+----------------------------+---------------------------------------------------------+
; Parameter Name  ; Value                      ; Type                                                    ;
+-----------------+----------------------------+---------------------------------------------------------+
; TIMER_LIMIT     ; 00001011011100011011000000 ; Unsigned Binary                                         ;
; init_x_position ; 5                          ; Signed Integer                                          ;
; init_y_position ; 75                         ; Signed Integer                                          ;
; init_score      ; 1                          ; Signed Integer                                          ;
; BLACK           ; 000                        ; Unsigned Binary                                         ;
+-----------------+----------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:mySystem|sprite_rom:mySprite_rom ;
+----------------+------------+--------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                   ;
+----------------+------------+--------------------------------------------------------+
; IMAGE_FILE     ; sprite.mem ; String                                                 ;
+----------------+------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:mySystem|ghost_rom:myGhost_rom ;
+----------------+-----------+-------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                  ;
+----------------+-----------+-------------------------------------------------------+
; IMAGE_FILE     ; ghost.mem ; String                                                ;
+----------------+-----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:mySystem|background_rom:myBackground_rom ;
+----------------+----------+------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                             ;
+----------------+----------+------------------------------------------------------------------+
; IMAGE_FILE     ; maze.mem ; String                                                           ;
+----------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:mySystem|gameover_rom:myGameover_rom ;
+----------------+--------------+----------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                     ;
+----------------+--------------+----------------------------------------------------------+
; IMAGE_FILE     ; gameover.mem ; String                                                   ;
+----------------+--------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:mySystem|startscreen_rom:myStartscreen_rom ;
+----------------+-----------------+-------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                        ;
+----------------+-----------------+-------------------------------------------------------------+
; IMAGE_FILE     ; startscreen.mem ; String                                                      ;
+----------------+-----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:mySystem|background_rom:collisionBackground ;
+----------------+----------+---------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                ;
+----------------+----------+---------------------------------------------------------------------+
; IMAGE_FILE     ; maze.mem ; String                                                              ;
+----------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:mySystem|background_rom:ghostBackground ;
+----------------+----------+-----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                            ;
+----------------+----------+-----------------------------------------------------------------+
; IMAGE_FILE     ; maze.mem ; String                                                          ;
+----------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_Display:u1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; HOLD           ; 0000  ; Unsigned Binary                    ;
; FUNC_SET       ; 0001  ; Unsigned Binary                    ;
; DISPLAY_ON     ; 0010  ; Unsigned Binary                    ;
; MODE_SET       ; 0011  ; Unsigned Binary                    ;
; Print_String   ; 0100  ; Unsigned Binary                    ;
; LINE2          ; 0101  ; Unsigned Binary                    ;
; RETURN_HOME    ; 0110  ; Unsigned Binary                    ;
; DROP_LCD_E     ; 0111  ; Unsigned Binary                    ;
; RESET1         ; 1000  ; Unsigned Binary                    ;
; RESET2         ; 1001  ; Unsigned Binary                    ;
; RESET3         ; 1010  ; Unsigned Binary                    ;
; DISPLAY_OFF    ; 1011  ; Unsigned Binary                    ;
; DISPLAY_CLEAR  ; 1100  ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                            ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                           ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                             ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                        ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                     ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                         ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                      ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                          ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                       ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                             ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                             ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                    ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                        ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                     ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                           ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                        ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                        ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                        ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                        ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                        ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                        ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                        ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                        ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                        ;
; LOCK_LOW                      ; 1                             ; Untyped                                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                        ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                        ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                        ;
; BANDWIDTH                     ; 0                             ; Untyped                                                        ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                        ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                        ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                        ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                 ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                 ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                        ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                        ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; VCO_MIN                       ; 0                             ; Untyped                                                        ;
; VCO_MAX                       ; 0                             ; Untyped                                                        ;
; VCO_CENTER                    ; 0                             ; Untyped                                                        ;
; PFD_MIN                       ; 0                             ; Untyped                                                        ;
; PFD_MAX                       ; 0                             ; Untyped                                                        ;
; M_INITIAL                     ; 0                             ; Untyped                                                        ;
; M                             ; 0                             ; Untyped                                                        ;
; N                             ; 1                             ; Untyped                                                        ;
; M2                            ; 1                             ; Untyped                                                        ;
; N2                            ; 1                             ; Untyped                                                        ;
; SS                            ; 1                             ; Untyped                                                        ;
; C0_HIGH                       ; 0                             ; Untyped                                                        ;
; C1_HIGH                       ; 0                             ; Untyped                                                        ;
; C2_HIGH                       ; 0                             ; Untyped                                                        ;
; C3_HIGH                       ; 0                             ; Untyped                                                        ;
; C4_HIGH                       ; 0                             ; Untyped                                                        ;
; C5_HIGH                       ; 0                             ; Untyped                                                        ;
; C6_HIGH                       ; 0                             ; Untyped                                                        ;
; C7_HIGH                       ; 0                             ; Untyped                                                        ;
; C8_HIGH                       ; 0                             ; Untyped                                                        ;
; C9_HIGH                       ; 0                             ; Untyped                                                        ;
; C0_LOW                        ; 0                             ; Untyped                                                        ;
; C1_LOW                        ; 0                             ; Untyped                                                        ;
; C2_LOW                        ; 0                             ; Untyped                                                        ;
; C3_LOW                        ; 0                             ; Untyped                                                        ;
; C4_LOW                        ; 0                             ; Untyped                                                        ;
; C5_LOW                        ; 0                             ; Untyped                                                        ;
; C6_LOW                        ; 0                             ; Untyped                                                        ;
; C7_LOW                        ; 0                             ; Untyped                                                        ;
; C8_LOW                        ; 0                             ; Untyped                                                        ;
; C9_LOW                        ; 0                             ; Untyped                                                        ;
; C0_INITIAL                    ; 0                             ; Untyped                                                        ;
; C1_INITIAL                    ; 0                             ; Untyped                                                        ;
; C2_INITIAL                    ; 0                             ; Untyped                                                        ;
; C3_INITIAL                    ; 0                             ; Untyped                                                        ;
; C4_INITIAL                    ; 0                             ; Untyped                                                        ;
; C5_INITIAL                    ; 0                             ; Untyped                                                        ;
; C6_INITIAL                    ; 0                             ; Untyped                                                        ;
; C7_INITIAL                    ; 0                             ; Untyped                                                        ;
; C8_INITIAL                    ; 0                             ; Untyped                                                        ;
; C9_INITIAL                    ; 0                             ; Untyped                                                        ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C0_PH                         ; 0                             ; Untyped                                                        ;
; C1_PH                         ; 0                             ; Untyped                                                        ;
; C2_PH                         ; 0                             ; Untyped                                                        ;
; C3_PH                         ; 0                             ; Untyped                                                        ;
; C4_PH                         ; 0                             ; Untyped                                                        ;
; C5_PH                         ; 0                             ; Untyped                                                        ;
; C6_PH                         ; 0                             ; Untyped                                                        ;
; C7_PH                         ; 0                             ; Untyped                                                        ;
; C8_PH                         ; 0                             ; Untyped                                                        ;
; C9_PH                         ; 0                             ; Untyped                                                        ;
; L0_HIGH                       ; 1                             ; Untyped                                                        ;
; L1_HIGH                       ; 1                             ; Untyped                                                        ;
; G0_HIGH                       ; 1                             ; Untyped                                                        ;
; G1_HIGH                       ; 1                             ; Untyped                                                        ;
; G2_HIGH                       ; 1                             ; Untyped                                                        ;
; G3_HIGH                       ; 1                             ; Untyped                                                        ;
; E0_HIGH                       ; 1                             ; Untyped                                                        ;
; E1_HIGH                       ; 1                             ; Untyped                                                        ;
; E2_HIGH                       ; 1                             ; Untyped                                                        ;
; E3_HIGH                       ; 1                             ; Untyped                                                        ;
; L0_LOW                        ; 1                             ; Untyped                                                        ;
; L1_LOW                        ; 1                             ; Untyped                                                        ;
; G0_LOW                        ; 1                             ; Untyped                                                        ;
; G1_LOW                        ; 1                             ; Untyped                                                        ;
; G2_LOW                        ; 1                             ; Untyped                                                        ;
; G3_LOW                        ; 1                             ; Untyped                                                        ;
; E0_LOW                        ; 1                             ; Untyped                                                        ;
; E1_LOW                        ; 1                             ; Untyped                                                        ;
; E2_LOW                        ; 1                             ; Untyped                                                        ;
; E3_LOW                        ; 1                             ; Untyped                                                        ;
; L0_INITIAL                    ; 1                             ; Untyped                                                        ;
; L1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G0_INITIAL                    ; 1                             ; Untyped                                                        ;
; G1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G2_INITIAL                    ; 1                             ; Untyped                                                        ;
; G3_INITIAL                    ; 1                             ; Untyped                                                        ;
; E0_INITIAL                    ; 1                             ; Untyped                                                        ;
; E1_INITIAL                    ; 1                             ; Untyped                                                        ;
; E2_INITIAL                    ; 1                             ; Untyped                                                        ;
; E3_INITIAL                    ; 1                             ; Untyped                                                        ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L0_PH                         ; 0                             ; Untyped                                                        ;
; L1_PH                         ; 0                             ; Untyped                                                        ;
; G0_PH                         ; 0                             ; Untyped                                                        ;
; G1_PH                         ; 0                             ; Untyped                                                        ;
; G2_PH                         ; 0                             ; Untyped                                                        ;
; G3_PH                         ; 0                             ; Untyped                                                        ;
; E0_PH                         ; 0                             ; Untyped                                                        ;
; E1_PH                         ; 0                             ; Untyped                                                        ;
; E2_PH                         ; 0                             ; Untyped                                                        ;
; E3_PH                         ; 0                             ; Untyped                                                        ;
; M_PH                          ; 0                             ; Untyped                                                        ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                        ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                        ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                        ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                        ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                        ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                        ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                        ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                        ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                        ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                        ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                        ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                        ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                        ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                        ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; CBXI_PARAMETER                ; NOTHING                       ; Untyped                                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                        ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                        ;
; DEVICE_FAMILY                 ; Cyclone IV E                  ; Untyped                                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                        ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                 ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: avconf:avc ;
+-----------------+-----------+---------------------------+
; Parameter Name  ; Value     ; Type                      ;
+-----------------+-----------+---------------------------+
; USE_MIC_INPUT   ; 0         ; Unsigned Binary           ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary           ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary           ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary           ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary           ;
; CLK_Freq        ; 50000000  ; Signed Integer            ;
; I2C_Freq        ; 20000     ; Signed Integer            ;
; LUT_SIZE        ; 50        ; Signed Integer            ;
; SET_LIN_L       ; 0         ; Signed Integer            ;
; SET_LIN_R       ; 1         ; Signed Integer            ;
; SET_HEAD_L      ; 2         ; Signed Integer            ;
; SET_HEAD_R      ; 3         ; Signed Integer            ;
; A_PATH_CTRL     ; 4         ; Signed Integer            ;
; D_PATH_CTRL     ; 5         ; Signed Integer            ;
; POWER_ON        ; 6         ; Signed Integer            ;
; SET_FORMAT      ; 7         ; Signed Integer            ;
; SAMPLE_CTRL     ; 8         ; Signed Integer            ;
; SET_ACTIVE      ; 9         ; Signed Integer            ;
; SET_VIDEO       ; 10        ; Signed Integer            ;
+-----------------+-----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD_ram:lram1|altsyncram:m_rtl_0             ;
+------------------------------------+-----------------------------------------+----------------+
; Parameter Name                     ; Value                                   ; Type           ;
+------------------------------------+-----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                               ; Untyped        ;
; WIDTH_A                            ; 8                                       ; Untyped        ;
; WIDTHAD_A                          ; 5                                       ; Untyped        ;
; NUMWORDS_A                         ; 32                                      ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WIDTH_B                            ; 8                                       ; Untyped        ;
; WIDTHAD_B                          ; 5                                       ; Untyped        ;
; NUMWORDS_B                         ; 32                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped        ;
; BYTE_SIZE                          ; 8                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; INIT_FILE                          ; db/FineAL.ram0_LCD_ram_4feccd45.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_9ui1                         ; Untyped        ;
+------------------------------------+-----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:mySystem|background_rom:collisionBackground|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                          ; Type                               ;
+------------------------------------+------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                            ;
; WIDTH_A                            ; 3                                              ; Untyped                            ;
; WIDTHAD_A                          ; 15                                             ; Untyped                            ;
; NUMWORDS_A                         ; 19200                                          ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                            ;
; WIDTH_B                            ; 1                                              ; Untyped                            ;
; WIDTHAD_B                          ; 1                                              ; Untyped                            ;
; NUMWORDS_B                         ; 1                                              ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                            ;
; BYTE_SIZE                          ; 8                                              ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                            ;
; INIT_FILE                          ; db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_po71                                ; Untyped                            ;
+------------------------------------+------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:mySystem|startscreen_rom:myStartscreen_rom|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+----------------------------------+
; Parameter Name                     ; Value                                           ; Type                             ;
+------------------------------------+-------------------------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                          ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                          ;
; WIDTH_A                            ; 3                                               ; Untyped                          ;
; WIDTHAD_A                          ; 15                                              ; Untyped                          ;
; NUMWORDS_A                         ; 19200                                           ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                          ;
; WIDTH_B                            ; 1                                               ; Untyped                          ;
; WIDTHAD_B                          ; 1                                               ; Untyped                          ;
; NUMWORDS_B                         ; 1                                               ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                          ;
; BYTE_SIZE                          ; 8                                               ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                          ;
; INIT_FILE                          ; db/FineAL.ram0_startscreen_rom_2209057c.hdl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_4n71                                 ; Untyped                          ;
+------------------------------------+-------------------------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:mySystem|gameover_rom:myGameover_rom|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                        ; Type                          ;
+------------------------------------+----------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                       ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                       ;
; WIDTH_A                            ; 3                                            ; Untyped                       ;
; WIDTHAD_A                          ; 15                                           ; Untyped                       ;
; NUMWORDS_A                         ; 19200                                        ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                       ;
; WIDTH_B                            ; 1                                            ; Untyped                       ;
; WIDTHAD_B                          ; 1                                            ; Untyped                       ;
; NUMWORDS_B                         ; 1                                            ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                       ;
; BYTE_SIZE                          ; 8                                            ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                       ;
; INIT_FILE                          ; db/FineAL.ram0_gameover_rom_93b2afb6.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_vg71                              ; Untyped                       ;
+------------------------------------+----------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:mySystem|background_rom:myBackground_rom|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------+
; Parameter Name                     ; Value                                          ; Type                            ;
+------------------------------------+------------------------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                         ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                         ;
; WIDTH_A                            ; 3                                              ; Untyped                         ;
; WIDTHAD_A                          ; 15                                             ; Untyped                         ;
; NUMWORDS_A                         ; 19200                                          ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                         ;
; WIDTH_B                            ; 1                                              ; Untyped                         ;
; WIDTHAD_B                          ; 1                                              ; Untyped                         ;
; NUMWORDS_B                         ; 1                                              ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                         ;
; BYTE_SIZE                          ; 8                                              ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                         ;
; INIT_FILE                          ; db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_po71                                ; Untyped                         ;
+------------------------------------+------------------------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+--------------------------------+
; Parameter Name                     ; Value                                          ; Type                           ;
+------------------------------------+------------------------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                        ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                        ;
; WIDTH_A                            ; 3                                              ; Untyped                        ;
; WIDTHAD_A                          ; 15                                             ; Untyped                        ;
; NUMWORDS_A                         ; 19200                                          ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                        ;
; WIDTH_B                            ; 1                                              ; Untyped                        ;
; WIDTHAD_B                          ; 1                                              ; Untyped                        ;
; NUMWORDS_B                         ; 1                                              ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                        ;
; BYTE_SIZE                          ; 8                                              ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                        ;
; INIT_FILE                          ; db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_po71                                ; Untyped                        ;
+------------------------------------+------------------------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: add:myAdd|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 2              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                        ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; Value                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                 ;
; Entity Instance               ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                       ;
; Entity Instance                           ; LCD_ram:lram1|altsyncram:m_rtl_0                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 8                                                                       ;
;     -- NUMWORDS_B                         ; 32                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; system:mySystem|background_rom:collisionBackground|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                     ;
;     -- WIDTH_A                            ; 3                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; system:mySystem|startscreen_rom:myStartscreen_rom|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; ROM                                                                     ;
;     -- WIDTH_A                            ; 3                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; system:mySystem|gameover_rom:myGameover_rom|altsyncram:mem_rtl_0        ;
;     -- OPERATION_MODE                     ; ROM                                                                     ;
;     -- WIDTH_A                            ; 3                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; system:mySystem|background_rom:myBackground_rom|altsyncram:mem_rtl_0    ;
;     -- OPERATION_MODE                     ; ROM                                                                     ;
;     -- WIDTH_A                            ; 3                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                     ;
;     -- WIDTH_A                            ; 3                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "avconf:avc"  ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; reset ; Input ; Info     ; Stuck at GND ;
+-------+-------+----------+--------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+----------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                  ;
+--------+--------+----------+----------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                   ;
; locked ; Output ; Info     ; Explicitly unconnected                                   ;
+--------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                              ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                         ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller"                                                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; clear_audio_in_memory  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; read_audio_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clear_audio_out_memory ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; left_channel_audio_in  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; right_channel_audio_in ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; audio_in_available     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "noteCounter:myNote" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; rst  ; Input ; Info     ; Stuck at GND         ;
; en   ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "timerNote:myTimer" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; en_in ; Input ; Info     ; Stuck at VCC       ;
; rst   ; Input ; Info     ; Stuck at GND       ;
+-------+-------+----------+--------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "LCD_ram:lram1"     ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; waddr[2..0] ; Input ; Info     ; Stuck at VCC ;
; waddr[4..3] ; Input ; Info     ; Stuck at GND ;
; we          ; Input ; Info     ; Stuck at VCC ;
+-------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:mySystem|background_rom:ghostBackground"                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dout ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "dout[2..1]" have no fanouts ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:mySystem|ghost_rom:myGhost_rom"                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (2 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y    ; Input ; Warning  ; Input port expression (7 bits) is wider than the input port (2 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:mySystem|sprite_rom:mySprite_rom"                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (2 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y    ; Input ; Warning  ; Input port expression (7 bits) is wider than the input port (2 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:mySystem|processor:myProcessor"                                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; plot_color ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; plot       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; move_index ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; score      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:mySystem"                                                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; s_game_over ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "vga_xy_controller:my_vga_xy_controller" ;
+--------+-------+----------+----------------------------------------+
; Port   ; Type  ; Severity ; Details                                ;
+--------+-------+----------+----------------------------------------+
; resetn ; Input ; Info     ; Stuck at VCC                           ;
+--------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Controller:myPS2_Controller"                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keycode_recognizer:myKeycode_recognizer"                                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; keycode_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 68                          ;
; cycloneiii_ff         ; 508                         ;
;     CLR               ; 14                          ;
;     CLR SCLR          ; 20                          ;
;     ENA               ; 206                         ;
;     ENA SCLR          ; 34                          ;
;     ENA SLD           ; 17                          ;
;     SCLR              ; 70                          ;
;     SLD               ; 1                           ;
;     plain             ; 146                         ;
; cycloneiii_io_obuf    ; 14                          ;
; cycloneiii_lcell_comb ; 1197                        ;
;     arith             ; 417                         ;
;         2 data inputs ; 251                         ;
;         3 data inputs ; 166                         ;
;     normal            ; 780                         ;
;         0 data inputs ; 22                          ;
;         1 data inputs ; 53                          ;
;         2 data inputs ; 149                         ;
;         3 data inputs ; 154                         ;
;         4 data inputs ; 402                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 111                         ;
;                       ;                             ;
; Max LUT depth         ; 39.50                       ;
; Average LUT depth     ; 6.17                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Dec 10 15:12:41 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FineAL -c FineAL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file notecounter.v
    Info (12023): Found entity 1: noteCounter File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/noteCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add.v
    Info (12023): Found entity 1: add File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/add.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timernote.v
    Info (12023): Found entity 1: timerNote File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/timerNote.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file harm2.v
    Info (12023): Found entity 1: harm2 File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/harm2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file harm1.v
    Info (12023): Found entity 1: harm1 File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/harm1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file avconf.v
    Info (12023): Found entity 1: avconf File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file square_wave_osc_jws.v
    Info (12023): Found entity 1: square_wave_osc_JWS File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/square_wave_osc_JWS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file ascii.v
    Info (12023): Found entity 1: ascii File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/reset_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcd_ram.v
    Info (12023): Found entity 1: LCD_ram File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_ram.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file lcd_display.v
    Info (12023): Found entity 1: LCD_Display File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_Display.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ghost_rom.v
    Info (12023): Found entity 1: ghost_rom File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file space_start.v
    Info (12023): Found entity 1: space_start File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/space_start.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file get_direction.v
    Info (12023): Found entity 1: get_direction File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/get_direction.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_tb.v
    Info (12023): Found entity 1: system_tb File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system.v
    Info (12023): Found entity 1: system File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file background_rom.v
    Info (12023): Found entity 1: background_rom File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/background_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_rom.v
    Info (12023): Found entity 1: sprite_rom File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_xy_controller.v
    Info (12023): Found entity 1: vga_xy_controller File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/vga_xy_controller.v Line: 9
Warning (10275): Verilog HDL Module Instantiation warning at system_de2.v(256): ignored dangling comma in List of Port Connections File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 256
Info (12021): Found 1 design units, including 1 entities, in source file system_de2.v
    Info (12023): Found entity 1: system_de2 File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller_tb.v
    Info (12023): Found entity 1: controller_tb File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/controller_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor_tb.v
    Info (12023): Found entity 1: processor_tb File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/processor_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.v
    Info (12023): Found entity 1: datapath_tb File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_rom_tb.v
    Info (12023): Found entity 1: sprite_rom_tb File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite_rom_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file background_rom_tb.v
    Info (12023): Found entity 1: background_rom_tb File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/background_rom_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_de2_tb.v
    Info (12023): Found entity 1: system_de2_tb File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keycode_recognizer.v
    Info (12023): Found entity 1: keycode_recognizer File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/keycode_recognizer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file gameover_rom.v
    Info (12023): Found entity 1: gameover_rom File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file startscreen_rom.v
    Info (12023): Found entity 1: startscreen_rom File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ghostrand.v
    Info (12023): Found entity 1: ghostRand File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghostRand.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file countscore.v
    Info (12023): Found entity 1: countScore File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/countScore.v Line: 1
Info (12127): Elaborating entity "system_de2" for the top level hierarchy
Info (12128): Elaborating entity "get_direction" for hierarchy "get_direction:myGet_direction" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 64
Info (12128): Elaborating entity "keycode_recognizer" for hierarchy "keycode_recognizer:myKeycode_recognizer" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 75
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Controller:myPS2_Controller" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 84
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Controller:myPS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Controller:myPS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "space_start" for hierarchy "space_start:mySpace_start" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 93
Info (12128): Elaborating entity "vga_xy_controller" for hierarchy "vga_xy_controller:my_vga_xy_controller" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 115
Info (12128): Elaborating entity "system" for hierarchy "system:mySystem" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 135
Warning (10230): Verilog HDL assignment warning at system.v(155): truncated value with size 32 to match size of target (1) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v Line: 155
Warning (10230): Verilog HDL assignment warning at system.v(156): truncated value with size 32 to match size of target (1) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v Line: 156
Warning (10230): Verilog HDL assignment warning at system.v(157): truncated value with size 32 to match size of target (1) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v Line: 157
Info (12128): Elaborating entity "processor" for hierarchy "system:mySystem|processor:myProcessor" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v Line: 74
Info (12128): Elaborating entity "controller" for hierarchy "system:mySystem|processor:myProcessor|controller:myController" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/processor.v Line: 67
Info (12128): Elaborating entity "datapath" for hierarchy "system:mySystem|processor:myProcessor|datapath:myDatapath" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/processor.v Line: 96
Warning (10230): Verilog HDL assignment warning at datapath.v(48): truncated value with size 32 to match size of target (8) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v Line: 48
Warning (10230): Verilog HDL assignment warning at datapath.v(49): truncated value with size 32 to match size of target (8) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v Line: 49
Warning (10230): Verilog HDL assignment warning at datapath.v(50): truncated value with size 32 to match size of target (8) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v Line: 50
Warning (10230): Verilog HDL assignment warning at datapath.v(58): truncated value with size 32 to match size of target (7) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v Line: 58
Warning (10230): Verilog HDL assignment warning at datapath.v(59): truncated value with size 32 to match size of target (7) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v Line: 59
Warning (10230): Verilog HDL assignment warning at datapath.v(60): truncated value with size 32 to match size of target (7) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v Line: 60
Warning (10230): Verilog HDL assignment warning at datapath.v(66): truncated value with size 32 to match size of target (26) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v Line: 66
Warning (10230): Verilog HDL assignment warning at datapath.v(73): truncated value with size 32 to match size of target (4) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v Line: 73
Warning (10230): Verilog HDL assignment warning at datapath.v(74): truncated value with size 32 to match size of target (4) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v Line: 74
Info (12128): Elaborating entity "ghostRand" for hierarchy "system:mySystem|ghostRand:myGhost" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v Line: 83
Warning (10230): Verilog HDL assignment warning at ghostRand.v(10): truncated value with size 8 to match size of target (7) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghostRand.v Line: 10
Info (12128): Elaborating entity "sprite_rom" for hierarchy "system:mySystem|sprite_rom:mySprite_rom" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v Line: 90
Warning (10230): Verilog HDL assignment warning at sprite_rom.v(10): truncated value with size 32 to match size of target (4) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite_rom.v Line: 10
Warning (10230): Verilog HDL assignment warning at sprite.mem(1): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite.mem Line: 1
Warning (10230): Verilog HDL assignment warning at sprite.mem(2): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite.mem Line: 2
Warning (10230): Verilog HDL assignment warning at sprite.mem(3): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite.mem Line: 3
Warning (10230): Verilog HDL assignment warning at sprite.mem(4): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite.mem Line: 4
Warning (10030): Net "mem.data_a" at sprite_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite_rom.v Line: 12
Warning (10030): Net "mem.waddr_a" at sprite_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite_rom.v Line: 12
Warning (10030): Net "mem.we_a" at sprite_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite_rom.v Line: 12
Info (12128): Elaborating entity "ghost_rom" for hierarchy "system:mySystem|ghost_rom:myGhost_rom" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v Line: 97
Warning (10230): Verilog HDL assignment warning at ghost_rom.v(10): truncated value with size 32 to match size of target (4) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost_rom.v Line: 10
Warning (10230): Verilog HDL assignment warning at ghost.mem(1): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost.mem Line: 1
Warning (10230): Verilog HDL assignment warning at ghost.mem(2): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost.mem Line: 2
Warning (10230): Verilog HDL assignment warning at ghost.mem(3): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost.mem Line: 3
Warning (10230): Verilog HDL assignment warning at ghost.mem(4): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost.mem Line: 4
Warning (10030): Net "mem.data_a" at ghost_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost_rom.v Line: 12
Warning (10030): Net "mem.waddr_a" at ghost_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost_rom.v Line: 12
Warning (10030): Net "mem.we_a" at ghost_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost_rom.v Line: 12
Info (12128): Elaborating entity "background_rom" for hierarchy "system:mySystem|background_rom:myBackground_rom" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v Line: 104
Warning (10230): Verilog HDL assignment warning at background_rom.v(10): truncated value with size 32 to match size of target (15) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/background_rom.v Line: 10
Warning (10230): Verilog HDL assignment warning at maze.mem(1): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 1
Warning (10230): Verilog HDL assignment warning at maze.mem(2): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 2
Warning (10230): Verilog HDL assignment warning at maze.mem(3): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 3
Warning (10230): Verilog HDL assignment warning at maze.mem(4): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 4
Warning (10230): Verilog HDL assignment warning at maze.mem(5): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 5
Warning (10230): Verilog HDL assignment warning at maze.mem(6): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 6
Warning (10230): Verilog HDL assignment warning at maze.mem(7): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 7
Warning (10230): Verilog HDL assignment warning at maze.mem(8): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 8
Warning (10230): Verilog HDL assignment warning at maze.mem(9): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 9
Warning (10230): Verilog HDL assignment warning at maze.mem(10): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 10
Warning (10230): Verilog HDL assignment warning at maze.mem(11): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 11
Warning (10230): Verilog HDL assignment warning at maze.mem(12): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 12
Warning (10230): Verilog HDL assignment warning at maze.mem(13): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 13
Warning (10230): Verilog HDL assignment warning at maze.mem(14): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 14
Warning (10230): Verilog HDL assignment warning at maze.mem(15): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 15
Warning (10230): Verilog HDL assignment warning at maze.mem(16): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 16
Warning (10230): Verilog HDL assignment warning at maze.mem(17): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 17
Warning (10230): Verilog HDL assignment warning at maze.mem(18): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 18
Warning (10230): Verilog HDL assignment warning at maze.mem(19): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 19
Warning (10230): Verilog HDL assignment warning at maze.mem(20): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 20
Warning (10230): Verilog HDL assignment warning at maze.mem(21): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 21
Warning (10230): Verilog HDL assignment warning at maze.mem(22): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 22
Warning (10230): Verilog HDL assignment warning at maze.mem(23): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 23
Warning (10230): Verilog HDL assignment warning at maze.mem(24): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 24
Warning (10230): Verilog HDL assignment warning at maze.mem(25): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 25
Warning (10230): Verilog HDL assignment warning at maze.mem(26): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 26
Warning (10230): Verilog HDL assignment warning at maze.mem(27): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 27
Warning (10230): Verilog HDL assignment warning at maze.mem(28): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 28
Warning (10230): Verilog HDL assignment warning at maze.mem(29): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 29
Warning (10230): Verilog HDL assignment warning at maze.mem(30): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 30
Warning (10230): Verilog HDL assignment warning at maze.mem(31): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 31
Warning (10230): Verilog HDL assignment warning at maze.mem(32): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 32
Warning (10230): Verilog HDL assignment warning at maze.mem(33): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 33
Warning (10230): Verilog HDL assignment warning at maze.mem(34): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 34
Warning (10230): Verilog HDL assignment warning at maze.mem(35): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 35
Warning (10230): Verilog HDL assignment warning at maze.mem(36): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 36
Warning (10230): Verilog HDL assignment warning at maze.mem(37): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 37
Warning (10230): Verilog HDL assignment warning at maze.mem(38): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 38
Warning (10230): Verilog HDL assignment warning at maze.mem(39): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 39
Warning (10230): Verilog HDL assignment warning at maze.mem(40): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 40
Warning (10230): Verilog HDL assignment warning at maze.mem(41): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 41
Warning (10230): Verilog HDL assignment warning at maze.mem(42): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 42
Warning (10230): Verilog HDL assignment warning at maze.mem(43): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 43
Warning (10230): Verilog HDL assignment warning at maze.mem(44): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 44
Warning (10230): Verilog HDL assignment warning at maze.mem(45): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 45
Warning (10230): Verilog HDL assignment warning at maze.mem(46): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 46
Warning (10230): Verilog HDL assignment warning at maze.mem(47): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 47
Warning (10230): Verilog HDL assignment warning at maze.mem(48): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 48
Warning (10230): Verilog HDL assignment warning at maze.mem(49): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 49
Warning (10230): Verilog HDL assignment warning at maze.mem(50): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 50
Warning (10230): Verilog HDL assignment warning at maze.mem(51): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 51
Warning (10230): Verilog HDL assignment warning at maze.mem(52): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 52
Warning (10230): Verilog HDL assignment warning at maze.mem(53): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 53
Warning (10230): Verilog HDL assignment warning at maze.mem(54): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 54
Warning (10230): Verilog HDL assignment warning at maze.mem(55): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 55
Warning (10230): Verilog HDL assignment warning at maze.mem(56): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 56
Warning (10230): Verilog HDL assignment warning at maze.mem(57): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 57
Warning (10230): Verilog HDL assignment warning at maze.mem(58): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 58
Warning (10230): Verilog HDL assignment warning at maze.mem(59): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 59
Warning (10230): Verilog HDL assignment warning at maze.mem(60): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 60
Warning (10230): Verilog HDL assignment warning at maze.mem(61): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 61
Warning (10230): Verilog HDL assignment warning at maze.mem(62): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 62
Warning (10230): Verilog HDL assignment warning at maze.mem(63): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 63
Warning (10230): Verilog HDL assignment warning at maze.mem(64): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 64
Warning (10230): Verilog HDL assignment warning at maze.mem(65): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 65
Warning (10230): Verilog HDL assignment warning at maze.mem(66): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 66
Warning (10230): Verilog HDL assignment warning at maze.mem(67): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 67
Warning (10230): Verilog HDL assignment warning at maze.mem(68): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 68
Warning (10230): Verilog HDL assignment warning at maze.mem(69): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 69
Warning (10230): Verilog HDL assignment warning at maze.mem(70): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 70
Warning (10230): Verilog HDL assignment warning at maze.mem(71): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 71
Warning (10230): Verilog HDL assignment warning at maze.mem(72): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 72
Warning (10230): Verilog HDL assignment warning at maze.mem(73): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 73
Warning (10230): Verilog HDL assignment warning at maze.mem(74): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 74
Warning (10230): Verilog HDL assignment warning at maze.mem(75): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 75
Warning (10230): Verilog HDL assignment warning at maze.mem(76): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 76
Warning (10230): Verilog HDL assignment warning at maze.mem(77): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 77
Warning (10230): Verilog HDL assignment warning at maze.mem(78): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 78
Warning (10230): Verilog HDL assignment warning at maze.mem(79): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 79
Warning (10230): Verilog HDL assignment warning at maze.mem(80): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 80
Warning (10230): Verilog HDL assignment warning at maze.mem(81): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 81
Warning (10230): Verilog HDL assignment warning at maze.mem(82): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 82
Warning (10230): Verilog HDL assignment warning at maze.mem(83): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 83
Warning (10230): Verilog HDL assignment warning at maze.mem(84): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 84
Warning (10230): Verilog HDL assignment warning at maze.mem(85): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 85
Warning (10230): Verilog HDL assignment warning at maze.mem(86): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 86
Warning (10230): Verilog HDL assignment warning at maze.mem(87): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 87
Warning (10230): Verilog HDL assignment warning at maze.mem(88): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 88
Warning (10230): Verilog HDL assignment warning at maze.mem(89): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 89
Warning (10230): Verilog HDL assignment warning at maze.mem(90): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 90
Warning (10230): Verilog HDL assignment warning at maze.mem(91): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 91
Warning (10230): Verilog HDL assignment warning at maze.mem(92): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 92
Warning (10230): Verilog HDL assignment warning at maze.mem(93): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 93
Warning (10230): Verilog HDL assignment warning at maze.mem(94): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 94
Warning (10230): Verilog HDL assignment warning at maze.mem(95): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 95
Warning (10230): Verilog HDL assignment warning at maze.mem(96): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 96
Warning (10230): Verilog HDL assignment warning at maze.mem(97): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 97
Warning (10230): Verilog HDL assignment warning at maze.mem(98): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 98
Warning (10230): Verilog HDL assignment warning at maze.mem(99): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 99
Warning (10230): Verilog HDL assignment warning at maze.mem(100): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 100
Warning (10230): Verilog HDL assignment warning at maze.mem(101): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 101
Warning (10230): Verilog HDL assignment warning at maze.mem(102): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 102
Warning (10230): Verilog HDL assignment warning at maze.mem(103): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 103
Warning (10230): Verilog HDL assignment warning at maze.mem(104): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 104
Warning (10230): Verilog HDL assignment warning at maze.mem(105): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 105
Warning (10230): Verilog HDL assignment warning at maze.mem(106): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 106
Warning (10230): Verilog HDL assignment warning at maze.mem(107): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 107
Warning (10230): Verilog HDL assignment warning at maze.mem(108): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 108
Warning (10230): Verilog HDL assignment warning at maze.mem(109): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 109
Warning (10230): Verilog HDL assignment warning at maze.mem(110): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 110
Warning (10230): Verilog HDL assignment warning at maze.mem(111): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 111
Warning (10230): Verilog HDL assignment warning at maze.mem(112): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 112
Warning (10230): Verilog HDL assignment warning at maze.mem(113): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 113
Warning (10230): Verilog HDL assignment warning at maze.mem(114): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 114
Warning (10230): Verilog HDL assignment warning at maze.mem(115): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 115
Warning (10230): Verilog HDL assignment warning at maze.mem(116): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 116
Warning (10230): Verilog HDL assignment warning at maze.mem(117): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 117
Warning (10230): Verilog HDL assignment warning at maze.mem(118): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 118
Warning (10230): Verilog HDL assignment warning at maze.mem(119): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 119
Warning (10230): Verilog HDL assignment warning at maze.mem(120): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem Line: 120
Warning (10030): Net "mem.data_a" at background_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/background_rom.v Line: 12
Warning (10030): Net "mem.waddr_a" at background_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/background_rom.v Line: 12
Warning (10030): Net "mem.we_a" at background_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/background_rom.v Line: 12
Info (12128): Elaborating entity "gameover_rom" for hierarchy "system:mySystem|gameover_rom:myGameover_rom" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v Line: 111
Warning (10230): Verilog HDL assignment warning at gameover_rom.v(10): truncated value with size 32 to match size of target (15) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover_rom.v Line: 10
Warning (10230): Verilog HDL assignment warning at gameover.mem(1): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 1
Warning (10230): Verilog HDL assignment warning at gameover.mem(2): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 2
Warning (10230): Verilog HDL assignment warning at gameover.mem(3): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 3
Warning (10230): Verilog HDL assignment warning at gameover.mem(4): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 4
Warning (10230): Verilog HDL assignment warning at gameover.mem(5): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 5
Warning (10230): Verilog HDL assignment warning at gameover.mem(6): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 6
Warning (10230): Verilog HDL assignment warning at gameover.mem(7): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 7
Warning (10230): Verilog HDL assignment warning at gameover.mem(8): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 8
Warning (10230): Verilog HDL assignment warning at gameover.mem(9): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 9
Warning (10230): Verilog HDL assignment warning at gameover.mem(10): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 10
Warning (10230): Verilog HDL assignment warning at gameover.mem(11): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 11
Warning (10230): Verilog HDL assignment warning at gameover.mem(12): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 12
Warning (10230): Verilog HDL assignment warning at gameover.mem(13): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 13
Warning (10230): Verilog HDL assignment warning at gameover.mem(14): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 14
Warning (10230): Verilog HDL assignment warning at gameover.mem(15): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 15
Warning (10230): Verilog HDL assignment warning at gameover.mem(16): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 16
Warning (10230): Verilog HDL assignment warning at gameover.mem(17): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 17
Warning (10230): Verilog HDL assignment warning at gameover.mem(18): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 18
Warning (10230): Verilog HDL assignment warning at gameover.mem(19): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 19
Warning (10230): Verilog HDL assignment warning at gameover.mem(20): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 20
Warning (10230): Verilog HDL assignment warning at gameover.mem(21): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 21
Warning (10230): Verilog HDL assignment warning at gameover.mem(22): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 22
Warning (10230): Verilog HDL assignment warning at gameover.mem(23): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 23
Warning (10230): Verilog HDL assignment warning at gameover.mem(24): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 24
Warning (10230): Verilog HDL assignment warning at gameover.mem(25): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 25
Warning (10230): Verilog HDL assignment warning at gameover.mem(26): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 26
Warning (10230): Verilog HDL assignment warning at gameover.mem(27): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 27
Warning (10230): Verilog HDL assignment warning at gameover.mem(28): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 28
Warning (10230): Verilog HDL assignment warning at gameover.mem(29): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 29
Warning (10230): Verilog HDL assignment warning at gameover.mem(30): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 30
Warning (10230): Verilog HDL assignment warning at gameover.mem(31): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 31
Warning (10230): Verilog HDL assignment warning at gameover.mem(32): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 32
Warning (10230): Verilog HDL assignment warning at gameover.mem(33): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 33
Warning (10230): Verilog HDL assignment warning at gameover.mem(34): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 34
Warning (10230): Verilog HDL assignment warning at gameover.mem(35): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 35
Warning (10230): Verilog HDL assignment warning at gameover.mem(36): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 36
Warning (10230): Verilog HDL assignment warning at gameover.mem(37): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 37
Warning (10230): Verilog HDL assignment warning at gameover.mem(38): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 38
Warning (10230): Verilog HDL assignment warning at gameover.mem(39): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 39
Warning (10230): Verilog HDL assignment warning at gameover.mem(40): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 40
Warning (10230): Verilog HDL assignment warning at gameover.mem(41): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 41
Warning (10230): Verilog HDL assignment warning at gameover.mem(42): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 42
Warning (10230): Verilog HDL assignment warning at gameover.mem(43): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 43
Warning (10230): Verilog HDL assignment warning at gameover.mem(44): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 44
Warning (10230): Verilog HDL assignment warning at gameover.mem(45): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 45
Warning (10230): Verilog HDL assignment warning at gameover.mem(46): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 46
Warning (10230): Verilog HDL assignment warning at gameover.mem(47): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 47
Warning (10230): Verilog HDL assignment warning at gameover.mem(48): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 48
Warning (10230): Verilog HDL assignment warning at gameover.mem(49): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 49
Warning (10230): Verilog HDL assignment warning at gameover.mem(50): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 50
Warning (10230): Verilog HDL assignment warning at gameover.mem(51): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 51
Warning (10230): Verilog HDL assignment warning at gameover.mem(52): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 52
Warning (10230): Verilog HDL assignment warning at gameover.mem(53): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 53
Warning (10230): Verilog HDL assignment warning at gameover.mem(54): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 54
Warning (10230): Verilog HDL assignment warning at gameover.mem(55): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 55
Warning (10230): Verilog HDL assignment warning at gameover.mem(56): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 56
Warning (10230): Verilog HDL assignment warning at gameover.mem(57): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 57
Warning (10230): Verilog HDL assignment warning at gameover.mem(58): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 58
Warning (10230): Verilog HDL assignment warning at gameover.mem(59): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 59
Warning (10230): Verilog HDL assignment warning at gameover.mem(60): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 60
Warning (10230): Verilog HDL assignment warning at gameover.mem(61): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 61
Warning (10230): Verilog HDL assignment warning at gameover.mem(62): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 62
Warning (10230): Verilog HDL assignment warning at gameover.mem(63): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 63
Warning (10230): Verilog HDL assignment warning at gameover.mem(64): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 64
Warning (10230): Verilog HDL assignment warning at gameover.mem(65): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 65
Warning (10230): Verilog HDL assignment warning at gameover.mem(66): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 66
Warning (10230): Verilog HDL assignment warning at gameover.mem(67): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 67
Warning (10230): Verilog HDL assignment warning at gameover.mem(68): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 68
Warning (10230): Verilog HDL assignment warning at gameover.mem(69): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 69
Warning (10230): Verilog HDL assignment warning at gameover.mem(70): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 70
Warning (10230): Verilog HDL assignment warning at gameover.mem(71): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 71
Warning (10230): Verilog HDL assignment warning at gameover.mem(72): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 72
Warning (10230): Verilog HDL assignment warning at gameover.mem(73): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 73
Warning (10230): Verilog HDL assignment warning at gameover.mem(74): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 74
Warning (10230): Verilog HDL assignment warning at gameover.mem(75): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 75
Warning (10230): Verilog HDL assignment warning at gameover.mem(76): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 76
Warning (10230): Verilog HDL assignment warning at gameover.mem(77): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 77
Warning (10230): Verilog HDL assignment warning at gameover.mem(78): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 78
Warning (10230): Verilog HDL assignment warning at gameover.mem(79): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 79
Warning (10230): Verilog HDL assignment warning at gameover.mem(80): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 80
Warning (10230): Verilog HDL assignment warning at gameover.mem(81): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 81
Warning (10230): Verilog HDL assignment warning at gameover.mem(82): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 82
Warning (10230): Verilog HDL assignment warning at gameover.mem(83): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 83
Warning (10230): Verilog HDL assignment warning at gameover.mem(84): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 84
Warning (10230): Verilog HDL assignment warning at gameover.mem(85): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 85
Warning (10230): Verilog HDL assignment warning at gameover.mem(86): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 86
Warning (10230): Verilog HDL assignment warning at gameover.mem(87): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 87
Warning (10230): Verilog HDL assignment warning at gameover.mem(88): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 88
Warning (10230): Verilog HDL assignment warning at gameover.mem(89): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 89
Warning (10230): Verilog HDL assignment warning at gameover.mem(90): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 90
Warning (10230): Verilog HDL assignment warning at gameover.mem(91): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 91
Warning (10230): Verilog HDL assignment warning at gameover.mem(92): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 92
Warning (10230): Verilog HDL assignment warning at gameover.mem(93): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 93
Warning (10230): Verilog HDL assignment warning at gameover.mem(94): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 94
Warning (10230): Verilog HDL assignment warning at gameover.mem(95): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 95
Warning (10230): Verilog HDL assignment warning at gameover.mem(96): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 96
Warning (10230): Verilog HDL assignment warning at gameover.mem(97): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 97
Warning (10230): Verilog HDL assignment warning at gameover.mem(98): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 98
Warning (10230): Verilog HDL assignment warning at gameover.mem(99): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 99
Warning (10230): Verilog HDL assignment warning at gameover.mem(100): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 100
Warning (10230): Verilog HDL assignment warning at gameover.mem(101): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 101
Warning (10230): Verilog HDL assignment warning at gameover.mem(102): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 102
Warning (10230): Verilog HDL assignment warning at gameover.mem(103): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 103
Warning (10230): Verilog HDL assignment warning at gameover.mem(104): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 104
Warning (10230): Verilog HDL assignment warning at gameover.mem(105): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 105
Warning (10230): Verilog HDL assignment warning at gameover.mem(106): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 106
Warning (10230): Verilog HDL assignment warning at gameover.mem(107): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 107
Warning (10230): Verilog HDL assignment warning at gameover.mem(108): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 108
Warning (10230): Verilog HDL assignment warning at gameover.mem(109): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 109
Warning (10230): Verilog HDL assignment warning at gameover.mem(110): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 110
Warning (10230): Verilog HDL assignment warning at gameover.mem(111): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 111
Warning (10230): Verilog HDL assignment warning at gameover.mem(112): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 112
Warning (10230): Verilog HDL assignment warning at gameover.mem(113): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 113
Warning (10230): Verilog HDL assignment warning at gameover.mem(114): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 114
Warning (10230): Verilog HDL assignment warning at gameover.mem(115): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 115
Warning (10230): Verilog HDL assignment warning at gameover.mem(116): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 116
Warning (10230): Verilog HDL assignment warning at gameover.mem(117): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 117
Warning (10230): Verilog HDL assignment warning at gameover.mem(118): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 118
Warning (10230): Verilog HDL assignment warning at gameover.mem(119): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 119
Warning (10230): Verilog HDL assignment warning at gameover.mem(120): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem Line: 120
Warning (10030): Net "mem.data_a" at gameover_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover_rom.v Line: 12
Warning (10030): Net "mem.waddr_a" at gameover_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover_rom.v Line: 12
Warning (10030): Net "mem.we_a" at gameover_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover_rom.v Line: 12
Info (12128): Elaborating entity "startscreen_rom" for hierarchy "system:mySystem|startscreen_rom:myStartscreen_rom" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v Line: 118
Warning (10230): Verilog HDL assignment warning at startscreen_rom.v(10): truncated value with size 32 to match size of target (15) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen_rom.v Line: 10
Warning (10230): Verilog HDL assignment warning at startscreen.mem(1): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 1
Warning (10230): Verilog HDL assignment warning at startscreen.mem(2): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 2
Warning (10230): Verilog HDL assignment warning at startscreen.mem(3): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 3
Warning (10230): Verilog HDL assignment warning at startscreen.mem(4): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 4
Warning (10230): Verilog HDL assignment warning at startscreen.mem(5): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 5
Warning (10230): Verilog HDL assignment warning at startscreen.mem(6): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 6
Warning (10230): Verilog HDL assignment warning at startscreen.mem(7): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 7
Warning (10230): Verilog HDL assignment warning at startscreen.mem(8): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 8
Warning (10230): Verilog HDL assignment warning at startscreen.mem(9): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 9
Warning (10230): Verilog HDL assignment warning at startscreen.mem(10): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 10
Warning (10230): Verilog HDL assignment warning at startscreen.mem(11): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 11
Warning (10230): Verilog HDL assignment warning at startscreen.mem(12): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 12
Warning (10230): Verilog HDL assignment warning at startscreen.mem(13): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 13
Warning (10230): Verilog HDL assignment warning at startscreen.mem(14): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 14
Warning (10230): Verilog HDL assignment warning at startscreen.mem(15): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 15
Warning (10230): Verilog HDL assignment warning at startscreen.mem(16): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 16
Warning (10230): Verilog HDL assignment warning at startscreen.mem(17): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 17
Warning (10230): Verilog HDL assignment warning at startscreen.mem(18): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 18
Warning (10230): Verilog HDL assignment warning at startscreen.mem(19): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 19
Warning (10230): Verilog HDL assignment warning at startscreen.mem(20): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 20
Warning (10230): Verilog HDL assignment warning at startscreen.mem(21): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 21
Warning (10230): Verilog HDL assignment warning at startscreen.mem(22): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 22
Warning (10230): Verilog HDL assignment warning at startscreen.mem(23): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 23
Warning (10230): Verilog HDL assignment warning at startscreen.mem(24): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 24
Warning (10230): Verilog HDL assignment warning at startscreen.mem(25): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 25
Warning (10230): Verilog HDL assignment warning at startscreen.mem(26): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 26
Warning (10230): Verilog HDL assignment warning at startscreen.mem(27): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 27
Warning (10230): Verilog HDL assignment warning at startscreen.mem(28): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 28
Warning (10230): Verilog HDL assignment warning at startscreen.mem(29): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 29
Warning (10230): Verilog HDL assignment warning at startscreen.mem(30): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 30
Warning (10230): Verilog HDL assignment warning at startscreen.mem(31): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 31
Warning (10230): Verilog HDL assignment warning at startscreen.mem(32): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 32
Warning (10230): Verilog HDL assignment warning at startscreen.mem(33): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 33
Warning (10230): Verilog HDL assignment warning at startscreen.mem(34): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 34
Warning (10230): Verilog HDL assignment warning at startscreen.mem(35): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 35
Warning (10230): Verilog HDL assignment warning at startscreen.mem(36): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 36
Warning (10230): Verilog HDL assignment warning at startscreen.mem(37): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 37
Warning (10230): Verilog HDL assignment warning at startscreen.mem(38): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 38
Warning (10230): Verilog HDL assignment warning at startscreen.mem(39): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 39
Warning (10230): Verilog HDL assignment warning at startscreen.mem(40): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 40
Warning (10230): Verilog HDL assignment warning at startscreen.mem(41): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 41
Warning (10230): Verilog HDL assignment warning at startscreen.mem(42): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 42
Warning (10230): Verilog HDL assignment warning at startscreen.mem(43): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 43
Warning (10230): Verilog HDL assignment warning at startscreen.mem(44): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 44
Warning (10230): Verilog HDL assignment warning at startscreen.mem(45): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 45
Warning (10230): Verilog HDL assignment warning at startscreen.mem(46): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 46
Warning (10230): Verilog HDL assignment warning at startscreen.mem(47): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 47
Warning (10230): Verilog HDL assignment warning at startscreen.mem(48): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 48
Warning (10230): Verilog HDL assignment warning at startscreen.mem(49): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 49
Warning (10230): Verilog HDL assignment warning at startscreen.mem(50): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 50
Warning (10230): Verilog HDL assignment warning at startscreen.mem(51): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 51
Warning (10230): Verilog HDL assignment warning at startscreen.mem(52): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 52
Warning (10230): Verilog HDL assignment warning at startscreen.mem(53): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 53
Warning (10230): Verilog HDL assignment warning at startscreen.mem(54): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 54
Warning (10230): Verilog HDL assignment warning at startscreen.mem(55): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 55
Warning (10230): Verilog HDL assignment warning at startscreen.mem(56): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 56
Warning (10230): Verilog HDL assignment warning at startscreen.mem(57): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 57
Warning (10230): Verilog HDL assignment warning at startscreen.mem(58): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 58
Warning (10230): Verilog HDL assignment warning at startscreen.mem(59): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 59
Warning (10230): Verilog HDL assignment warning at startscreen.mem(60): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 60
Warning (10230): Verilog HDL assignment warning at startscreen.mem(61): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 61
Warning (10230): Verilog HDL assignment warning at startscreen.mem(62): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 62
Warning (10230): Verilog HDL assignment warning at startscreen.mem(63): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 63
Warning (10230): Verilog HDL assignment warning at startscreen.mem(64): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 64
Warning (10230): Verilog HDL assignment warning at startscreen.mem(65): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 65
Warning (10230): Verilog HDL assignment warning at startscreen.mem(66): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 66
Warning (10230): Verilog HDL assignment warning at startscreen.mem(67): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 67
Warning (10230): Verilog HDL assignment warning at startscreen.mem(68): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 68
Warning (10230): Verilog HDL assignment warning at startscreen.mem(69): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 69
Warning (10230): Verilog HDL assignment warning at startscreen.mem(70): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 70
Warning (10230): Verilog HDL assignment warning at startscreen.mem(71): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 71
Warning (10230): Verilog HDL assignment warning at startscreen.mem(72): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 72
Warning (10230): Verilog HDL assignment warning at startscreen.mem(73): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 73
Warning (10230): Verilog HDL assignment warning at startscreen.mem(74): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 74
Warning (10230): Verilog HDL assignment warning at startscreen.mem(75): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 75
Warning (10230): Verilog HDL assignment warning at startscreen.mem(76): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 76
Warning (10230): Verilog HDL assignment warning at startscreen.mem(77): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 77
Warning (10230): Verilog HDL assignment warning at startscreen.mem(78): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 78
Warning (10230): Verilog HDL assignment warning at startscreen.mem(79): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 79
Warning (10230): Verilog HDL assignment warning at startscreen.mem(80): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 80
Warning (10230): Verilog HDL assignment warning at startscreen.mem(81): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 81
Warning (10230): Verilog HDL assignment warning at startscreen.mem(82): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 82
Warning (10230): Verilog HDL assignment warning at startscreen.mem(83): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 83
Warning (10230): Verilog HDL assignment warning at startscreen.mem(84): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 84
Warning (10230): Verilog HDL assignment warning at startscreen.mem(85): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 85
Warning (10230): Verilog HDL assignment warning at startscreen.mem(86): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 86
Warning (10230): Verilog HDL assignment warning at startscreen.mem(87): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 87
Warning (10230): Verilog HDL assignment warning at startscreen.mem(88): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 88
Warning (10230): Verilog HDL assignment warning at startscreen.mem(89): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 89
Warning (10230): Verilog HDL assignment warning at startscreen.mem(90): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 90
Warning (10230): Verilog HDL assignment warning at startscreen.mem(91): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 91
Warning (10230): Verilog HDL assignment warning at startscreen.mem(92): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 92
Warning (10230): Verilog HDL assignment warning at startscreen.mem(93): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 93
Warning (10230): Verilog HDL assignment warning at startscreen.mem(94): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 94
Warning (10230): Verilog HDL assignment warning at startscreen.mem(95): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 95
Warning (10230): Verilog HDL assignment warning at startscreen.mem(96): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 96
Warning (10230): Verilog HDL assignment warning at startscreen.mem(97): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 97
Warning (10230): Verilog HDL assignment warning at startscreen.mem(98): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 98
Warning (10230): Verilog HDL assignment warning at startscreen.mem(99): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 99
Warning (10230): Verilog HDL assignment warning at startscreen.mem(100): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 100
Warning (10230): Verilog HDL assignment warning at startscreen.mem(101): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 101
Warning (10230): Verilog HDL assignment warning at startscreen.mem(102): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 102
Warning (10230): Verilog HDL assignment warning at startscreen.mem(103): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 103
Warning (10230): Verilog HDL assignment warning at startscreen.mem(104): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 104
Warning (10230): Verilog HDL assignment warning at startscreen.mem(105): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 105
Warning (10230): Verilog HDL assignment warning at startscreen.mem(106): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 106
Warning (10230): Verilog HDL assignment warning at startscreen.mem(107): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 107
Warning (10230): Verilog HDL assignment warning at startscreen.mem(108): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 108
Warning (10230): Verilog HDL assignment warning at startscreen.mem(109): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 109
Warning (10230): Verilog HDL assignment warning at startscreen.mem(110): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 110
Warning (10230): Verilog HDL assignment warning at startscreen.mem(111): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 111
Warning (10230): Verilog HDL assignment warning at startscreen.mem(112): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 112
Warning (10230): Verilog HDL assignment warning at startscreen.mem(113): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 113
Warning (10230): Verilog HDL assignment warning at startscreen.mem(114): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 114
Warning (10230): Verilog HDL assignment warning at startscreen.mem(115): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 115
Warning (10230): Verilog HDL assignment warning at startscreen.mem(116): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 116
Warning (10230): Verilog HDL assignment warning at startscreen.mem(117): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 117
Warning (10230): Verilog HDL assignment warning at startscreen.mem(118): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 118
Warning (10230): Verilog HDL assignment warning at startscreen.mem(119): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 119
Warning (10230): Verilog HDL assignment warning at startscreen.mem(120): truncated value with size 4 to match size of target (3) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem Line: 120
Warning (10030): Net "mem.data_a" at startscreen_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen_rom.v Line: 12
Warning (10030): Net "mem.waddr_a" at startscreen_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen_rom.v Line: 12
Warning (10030): Net "mem.we_a" at startscreen_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen_rom.v Line: 12
Info (12128): Elaborating entity "countScore" for hierarchy "system:mySystem|countScore:myScore" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v Line: 143
Warning (10230): Verilog HDL assignment warning at countScore.v(14): truncated value with size 32 to match size of target (4) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/countScore.v Line: 14
Info (12128): Elaborating entity "ascii" for hierarchy "system:mySystem|ascii:scoreAscii" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v Line: 150
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 144
Info (12128): Elaborating entity "LCD_ram" for hierarchy "LCD_ram:lram1" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 154
Info (12128): Elaborating entity "LCD_Display" for hierarchy "LCD_Display:u1" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 171
Info (12128): Elaborating entity "timerNote" for hierarchy "timerNote:myTimer" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 191
Warning (10230): Verilog HDL assignment warning at timerNote.v(17): truncated value with size 32 to match size of target (26) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/timerNote.v Line: 17
Info (12128): Elaborating entity "noteCounter" for hierarchy "noteCounter:myNote" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 200
Warning (10230): Verilog HDL assignment warning at noteCounter.v(23): truncated value with size 32 to match size of target (6) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/noteCounter.v Line: 23
Info (12128): Elaborating entity "square_wave_osc_JWS" for hierarchy "square_wave_osc_JWS:mySquare" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 210
Warning (10272): Verilog HDL Case Statement warning at square_wave_osc_JWS.v(62): case item expression covers a value already covered by a previous case item File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/square_wave_osc_JWS.v Line: 62
Warning (10272): Verilog HDL Case Statement warning at square_wave_osc_JWS.v(63): case item expression covers a value already covered by a previous case item File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/square_wave_osc_JWS.v Line: 63
Warning (10230): Verilog HDL assignment warning at square_wave_osc_JWS.v(88): truncated value with size 32 to match size of target (20) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/square_wave_osc_JWS.v Line: 88
Info (12128): Elaborating entity "harm1" for hierarchy "harm1:mySquare2" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 219
Warning (10272): Verilog HDL Case Statement warning at harm1.v(62): case item expression covers a value already covered by a previous case item File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/harm1.v Line: 62
Warning (10272): Verilog HDL Case Statement warning at harm1.v(63): case item expression covers a value already covered by a previous case item File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/harm1.v Line: 63
Warning (10230): Verilog HDL assignment warning at harm1.v(88): truncated value with size 32 to match size of target (20) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/harm1.v Line: 88
Info (12128): Elaborating entity "harm2" for hierarchy "harm2:mySquare22" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 228
Warning (10272): Verilog HDL Case Statement warning at harm2.v(61): case item expression covers a value already covered by a previous case item File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/harm2.v Line: 61
Warning (10272): Verilog HDL Case Statement warning at harm2.v(62): case item expression covers a value already covered by a previous case item File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/harm2.v Line: 62
Warning (10230): Verilog HDL assignment warning at harm2.v(87): truncated value with size 32 to match size of target (20) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/harm2.v Line: 87
Info (12128): Elaborating entity "add" for hierarchy "add:myAdd" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 236
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "Audio_Controller:Audio_Controller" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 256
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf
    Info (12023): Found entity 1: scfifo_n441 File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf Line: 24
Info (12128): Elaborating entity "scfifo_n441" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf
    Info (12023): Found entity 1: a_dpfifo_as31 File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_as31" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf
    Info (12023): Found entity 1: altsyncram_7tb1 File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7tb1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/cmpr_ks8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf Line: 54
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/cntr_v9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7 File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/cntr_ca7.tdf Line: 25
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/cntr_0ab.tdf Line: 25
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "avconf" for hierarchy "avconf:avc" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 266
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 119
Warning (10270): Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
Warning (10240): Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable "LUT_DATA", which holds its previous value in one or more paths through the always construct File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[0]" at avconf.v(130) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[1]" at avconf.v(130) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[2]" at avconf.v(130) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[3]" at avconf.v(130) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[4]" at avconf.v(130) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[5]" at avconf.v(130) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[6]" at avconf.v(130) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[7]" at avconf.v(130) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[8]" at avconf.v(130) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[9]" at avconf.v(130) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[10]" at avconf.v(130) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[11]" at avconf.v(130) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[12]" at avconf.v(130) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[13]" at avconf.v(130) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[14]" at avconf.v(130) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[15]" at avconf.v(130) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
Warning (12125): Using design file i2c_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: I2C_Controller File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/i2c_controller.v Line: 42
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "avconf:avc|I2C_Controller:u0" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(78): truncated value with size 32 to match size of target (1) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/i2c_controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(77): truncated value with size 32 to match size of target (1) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/i2c_controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(90): truncated value with size 32 to match size of target (6) File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/i2c_controller.v Line: 90
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[0]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 37
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[1]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 67
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[2]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 97
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[3]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 127
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[4]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 157
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[5]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 187
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[6]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 217
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[7]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 247
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[8]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 277
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[9]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 307
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[10]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 337
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[11]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 367
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[12]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 397
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[13]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 427
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[14]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 457
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[15]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 487
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[16]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 517
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[17]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 547
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[18]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 577
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[19]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 607
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[20]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 637
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[21]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 667
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[22]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 697
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[23]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 727
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[24]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 757
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[25]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 787
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[26]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 817
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[27]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 847
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[28]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 877
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[29]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 907
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[30]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 937
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[31]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 967
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[0]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 37
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[1]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 67
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[2]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 97
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[3]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 127
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[4]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 157
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[5]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 187
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[6]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 217
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[7]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 247
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[8]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 277
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[9]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 307
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[10]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 337
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[11]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 367
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[12]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 397
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[13]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 427
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[14]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 457
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[15]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 487
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[16]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 517
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[17]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 547
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[18]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 577
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[19]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 607
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[20]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 637
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[21]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 667
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[22]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 697
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[23]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 727
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[24]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 757
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[25]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 787
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[26]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 817
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[27]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 847
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[28]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 877
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[29]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 907
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[30]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 937
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[31]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf Line: 967
Warning (276027): Inferred dual-clock RAM node "LCD_ram:lram1|m_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "system:mySystem|ghost_rom:myGhost_rom|mem" is uninferred due to inappropriate RAM size File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost_rom.v Line: 12
    Info (276004): RAM logic "system:mySystem|sprite_rom:mySprite_rom|mem" is uninferred due to inappropriate RAM size File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite_rom.v Line: 12
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "LCD_ram:lram1|m_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FineAL.ram0_LCD_ram_4feccd45.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:mySystem|background_rom:collisionBackground|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 19200
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:mySystem|startscreen_rom:myStartscreen_rom|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 19200
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FineAL.ram0_startscreen_rom_2209057c.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:mySystem|gameover_rom:myGameover_rom|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 19200
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FineAL.ram0_gameover_rom_93b2afb6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:mySystem|background_rom:myBackground_rom|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 19200
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:mySystem|background_rom:ghostBackground|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 19200
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "add:myAdd|Div0" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/add.v Line: 11
Info (12130): Elaborated megafunction instantiation "LCD_ram:lram1|altsyncram:m_rtl_0"
Info (12133): Instantiated megafunction "LCD_ram:lram1|altsyncram:m_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FineAL.ram0_LCD_ram_4feccd45.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ui1.tdf
    Info (12023): Found entity 1: altsyncram_9ui1 File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_9ui1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:mySystem|background_rom:collisionBackground|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system:mySystem|background_rom:collisionBackground|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_po71.tdf
    Info (12023): Found entity 1: altsyncram_po71 File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_po71.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/decode_e8a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf
    Info (12023): Found entity 1: mux_0nb File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/mux_0nb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "system:mySystem|startscreen_rom:myStartscreen_rom|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system:mySystem|startscreen_rom:myStartscreen_rom|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FineAL.ram0_startscreen_rom_2209057c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4n71.tdf
    Info (12023): Found entity 1: altsyncram_4n71 File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_4n71.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "system:mySystem|gameover_rom:myGameover_rom|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system:mySystem|gameover_rom:myGameover_rom|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FineAL.ram0_gameover_rom_93b2afb6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vg71.tdf
    Info (12023): Found entity 1: altsyncram_vg71 File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_vg71.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif"
Info (12130): Elaborated megafunction instantiation "add:myAdd|lpm_divide:Div0" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/add.v Line: 11
Info (12133): Instantiated megafunction "add:myAdd|lpm_divide:Div0" with the following parameter: File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/add.v Line: 11
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf
    Info (12023): Found entity 1: lpm_divide_uim File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/lpm_divide_uim.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/sign_div_unsign_mlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/alt_u_div_07f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/add_sub_8pc.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ram_block1a1" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_po71.tdf Line: 62
        Warning (14320): Synthesized away node "system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ram_block1a2" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_po71.tdf Line: 83
        Warning (14320): Synthesized away node "system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ram_block1a4" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_po71.tdf Line: 125
        Warning (14320): Synthesized away node "system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ram_block1a5" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_po71.tdf Line: 146
        Warning (14320): Synthesized away node "system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ram_block1a7" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_po71.tdf Line: 188
        Warning (14320): Synthesized away node "system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ram_block1a8" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_po71.tdf Line: 209
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch avconf:avc|LUT_DATA[8] has unsafe behavior File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4] File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[2] has unsafe behavior File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[9] has unsafe behavior File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[1] has unsafe behavior File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[7] has unsafe behavior File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[0] has unsafe behavior File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4] File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[10] has unsafe behavior File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[4] has unsafe behavior File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[11] has unsafe behavior File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4] File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[3] has unsafe behavior File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[6] has unsafe behavior File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4] File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[5] has unsafe behavior File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[15] has unsafe behavior File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[2] File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[13] has unsafe behavior File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[3] File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[14] has unsafe behavior File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4] File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[12] has unsafe behavior File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v Line: 97
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_Display:u1|DATA_BUS[0]~synth" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_Display.v Line: 51
    Warning (13010): Node "LCD_Display:u1|DATA_BUS[1]~synth" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_Display.v Line: 51
    Warning (13010): Node "LCD_Display:u1|DATA_BUS[2]~synth" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_Display.v Line: 51
    Warning (13010): Node "LCD_Display:u1|DATA_BUS[3]~synth" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_Display.v Line: 51
    Warning (13010): Node "LCD_Display:u1|DATA_BUS[4]~synth" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_Display.v Line: 51
    Warning (13010): Node "LCD_Display:u1|DATA_BUS[5]~synth" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_Display.v Line: 51
    Warning (13010): Node "LCD_Display:u1|DATA_BUS[6]~synth" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_Display.v Line: 51
    Warning (13010): Node "LCD_Display:u1|DATA_BUS[7]~synth" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_Display.v Line: 51
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 14
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 21
    Warning (13410): Pin "LCD_BLON" is stuck at VCC File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 22
    Warning (13410): Pin "LCD_RW" is stuck at GND File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (17049): 133 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/output_files/FineAL.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 3
    Warning (15610): No output dependent on input pin "KEY[1]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 3
    Warning (15610): No output dependent on input pin "SW[0]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 4
    Warning (15610): No output dependent on input pin "SW[1]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 4
    Warning (15610): No output dependent on input pin "SW[2]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 4
    Warning (15610): No output dependent on input pin "SW[3]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 4
    Warning (15610): No output dependent on input pin "SW[4]" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 4
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v Line: 29
Info (21057): Implemented 1485 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 44 output pins
    Info (21060): Implemented 14 bidirectional pins
    Info (21061): Implemented 1305 logic cells
    Info (21064): Implemented 111 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 554 warnings
    Info: Peak virtual memory: 4839 megabytes
    Info: Processing ended: Tue Dec 10 15:13:21 2019
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/output_files/FineAL.map.smsg.


