# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../7SegmentController.srcs/sources_1/new/BCDTo7SegmentConverter.vhd" \
"../../../../7SegmentController.srcs/sources_1/new/Controller.vhd" \
"../../../../7SegmentController.srcs/sim_1/new/TB_Controller.vhd" \

# Do not sort compile order
nosort
