[
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-19T22:54:03.842702+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-19T22:21:02+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>RISC-V International writes: &quot;The <strong>RISC-V</strong> Summit North America 2025 program is now up! Browse technical sessions across software, security, AI/ML, automotive, and more. Keynotes coming soon\u2014stay tuned!&quot;</p> <p><a href=\"https://events.linuxfoundation.org/riscv-summit/program/schedule/\">https://events.linuxfoundation.org/riscv-summit/program/schedule/</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I00I-SqAR\"> /u/I00I-SqAR </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1mux1fk/riscv_international_announces_the_riscv_summit/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1mux1fk/riscv_international_announces_the_riscv_summit/\">[comments]</a></span>",
        "id": 3369627,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mux1fk/riscv_international_announces_the_riscv_summit",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V International announces the RISC-V Summit North America 2025 schedule",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/EquivalentIce215",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-19T22:54:04.062545+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-19T22:19:55+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I know by default all interrupts are handled on Machine mode, I delegate the vstimer interrupt to HS mode using mideleg and later delegate it to Vs mode using hideleg csr. The vstip interrupt bit in hip is set i.e (0x40) and corresponding bit in vsip is set when time+htimedelta &gt; vstimecmp but for some reason it doesn&#39;t get trapped in the handler specified in the vstvec register...if I don&#39;t delegate to VS level using hideleg, I see that on timer interrupt it gets trapped in the address specified in stvec and privilege level is set to 01...am I overlooking something here? Any hint much appreciated thanks! </p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/EquivalentIce215\"> /u/EquivalentIce215 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1mux0cc/how_vstimer_interrupt_can_be_handled_in_vs_mode/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1mux0cc/how",
        "id": 3369628,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mux0cc/how_vstimer_interrupt_can_be_handled_in_vs_mode",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "How vstimer interrupt can be handled in vs mode?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-19T22:54:04.231655+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-19T22:18:03+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Germany&#39;s largest IT-news-site&#39;s take on the events around Ubuntu&#39;s decision to support only RVA23 systems: <a href=\"https://www.heise.de/en/news/RISC-V-and-Linux-Ubuntu-25-10-forces-brand-new-processors-10538066.html\">https://www.heise.de/en/news/RISC-V-and-Linux-Ubuntu-25-10-forces-brand-new-processors-10538066.html</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I00I-SqAR\"> /u/I00I-SqAR </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1muwynq/riscv_and_linux_ubuntu_2510_forces_brand_new/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1muwynq/riscv_and_linux_ubuntu_2510_forces_brand_new/\">[comments]</a></span>",
        "id": 3369629,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1muwynq/riscv_and_linux_ubuntu_2510_forces_brand_new",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V and Linux: Ubuntu 25.10 forces brand new processors",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/wiki_me",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-19T14:11:59.693477+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-19T13:34:39+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1muiltk/riscv_royaltydriven_revenue_to_exceed_license/\"> <img src=\"https://external-preview.redd.it/c0mCHKZg2e1EZ8-YcC2DF8w_Bn7Q325TvluFHpKd6M0.jpeg?width=320&amp;crop=smart&amp;auto=webp&amp;s=73389244cdc555a3b34c849cbe28dcd403f57ba9\" alt=\"RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027\" title=\"RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/wiki_me\"> /u/wiki_me </a> <br/> <span><a href=\"https://www.eetimes.com/risc-v-royalty-driven-revenue-to-exceed-license-revenue-by-2027/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1muiltk/riscv_royaltydriven_revenue_to_exceed_license/\">[comments]</a></span> </td></tr></table>",
        "id": 3365253,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1muiltk/riscv_royaltydriven_revenue_to_exceed_license",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/c0mCHKZg2e1EZ8-YcC2DF8w_Bn7Q325TvluFHpKd6M0.jpeg?width=320&crop=smart&auto=webp&s=73389244cdc555a3b34c849cbe28dcd403f57ba9",
        "title": "RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/brucehoult",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-19T12:01:43.578227+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-19T11:43:35+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Several RISC-V companies are known to be working on CPU cores with \u00b5arch similar to Apple&#39;s 8-wide M1, released in November 2020. That includes Tenstorrent, who even have the original designer of the M1, thought to be taping out their chip right around now which means we&#39;ll probably be able to buy products by this time next year, if not a bit sooner.</p> <p>If they can hit the M1&#39;s 3.2 GHz speed then they should perform similarly, at least in non GPU tasks. Even if they only hit 2.4 GHz that&#39;ll still be very close, especially compared to the late Pentium III or early Core 2 Duo speed RISC-V products we have today.</p> <p>But is that still relevant today? Hasn&#39;t the world moved on?</p> <p>Here&#39;s an interesting article from a couple of days ago.</p> <p><a href=\"https://www.houstonchronicle.com/business/tech/article/apple-m1-mac-upgrades-20814554.php\">https://www.houstonchronicle.com/business/tech/article/apple-m1-mac-upgrades-208",
        "id": 3364259,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mug1te/how_relevant_will_riscv_chips_the_speed_of_5year",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "How relevant will RISC-V chips the speed of 5-year old Apple M1 be?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/PlatimaZero",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-19T08:46:00.585187+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-19T08:43:54+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1mucwvy/spacemit_muse_pi_pro_a_solid_hardware_upgrade_on/\"> <img src=\"https://external-preview.redd.it/dKp85vWUvmBY5YFK7pZ7U4EZvmbAFWk2zL1HjAJYcJg.jpeg?width=320&amp;crop=smart&amp;auto=webp&amp;s=69d580d5aca82ddf6df409060954884cd3d65d70\" alt=\"SpacemiT MUSE Pi Pro - A solid hardware upgrade on the MUSE Pi, with some very nice features\" title=\"SpacemiT MUSE Pi Pro - A solid hardware upgrade on the MUSE Pi, with some very nice features\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/PlatimaZero\"> /u/PlatimaZero </a> <br/> <span><a href=\"https://www.youtube.com/watch?v=0IlzjlkxWlI\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1mucwvy/spacemit_muse_pi_pro_a_solid_hardware_upgrade_on/\">[comments]</a></span> </td></tr></table>",
        "id": 3363077,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mucwvy/spacemit_muse_pi_pro_a_solid_hardware_upgrade_on",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/dKp85vWUvmBY5YFK7pZ7U4EZvmbAFWk2zL1HjAJYcJg.jpeg?width=320&crop=smart&auto=webp&s=69d580d5aca82ddf6df409060954884cd3d65d70",
        "title": "SpacemiT MUSE Pi Pro - A solid hardware upgrade on the MUSE Pi, with some very nice features",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Turbulent-Cap4794",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-19T08:46:00.372962+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-19T08:00:08+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi everyone,</p> <p>I\u2019m working on the microarchitecture for a RISC-V CPU, and I\u2019m trying to figure out how to write a good <strong>microarchitectural specification document</strong>.</p> <p>The idea is that the document should:</p> <ul> <li>Clearly explain the microarchitecture so others can understand it.</li> <li>Show how the FSMs work and how control/data signals flow between sub-blocks.</li> <li>Be useful for someone new joining the project so they can quickly get up to speed and even work on upgrades to the IP.</li> </ul> <p>For those of you who\u2019ve done this before \u2014 how do you usually structure such a document? Any tips, examples, or best practices would be super helpful.</p> <p>Thanks!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Turbulent-Cap4794\"> /u/Turbulent-Cap4794 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1muc88q/how_to_make_a_microarchitectural_documentation/\">[link]</a><",
        "id": 3363076,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1muc88q/how_to_make_a_microarchitectural_documentation",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "How to Make a Microarchitectural Documentation",
        "vote": 0
    }
]