{"vcs1":{"timestamp_begin":1747581852.783466406, "rt":8.82, "ut":8.93, "st":0.65}}
{"vcselab":{"timestamp_begin":1747581861.678840584, "rt":0.38, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747581862.118911778, "rt":0.45, "ut":0.19, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747581852.101095114}
{"VCS_COMP_START_TIME": 1747581852.101095114}
{"VCS_COMP_END_TIME": 1747581862.727910906}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487064}}
{"vcselab": {"peak_mem": 183880}}
