vhdl work "my_7segment.vhd"
verilog work "Testmap.vf"
