<html><body><samp><pre>
<!@TC:0>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:115:78:115:93:@W:CD434:@XP_MSG">rcb.vhd(115)</a><!@TM:0> | Signal fetch_draw_flag in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:63:11:63:19:@W:CD638:@XP_MSG">rcb.vhd(63)</a><!@TM:0> | Signal ram_data is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:76:8:76:18:@W:CL169:@XP_MSG">rcb.vhd(76)</a><!@TM:0> | Pruning register dbb_busReg.startcmd  </font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:97:8:97:18:@W:CL111:@XP_MSG">rcb.vhd(97)</a><!@TM:0> | All reachable assignments to one_vector(0) assign '1'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:97:8:97:18:@W:CL111:@XP_MSG">rcb.vhd(97)</a><!@TM:0> | All reachable assignments to one_vector(1) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:97:8:97:18:@W:CL111:@XP_MSG">rcb.vhd(97)</a><!@TM:0> | All reachable assignments to one_vector(2) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:97:8:97:18:@W:CL111:@XP_MSG">rcb.vhd(97)</a><!@TM:0> | All reachable assignments to one_vector(3) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:97:8:97:18:@W:CL111:@XP_MSG">rcb.vhd(97)</a><!@TM:0> | All reachable assignments to one_vector(4) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:97:8:97:18:@W:CL111:@XP_MSG">rcb.vhd(97)</a><!@TM:0> | All reachable assignments to one_vector(5) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:97:8:97:18:@W:CL111:@XP_MSG">rcb.vhd(97)</a><!@TM:0> | All reachable assignments to one_vector(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:97:8:97:18:@W:CL111:@XP_MSG">rcb.vhd(97)</a><!@TM:0> | All reachable assignments to one_vector(7) assign '0'; register removed by optimization</font>


</pre></samp></body></html>
