INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.srcs/sources_1/new/shift_register_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.srcs/sim_1/new/shift_register_delay_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_1bit_delay_tb
