// Seed: 3858433862
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2,
    output id_3,
    input id_4,
    input id_5,
    input id_6,
    input logic id_7
);
  wand id_8;
  always @(posedge id_4);
  logic id_9 = 1 - 1'b0;
  always @(*) id_1 <= id_8[""];
endmodule
