(footprint "TO92-CLP" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (descr "<b>VOLTAGE REGULATOR</b>")
  (fp_text reference "REF**" (at 0 1.905) (layer "F.SilkS")
    (effects (font (size 0.9144 0.9144) (thickness 0.1016)) (justify top))
    (tstamp 2e20faf4-7401-46d5-ae6b-fc5bbb32f6ff)
  )
  (fp_text value "" (at 0 0) (layer "F.SilkS")
    (effects (font (size 1.27 1.27) (thickness 0.15)))
    (tstamp 58649918-4caf-4312-87ca-bee40c1faef6)
  )
  (fp_line (start -2.095 1.651) (end 2.095 1.651) (layer "F.SilkS") (width 0.1524) (tstamp 420b1d11-9e30-4ae1-acfb-fa89a4b9c393))
  (fp_line (start 2.254 0.254) (end 2.655 0.254) (layer "F.SilkS") (width 0.1524) (tstamp 4e6be61f-eaa0-45db-867d-8103ce1c52cc))
  (fp_line (start -2.655 0.254) (end -2.254 0.254) (layer "F.SilkS") (width 0.1524) (tstamp 51c712eb-6513-4a0f-8db4-ad2acb415d80))
  (fp_arc (start 0.7868 -2.5484) (mid 2.54677 -0.793202) (end 2.095 1.650999) (layer "F.SilkS") (width 0.1524) (tstamp 208852a4-c92a-4457-a020-d509b402d330))
  (fp_arc (start -2.0946 1.651) (mid -2.54634 -0.793276) (end -0.786301 -2.548501) (layer "F.SilkS") (width 0.1524) (tstamp a3883662-2d57-4471-9f3d-7b28e4d02ced))
  (fp_arc (start -0.7863 -2.5485) (mid 0 -2.667043) (end 0.7863 -2.5485) (layer "F.Fab") (width 0.1524) (tstamp 246a44c3-90fb-41e6-886b-06b92f51e86e))
  (pad "A" thru_hole roundrect (at 0 -1.905) (size 1.2192 1.2192) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.0508) (tstamp e01a6a9d-ae69-48fb-b6ca-710c1a58f75a))
  (pad "C" thru_hole roundrect (at 1.27 0) (size 1.2192 1.2192) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.0508) (tstamp 111be01c-3f3d-4a63-a730-20593490b837))
  (pad "R" thru_hole roundrect (at -1.27 0) (size 1.2192 1.2192) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.0508) (tstamp 0987bcda-4395-4567-9f2f-fd3f36ad50ca))
)
