{"vcs1":{"timestamp_begin":1741086544.791666222, "rt":4.78, "ut":4.50, "st":0.22}}
{"vcselab":{"timestamp_begin":1741086549.658511994, "rt":0.19, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1741086549.913896281, "rt":0.31, "ut":0.15, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741086544.476158046}
{"VCS_COMP_START_TIME": 1741086544.476158046}
{"VCS_COMP_END_TIME": 1741086550.293131937}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 352040}}
{"vcselab": {"peak_mem": 158220}}
