<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::DMA::IFCR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html">DMA</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html">IFCR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::DMA::IFCR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> interrupt flag clear register (DMA_IFCR)  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ae40991633cf734988a65b425aa4494f0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#ae40991633cf734988a65b425aa4494f0">CGIF1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 0, 1 &gt;</td></tr>
<tr class="memdesc:ae40991633cf734988a65b425aa4494f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Global interrupt clear.  <a href="#ae40991633cf734988a65b425aa4494f0">More...</a><br /></td></tr>
<tr class="separator:ae40991633cf734988a65b425aa4494f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a375650906bb7305e3b22b482edd6522a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a375650906bb7305e3b22b482edd6522a">CTCIF1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 1, 1 &gt;</td></tr>
<tr class="memdesc:a375650906bb7305e3b22b482edd6522a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Transfer Complete clear.  <a href="#a375650906bb7305e3b22b482edd6522a">More...</a><br /></td></tr>
<tr class="separator:a375650906bb7305e3b22b482edd6522a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac25a0f39b458a19a2a87dca269537c02"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#ac25a0f39b458a19a2a87dca269537c02">CHTIF1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 2, 1 &gt;</td></tr>
<tr class="memdesc:ac25a0f39b458a19a2a87dca269537c02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Half Transfer clear.  <a href="#ac25a0f39b458a19a2a87dca269537c02">More...</a><br /></td></tr>
<tr class="separator:ac25a0f39b458a19a2a87dca269537c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a39f3fcc339bda42ba899682b9ea593"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a2a39f3fcc339bda42ba899682b9ea593">CTEIF1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 3, 1 &gt;</td></tr>
<tr class="memdesc:a2a39f3fcc339bda42ba899682b9ea593"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Transfer Error clear.  <a href="#a2a39f3fcc339bda42ba899682b9ea593">More...</a><br /></td></tr>
<tr class="separator:a2a39f3fcc339bda42ba899682b9ea593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5c281dffdffcdee671fe40a89b560b0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#ab5c281dffdffcdee671fe40a89b560b0">CGIF2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 4, 1 &gt;</td></tr>
<tr class="memdesc:ab5c281dffdffcdee671fe40a89b560b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Global interrupt clear.  <a href="#ab5c281dffdffcdee671fe40a89b560b0">More...</a><br /></td></tr>
<tr class="separator:ab5c281dffdffcdee671fe40a89b560b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d4c352ab743e5ad36cb6719c390973d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a5d4c352ab743e5ad36cb6719c390973d">CTCIF2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 5, 1 &gt;</td></tr>
<tr class="memdesc:a5d4c352ab743e5ad36cb6719c390973d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Transfer Complete clear.  <a href="#a5d4c352ab743e5ad36cb6719c390973d">More...</a><br /></td></tr>
<tr class="separator:a5d4c352ab743e5ad36cb6719c390973d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00c2d5a3cb0fa6de4396169181df87ca"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a00c2d5a3cb0fa6de4396169181df87ca">CHTIF2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 6, 1 &gt;</td></tr>
<tr class="memdesc:a00c2d5a3cb0fa6de4396169181df87ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Half Transfer clear.  <a href="#a00c2d5a3cb0fa6de4396169181df87ca">More...</a><br /></td></tr>
<tr class="separator:a00c2d5a3cb0fa6de4396169181df87ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8291d3723ede224197f67f5cd846017c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a8291d3723ede224197f67f5cd846017c">CTEIF2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 7, 1 &gt;</td></tr>
<tr class="memdesc:a8291d3723ede224197f67f5cd846017c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Transfer Error clear.  <a href="#a8291d3723ede224197f67f5cd846017c">More...</a><br /></td></tr>
<tr class="separator:a8291d3723ede224197f67f5cd846017c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3afc321b57c45a3360c09e996677473d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a3afc321b57c45a3360c09e996677473d">CGIF3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 8, 1 &gt;</td></tr>
<tr class="memdesc:a3afc321b57c45a3360c09e996677473d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 Global interrupt clear.  <a href="#a3afc321b57c45a3360c09e996677473d">More...</a><br /></td></tr>
<tr class="separator:a3afc321b57c45a3360c09e996677473d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac424a1582f97ac5281a29c1326118d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#acac424a1582f97ac5281a29c1326118d">CTCIF3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 9, 1 &gt;</td></tr>
<tr class="memdesc:acac424a1582f97ac5281a29c1326118d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 Transfer Complete clear.  <a href="#acac424a1582f97ac5281a29c1326118d">More...</a><br /></td></tr>
<tr class="separator:acac424a1582f97ac5281a29c1326118d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bff47020861cf3c85d00b66c03ac7c6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a0bff47020861cf3c85d00b66c03ac7c6">CHTIF3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 10, 1 &gt;</td></tr>
<tr class="memdesc:a0bff47020861cf3c85d00b66c03ac7c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 Half Transfer clear.  <a href="#a0bff47020861cf3c85d00b66c03ac7c6">More...</a><br /></td></tr>
<tr class="separator:a0bff47020861cf3c85d00b66c03ac7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa02475e5e5866b53f2b75ed0c1d789d0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#aa02475e5e5866b53f2b75ed0c1d789d0">CTEIF3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 11, 1 &gt;</td></tr>
<tr class="memdesc:aa02475e5e5866b53f2b75ed0c1d789d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 Transfer Error clear.  <a href="#aa02475e5e5866b53f2b75ed0c1d789d0">More...</a><br /></td></tr>
<tr class="separator:aa02475e5e5866b53f2b75ed0c1d789d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada82b6d7c5ed4d6ed94a6bad74501d5a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#ada82b6d7c5ed4d6ed94a6bad74501d5a">CGIF4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 12, 1 &gt;</td></tr>
<tr class="memdesc:ada82b6d7c5ed4d6ed94a6bad74501d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 Global interrupt clear.  <a href="#ada82b6d7c5ed4d6ed94a6bad74501d5a">More...</a><br /></td></tr>
<tr class="separator:ada82b6d7c5ed4d6ed94a6bad74501d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55730cc9fef8db33b7b98b7363c93bf1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a55730cc9fef8db33b7b98b7363c93bf1">CTCIF4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 13, 1 &gt;</td></tr>
<tr class="memdesc:a55730cc9fef8db33b7b98b7363c93bf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 Transfer Complete clear.  <a href="#a55730cc9fef8db33b7b98b7363c93bf1">More...</a><br /></td></tr>
<tr class="separator:a55730cc9fef8db33b7b98b7363c93bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac31946702f9aa9656d2a6f5161a62403"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#ac31946702f9aa9656d2a6f5161a62403">CHTIF4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 14, 1 &gt;</td></tr>
<tr class="memdesc:ac31946702f9aa9656d2a6f5161a62403"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 Half Transfer clear.  <a href="#ac31946702f9aa9656d2a6f5161a62403">More...</a><br /></td></tr>
<tr class="separator:ac31946702f9aa9656d2a6f5161a62403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5013f8dd1e75a41227962cf2d469709"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#aa5013f8dd1e75a41227962cf2d469709">CTEIF4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 15, 1 &gt;</td></tr>
<tr class="memdesc:aa5013f8dd1e75a41227962cf2d469709"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 Transfer Error clear.  <a href="#aa5013f8dd1e75a41227962cf2d469709">More...</a><br /></td></tr>
<tr class="separator:aa5013f8dd1e75a41227962cf2d469709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e52891d02bc359ae3f23b6d1a5dc0c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a81e52891d02bc359ae3f23b6d1a5dc0c">CGIF5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 16, 1 &gt;</td></tr>
<tr class="memdesc:a81e52891d02bc359ae3f23b6d1a5dc0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 Global interrupt clear.  <a href="#a81e52891d02bc359ae3f23b6d1a5dc0c">More...</a><br /></td></tr>
<tr class="separator:a81e52891d02bc359ae3f23b6d1a5dc0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0dd067c9a6c9f73a6f29e92ac1c81f1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#af0dd067c9a6c9f73a6f29e92ac1c81f1">CTCIF5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 17, 1 &gt;</td></tr>
<tr class="memdesc:af0dd067c9a6c9f73a6f29e92ac1c81f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 Transfer Complete clear.  <a href="#af0dd067c9a6c9f73a6f29e92ac1c81f1">More...</a><br /></td></tr>
<tr class="separator:af0dd067c9a6c9f73a6f29e92ac1c81f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a165dab96e5647a644a4f73885af76547"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a165dab96e5647a644a4f73885af76547">CHTIF5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 18, 1 &gt;</td></tr>
<tr class="memdesc:a165dab96e5647a644a4f73885af76547"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 Half Transfer clear.  <a href="#a165dab96e5647a644a4f73885af76547">More...</a><br /></td></tr>
<tr class="separator:a165dab96e5647a644a4f73885af76547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771caa17b7ca2415b15b4dc76c782a49"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a771caa17b7ca2415b15b4dc76c782a49">CTEIF5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 19, 1 &gt;</td></tr>
<tr class="memdesc:a771caa17b7ca2415b15b4dc76c782a49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 Transfer Error clear.  <a href="#a771caa17b7ca2415b15b4dc76c782a49">More...</a><br /></td></tr>
<tr class="separator:a771caa17b7ca2415b15b4dc76c782a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85969a4ed1447f76ebfb681d93048a28"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a85969a4ed1447f76ebfb681d93048a28">CGIF6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 20, 1 &gt;</td></tr>
<tr class="memdesc:a85969a4ed1447f76ebfb681d93048a28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 Global interrupt clear.  <a href="#a85969a4ed1447f76ebfb681d93048a28">More...</a><br /></td></tr>
<tr class="separator:a85969a4ed1447f76ebfb681d93048a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e91a01f596f22b7e7970d872157893"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#af5e91a01f596f22b7e7970d872157893">CTCIF6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 21, 1 &gt;</td></tr>
<tr class="memdesc:af5e91a01f596f22b7e7970d872157893"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 Transfer Complete clear.  <a href="#af5e91a01f596f22b7e7970d872157893">More...</a><br /></td></tr>
<tr class="separator:af5e91a01f596f22b7e7970d872157893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78a12266a59e683c7f4a121736758688"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a78a12266a59e683c7f4a121736758688">CHTIF6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 22, 1 &gt;</td></tr>
<tr class="memdesc:a78a12266a59e683c7f4a121736758688"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 Half Transfer clear.  <a href="#a78a12266a59e683c7f4a121736758688">More...</a><br /></td></tr>
<tr class="separator:a78a12266a59e683c7f4a121736758688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a504f4eec127aac2dcadcbb8c8faec986"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a504f4eec127aac2dcadcbb8c8faec986">CTEIF6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 23, 1 &gt;</td></tr>
<tr class="memdesc:a504f4eec127aac2dcadcbb8c8faec986"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 Transfer Error clear.  <a href="#a504f4eec127aac2dcadcbb8c8faec986">More...</a><br /></td></tr>
<tr class="separator:a504f4eec127aac2dcadcbb8c8faec986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e974e5ce3bbbed93fdab4f9e338c5ae"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a1e974e5ce3bbbed93fdab4f9e338c5ae">CGIF7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 24, 1 &gt;</td></tr>
<tr class="memdesc:a1e974e5ce3bbbed93fdab4f9e338c5ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 Global interrupt clear.  <a href="#a1e974e5ce3bbbed93fdab4f9e338c5ae">More...</a><br /></td></tr>
<tr class="separator:a1e974e5ce3bbbed93fdab4f9e338c5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff5a543b85e1747043b251add50125b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a9ff5a543b85e1747043b251add50125b">CTCIF7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 25, 1 &gt;</td></tr>
<tr class="memdesc:a9ff5a543b85e1747043b251add50125b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 Transfer Complete clear.  <a href="#a9ff5a543b85e1747043b251add50125b">More...</a><br /></td></tr>
<tr class="separator:a9ff5a543b85e1747043b251add50125b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8edab50bf7adc6f6e31557b8a0d2669"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#ab8edab50bf7adc6f6e31557b8a0d2669">CHTIF7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 26, 1 &gt;</td></tr>
<tr class="memdesc:ab8edab50bf7adc6f6e31557b8a0d2669"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 Half Transfer clear.  <a href="#ab8edab50bf7adc6f6e31557b8a0d2669">More...</a><br /></td></tr>
<tr class="separator:ab8edab50bf7adc6f6e31557b8a0d2669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd1d4451f09b34b25850dbcb8cb1ccd0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#abd1d4451f09b34b25850dbcb8cb1ccd0">CTEIF7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 27, 1 &gt;</td></tr>
<tr class="memdesc:abd1d4451f09b34b25850dbcb8cb1ccd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 Transfer Error clear.  <a href="#abd1d4451f09b34b25850dbcb8cb1ccd0">More...</a><br /></td></tr>
<tr class="separator:abd1d4451f09b34b25850dbcb8cb1ccd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> interrupt flag clear register (DMA_IFCR) </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="ae40991633cf734988a65b425aa4494f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#ae40991633cf734988a65b425aa4494f0">STM32LIB::reg::DMA::IFCR::CGIF1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 Global interrupt clear. </p>

</div>
</div>
<a class="anchor" id="a375650906bb7305e3b22b482edd6522a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a375650906bb7305e3b22b482edd6522a">STM32LIB::reg::DMA::IFCR::CTCIF1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 Transfer Complete clear. </p>

</div>
</div>
<a class="anchor" id="ac25a0f39b458a19a2a87dca269537c02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#ac25a0f39b458a19a2a87dca269537c02">STM32LIB::reg::DMA::IFCR::CHTIF1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 Half Transfer clear. </p>

</div>
</div>
<a class="anchor" id="a2a39f3fcc339bda42ba899682b9ea593"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a2a39f3fcc339bda42ba899682b9ea593">STM32LIB::reg::DMA::IFCR::CTEIF1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 Transfer Error clear. </p>

</div>
</div>
<a class="anchor" id="ab5c281dffdffcdee671fe40a89b560b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#ab5c281dffdffcdee671fe40a89b560b0">STM32LIB::reg::DMA::IFCR::CGIF2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 Global interrupt clear. </p>

</div>
</div>
<a class="anchor" id="a5d4c352ab743e5ad36cb6719c390973d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a5d4c352ab743e5ad36cb6719c390973d">STM32LIB::reg::DMA::IFCR::CTCIF2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 Transfer Complete clear. </p>

</div>
</div>
<a class="anchor" id="a00c2d5a3cb0fa6de4396169181df87ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a00c2d5a3cb0fa6de4396169181df87ca">STM32LIB::reg::DMA::IFCR::CHTIF2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 Half Transfer clear. </p>

</div>
</div>
<a class="anchor" id="a8291d3723ede224197f67f5cd846017c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a8291d3723ede224197f67f5cd846017c">STM32LIB::reg::DMA::IFCR::CTEIF2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 Transfer Error clear. </p>

</div>
</div>
<a class="anchor" id="a3afc321b57c45a3360c09e996677473d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a3afc321b57c45a3360c09e996677473d">STM32LIB::reg::DMA::IFCR::CGIF3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 3 Global interrupt clear. </p>

</div>
</div>
<a class="anchor" id="acac424a1582f97ac5281a29c1326118d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#acac424a1582f97ac5281a29c1326118d">STM32LIB::reg::DMA::IFCR::CTCIF3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 3 Transfer Complete clear. </p>

</div>
</div>
<a class="anchor" id="a0bff47020861cf3c85d00b66c03ac7c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a0bff47020861cf3c85d00b66c03ac7c6">STM32LIB::reg::DMA::IFCR::CHTIF3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 3 Half Transfer clear. </p>

</div>
</div>
<a class="anchor" id="aa02475e5e5866b53f2b75ed0c1d789d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#aa02475e5e5866b53f2b75ed0c1d789d0">STM32LIB::reg::DMA::IFCR::CTEIF3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 3 Transfer Error clear. </p>

</div>
</div>
<a class="anchor" id="ada82b6d7c5ed4d6ed94a6bad74501d5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#ada82b6d7c5ed4d6ed94a6bad74501d5a">STM32LIB::reg::DMA::IFCR::CGIF4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 4 Global interrupt clear. </p>

</div>
</div>
<a class="anchor" id="a55730cc9fef8db33b7b98b7363c93bf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a55730cc9fef8db33b7b98b7363c93bf1">STM32LIB::reg::DMA::IFCR::CTCIF4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 4 Transfer Complete clear. </p>

</div>
</div>
<a class="anchor" id="ac31946702f9aa9656d2a6f5161a62403"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#ac31946702f9aa9656d2a6f5161a62403">STM32LIB::reg::DMA::IFCR::CHTIF4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 4 Half Transfer clear. </p>

</div>
</div>
<a class="anchor" id="aa5013f8dd1e75a41227962cf2d469709"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#aa5013f8dd1e75a41227962cf2d469709">STM32LIB::reg::DMA::IFCR::CTEIF4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 4 Transfer Error clear. </p>

</div>
</div>
<a class="anchor" id="a81e52891d02bc359ae3f23b6d1a5dc0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a81e52891d02bc359ae3f23b6d1a5dc0c">STM32LIB::reg::DMA::IFCR::CGIF5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 5 Global interrupt clear. </p>

</div>
</div>
<a class="anchor" id="af0dd067c9a6c9f73a6f29e92ac1c81f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#af0dd067c9a6c9f73a6f29e92ac1c81f1">STM32LIB::reg::DMA::IFCR::CTCIF5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 17, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 5 Transfer Complete clear. </p>

</div>
</div>
<a class="anchor" id="a165dab96e5647a644a4f73885af76547"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a165dab96e5647a644a4f73885af76547">STM32LIB::reg::DMA::IFCR::CHTIF5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 18, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 5 Half Transfer clear. </p>

</div>
</div>
<a class="anchor" id="a771caa17b7ca2415b15b4dc76c782a49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a771caa17b7ca2415b15b4dc76c782a49">STM32LIB::reg::DMA::IFCR::CTEIF5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 19, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 5 Transfer Error clear. </p>

</div>
</div>
<a class="anchor" id="a85969a4ed1447f76ebfb681d93048a28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a85969a4ed1447f76ebfb681d93048a28">STM32LIB::reg::DMA::IFCR::CGIF6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 20, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 6 Global interrupt clear. </p>

</div>
</div>
<a class="anchor" id="af5e91a01f596f22b7e7970d872157893"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#af5e91a01f596f22b7e7970d872157893">STM32LIB::reg::DMA::IFCR::CTCIF6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 21, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 6 Transfer Complete clear. </p>

</div>
</div>
<a class="anchor" id="a78a12266a59e683c7f4a121736758688"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a78a12266a59e683c7f4a121736758688">STM32LIB::reg::DMA::IFCR::CHTIF6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 22, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 6 Half Transfer clear. </p>

</div>
</div>
<a class="anchor" id="a504f4eec127aac2dcadcbb8c8faec986"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a504f4eec127aac2dcadcbb8c8faec986">STM32LIB::reg::DMA::IFCR::CTEIF6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 23, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 6 Transfer Error clear. </p>

</div>
</div>
<a class="anchor" id="a1e974e5ce3bbbed93fdab4f9e338c5ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a1e974e5ce3bbbed93fdab4f9e338c5ae">STM32LIB::reg::DMA::IFCR::CGIF7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 24, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 7 Global interrupt clear. </p>

</div>
</div>
<a class="anchor" id="a9ff5a543b85e1747043b251add50125b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#a9ff5a543b85e1747043b251add50125b">STM32LIB::reg::DMA::IFCR::CTCIF7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 25, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 7 Transfer Complete clear. </p>

</div>
</div>
<a class="anchor" id="ab8edab50bf7adc6f6e31557b8a0d2669"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#ab8edab50bf7adc6f6e31557b8a0d2669">STM32LIB::reg::DMA::IFCR::CHTIF7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 26, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 7 Half Transfer clear. </p>

</div>
</div>
<a class="anchor" id="abd1d4451f09b34b25850dbcb8cb1ccd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html#abd1d4451f09b34b25850dbcb8cb1ccd0">STM32LIB::reg::DMA::IFCR::CTEIF7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40020004, 27, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 7 Transfer Error clear. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:14 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
