Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Sun Sep 20 22:53:39 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file test_led_ip_timing_summary_routed.rpt -rpx test_led_ip_timing_summary_routed.rpx
| Design       : test_led_ip
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.932        0.000                      0                  917        0.109        0.000                      0                  917        4.500        0.000                       0                   405  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.932        0.000                      0                  917        0.109        0.000                      0                  917        4.500        0.000                       0                   405  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/temp_spi_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 1.688ns (21.532%)  route 6.151ns (78.467%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.753     5.515    OLED_ip_inst/inst/Init/CLK
    SLICE_X15Y42         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     5.934 f  OLED_ip_inst/inst/Init/current_state_reg[8]/Q
                         net (fo=137, routed)         1.297     7.232    OLED_ip_inst/inst/Init/current_state_reg_n_0_[8]
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.321     7.553 f  OLED_ip_inst/inst/Init/current_state[82]_i_64/O
                         net (fo=2, routed)           1.224     8.777    OLED_ip_inst/inst/Init/current_state[82]_i_64_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I1_O)        0.328     9.105 f  OLED_ip_inst/inst/Init/current_state[82]_i_60/O
                         net (fo=4, routed)           0.617     9.722    OLED_ip_inst/inst/Init/current_state[82]_i_60_n_0
    SLICE_X5Y47          LUT2 (Prop_lut2_I1_O)        0.124     9.846 r  OLED_ip_inst/inst/Init/current_state[19]_i_34/O
                         net (fo=2, routed)           0.371    10.217    OLED_ip_inst/inst/Init/current_state[19]_i_34_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I0_O)        0.124    10.341 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_8/O
                         net (fo=1, routed)           0.717    11.058    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_8_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.182 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_5/O
                         net (fo=1, routed)           0.448    11.630    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_5_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124    11.754 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_3/O
                         net (fo=1, routed)           0.501    12.255    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_3_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I2_O)        0.124    12.379 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_1/O
                         net (fo=8, routed)           0.976    13.355    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_1_n_0
    SLICE_X5Y36          FDRE                                         r  OLED_ip_inst/inst/Init/temp_spi_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.650    15.133    OLED_ip_inst/inst/Init/CLK
    SLICE_X5Y36          FDRE                                         r  OLED_ip_inst/inst/Init/temp_spi_data_reg[1]/C
                         clock pessimism              0.394    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X5Y36          FDRE (Setup_fdre_C_CE)      -0.205    15.287    OLED_ip_inst/inst/Init/temp_spi_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/temp_spi_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.834ns  (logic 1.688ns (21.546%)  route 6.146ns (78.454%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.753     5.515    OLED_ip_inst/inst/Init/CLK
    SLICE_X15Y42         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     5.934 f  OLED_ip_inst/inst/Init/current_state_reg[8]/Q
                         net (fo=137, routed)         1.297     7.232    OLED_ip_inst/inst/Init/current_state_reg_n_0_[8]
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.321     7.553 f  OLED_ip_inst/inst/Init/current_state[82]_i_64/O
                         net (fo=2, routed)           1.224     8.777    OLED_ip_inst/inst/Init/current_state[82]_i_64_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I1_O)        0.328     9.105 f  OLED_ip_inst/inst/Init/current_state[82]_i_60/O
                         net (fo=4, routed)           0.617     9.722    OLED_ip_inst/inst/Init/current_state[82]_i_60_n_0
    SLICE_X5Y47          LUT2 (Prop_lut2_I1_O)        0.124     9.846 r  OLED_ip_inst/inst/Init/current_state[19]_i_34/O
                         net (fo=2, routed)           0.371    10.217    OLED_ip_inst/inst/Init/current_state[19]_i_34_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I0_O)        0.124    10.341 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_8/O
                         net (fo=1, routed)           0.717    11.058    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_8_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.182 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_5/O
                         net (fo=1, routed)           0.448    11.630    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_5_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124    11.754 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_3/O
                         net (fo=1, routed)           0.501    12.255    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_3_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I2_O)        0.124    12.379 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_1/O
                         net (fo=8, routed)           0.971    13.350    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  OLED_ip_inst/inst/Init/temp_spi_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.650    15.133    OLED_ip_inst/inst/Init/CLK
    SLICE_X7Y35          FDRE                                         r  OLED_ip_inst/inst/Init/temp_spi_data_reg[0]/C
                         clock pessimism              0.394    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    15.287    OLED_ip_inst/inst/Init/temp_spi_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/temp_spi_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.834ns  (logic 1.688ns (21.546%)  route 6.146ns (78.454%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.753     5.515    OLED_ip_inst/inst/Init/CLK
    SLICE_X15Y42         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     5.934 f  OLED_ip_inst/inst/Init/current_state_reg[8]/Q
                         net (fo=137, routed)         1.297     7.232    OLED_ip_inst/inst/Init/current_state_reg_n_0_[8]
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.321     7.553 f  OLED_ip_inst/inst/Init/current_state[82]_i_64/O
                         net (fo=2, routed)           1.224     8.777    OLED_ip_inst/inst/Init/current_state[82]_i_64_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I1_O)        0.328     9.105 f  OLED_ip_inst/inst/Init/current_state[82]_i_60/O
                         net (fo=4, routed)           0.617     9.722    OLED_ip_inst/inst/Init/current_state[82]_i_60_n_0
    SLICE_X5Y47          LUT2 (Prop_lut2_I1_O)        0.124     9.846 r  OLED_ip_inst/inst/Init/current_state[19]_i_34/O
                         net (fo=2, routed)           0.371    10.217    OLED_ip_inst/inst/Init/current_state[19]_i_34_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I0_O)        0.124    10.341 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_8/O
                         net (fo=1, routed)           0.717    11.058    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_8_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.182 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_5/O
                         net (fo=1, routed)           0.448    11.630    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_5_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124    11.754 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_3/O
                         net (fo=1, routed)           0.501    12.255    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_3_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I2_O)        0.124    12.379 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_1/O
                         net (fo=8, routed)           0.971    13.350    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  OLED_ip_inst/inst/Init/temp_spi_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.650    15.133    OLED_ip_inst/inst/Init/CLK
    SLICE_X7Y35          FDRE                                         r  OLED_ip_inst/inst/Init/temp_spi_data_reg[6]/C
                         clock pessimism              0.394    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    15.287    OLED_ip_inst/inst/Init/temp_spi_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/temp_spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 1.688ns (21.509%)  route 6.160ns (78.491%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.753     5.515    OLED_ip_inst/inst/Init/CLK
    SLICE_X15Y42         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     5.934 f  OLED_ip_inst/inst/Init/current_state_reg[8]/Q
                         net (fo=137, routed)         1.297     7.232    OLED_ip_inst/inst/Init/current_state_reg_n_0_[8]
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.321     7.553 f  OLED_ip_inst/inst/Init/current_state[82]_i_64/O
                         net (fo=2, routed)           1.224     8.777    OLED_ip_inst/inst/Init/current_state[82]_i_64_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I1_O)        0.328     9.105 f  OLED_ip_inst/inst/Init/current_state[82]_i_60/O
                         net (fo=4, routed)           0.617     9.722    OLED_ip_inst/inst/Init/current_state[82]_i_60_n_0
    SLICE_X5Y47          LUT2 (Prop_lut2_I1_O)        0.124     9.846 r  OLED_ip_inst/inst/Init/current_state[19]_i_34/O
                         net (fo=2, routed)           0.371    10.217    OLED_ip_inst/inst/Init/current_state[19]_i_34_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I0_O)        0.124    10.341 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_8/O
                         net (fo=1, routed)           0.717    11.058    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_8_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.182 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_5/O
                         net (fo=1, routed)           0.448    11.630    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_5_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124    11.754 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_3/O
                         net (fo=1, routed)           0.501    12.255    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_3_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I2_O)        0.124    12.379 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_1/O
                         net (fo=8, routed)           0.984    13.363    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  OLED_ip_inst/inst/Init/temp_spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.651    15.134    OLED_ip_inst/inst/Init/CLK
    SLICE_X2Y35          FDRE                                         r  OLED_ip_inst/inst/Init/temp_spi_data_reg[7]/C
                         clock pessimism              0.394    15.528    
                         clock uncertainty           -0.035    15.493    
    SLICE_X2Y35          FDRE (Setup_fdre_C_CE)      -0.169    15.324    OLED_ip_inst/inst/Init/temp_spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -13.363    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/after_state_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.753ns  (logic 1.643ns (21.193%)  route 6.110ns (78.807%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.754     5.516    OLED_ip_inst/inst/Init/CLK
    SLICE_X12Y44         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     6.034 r  OLED_ip_inst/inst/Init/current_state_reg[9]/Q
                         net (fo=84, routed)          1.105     7.139    OLED_ip_inst/inst/Init/current_state_reg_n_0_[9]
    SLICE_X8Y45          LUT3 (Prop_lut3_I1_O)        0.150     7.289 f  OLED_ip_inst/inst/Init/current_state[82]_i_45/O
                         net (fo=2, routed)           1.042     8.331    OLED_ip_inst/inst/Init/current_state[82]_i_45_n_0
    SLICE_X12Y49         LUT5 (Prop_lut5_I1_O)        0.355     8.686 r  OLED_ip_inst/inst/Init/current_state[82]_i_27/O
                         net (fo=2, routed)           0.439     9.125    OLED_ip_inst/inst/Init/current_state[82]_i_27_n_0
    SLICE_X12Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.249 r  OLED_ip_inst/inst/Init/current_state[82]_i_36/O
                         net (fo=4, routed)           0.833    10.082    OLED_ip_inst/inst/Init/current_state[82]_i_36_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.124    10.206 r  OLED_ip_inst/inst/Init/current_state[82]_i_13/O
                         net (fo=1, routed)           0.670    10.877    OLED_ip_inst/inst/Init/current_state[82]_i_13_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I4_O)        0.124    11.001 r  OLED_ip_inst/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.628    11.629    OLED_ip_inst/inst/Init/current_state[82]_i_4_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.124    11.753 r  OLED_ip_inst/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.448    12.201    OLED_ip_inst/inst/Init/after_state[94]_i_3_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.124    12.325 r  OLED_ip_inst/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.944    13.269    OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0
    SLICE_X13Y36         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.572    15.055    OLED_ip_inst/inst/Init/CLK
    SLICE_X13Y36         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[57]/C
                         clock pessimism              0.431    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X13Y36         FDRE (Setup_fdre_C_CE)      -0.205    15.246    OLED_ip_inst/inst/Init/after_state_reg[57]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -13.269    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/after_state_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.753ns  (logic 1.643ns (21.193%)  route 6.110ns (78.807%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.754     5.516    OLED_ip_inst/inst/Init/CLK
    SLICE_X12Y44         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     6.034 r  OLED_ip_inst/inst/Init/current_state_reg[9]/Q
                         net (fo=84, routed)          1.105     7.139    OLED_ip_inst/inst/Init/current_state_reg_n_0_[9]
    SLICE_X8Y45          LUT3 (Prop_lut3_I1_O)        0.150     7.289 f  OLED_ip_inst/inst/Init/current_state[82]_i_45/O
                         net (fo=2, routed)           1.042     8.331    OLED_ip_inst/inst/Init/current_state[82]_i_45_n_0
    SLICE_X12Y49         LUT5 (Prop_lut5_I1_O)        0.355     8.686 r  OLED_ip_inst/inst/Init/current_state[82]_i_27/O
                         net (fo=2, routed)           0.439     9.125    OLED_ip_inst/inst/Init/current_state[82]_i_27_n_0
    SLICE_X12Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.249 r  OLED_ip_inst/inst/Init/current_state[82]_i_36/O
                         net (fo=4, routed)           0.833    10.082    OLED_ip_inst/inst/Init/current_state[82]_i_36_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.124    10.206 r  OLED_ip_inst/inst/Init/current_state[82]_i_13/O
                         net (fo=1, routed)           0.670    10.877    OLED_ip_inst/inst/Init/current_state[82]_i_13_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I4_O)        0.124    11.001 r  OLED_ip_inst/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.628    11.629    OLED_ip_inst/inst/Init/current_state[82]_i_4_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.124    11.753 r  OLED_ip_inst/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.448    12.201    OLED_ip_inst/inst/Init/after_state[94]_i_3_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.124    12.325 r  OLED_ip_inst/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.944    13.269    OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0
    SLICE_X13Y36         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.572    15.055    OLED_ip_inst/inst/Init/CLK
    SLICE_X13Y36         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[67]/C
                         clock pessimism              0.431    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X13Y36         FDRE (Setup_fdre_C_CE)      -0.205    15.246    OLED_ip_inst/inst/Init/after_state_reg[67]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -13.269    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/after_state_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.705ns  (logic 1.643ns (21.325%)  route 6.062ns (78.675%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 15.057 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.754     5.516    OLED_ip_inst/inst/Init/CLK
    SLICE_X12Y44         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     6.034 r  OLED_ip_inst/inst/Init/current_state_reg[9]/Q
                         net (fo=84, routed)          1.105     7.139    OLED_ip_inst/inst/Init/current_state_reg_n_0_[9]
    SLICE_X8Y45          LUT3 (Prop_lut3_I1_O)        0.150     7.289 f  OLED_ip_inst/inst/Init/current_state[82]_i_45/O
                         net (fo=2, routed)           1.042     8.331    OLED_ip_inst/inst/Init/current_state[82]_i_45_n_0
    SLICE_X12Y49         LUT5 (Prop_lut5_I1_O)        0.355     8.686 r  OLED_ip_inst/inst/Init/current_state[82]_i_27/O
                         net (fo=2, routed)           0.439     9.125    OLED_ip_inst/inst/Init/current_state[82]_i_27_n_0
    SLICE_X12Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.249 r  OLED_ip_inst/inst/Init/current_state[82]_i_36/O
                         net (fo=4, routed)           0.833    10.082    OLED_ip_inst/inst/Init/current_state[82]_i_36_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.124    10.206 r  OLED_ip_inst/inst/Init/current_state[82]_i_13/O
                         net (fo=1, routed)           0.670    10.877    OLED_ip_inst/inst/Init/current_state[82]_i_13_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I4_O)        0.124    11.001 r  OLED_ip_inst/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.628    11.629    OLED_ip_inst/inst/Init/current_state[82]_i_4_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.124    11.753 r  OLED_ip_inst/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.448    12.201    OLED_ip_inst/inst/Init/after_state[94]_i_3_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.124    12.325 r  OLED_ip_inst/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.896    13.221    OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0
    SLICE_X17Y38         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.574    15.057    OLED_ip_inst/inst/Init/CLK
    SLICE_X17Y38         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[9]/C
                         clock pessimism              0.394    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X17Y38         FDRE (Setup_fdre_C_CE)      -0.205    15.211    OLED_ip_inst/inst/Init/after_state_reg[9]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -13.221    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/after_state_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.693ns  (logic 1.643ns (21.358%)  route 6.050ns (78.642%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 15.058 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.754     5.516    OLED_ip_inst/inst/Init/CLK
    SLICE_X12Y44         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     6.034 r  OLED_ip_inst/inst/Init/current_state_reg[9]/Q
                         net (fo=84, routed)          1.105     7.139    OLED_ip_inst/inst/Init/current_state_reg_n_0_[9]
    SLICE_X8Y45          LUT3 (Prop_lut3_I1_O)        0.150     7.289 f  OLED_ip_inst/inst/Init/current_state[82]_i_45/O
                         net (fo=2, routed)           1.042     8.331    OLED_ip_inst/inst/Init/current_state[82]_i_45_n_0
    SLICE_X12Y49         LUT5 (Prop_lut5_I1_O)        0.355     8.686 r  OLED_ip_inst/inst/Init/current_state[82]_i_27/O
                         net (fo=2, routed)           0.439     9.125    OLED_ip_inst/inst/Init/current_state[82]_i_27_n_0
    SLICE_X12Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.249 r  OLED_ip_inst/inst/Init/current_state[82]_i_36/O
                         net (fo=4, routed)           0.833    10.082    OLED_ip_inst/inst/Init/current_state[82]_i_36_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.124    10.206 r  OLED_ip_inst/inst/Init/current_state[82]_i_13/O
                         net (fo=1, routed)           0.670    10.877    OLED_ip_inst/inst/Init/current_state[82]_i_13_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I4_O)        0.124    11.001 r  OLED_ip_inst/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.628    11.629    OLED_ip_inst/inst/Init/current_state[82]_i_4_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.124    11.753 r  OLED_ip_inst/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.448    12.201    OLED_ip_inst/inst/Init/after_state[94]_i_3_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.124    12.325 r  OLED_ip_inst/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.884    13.209    OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0
    SLICE_X17Y39         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.575    15.058    OLED_ip_inst/inst/Init/CLK
    SLICE_X17Y39         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[76]/C
                         clock pessimism              0.394    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X17Y39         FDRE (Setup_fdre_C_CE)      -0.205    15.212    OLED_ip_inst/inst/Init/after_state_reg[76]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -13.209    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/after_state_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 1.643ns (21.292%)  route 6.073ns (78.708%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.056 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.754     5.516    OLED_ip_inst/inst/Init/CLK
    SLICE_X12Y44         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     6.034 r  OLED_ip_inst/inst/Init/current_state_reg[9]/Q
                         net (fo=84, routed)          1.105     7.139    OLED_ip_inst/inst/Init/current_state_reg_n_0_[9]
    SLICE_X8Y45          LUT3 (Prop_lut3_I1_O)        0.150     7.289 f  OLED_ip_inst/inst/Init/current_state[82]_i_45/O
                         net (fo=2, routed)           1.042     8.331    OLED_ip_inst/inst/Init/current_state[82]_i_45_n_0
    SLICE_X12Y49         LUT5 (Prop_lut5_I1_O)        0.355     8.686 r  OLED_ip_inst/inst/Init/current_state[82]_i_27/O
                         net (fo=2, routed)           0.439     9.125    OLED_ip_inst/inst/Init/current_state[82]_i_27_n_0
    SLICE_X12Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.249 r  OLED_ip_inst/inst/Init/current_state[82]_i_36/O
                         net (fo=4, routed)           0.833    10.082    OLED_ip_inst/inst/Init/current_state[82]_i_36_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.124    10.206 r  OLED_ip_inst/inst/Init/current_state[82]_i_13/O
                         net (fo=1, routed)           0.670    10.877    OLED_ip_inst/inst/Init/current_state[82]_i_13_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I4_O)        0.124    11.001 r  OLED_ip_inst/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.628    11.629    OLED_ip_inst/inst/Init/current_state[82]_i_4_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.124    11.753 r  OLED_ip_inst/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.448    12.201    OLED_ip_inst/inst/Init/after_state[94]_i_3_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.124    12.325 r  OLED_ip_inst/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.908    13.233    OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0
    SLICE_X13Y37         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.573    15.056    OLED_ip_inst/inst/Init/CLK
    SLICE_X13Y37         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[53]/C
                         clock pessimism              0.431    15.487    
                         clock uncertainty           -0.035    15.452    
    SLICE_X13Y37         FDRE (Setup_fdre_C_CE)      -0.205    15.247    OLED_ip_inst/inst/Init/after_state_reg[53]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                         -13.233    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/after_state_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 1.643ns (21.292%)  route 6.073ns (78.708%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.056 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.754     5.516    OLED_ip_inst/inst/Init/CLK
    SLICE_X12Y44         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     6.034 r  OLED_ip_inst/inst/Init/current_state_reg[9]/Q
                         net (fo=84, routed)          1.105     7.139    OLED_ip_inst/inst/Init/current_state_reg_n_0_[9]
    SLICE_X8Y45          LUT3 (Prop_lut3_I1_O)        0.150     7.289 f  OLED_ip_inst/inst/Init/current_state[82]_i_45/O
                         net (fo=2, routed)           1.042     8.331    OLED_ip_inst/inst/Init/current_state[82]_i_45_n_0
    SLICE_X12Y49         LUT5 (Prop_lut5_I1_O)        0.355     8.686 r  OLED_ip_inst/inst/Init/current_state[82]_i_27/O
                         net (fo=2, routed)           0.439     9.125    OLED_ip_inst/inst/Init/current_state[82]_i_27_n_0
    SLICE_X12Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.249 r  OLED_ip_inst/inst/Init/current_state[82]_i_36/O
                         net (fo=4, routed)           0.833    10.082    OLED_ip_inst/inst/Init/current_state[82]_i_36_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.124    10.206 r  OLED_ip_inst/inst/Init/current_state[82]_i_13/O
                         net (fo=1, routed)           0.670    10.877    OLED_ip_inst/inst/Init/current_state[82]_i_13_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I4_O)        0.124    11.001 r  OLED_ip_inst/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.628    11.629    OLED_ip_inst/inst/Init/current_state[82]_i_4_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.124    11.753 r  OLED_ip_inst/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.448    12.201    OLED_ip_inst/inst/Init/after_state[94]_i_3_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.124    12.325 r  OLED_ip_inst/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.908    13.233    OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0
    SLICE_X13Y37         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.573    15.056    OLED_ip_inst/inst/Init/CLK
    SLICE_X13Y37         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[69]/C
                         clock pessimism              0.431    15.487    
                         clock uncertainty           -0.035    15.452    
    SLICE_X13Y37         FDRE (Setup_fdre_C_CE)      -0.205    15.247    OLED_ip_inst/inst/Init/after_state_reg[69]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                         -13.233    
  -------------------------------------------------------------------
                         slack                                  2.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.619     1.566    OLED_ip_inst/inst/Init/SPI_COMP/CLK
    SLICE_X5Y35          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[1]/Q
                         net (fo=1, routed)           0.056     1.763    OLED_ip_inst/inst/Init/SPI_COMP/p_0_in_0[2]
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.045     1.808 r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    OLED_ip_inst/inst/Init/SPI_COMP/shift_register[2]_i_1_n_0
    SLICE_X4Y35          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.887     2.081    OLED_ip_inst/inst/Init/SPI_COMP/CLK
    SLICE_X4Y35          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[2]/C
                         clock pessimism             -0.502     1.579    
    SLICE_X4Y35          FDRE (Hold_fdre_C_D)         0.120     1.699    OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/temp_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.308%)  route 0.237ns (62.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.594     1.541    OLED_ip_inst/inst/Example/CLK
    SLICE_X11Y3          FDRE                                         r  OLED_ip_inst/inst/Example/temp_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.141     1.682 r  OLED_ip_inst/inst/Example/temp_addr_reg[2]/Q
                         net (fo=1, routed)           0.237     1.919    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y2          RAMB18E1                                     r  OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.904     2.099    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.801    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.868%)  route 0.122ns (39.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.616     1.563    OLED_ip_inst/inst/Example/DELAY_COMP/CLK
    SLICE_X1Y18          FDSE                                         r  OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDSE (Prop_fdse_C_Q)         0.141     1.704 f  OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[27]/Q
                         net (fo=7, routed)           0.122     1.825    OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg_n_0_[27]
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.048     1.873 r  OLED_ip_inst/inst/Example/DELAY_COMP/current_state[24]_i_1/O
                         net (fo=1, routed)           0.000     1.873    OLED_ip_inst/inst/Example/DELAY_COMP/p_1_in[24]
    SLICE_X0Y18          FDSE                                         r  OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.884     2.078    OLED_ip_inst/inst/Example/DELAY_COMP/CLK
    SLICE_X0Y18          FDSE                                         r  OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[24]/C
                         clock pessimism             -0.502     1.576    
    SLICE_X0Y18          FDSE (Hold_fdse_C_D)         0.131     1.707    OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (60.093%)  route 0.126ns (39.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.616     1.563    OLED_ip_inst/inst/Example/DELAY_COMP/CLK
    SLICE_X1Y18          FDSE                                         r  OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDSE (Prop_fdse_C_Q)         0.141     1.704 r  OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[27]/Q
                         net (fo=7, routed)           0.126     1.829    OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg_n_0_[27]
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.048     1.877 r  OLED_ip_inst/inst/Example/DELAY_COMP/current_state[26]_i_1__0/O
                         net (fo=1, routed)           0.000     1.877    OLED_ip_inst/inst/Example/DELAY_COMP/p_1_in[26]
    SLICE_X0Y18          FDRE                                         r  OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.884     2.078    OLED_ip_inst/inst/Example/DELAY_COMP/CLK
    SLICE_X0Y18          FDRE                                         r  OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[26]/C
                         clock pessimism             -0.502     1.576    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.131     1.707    OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/temp_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/temp_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.593     1.540    OLED_ip_inst/inst/Example/CLK
    SLICE_X19Y6          FDRE                                         r  OLED_ip_inst/inst/Example/temp_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  OLED_ip_inst/inst/Example/temp_char_reg[1]/Q
                         net (fo=1, routed)           0.116     1.797    OLED_ip_inst/inst/Example/temp_char_reg_n_0_[1]
    SLICE_X19Y4          FDRE                                         r  OLED_ip_inst/inst/Example/temp_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.863     2.057    OLED_ip_inst/inst/Example/CLK
    SLICE_X19Y4          FDRE                                         r  OLED_ip_inst/inst/Example/temp_addr_reg[4]/C
                         clock pessimism             -0.501     1.556    
    SLICE_X19Y4          FDRE (Hold_fdre_C_D)         0.070     1.626    OLED_ip_inst/inst/Example/temp_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.616     1.563    OLED_ip_inst/inst/Example/DELAY_COMP/CLK
    SLICE_X1Y18          FDSE                                         r  OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDSE (Prop_fdse_C_Q)         0.141     1.704 f  OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[27]/Q
                         net (fo=7, routed)           0.122     1.825    OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg_n_0_[27]
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.045     1.870 r  OLED_ip_inst/inst/Example/DELAY_COMP/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    OLED_ip_inst/inst/Example/DELAY_COMP/p_1_in[0]
    SLICE_X0Y18          FDSE                                         r  OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.884     2.078    OLED_ip_inst/inst/Example/DELAY_COMP/CLK
    SLICE_X0Y18          FDSE                                         r  OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[0]/C
                         clock pessimism             -0.502     1.576    
    SLICE_X0Y18          FDSE (Hold_fdse_C_D)         0.120     1.696    OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/temp_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.321%)  route 0.295ns (67.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.594     1.541    OLED_ip_inst/inst/Example/CLK
    SLICE_X13Y5          FDRE                                         r  OLED_ip_inst/inst/Example/temp_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.141     1.682 r  OLED_ip_inst/inst/Example/temp_addr_reg[1]/Q
                         net (fo=1, routed)           0.295     1.977    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y2          RAMB18E1                                     r  OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.904     2.099    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.801    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.616     1.563    OLED_ip_inst/inst/Example/DELAY_COMP/CLK
    SLICE_X1Y18          FDSE                                         r  OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDSE (Prop_fdse_C_Q)         0.141     1.704 r  OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[27]/Q
                         net (fo=7, routed)           0.126     1.829    OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg_n_0_[27]
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.045     1.874 r  OLED_ip_inst/inst/Example/DELAY_COMP/current_state[19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.874    OLED_ip_inst/inst/Example/DELAY_COMP/p_1_in[19]
    SLICE_X0Y18          FDRE                                         r  OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.884     2.078    OLED_ip_inst/inst/Example/DELAY_COMP/CLK
    SLICE_X0Y18          FDRE                                         r  OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[19]/C
                         clock pessimism             -0.502     1.576    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.121     1.697    OLED_ip_inst/inst/Example/DELAY_COMP/current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/temp_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.027%)  route 0.299ns (67.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.594     1.541    OLED_ip_inst/inst/Example/CLK
    SLICE_X11Y3          FDRE                                         r  OLED_ip_inst/inst/Example/temp_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.141     1.682 r  OLED_ip_inst/inst/Example/temp_addr_reg[0]/Q
                         net (fo=1, routed)           0.299     1.981    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y2          RAMB18E1                                     r  OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.904     2.099    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.801    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Init/after_state_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/current_state_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.674%)  route 0.144ns (43.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.593     1.540    OLED_ip_inst/inst/Init/CLK
    SLICE_X13Y40         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  OLED_ip_inst/inst/Init/after_state_reg[75]/Q
                         net (fo=3, routed)           0.144     1.825    OLED_ip_inst/inst/Init/after_state_reg_n_0_[75]
    SLICE_X14Y41         LUT4 (Prop_lut4_I3_O)        0.048     1.873 r  OLED_ip_inst/inst/Init/current_state[75]_i_1/O
                         net (fo=1, routed)           0.000     1.873    OLED_ip_inst/inst/Init/p_1_in[75]
    SLICE_X14Y41         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.862     2.056    OLED_ip_inst/inst/Init/CLK
    SLICE_X14Y41         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[75]/C
                         clock pessimism             -0.500     1.556    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.131     1.687    OLED_ip_inst/inst/Init/current_state_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y17    OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y19    OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y19    OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y20    OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y20    OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y20    OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y20    OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y17   OLED_ip_inst/inst/Example/current_screen_reg[0][0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y17   OLED_ip_inst/inst/Example/current_screen_reg[0][0][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17   OLED_ip_inst/inst/Example/current_screen_reg[0][0][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17   OLED_ip_inst/inst/Example/current_screen_reg[0][0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y17    OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y17    OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y17    OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y17    OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21    OLED_ip_inst/inst/Example/DELAY_COMP/ms_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21    OLED_ip_inst/inst/Example/DELAY_COMP/ms_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y6    OLED_ip_inst/inst/Example/after_char_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y6    OLED_ip_inst/inst/Example/after_char_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y5    OLED_ip_inst/inst/Example/after_page_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y5    OLED_ip_inst/inst/Example/after_page_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y5    OLED_ip_inst/inst/Example/after_page_state_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y5    OLED_ip_inst/inst/Example/after_page_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y5    OLED_ip_inst/inst/Example/after_page_state_reg[33]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y5    OLED_ip_inst/inst/Example/after_page_state_reg[45]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y5    OLED_ip_inst/inst/Example/after_page_state_reg[62]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y5    OLED_ip_inst/inst/Example/after_page_state_reg[94]/C



