INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/mux_16to1/mux_16to1.srcs/sources_1/new/mux_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/mux_16to1/mux_16to1.srcs/sim_1/new/mux_16to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_16to1_tb
