// Seed: 149791377
module module_0 (
    output wand id_0,
    input supply0 id_1,
    input wand id_2,
    output tri id_3
);
  if (1) parameter id_5 = 1;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd72,
    parameter id_7 = 32'd36
) (
    output uwire id_0,
    input tri id_1,
    input tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    output wire id_5,
    input uwire _id_6,
    input uwire _id_7,
    output wor id_8,
    output wor id_9,
    input uwire id_10,
    output uwire id_11
);
  assign id_11 = -1;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_3,
      id_9
  );
  wire id_13, id_14[id_7  -  1 : -1  -  id_6], \id_15 ;
  logic id_16;
  ;
endmodule
