
---------- Begin Simulation Statistics ----------
final_tick                               203676359000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 376326                       # Simulator instruction rate (inst/s)
host_mem_usage                                 713152                       # Number of bytes of host memory used
host_op_rate                                   376339                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   265.73                       # Real time elapsed on the host
host_tick_rate                              766486655                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003445                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.203676                       # Number of seconds simulated
sim_ticks                                203676359000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.501936                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596735                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599722                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               845                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599931                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                156                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             388                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              232                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602021                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     565                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          116                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003445                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.036764                       # CPI: cycles per instruction
system.cpu.discardedOps                          2605                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412028                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901159                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094359                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        88822012                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.490975                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        203676359                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006868     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900855     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095630     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003445                       # Class of committed instruction
system.cpu.tickCycles                       114854347                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       739983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1484311                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        23284                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       863124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          249                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1726753                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            249                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 203676359000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                403                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       739843                       # Transaction distribution
system.membus.trans_dist::CleanEvict              140                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743925                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743925                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           403                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2228639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2228639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    189973888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189973888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744328                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744328    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              744328                       # Request fanout histogram
system.membus.respLayer1.occupancy         6914689500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7403055000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 203676359000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             63904                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1579454                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          167                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23734                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           799726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          799725                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           417                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        63487                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2589381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2590382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        74752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    217961344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              218036096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          740232                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94699904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1603862                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014673                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.120242                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1580328     98.53%     98.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23534      1.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1603862                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5085865000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4316061998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2085999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 203676359000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   85                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               119213                       # number of demand (read+write) hits
system.l2.demand_hits::total                   119298                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  85                       # number of overall hits
system.l2.overall_hits::.cpu.data              119213                       # number of overall hits
system.l2.overall_hits::total                  119298                       # number of overall hits
system.l2.demand_misses::.cpu.inst                332                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             744000                       # number of demand (read+write) misses
system.l2.demand_misses::total                 744332                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               332                       # number of overall misses
system.l2.overall_misses::.cpu.data            744000                       # number of overall misses
system.l2.overall_misses::total                744332                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34165000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  80304168000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      80338333000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34165000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  80304168000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     80338333000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              417                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           863213                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               863630                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             417                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          863213                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              863630                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.796163                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.861896                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.861864                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.796163                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.861896                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.861864                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 102906.626506                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107935.709677                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107933.466518                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 102906.626506                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107935.709677                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107933.466518                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              739843                       # number of writebacks
system.l2.writebacks::total                    739843                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        743998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            744329                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       743998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           744329                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27453000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  65424045000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  65451498000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27453000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  65424045000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  65451498000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.793765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.861894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.861861                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.793765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.861894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.861861                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 82939.577039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87935.780741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87933.558950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 82939.577039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87935.780741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87933.558950                       # average overall mshr miss latency
system.l2.replacements                         740232                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       839611                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           839611                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       839611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       839611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          151                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              151                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          151                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          151                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             55800                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 55800                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          743926                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              743926                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  80296542000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   80296542000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        799726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            799726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.930226                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.930226                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107936.195267                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107936.195267                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       743926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  65418042000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  65418042000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.930226                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.930226                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87936.222151                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87936.222151                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             85                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 85                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34165000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34165000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.796163                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.796163                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 102906.626506                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102906.626506                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          331                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          331                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27453000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27453000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.793765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.793765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 82939.577039                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82939.577039                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         63413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             63413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           74                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              74                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7626000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7626000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        63487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         63487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.001166                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001166                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103054.054054                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103054.054054                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           72                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           72                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6003000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6003000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.001134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        83375                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        83375                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 203676359000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4085.237310                       # Cycle average of tags in use
system.l2.tags.total_refs                     1703465                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    744328                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.288595                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         2.274952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4082.962358                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997372                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3292                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          439                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4151266                       # Number of tag accesses
system.l2.tags.data_accesses                  4151266                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 203676359000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95231616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95273984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     94699904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94699904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          743997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              744328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       739843                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             739843                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            208016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         467563425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             467771441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       208016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           208016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      464952852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            464952852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      464952852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           208016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        467563425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            932724293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1479686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001002837500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        82077                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        82077                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3020225                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1401064                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744328                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     739843                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488656                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1479686                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            92978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92466                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22915457500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7443280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             50827757500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15393.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34143.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1318620                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1314274                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488656                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1479686                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  82067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  82067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  82078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  82081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  83224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  83221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  82078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  82078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  82078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  82078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  82078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  82077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  82077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  82077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  82077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       335418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    566.371322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   377.643806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   416.140186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5925      1.77%      1.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       132818     39.60%     41.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13987      4.17%     45.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10423      3.11%     48.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11008      3.28%     51.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8173      2.44%     54.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10451      3.12%     57.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9367      2.79%     60.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       133266     39.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       335418                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        82077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.137140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.030242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.851998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         82074    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         82077                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        82077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.027669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.026227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.235867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               11      0.01%      0.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            80919     98.59%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1146      1.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         82077                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95273984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94698048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95273984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94699904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       467.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       464.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    467.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    464.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  203676164000                       # Total gap between requests
system.mem_ctrls.avgGap                     137232.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95231616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     94698048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 208016.287251089350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 467563424.972654759884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 464943739.494086325169                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1487994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1479686                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19272500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  50808485000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4773722547500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29112.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34145.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3226172.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1196728260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            636072360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5312602680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3860571060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16077753120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      46772682090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38824200480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       112680610050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.233623                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  99152852500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6801080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  97722426500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1198163400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            636838950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5316401160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3863238480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16077753120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      46762626150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38832668640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       112687689900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.268383                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  99173164750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6801080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  97702114250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    203676359000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 203676359000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3577848                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3577848                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3577848                       # number of overall hits
system.cpu.icache.overall_hits::total         3577848                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          417                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            417                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          417                       # number of overall misses
system.cpu.icache.overall_misses::total           417                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38184000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38184000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38184000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38184000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3578265                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3578265                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3578265                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3578265                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000117                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000117                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000117                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000117                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 91568.345324                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 91568.345324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 91568.345324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 91568.345324                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          167                       # number of writebacks
system.cpu.icache.writebacks::total               167                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          417                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          417                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          417                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          417                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37350000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37350000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37350000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37350000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000117                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000117                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000117                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000117                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 89568.345324                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89568.345324                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 89568.345324                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89568.345324                       # average overall mshr miss latency
system.cpu.icache.replacements                    167                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3577848                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3577848                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          417                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           417                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38184000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38184000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3578265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3578265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000117                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000117                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 91568.345324                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 91568.345324                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          417                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          417                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37350000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37350000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 89568.345324                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89568.345324                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 203676359000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           249.965896                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3578265                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               417                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8580.971223                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   249.965896                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.488215                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.488215                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.488281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3578682                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3578682                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 203676359000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 203676359000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 203676359000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     47149325                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47149325                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47149352                       # number of overall hits
system.cpu.dcache.overall_hits::total        47149352                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1657106                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1657106                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1657131                       # number of overall misses
system.cpu.dcache.overall_misses::total       1657131                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 170070744000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 170070744000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 170070744000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 170070744000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806431                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806431                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806483                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806483                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033953                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033953                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033953                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033953                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 102631.179900                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 102631.179900                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 102629.631574                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 102629.631574                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       839611                       # number of writebacks
system.cpu.dcache.writebacks::total            839611                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       793908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       793908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       793908                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       793908                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       863198                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       863198                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       863212                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       863212                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  88536444000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  88536444000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  88537657000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  88537657000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017686                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017686                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017686                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017686                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102567.943855                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102567.943855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102567.685574                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102567.685574                       # average overall mshr miss latency
system.cpu.dcache.replacements                 862956                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35646842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35646842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        64067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         64067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3093840000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3093840000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710909                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710909                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001794                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001794                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48290.695678                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48290.695678                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          595                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          595                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        63472                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        63472                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2933424000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2933424000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001777                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001777                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46216.032266                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46216.032266                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11502483                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11502483                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1593039                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1593039                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 166976904000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 166976904000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.121648                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.121648                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 104816.582645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104816.582645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       793313                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       793313                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       799726                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       799726                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  85603020000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  85603020000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.061069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.061069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 107040.436349                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 107040.436349                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.480769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.480769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1213000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1213000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.269231                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.269231                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 86642.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86642.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        98000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        98000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        98000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        98000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 203676359000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.902678                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48012591                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            863212                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.620857                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.902678                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999620                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999620                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49669723                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49669723                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 203676359000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 203676359000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
