{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622000875294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622000875294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 26 11:47:55 2021 " "Processing started: Wed May 26 11:47:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622000875294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1622000875294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectFull -c projectFull " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectFull -c projectFull" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1622000875296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1622000875869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectfull.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projectfull.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projectFull " "Found entity 1: projectFull" {  } { { "projectFull.bdf" "" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622000875970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622000875970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projectFull " "Elaborating entity \"projectFull\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1622000876010 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TSF " "Converted elements in bus name \"TSF\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TSF\[1\] TSF1 " "Converted element name(s) from \"TSF\[1\]\" to \"TSF1\"" {  } { { "projectFull.bdf" "" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { { 328 752 808 344 "TSF\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622000876010 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TSF\[0\] TSF0 " "Converted element name(s) from \"TSF\[0\]\" to \"TSF0\"" {  } { { "projectFull.bdf" "" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { { 312 776 819 328 "TSF\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622000876010 ""}  } { { "projectFull.bdf" "" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { { 328 752 808 344 "TSF\[1\]" "" } { 312 776 819 328 "TSF\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1622000876010 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "projectFull.bdf" "" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { { 296 752 752 344 "" "" } { 328 752 808 344 "TSF\[1\]" "" } { 280 728 774 296 "TFS\[0..1\]" "" } { 296 752 776 296 "" "" } { 296 776 776 328 "" "" } { 312 776 819 328 "TSF\[0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1622000876014 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "TSF1 " "Pin \"TSF1\" is missing source" {  } { { "projectFull.bdf" "" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { { 336 808 984 352 "TSF1" "" } { 328 752 808 344 "TSF\[1\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1622000876014 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "TSF0 " "Pin \"TSF0\" is missing source" {  } { { "projectFull.bdf" "" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { { 320 808 984 336 "TSF0" "" } { 312 776 819 328 "TSF\[0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1622000876014 ""}
{ "Warning" "WSGN_SEARCH_FILE" "countlife.vhd 2 1 " "Using design file countlife.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countLife-a " "Found design unit 1: countLife-a" {  } { { "countlife.vhd" "" { Text "C:/altera/14.0/projectFull/countlife.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622000876484 ""} { "Info" "ISGN_ENTITY_NAME" "1 countLife " "Found entity 1: countLife" {  } { { "countlife.vhd" "" { Text "C:/altera/14.0/projectFull/countlife.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622000876484 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1622000876484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countLife countLife:inst " "Elaborating entity \"countLife\" for hierarchy \"countLife:inst\"" {  } { { "projectFull.bdf" "inst" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { { 16 936 1104 96 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622000876490 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "touch countlife.vhd(17) " "VHDL Process Statement warning at countlife.vhd(17): signal \"touch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countlife.vhd" "" { Text "C:/altera/14.0/projectFull/countlife.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622000876502 "|projectFull|countLife:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start countlife.vhd(17) " "VHDL Process Statement warning at countlife.vhd(17): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countlife.vhd" "" { Text "C:/altera/14.0/projectFull/countlife.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622000876502 "|projectFull|countLife:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "comparenum.vhd 2 1 " "Using design file comparenum.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CompareNum-a " "Found design unit 1: CompareNum-a" {  } { { "comparenum.vhd" "" { Text "C:/altera/14.0/projectFull/comparenum.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622000876519 ""} { "Info" "ISGN_ENTITY_NAME" "1 CompareNum " "Found entity 1: CompareNum" {  } { { "comparenum.vhd" "" { Text "C:/altera/14.0/projectFull/comparenum.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622000876519 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1622000876519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompareNum CompareNum:inst1 " "Elaborating entity \"CompareNum\" for hierarchy \"CompareNum:inst1\"" {  } { { "projectFull.bdf" "inst1" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { { 264 568 728 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622000876519 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(22) " "VHDL Process Statement warning at comparenum.vhd(22): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/altera/14.0/projectFull/comparenum.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622000876524 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(22) " "VHDL Process Statement warning at comparenum.vhd(22): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/altera/14.0/projectFull/comparenum.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622000876524 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(23) " "VHDL Process Statement warning at comparenum.vhd(23): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/altera/14.0/projectFull/comparenum.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622000876524 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(23) " "VHDL Process Statement warning at comparenum.vhd(23): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/altera/14.0/projectFull/comparenum.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622000876524 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(24) " "VHDL Process Statement warning at comparenum.vhd(24): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/altera/14.0/projectFull/comparenum.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622000876524 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(24) " "VHDL Process Statement warning at comparenum.vhd(24): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/altera/14.0/projectFull/comparenum.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622000876524 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(25) " "VHDL Process Statement warning at comparenum.vhd(25): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/altera/14.0/projectFull/comparenum.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622000876524 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(25) " "VHDL Process Statement warning at comparenum.vhd(25): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/altera/14.0/projectFull/comparenum.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622000876524 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(26) " "VHDL Process Statement warning at comparenum.vhd(26): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/altera/14.0/projectFull/comparenum.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622000876524 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(26) " "VHDL Process Statement warning at comparenum.vhd(26): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/altera/14.0/projectFull/comparenum.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622000876524 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(27) " "VHDL Process Statement warning at comparenum.vhd(27): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/altera/14.0/projectFull/comparenum.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622000876524 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(27) " "VHDL Process Statement warning at comparenum.vhd(27): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/altera/14.0/projectFull/comparenum.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622000876524 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(28) " "VHDL Process Statement warning at comparenum.vhd(28): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/altera/14.0/projectFull/comparenum.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622000876524 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(28) " "VHDL Process Statement warning at comparenum.vhd(28): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/altera/14.0/projectFull/comparenum.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622000876524 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(29) " "VHDL Process Statement warning at comparenum.vhd(29): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/altera/14.0/projectFull/comparenum.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622000876524 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(29) " "VHDL Process Statement warning at comparenum.vhd(29): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/altera/14.0/projectFull/comparenum.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622000876524 "|projectFull|CompareNum:inst1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TSF1 GND " "Pin \"TSF1\" is stuck at GND" {  } { { "projectFull.bdf" "" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { { 336 808 984 352 "TSF1" "" } { 328 752 808 344 "TSF\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622000877245 "|projectFull|TSF1"} { "Warning" "WMLS_MLS_STUCK_PIN" "TSF0 GND " "Pin \"TSF0\" is stuck at GND" {  } { { "projectFull.bdf" "" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { { 320 808 984 336 "TSF0" "" } { 312 776 819 328 "TSF\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622000877245 "|projectFull|TSF0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1622000877245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1622000877595 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622000877595 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enter " "No output dependent on input pin \"enter\"" {  } { { "projectFull.bdf" "" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { { 136 152 320 152 "enter" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622000877678 "|projectFull|enter"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in7 " "No output dependent on input pin \"in7\"" {  } { { "projectFull.bdf" "" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { { 264 152 320 280 "in7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622000877678 "|projectFull|in7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in6 " "No output dependent on input pin \"in6\"" {  } { { "projectFull.bdf" "" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { { 248 152 320 264 "in6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622000877678 "|projectFull|in6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5 " "No output dependent on input pin \"in5\"" {  } { { "projectFull.bdf" "" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { { 232 152 320 248 "in5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622000877678 "|projectFull|in5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in4 " "No output dependent on input pin \"in4\"" {  } { { "projectFull.bdf" "" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { { 216 152 320 232 "in4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622000877678 "|projectFull|in4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3 " "No output dependent on input pin \"in3\"" {  } { { "projectFull.bdf" "" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { { 200 152 320 216 "in3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622000877678 "|projectFull|in3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2 " "No output dependent on input pin \"in2\"" {  } { { "projectFull.bdf" "" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { { 184 152 320 200 "in2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622000877678 "|projectFull|in2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1 " "No output dependent on input pin \"in1\"" {  } { { "projectFull.bdf" "" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { { 168 152 320 184 "in1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622000877678 "|projectFull|in1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0 " "No output dependent on input pin \"in0\"" {  } { { "projectFull.bdf" "" { Schematic "C:/altera/14.0/projectFull/projectFull.bdf" { { 152 152 320 168 "in0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622000877678 "|projectFull|in0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1622000877678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1622000877678 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1622000877678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1622000877678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622000877763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 26 11:47:57 2021 " "Processing ended: Wed May 26 11:47:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622000877763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622000877763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622000877763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622000877763 ""}
