{
  "design": {
    "design_info": {
      "boundary_crc": "0xFF38F7E429ED6256",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../SPI_bit_bang.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "spi_controller_0": "",
      "spi_master_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "SCK": {
        "direction": "O"
      },
      "CS": {
        "direction": "O"
      },
      "MOSI": {
        "direction": "O"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "631.442"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "346.848"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "5"
          },
          "CLKOUT2_JITTER": {
            "value": "270.159"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "128.132"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "5"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "32.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "128.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "spi_controller_0": {
        "vlnv": "xilinx.com:module_ref:spi_controller:1.0",
        "xci_name": "design_1_spi_controller_0_0",
        "xci_path": "ip/design_1_spi_controller_0_0/design_1_spi_controller_0_0.xci",
        "inst_hier_path": "spi_controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "spi_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "5000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "trasnmit": {
            "direction": "O"
          },
          "byte_To_Send": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "spi_master_0": {
        "vlnv": "xilinx.com:module_ref:spi_master:1.0",
        "xci_name": "design_1_spi_master_0_1",
        "xci_path": "ip/design_1_spi_master_0_1/design_1_spi_master_0_1.xci",
        "inst_hier_path": "spi_master_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "spi_master",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "5000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "transmit": {
            "direction": "I"
          },
          "byte_To_Send": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "SCK": {
            "direction": "O"
          },
          "MOSI": {
            "direction": "O"
          },
          "CS": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "spi_controller_0/clk",
          "spi_master_0/clk"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/reset"
        ]
      },
      "spi_controller_0_byte_To_Send": {
        "ports": [
          "spi_controller_0/byte_To_Send",
          "spi_master_0/byte_To_Send"
        ]
      },
      "spi_controller_0_trasnmit": {
        "ports": [
          "spi_controller_0/trasnmit",
          "spi_master_0/transmit"
        ]
      },
      "spi_master_0_CS": {
        "ports": [
          "spi_master_0/CS",
          "CS"
        ]
      },
      "spi_master_0_MOSI": {
        "ports": [
          "spi_master_0/MOSI",
          "MOSI"
        ]
      },
      "spi_master_0_SCK": {
        "ports": [
          "spi_master_0/SCK",
          "SCK"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      }
    },
    "comments": {
      "/": {
        "comment_1": "5 MHz",
        "comment_2": "5 MHz"
      }
    }
  }
}