# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../../Rosebud/Rosebud/fpga_src/lib/Rosebud/rtl/basic_fifo.v" \

sv xil_defaultlib  \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/SME_wrapper.sv" \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/acc_hash.sv" \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/backend.sv" \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/first_filter.sv" \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/frontend.sv" \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/hashtable.sv" \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/hashtable_top.sv" \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/hyper_pipe.sv" \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/hyper_pipe_rst.sv" \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/ips.sv" \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/my_mul_hash.sv" \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/pkt_almost_full.sv" \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/port_group_orig.sv" \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/port_unit.sv" \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/reduction_2t1_2.sv" \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/rr_arbiter.sv" \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/rule_unit.sv" \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/string_matcher.sv" \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/unified_fifo.sv" \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/rtl/unified_pkt_fifo.sv" \

verilog xil_defaultlib  \
"../../../../../../../../Rosebud/Rosebud/fpga_src/accel/pigasus_sme/tb/test_pigasus.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
