#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Oct 22 13:17:43 2025
# Process ID         : 221760
# Current directory  : /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant
# Command line       : vivado -mode batch -source /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/vivado.tcl
# Log file           : /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/vivado.log
# Journal file       : /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/vivado.jou
# Running On         : joe
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : Intel(R) Core(TM) i7-10870H CPU @ 2.20GHz
# CPU Frequency      : 4017.189 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16592 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20887 MB
# Available Virtual  : 7723 MB
#-----------------------------------------------------------
source /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/vivado.tcl
# set v_files  [glob -nocomplain {/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/verilog_out/*.v}]
# set sv_files [glob -nocomplain {/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/verilog_out/*.sv}]
# if {[llength $v_files] == 0 && [llength $sv_files] == 0} {
#       puts "ERROR: No RTL files found in /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/verilog_out"
#       exit 1
#     }
# if {[llength $v_files]  > 0} { read_verilog $v_files }
# foreach f $sv_files { read_verilog -sv $f }
# synth_design -top mult_mxint_mant -part xc7z020clg400-1
Command: synth_design -top mult_mxint_mant -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 221872
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1950.250 ; gain = 419.539 ; free physical = 265 ; free virtual = 6364
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mult_mxint_mant' [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/verilog_out/mult_mxint_mant.v:9]
INFO: [Synth 8-6157] synthesizing module 'mult_mxint_mant_mul_4s_4s_8_1_1' [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/verilog_out/mult_mxint_mant_mul_4s_4s_8_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult_mxint_mant_mul_4s_4s_8_1_1' (0#1) [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/verilog_out/mult_mxint_mant_mul_4s_4s_8_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'mult_mxint_mant_mul_8ns_8ns_16_5_1' [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/verilog_out/mult_mxint_mant_mul_8ns_8ns_16_5_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult_mxint_mant_mul_8ns_8ns_16_5_1' (0#1) [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/verilog_out/mult_mxint_mant_mul_8ns_8ns_16_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mult_mxint_mant' (0#1) [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/verilog_out/mult_mxint_mant.v:9]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port reset in module mult_mxint_mant_mul_8ns_8ns_16_5_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2024.188 ; gain = 493.477 ; free physical = 294 ; free virtual = 6355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2042.000 ; gain = 511.289 ; free physical = 222 ; free virtual = 6281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2042.000 ; gain = 511.289 ; free physical = 223 ; free virtual = 6281
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2052.977 ; gain = 522.266 ; free physical = 222 ; free virtual = 6282
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2215.859 ; gain = 685.148 ; free physical = 215 ; free virtual = 6248
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2215.859 ; gain = 685.148 ; free physical = 214 ; free virtual = 6247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2215.859 ; gain = 685.148 ; free physical = 213 ; free virtual = 6246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2377.672 ; gain = 846.961 ; free physical = 282 ; free virtual = 6251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2377.672 ; gain = 846.961 ; free physical = 282 ; free virtual = 6251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2377.672 ; gain = 846.961 ; free physical = 282 ; free virtual = 6251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2377.672 ; gain = 846.961 ; free physical = 282 ; free virtual = 6251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2377.672 ; gain = 846.961 ; free physical = 282 ; free virtual = 6251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2377.672 ; gain = 846.961 ; free physical = 282 ; free virtual = 6251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |     1|
|4     |LUT2   |    23|
|5     |LUT3   |    17|
|6     |LUT4   |    23|
|7     |LUT5   |    11|
|8     |LUT6   |    33|
|9     |MUXF7  |     1|
|10    |FDRE   |    77|
|11    |FDSE   |     1|
|12    |IBUF   |    11|
|13    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+-----------------------------------+------+
|      |Instance                |Module                             |Cells |
+------+------------------------+-----------------------------------+------+
|1     |top                     |                                   |   219|
|2     |  mul_4s_4s_8_1_1_U1    |mult_mxint_mant_mul_4s_4s_8_1_1    |    26|
|3     |  mul_8ns_8ns_16_5_1_U2 |mult_mxint_mant_mul_8ns_8ns_16_5_1 |   130|
+------+------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2377.672 ; gain = 846.961 ; free physical = 282 ; free virtual = 6251
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2377.672 ; gain = 846.961 ; free physical = 282 ; free virtual = 6250
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2377.680 ; gain = 846.961 ; free physical = 282 ; free virtual = 6251
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2392.547 ; gain = 0.000 ; free physical = 424 ; free virtual = 6377
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.129 ; gain = 0.000 ; free physical = 351 ; free virtual = 6262
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e621f085
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2526.164 ; gain = 995.453 ; free physical = 375 ; free virtual = 6282
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1972.966; main = 1972.966; forked = 333.600
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3221.035; main = 2526.133; forked = 956.172
# if {[llength [get_ports -quiet ap_clk]]} {
#       create_clock -name ap_clk -period 4.000 [get_ports ap_clk]
#     } else {
#       puts "INFO: No ap_clk port found; skipping create_clock (design appears combinational)."
#     }
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2596.098 ; gain = 69.934 ; free physical = 446 ; free virtual = 6353

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14f1855a7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2838.051 ; gain = 241.953 ; free physical = 236 ; free virtual = 6164

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 14f1855a7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.957 ; gain = 0.000 ; free physical = 182 ; free virtual = 6033

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 14f1855a7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.957 ; gain = 0.000 ; free physical = 182 ; free virtual = 6033
Phase 1 Initialization | Checksum: 14f1855a7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.957 ; gain = 0.000 ; free physical = 182 ; free virtual = 6033

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 14f1855a7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3129.957 ; gain = 0.000 ; free physical = 182 ; free virtual = 6033

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 14f1855a7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3129.957 ; gain = 0.000 ; free physical = 182 ; free virtual = 6033
Phase 2 Timer Update And Timing Data Collection | Checksum: 14f1855a7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3129.957 ; gain = 0.000 ; free physical = 182 ; free virtual = 6033

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 14f1855a7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3129.957 ; gain = 0.000 ; free physical = 182 ; free virtual = 6033
Retarget | Checksum: 14f1855a7
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: f950463a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3129.957 ; gain = 0.000 ; free physical = 182 ; free virtual = 6033
Constant propagation | Checksum: f950463a
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.957 ; gain = 0.000 ; free physical = 182 ; free virtual = 6033
Phase 5 Sweep | Checksum: 7d8793d9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3129.957 ; gain = 0.000 ; free physical = 182 ; free virtual = 6033
Sweep | Checksum: 7d8793d9
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 7d8793d9

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3161.973 ; gain = 32.016 ; free physical = 182 ; free virtual = 6033
BUFG optimization | Checksum: 7d8793d9
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 7d8793d9

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3161.973 ; gain = 32.016 ; free physical = 182 ; free virtual = 6033
Shift Register Optimization | Checksum: 7d8793d9
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 7d8793d9

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3161.973 ; gain = 32.016 ; free physical = 182 ; free virtual = 6033
Post Processing Netlist | Checksum: 7d8793d9
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: aa819c55

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3161.973 ; gain = 32.016 ; free physical = 182 ; free virtual = 6033

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3161.973 ; gain = 0.000 ; free physical = 182 ; free virtual = 6033
Phase 9.2 Verifying Netlist Connectivity | Checksum: aa819c55

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3161.973 ; gain = 32.016 ; free physical = 182 ; free virtual = 6033
Phase 9 Finalization | Checksum: aa819c55

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3161.973 ; gain = 32.016 ; free physical = 182 ; free virtual = 6033
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               2  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: aa819c55

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3161.973 ; gain = 32.016 ; free physical = 182 ; free virtual = 6033

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: aa819c55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3161.973 ; gain = 0.000 ; free physical = 186 ; free virtual = 6037

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: aa819c55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3161.973 ; gain = 0.000 ; free physical = 186 ; free virtual = 6037

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3161.973 ; gain = 0.000 ; free physical = 186 ; free virtual = 6037
Ending Netlist Obfuscation Task | Checksum: aa819c55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3161.973 ; gain = 0.000 ; free physical = 186 ; free virtual = 6037
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3161.973 ; gain = 635.809 ; free physical = 186 ; free virtual = 6037
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3161.973 ; gain = 0.000 ; free physical = 197 ; free virtual = 6048
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7ab5a5ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3161.973 ; gain = 0.000 ; free physical = 197 ; free virtual = 6048
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3161.973 ; gain = 0.000 ; free physical = 197 ; free virtual = 6048

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7d691e7f

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3161.973 ; gain = 0.000 ; free physical = 197 ; free virtual = 6048

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11de08765

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3193.988 ; gain = 32.016 ; free physical = 197 ; free virtual = 6047

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11de08765

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3193.988 ; gain = 32.016 ; free physical = 197 ; free virtual = 6047
Phase 1 Placer Initialization | Checksum: 11de08765

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3193.988 ; gain = 32.016 ; free physical = 197 ; free virtual = 6047

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: da9a0b31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3193.988 ; gain = 32.016 ; free physical = 205 ; free virtual = 6055

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: a99e7546

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3193.988 ; gain = 32.016 ; free physical = 209 ; free virtual = 6059

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: a99e7546

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3193.988 ; gain = 32.016 ; free physical = 209 ; free virtual = 6059

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 111d00e70

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3193.988 ; gain = 32.016 ; free physical = 322 ; free virtual = 6151

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 80088b21

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3193.988 ; gain = 32.016 ; free physical = 320 ; free virtual = 6149

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.988 ; gain = 0.000 ; free physical = 319 ; free virtual = 6149

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 80088b21

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3193.988 ; gain = 32.016 ; free physical = 319 ; free virtual = 6149
Phase 2.5 Global Place Phase2 | Checksum: 16fe7bf39

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3193.988 ; gain = 32.016 ; free physical = 319 ; free virtual = 6149
Phase 2 Global Placement | Checksum: 16fe7bf39

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3193.988 ; gain = 32.016 ; free physical = 319 ; free virtual = 6149

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14d311b59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3193.988 ; gain = 32.016 ; free physical = 319 ; free virtual = 6149

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 192576505

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 317 ; free virtual = 6147

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e0ed929f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 317 ; free virtual = 6147

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a95f0be9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 317 ; free virtual = 6147

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 183570048

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 321 ; free virtual = 6135

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 134ba4199

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 332 ; free virtual = 6146

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 162292535

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 332 ; free virtual = 6146

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1179cdc47

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 332 ; free virtual = 6146

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: de12d32f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 328 ; free virtual = 6142
Phase 3 Detail Placement | Checksum: de12d32f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 328 ; free virtual = 6142

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a45c71c9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.401 | TNS=-12.219 |
Phase 1 Physical Synthesis Initialization | Checksum: 8c010c25

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 327 ; free virtual = 6141
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 9819e350

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 327 ; free virtual = 6141
Phase 4.1.1.1 BUFG Insertion | Checksum: a45c71c9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 327 ; free virtual = 6141

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.859. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 131c6cacb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 295 ; free virtual = 6114

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 295 ; free virtual = 6114
Phase 4.1 Post Commit Optimization | Checksum: 131c6cacb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 295 ; free virtual = 6114

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 131c6cacb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 295 ; free virtual = 6113

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 131c6cacb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 295 ; free virtual = 6113
Phase 4.3 Placer Reporting | Checksum: 131c6cacb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 295 ; free virtual = 6113

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 295 ; free virtual = 6113

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 295 ; free virtual = 6113
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1751ddc17

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 295 ; free virtual = 6113
Ending Placer Task | Checksum: edd98b0b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 295 ; free virtual = 6113
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3201.016 ; gain = 39.043 ; free physical = 295 ; free virtual = 6113
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 746275cf ConstDB: 0 ShapeSum: 637da24c RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 169194bb | NumContArr: 14ab2259 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1b08eac4e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 377 ; free virtual = 6193

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1b08eac4e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 377 ; free virtual = 6193

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1b08eac4e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 377 ; free virtual = 6193
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 28cd9c6ce

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 378 ; free virtual = 6197
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.934 | TNS=-7.188 | WHS=-0.093 | THS=-1.666 |


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 22263fd12

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 377 ; free virtual = 6197

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 164
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 164
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22263fd12

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 379 ; free virtual = 6201

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 22263fd12

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 379 ; free virtual = 6201

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 26d73abc1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 378 ; free virtual = 6200
Phase 4 Initial Routing | Checksum: 26d73abc1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 378 ; free virtual = 6200

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.287 | TNS=-10.371| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1fbd0457d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 416 ; free virtual = 6238

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.143 | TNS=-8.964 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1e8e1efad

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 408 ; free virtual = 6230

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.289 | TNS=-10.363| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 25555482e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 428 ; free virtual = 6241
Phase 5 Rip-up And Reroute | Checksum: 25555482e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 428 ; free virtual = 6241

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 226f2159e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 428 ; free virtual = 6241
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.990 | TNS=-7.434 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 251349db9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 428 ; free virtual = 6241

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 251349db9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 428 ; free virtual = 6241
Phase 6 Delay and Skew Optimization | Checksum: 251349db9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 428 ; free virtual = 6241

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.990 | TNS=-7.434 | WHS=0.153  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1d7cca3e1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 428 ; free virtual = 6241
Phase 7 Post Hold Fix | Checksum: 1d7cca3e1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 428 ; free virtual = 6241

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0187429 %
  Global Horizontal Routing Utilization  = 0.0248479 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 15.3153%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 19.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1d7cca3e1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 429 ; free virtual = 6242

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1d7cca3e1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 426 ; free virtual = 6238

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 22b334df9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 426 ; free virtual = 6238

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 22b334df9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 426 ; free virtual = 6238

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.990 | TNS=-7.434 | WHS=0.153  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 22b334df9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 426 ; free virtual = 6238
Total Elapsed time in route_design: 23.28 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1ca0f241f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 426 ; free virtual = 6238
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1ca0f241f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 426 ; free virtual = 6238

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3201.016 ; gain = 0.000 ; free physical = 426 ; free virtual = 6238
# report_utilization    -file /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/utilization.rpt
# report_timing_summary -file /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# set rpx_path "/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/timing.rpx"
# if {[catch {report_timing_summary -rpx $rpx_path} err]} {
#       puts "INFO: RPX timing not available: $err"
#     }
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Oct 22 13:18:39 2025
| Host         : joe running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -rpx /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/timing.rpx
| Design       : mult_mxint_mant
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.987       -7.382                     10                   88        0.152        0.000                      0                   88        1.500        0.000                       0                    81  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.987       -7.382                     10                   88        0.152        0.000                      0                   88        1.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           10  Failing Endpoints,  Worst Slack       -0.987ns,  Total Violation       -7.382ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 mul_8ns_8ns_16_5_1_U2/buff0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mul_8ns_8ns_16_5_1_U2/buff1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 2.665ns (53.443%)  route 2.322ns (46.557%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 8.641 - 4.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    U7                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.835     5.165    mul_8ns_8ns_16_5_1_U2/CLK
    SLICE_X1Y6           FDRE                                         r  mul_8ns_8ns_16_5_1_U2/buff0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456     5.621 r  mul_8ns_8ns_16_5_1_U2/buff0_reg[0]/Q
                         net (fo=16, routed)          0.870     6.492    mul_8ns_8ns_16_5_1_U2/buff0_reg_n_0_[0]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.124     6.616 r  mul_8ns_8ns_16_5_1_U2/buff1[11]_i_27/O
                         net (fo=1, routed)           0.331     6.947    mul_8ns_8ns_16_5_1_U2/buff1[11]_i_27_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     7.526 r  mul_8ns_8ns_16_5_1_U2/buff1_reg[11]_i_12/O[2]
                         net (fo=2, routed)           0.575     8.100    mul_8ns_8ns_16_5_1_U2/buff1_reg[11]_i_12_n_5
    SLICE_X3Y8           LUT3 (Prop_lut3_I2_O)        0.330     8.430 r  mul_8ns_8ns_16_5_1_U2/buff1[7]_i_2/O
                         net (fo=2, routed)           0.546     8.976    mul_8ns_8ns_16_5_1_U2/buff1[7]_i_2_n_0
    SLICE_X3Y8           LUT4 (Prop_lut4_I3_O)        0.327     9.303 r  mul_8ns_8ns_16_5_1_U2/buff1[7]_i_6/O
                         net (fo=1, routed)           0.000     9.303    mul_8ns_8ns_16_5_1_U2/buff1[7]_i_6_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.704 r  mul_8ns_8ns_16_5_1_U2/buff1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    mul_8ns_8ns_16_5_1_U2/buff1_reg[7]_i_1_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  mul_8ns_8ns_16_5_1_U2/buff1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.818    mul_8ns_8ns_16_5_1_U2/buff1_reg[11]_i_1_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.152 r  mul_8ns_8ns_16_5_1_U2/buff1_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.152    mul_8ns_8ns_16_5_1_U2/tmp_product[13]
    SLICE_X3Y10          FDRE                                         r  mul_8ns_8ns_16_5_1_U2/buff1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
    U7                                                0.000     4.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.000    ap_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     4.924 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.896    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.987 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.654     8.641    mul_8ns_8ns_16_5_1_U2/CLK
    SLICE_X3Y10          FDRE                                         r  mul_8ns_8ns_16_5_1_U2/buff1_reg[13]/C
                         clock pessimism              0.497     9.138    
                         clock uncertainty           -0.035     9.103    
    SLICE_X3Y10          FDRE (Setup_fdre_C_D)        0.062     9.165    mul_8ns_8ns_16_5_1_U2/buff1_reg[13]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                 -0.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mul_8ns_8ns_16_5_1_U2/buff2_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mul_8ns_8ns_16_5_1_U2/buff0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    U7                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.623     1.598    mul_8ns_8ns_16_5_1_U2/CLK
    SLICE_X3Y6           FDRE                                         r  mul_8ns_8ns_16_5_1_U2/buff2_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.739 r  mul_8ns_8ns_16_5_1_U2/buff2_reg[-1111111111]/Q
                         net (fo=1, routed)           0.099     1.838    mul_8ns_8ns_16_5_1_U2/buff2_reg[-_n_0_1111111111]
    SLICE_X1Y6           FDRE                                         r  mul_8ns_8ns_16_5_1_U2/buff0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    U7                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.893     2.117    mul_8ns_8ns_16_5_1_U2/CLK
    SLICE_X1Y6           FDRE                                         r  mul_8ns_8ns_16_5_1_U2/buff0_reg[0]/C
                         clock pessimism             -0.503     1.614    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.072     1.686    mul_8ns_8ns_16_5_1_U2/buff0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0  ap_clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDSE/C   n/a            0.500         2.000       1.500      SLICE_X0Y10    ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.000       1.500      SLICE_X0Y10    ap_CS_fsm_reg[0]/C



INFO: [Common 17-206] Exiting Vivado at Wed Oct 22 13:18:39 2025...
