File: neorv32_onewire.vhd
Original file: /home/balevision/workspace/bleviet/fpga_lib/fpga_lib/tests/parser/hdl/../resources/vhdl/neorv32_core/neorv32_onewire.vhd

Entity: neorv32_onewire
Ports (9):
  - clk_i : PortDirection.IN std_ulogic
  - rstn_i : PortDirection.IN std_ulogic
  - bus_req_i : PortDirection.IN bus_req_t
  - bus_rsp_o : PortDirection.OUT bus_rsp_t
  - clkgen_en_o : PortDirection.OUT std_ulogic
  - clkgen_i : PortDirection.IN std_ulogic_vector(7 downto 0)
  - onewire_i : PortDirection.IN std_ulogic
  - onewire_o : PortDirection.OUT std_ulogic
  - irq_o : PortDirection.OUT std_ulogic

Generated VHDL:
library ieee;
use ieee.std_logic_1164.all;

entity neorv32_onewire is
    generic (
        ONEWIRE_FIFO : natural range 1 to 2**15
    );
    port (
        clk_i : in std_ulogic;
        rstn_i : in std_ulogic;
        bus_req_i : in bus_req_t;
        bus_rsp_o : out bus_rsp_t;
        clkgen_en_o : out std_ulogic;
        clkgen_i : in std_ulogic_vector(7 downto 0);
        onewire_i : in std_ulogic;
        onewire_o : out std_ulogic;
        irq_o : out std_ulogic
    );
end entity neorv32_onewire;
Validation: âœ… PASS
