Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 17 13:47:05 2023
| Host         : VT_ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           15 |
| Yes          | No                    | No                     |              56 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+
|              Clock Signal             |             Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  baud_BUFG                            | uart/receiver/data_out_0[7]          |                                      |                1 |              1 |         1.00 |
|  baud_BUFG                            | uart/receiver/data_out_0[1]          |                                      |                1 |              1 |         1.00 |
|  baud_BUFG                            | uart/receiver/data_out_0[5]          |                                      |                1 |              1 |         1.00 |
|  baud_BUFG                            | uart/receiver/data_out_0[3]          |                                      |                1 |              1 |         1.00 |
|  baud_BUFG                            | uart/receiver/data_out_0[0]          |                                      |                1 |              1 |         1.00 |
|  baud_BUFG                            | uart/receiver/data_out_0[2]          |                                      |                1 |              1 |         1.00 |
|  baud_BUFG                            | uart/receiver/data_out_0[4]          |                                      |                1 |              1 |         1.00 |
|  baud_BUFG                            | uart/receiver/data_out_0[6]          |                                      |                1 |              1 |         1.00 |
|  baud_BUFG                            | uart/transmitter/bit_out_i_2_n_0     | uart/transmitter/bit_out0            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        |                                      |                                      |                5 |              6 |         1.20 |
|  baud_BUFG                            |                                      |                                      |                4 |              7 |         1.75 |
|  baud_BUFG                            |                                      | uart/receiver/count[7]_i_1_n_0       |                3 |              8 |         2.67 |
|  baud_BUFG                            |                                      | uart/transmitter/count[7]_i_1__0_n_0 |                4 |              8 |         2.00 |
|  baud_BUFG                            | uart/receiver/E[0]                   |                                      |                3 |              8 |         2.67 |
|  baud_BUFG                            | uart/transmitter/temp[7]_i_1_n_0     |                                      |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                        | vga/vga_sync_unit/v_count_reg0       |                                      |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                        | vga/vga_sync_unit/pixel_reg_reg[0]_0 |                                      |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG                        | btnL_IBUF                            |                                      |                4 |             12 |         3.00 |
|  vga/vga_sync_unit/pixel_reg_reg[0]_0 |                                      |                                      |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG                        |                                      | uart/baudrate_gen/clear              |                8 |             32 |         4.00 |
+---------------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+


