$date
	Mon Apr 21 22:38:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module half_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$scope task test_half_adder $end
$var reg 1 % a_t $end
$var reg 1 & b_t $end
$var reg 1 ' expected_carry $end
$var reg 1 ( expected_sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1!
1$
1(
1&
#20000
0$
1#
0&
1%
#30000
0!
1"
1$
1'
0(
1&
#40000
