<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/google/verible" target="_blank">verible</a></h3>
<pre class="test-passed">
description: uvm_sequencer class test
rc: 0 (means success: 1)
tags: uvm uvm-classes
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/uvm/src /tmpfs/src/github/sv-tests/tests/generated/uvm_classes_3
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a> <a href="../../../../tests/generated/uvm_classes_3/uvm_sequencer_class_3.sv.html" target="file-frame">tests/generated/uvm_classes_3/uvm_sequencer_class_3.sv</a>
defines: 
time_elapsed: 0.008s
ram usage: 9256 KB
</pre>
<pre class="log">

verilog_syntax <a href="../../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a> <a href="../../../../tests/generated/uvm_classes_3/uvm_sequencer_class_3.sv.html" target="file-frame">tests/generated/uvm_classes_3/uvm_sequencer_class_3.sv</a>
*******************************************************************************
verilog_syntax is the deprecated name for verible-verilog-syntax.
executing /home/kbuilder/miniconda/envs/sv-test-env/bin/verible-verilog-syntax instead
*******************************************************************************

</pre>
</body>