INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/reports/link
	Log files: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xclbin.link_summary, at Tue Nov  8 00:30:37 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Nov  8 00:30:37 2022
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/reports/link/v++_link_backprop_kernel.hw.xilinx_u280_xdma_201920_3_guidance.html', at Tue Nov  8 00:30:38 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [00:30:49] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xo -keep --config /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int --temp_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Tue Nov  8 00:30:52 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [00:30:54] build_xd_ip_db started: /opt/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/iprepo/xilinx_com_hls_workload_1_0,workload -o /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [00:31:03] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.871 ; gain = 0.000 ; free physical = 177922 ; free virtual = 191635
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [00:31:03] cfgen started: /opt/xilinx/Vitis/2020.2/bin/cfgen  -nk workload:1 -dmclkid 0 -r /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: workload, num: 1  {workload_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument workload_1.l1 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument workload_1.l2 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument workload_1.conn to HBM[0]
INFO: [SYSTEM_LINK 82-37] [00:31:14] cfgen finished successfully
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1692.871 ; gain = 0.000 ; free physical = 177691 ; free virtual = 191651
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [00:31:14] cf2bd started: /opt/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/_sysl/.xsd --temp_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link --output_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [00:31:18] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1692.871 ; gain = 0.000 ; free physical = 177551 ; free virtual = 191630
INFO: [v++ 60-1441] [00:31:18] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 177590 ; free virtual = 191669
INFO: [v++ 60-1443] [00:31:18] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/sdsl.dat -rtd /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/cf2sw.rtd -nofilter /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/cf2sw_full.rtd -xclbin /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/xclbin_orig.xml -o /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/run_link
INFO: [v++ 60-1441] [00:31:24] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 177578 ; free virtual = 191695
INFO: [v++ 60-1443] [00:31:24] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/run_link
INFO: [v++ 60-1441] [00:31:26] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 176860 ; free virtual = 190994
INFO: [v++ 60-1443] [00:31:26] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 --remote_ip_cache /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/.ipcache -s --output_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int --log_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/logs/link --report_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/reports/link --config /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/vplConfig.ini -k /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link --no-info --iprepo /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/xo/ip_repo/xilinx_com_hls_workload_1_0 --messageDb /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/run_link/vpl.pb /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/vivado/vpl/.local/hw_platform
WARNING: /opt/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[00:38:56] Run vpl: Step create_project: Started
Creating Vivado project.
[00:39:01] Run vpl: Step create_project: Completed
[00:39:01] Run vpl: Step create_bd: Started
[00:40:57] Run vpl: Step create_bd: RUNNING...
[00:43:48] Run vpl: Step create_bd: RUNNING...
[00:45:24] Run vpl: Step create_bd: RUNNING...
[00:46:09] Run vpl: Step create_bd: Completed
[00:46:09] Run vpl: Step update_bd: Started
[00:46:11] Run vpl: Step update_bd: Completed
[00:46:11] Run vpl: Step generate_target: Started
[00:47:34] Run vpl: Step generate_target: RUNNING...
[00:48:49] Run vpl: Step generate_target: Completed
[00:48:49] Run vpl: Step config_hw_runs: Started
[00:49:19] Run vpl: Step config_hw_runs: Completed
[00:49:19] Run vpl: Step synth: Started
[00:49:58] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
[00:50:31] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
[00:51:26] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
[00:52:00] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
[00:52:33] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
[00:53:07] Block-level synthesis in progress, 6 of 66 jobs complete, 6 jobs running.
[00:53:46] Block-level synthesis in progress, 10 of 66 jobs complete, 7 jobs running.
[00:54:19] Block-level synthesis in progress, 10 of 66 jobs complete, 8 jobs running.
[00:54:53] Block-level synthesis in progress, 10 of 66 jobs complete, 8 jobs running.
[00:55:26] Block-level synthesis in progress, 13 of 66 jobs complete, 6 jobs running.
[00:56:02] Block-level synthesis in progress, 15 of 66 jobs complete, 6 jobs running.
[00:56:34] Block-level synthesis in progress, 17 of 66 jobs complete, 7 jobs running.
[00:57:07] Block-level synthesis in progress, 19 of 66 jobs complete, 6 jobs running.
[00:57:40] Block-level synthesis in progress, 22 of 66 jobs complete, 6 jobs running.
[00:58:14] Block-level synthesis in progress, 25 of 66 jobs complete, 6 jobs running.
[00:58:47] Block-level synthesis in progress, 26 of 66 jobs complete, 8 jobs running.
[00:59:20] Block-level synthesis in progress, 28 of 66 jobs complete, 6 jobs running.
[00:59:53] Block-level synthesis in progress, 30 of 66 jobs complete, 7 jobs running.
[01:00:26] Block-level synthesis in progress, 34 of 66 jobs complete, 4 jobs running.
[01:00:58] Block-level synthesis in progress, 35 of 66 jobs complete, 8 jobs running.
[01:01:31] Block-level synthesis in progress, 38 of 66 jobs complete, 5 jobs running.
[01:02:03] Block-level synthesis in progress, 40 of 66 jobs complete, 6 jobs running.
[01:02:36] Block-level synthesis in progress, 47 of 66 jobs complete, 1 job running.
[01:03:09] Block-level synthesis in progress, 48 of 66 jobs complete, 7 jobs running.
[01:03:41] Block-level synthesis in progress, 49 of 66 jobs complete, 7 jobs running.
[01:04:15] Block-level synthesis in progress, 49 of 66 jobs complete, 8 jobs running.
[01:04:48] Block-level synthesis in progress, 55 of 66 jobs complete, 3 jobs running.
[01:05:24] Block-level synthesis in progress, 57 of 66 jobs complete, 4 jobs running.
[01:05:56] Block-level synthesis in progress, 57 of 66 jobs complete, 4 jobs running.
[01:06:28] Block-level synthesis in progress, 59 of 66 jobs complete, 2 jobs running.
[01:07:01] Block-level synthesis in progress, 63 of 66 jobs complete, 3 jobs running.
[01:07:33] Top-level synthesis in progress.
[01:08:06] Top-level synthesis in progress.
[01:08:38] Top-level synthesis in progress.
[01:09:10] Top-level synthesis in progress.
[01:09:24] Run vpl: Step synth: Completed
[01:09:24] Run vpl: Step impl: Started
[01:22:25] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 50m 56s 

[01:22:25] Starting logic optimization..
[01:22:57] Phase 1 Retarget
[01:23:30] Phase 2 Constant propagation
[01:23:30] Phase 3 Sweep
[01:24:34] Phase 4 BUFG optimization
[01:24:34] Phase 5 Shift Register Optimization
[01:24:34] Phase 6 Post Processing Netlist
[01:31:04] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 08m 39s 

[01:31:04] Starting logic placement..
[01:31:36] Phase 1 Placer Initialization
[01:31:36] Phase 1.1 Placer Initialization Netlist Sorting
[01:35:56] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[01:37:00] Phase 1.3 Build Placer Netlist Model
[01:38:38] Phase 1.4 Constrain Clocks/Macros
[01:38:38] Phase 2 Global Placement
[01:38:38] Phase 2.1 Floorplanning
[01:39:10] Phase 2.1.1 Partition Driven Placement
[01:39:10] Phase 2.1.1.1 PBP: Partition Driven Placement
[01:39:43] Phase 2.1.1.2 PBP: Clock Region Placement
[01:40:15] Phase 2.1.1.3 PBP: Compute Congestion
[01:40:15] Phase 2.1.1.4 PBP: UpdateTiming
[01:40:48] Phase 2.1.1.5 PBP: Add part constraints
[01:40:48] Phase 2.2 Update Timing before SLR Path Opt
[01:41:20] Phase 2.3 Global Placement Core
[01:52:10] Phase 2.3.1 Physical Synthesis In Placer
[01:53:52] Phase 3 Detail Placement
[01:53:52] Phase 3.1 Commit Multi Column Macros
[01:54:30] Phase 3.2 Commit Most Macros & LUTRAMs
[01:55:02] Phase 3.3 Small Shape DP
[01:55:02] Phase 3.3.1 Small Shape Clustering
[01:55:35] Phase 3.3.2 Flow Legalize Slice Clusters
[01:55:35] Phase 3.3.3 Slice Area Swap
[01:56:08] Phase 3.4 Place Remaining
[01:56:08] Phase 3.5 Re-assign LUT pins
[01:56:43] Phase 3.6 Pipeline Register Optimization
[01:56:43] Phase 3.7 Fast Optimization
[01:57:16] Phase 4 Post Placement Optimization and Clean-Up
[01:57:16] Phase 4.1 Post Commit Optimization
[01:58:22] Phase 4.1.1 Post Placement Optimization
[01:58:22] Phase 4.1.1.1 BUFG Insertion
[01:58:22] Phase 1 Physical Synthesis Initialization
[01:58:54] Phase 4.1.1.2 BUFG Replication
[01:58:54] Phase 4.1.1.3 Replication
[01:59:59] Phase 4.2 Post Placement Cleanup
[01:59:59] Phase 4.3 Placer Reporting
[01:59:59] Phase 4.3.1 Print Estimated Congestion
[02:00:31] Phase 4.4 Final Placement Cleanup
[02:07:40] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 36m 35s 

[02:07:40] Starting logic routing..
[02:08:12] Phase 1 Build RT Design
[02:09:50] Phase 2 Router Initialization
[02:09:50] Phase 2.1 Fix Topology Constraints
[02:09:50] Phase 2.2 Pre Route Cleanup
[02:09:50] Phase 2.3 Global Clock Net Routing
[02:10:22] Phase 2.4 Update Timing
[02:12:00] Phase 2.5 Update Timing for Bus Skew
[02:12:00] Phase 2.5.1 Update Timing
[02:12:33] Phase 3 Initial Routing
[02:12:33] Phase 3.1 Global Routing
[02:13:05] Phase 4 Rip-up And Reroute
[02:13:05] Phase 4.1 Global Iteration 0
[02:17:58] Phase 4.2 Global Iteration 1
[02:18:31] Phase 4.3 Global Iteration 2
[02:20:08] Phase 5 Delay and Skew Optimization
[02:20:08] Phase 5.1 Delay CleanUp
[02:20:08] Phase 5.1.1 Update Timing
[02:20:41] Phase 5.2 Clock Skew Optimization
[02:20:41] Phase 6 Post Hold Fix
[02:20:41] Phase 6.1 Hold Fix Iter
[02:20:41] Phase 6.1.1 Update Timing
[02:21:46] Phase 6.1.2 Lut RouteThru Assignment for hold
[02:21:46] Phase 6.2 Additional Hold Fix
[02:22:50] Phase 7 Leaf Clock Prog Delay Opt
[02:23:22] Phase 8 Route finalize
[02:23:22] Phase 9 Verifying routed nets
[02:23:22] Phase 10 Depositing Routes
[02:23:55] Phase 11 Post Router Timing
[02:23:55] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 16m 15s 

[02:23:55] Starting bitstream generation..
[02:42:53] Creating bitmap...
[02:51:33] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[02:51:33] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 27m 37s 
[02:51:46] Run vpl: Step impl: Completed
[02:51:47] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [02:51:51] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:05 ; elapsed = 02:20:25 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 124271 ; free virtual = 151911
INFO: [v++ 60-1443] [02:51:51] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' (clock ID '') is being mapped to clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0 = 450, Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 300, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/address_map.xml -sdsl /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/sdsl.dat -xclbin /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/xclbin_orig.xml -rtd /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3.rtd -o /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [02:51:55] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 124253 ; free virtual = 151893
INFO: [v++ 60-1443] [02:51:55] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3.rtd --append-section :JSON:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3_xml.rtd --add-section BUILD_METADATA:JSON:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xml --add-section SYSTEM_METADATA:RAW:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/systemDiagramModelSlrBaseAddress.json --output /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xclbin
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/run_link
XRT Build Version: 2.8.743 (2020.2)
       Build Date: 2020-11-16 00:19:11
          Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 296 bytes
Format : JSON
File   : '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 44112559 bytes
Format : RAW
File   : '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2961 bytes
Format : JSON
File   : '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 3661 bytes
Format : RAW
File   : '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 14087 bytes
Format : RAW
File   : '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (44159359 bytes) to the output file: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [02:51:56] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 124207 ; free virtual = 151888
INFO: [v++ 60-1443] [02:51:56] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xclbin.info --input /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xclbin
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/run_link
INFO: [v++ 60-1441] [02:51:57] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 124579 ; free virtual = 152261
INFO: [v++ 60-1443] [02:51:57] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/run_link
INFO: [v++ 60-1441] [02:51:57] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 124616 ; free virtual = 152297
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/reports/link/system_estimate_backprop_kernel.hw.xilinx_u280_xdma_201920_3.xtxt
INFO: [v++ 60-586] Created /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.ltx
INFO: [v++ 60-586] Created xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/reports/link/v++_link_backprop_kernel.hw.xilinx_u280_xdma_201920_3_guidance.html
	Timing Report: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/reports/link/imp/impl_1_xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/logs/link/vivado.log
	Steps Log File: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_65536/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 21m 30s
INFO: [v++ 60-1653] Closing dispatch client.
