// Seed: 1742546603
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    input  wor   id_2
    , id_6,
    input  tri   id_3,
    output wand  id_4
);
  assign id_1 = id_3 | 1;
  reg id_7;
  initial begin
    id_7 <= id_6;
  end
  wire id_8;
endmodule
module module_1 (
    output logic id_0
    , id_5,
    input wor id_1,
    inout logic id_2,
    output supply1 id_3
);
  always
  fork
    id_2 = 1 && 1;
    begin
      `define pp_6 0
      if (1) begin
        id_0 <= `pp_6 == 1;
      end
      id_2  <= 1'd0;
      `pp_6 <= 1;
      begin
        `pp_6 <= 1;
        id_2  <= 1 ^ 1;
      end
      `pp_6 = (`pp_6);
    end
  join : id_7
  module_0(
      id_1, id_3, id_1, id_1, id_3
  );
endmodule
