/home/shohata/NetFPGA-SUME-live/projects/dpr512_lower_bram/hw/project/reference_nic.runs/child2/dpr_i_reconfigurable_partition_0_udp_echo_back_partial.bit