-include $WORKAREA/src/val/tof/hqm_cfg_test/hqm_cfg_test.to
-dirtag hqm_cial_arm_test_fpga
-simv_args
  +HQM_EOT_RD_SEQ_ENABLE_CREDIT_CHECK
  +hqm_pcie_init_stim_config::skip_msix_cfg=0
  +HQM_USER_DATA_SEQ_OVERRIDE=hcw_msix_test_hcw_seq
  +HQM_SEQ_CFG=$WORKAREA/src/val/tb/hqm/tests/hqm_functional/hqm_cial_rearm_cfg.cft
  +HQM_SEQ_CFG_EOT=$WORKAREA/src/val/tb/hqm/tests/hqm_system_eot.cft
  +LDB_PP0_CQ_POLL=1
  +LDB_PP1_CQ_POLL=0
  +LDB_PP2_CQ_POLL=1
  +LDB_PP3_CQ_POLL=0
  +LDB_PP4_CQ_POLL=1
  +LDB_PP5_CQ_POLL=0
  +LDB_PP6_CQ_POLL=1
  +LDB_PP7_CQ_POLL=0
  +LDB_PP8_CQ_POLL=0
  +LDB_PP9_CQ_POLL=0
  +LDB_PP8_Q0_NUM_HCW=1000
  +LDB_PP8_Q1_NUM_HCW=1000
  +LDB_PP8_Q2_NUM_HCW=1000
  +LDB_PP8_Q3_NUM_HCW=1000
  +LDB_PP9_Q0_NUM_HCW=1000
  +LDB_PP9_Q1_NUM_HCW=1000
  +LDB_PP9_Q2_NUM_HCW=1000
  +LDB_PP9_Q3_NUM_HCW=1000
  +LDB_PP0_Q0_NUM_HCW=0
  +LDB_PP1_Q0_NUM_HCW=0
  +LDB_PP2_Q0_NUM_HCW=0
  +LDB_PP3_Q0_NUM_HCW=0
  +LDB_PP4_Q0_NUM_HCW=0
  +LDB_PP5_Q0_NUM_HCW=0
  +LDB_PP6_Q0_NUM_HCW=0
  +LDB_PP7_Q0_NUM_HCW=0
-simv_args-
