/*
 * Copyright 2011 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */
#include "skeleton.dtsi"
#include <dt-bindings/gpio/gpio.h>

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	mxcfb1: fb@0 {
		status = "disabled";
	};

	mxcfb2: fb@1 {
		status = "disabled";
	};

	mxcfb3: fb@2 {
		status = "disabled";
	};

	mxcfb4: fb@3 {
		status = "disabled";
	};

	lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <0>;
		default_ifmt = "RGB565";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_1>;
		status = "disabled";
	};

	soc {
		aips-bus@02100000 { /* AIPS2 */

			i2cmux {
				compatible = "i2c-mux-gpio";
				#address-cells = <1>;
				#size-cells = <0>;
				mux-gpios = <&gpio1 7 GPIO_ACTIVE_HIGH>;
				i2c-parent = <&i2c2>;
				idle-state = <0x00>;

				i2c2@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x00>;

					eeprom@54 {
						compatible = "at,24c04";
						pagesize = <16>;
						reg = <0x54>;
					};

					pmic: pmic@58 {
						compatible = "da9063";
						device_type = "mfd";
						pinctrl-names = "default";
						pinctrl-0 = <&pinctrl_pmicirq>;
						reg = <0x58>;
						interrupt-parent = <&gpio7>;
						interrupts = <12 8>;

						off-sequence = /bits/ 16 <
							0x19  0xd4  0x0E  0x01
						>;

						sleep-sequence = /bits/ 16 <
							0x1B  0x9E  0x0D  0x20
							0x117 0xC0  0x0B  0x30
							0x114 0x89  0x20  0x61
							0x21  0x61
						>;

						wake-sequence = /bits/ 16 <
							0x117 0xCC
						>;

						battery {
							compatible = "dialog,da9063-battery";
							charging-uA = <6000>;
							charging-mV = <3100>;
						};

						regulators {
							bcore1 {
								regulator-name = "bcore1";
								regulator-always-on = <1>;
								regulator-min-microvolt = <300000>;
								regulator-max-microvolt = <3300000>;
							};

							bcore2 {
								regulator-name = "bcore2";
								regulator-always-on = <1>;
								regulator-min-microvolt = <1420000>;
								regulator-max-microvolt = <1420000>;
							};

							bpro {
								regulator-name = "bpro";
								regulator-always-on = <1>;
								regulator-min-microvolt = <300000>;
								regulator-max-microvolt = <3300000>;
							};

							bperi {
								regulator-name = "bperi";
								regulator-always-on = <1>;
								regulator-min-microvolt = <300000>;
								regulator-max-microvolt = <3300000>;
							};

							bmem {
								regulator-name = "bmem";
								regulator-always-on = <1>;
								regulator-min-microvolt = <300000>;
								regulator-max-microvolt = <3300000>;
							};

							ldo2 {
								regulator-name = "ldo2";
								regulator-always-on = <1>;
								regulator-min-microvolt = <300000>;
								regulator-max-microvolt = <1800000>;
							};

							ldo3 {
								regulator-name = "ldo3";
								regulator-always-on = <1>;
								regulator-min-microvolt = <300000>;
								regulator-max-microvolt = <3300000>;
							};

							ldo4 {
								regulator-name = "ldo4";
								regulator-always-on = <1>;
								regulator-min-microvolt = <300000>;
								regulator-max-microvolt = <3300000>;
							};

							ldo5 {
								regulator-name = "ldo5";
								regulator-always-on = <1>;
								regulator-min-microvolt = <300000>;
								regulator-max-microvolt = <3300000>;
							};

							ldo6 {
								regulator-name = "ldo6";
								regulator-always-on = <1>;
								regulator-min-microvolt = <300000>;
								regulator-max-microvolt = <3300000>;
							};

							ldo7 {
								regulator-name = "ldo7";
								regulator-always-on = <1>;
								regulator-min-microvolt = <300000>;
								regulator-max-microvolt = <3300000>;
							};

							ldo8 {
								regulator-name = "ldo8";
								regulator-always-on = <1>;
								regulator-min-microvolt = <300000>;
								regulator-max-microvolt = <3300000>;
							};

							ldo9 {
								regulator-name = "ldo9";
								regulator-always-on = <1>;
								regulator-min-microvolt = <300000>;
								regulator-max-microvolt = <3300000>;
							};

							ldo10 {
								regulator-name = "ldo10";
								regulator-always-on = <1>;
								regulator-min-microvolt = <300000>;
								regulator-max-microvolt = <3300000>;
							};

							ldo11 {
								regulator-name = "ldo11";
								regulator-always-on = <1>;
								regulator-min-microvolt = <300000>;
								regulator-max-microvolt = <3300000>;
							};

							bio {
								regulator-name = "bio";
								regulator-always-on = <1>;
								regulator-min-microvolt = <1200000>;
								regulator-max-microvolt = <1200000>;
							};
						};
					};

				};

				i2c2@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x01>;
				};
			};
		};
	};

	memory {
		reg = <0x10000000 0x80000000>;
	};

	regulators {
		compatible = "simple-bus";

		reg_usb_otg_vbus: usb_otg_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio4 15 0>;
			enable-active-high;
		};

		reg_usb_h1_vbus: usb_h1_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 0 0>;
			enable-active-high;
		};

		reg_iovdd: reg_aud_iovdd {
			compatible = "regulator-fixed";
			regulator-name = "IOVDD";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_dvdd: reg_aud_dvdd {
			compatible = "regulator-fixed";
			regulator-name = "DVDD";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_avdd: reg_aud_avdd {
			compatible = "regulator-fixed";
			regulator-name = "AVDD";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_drvdd: reg_aud_drvdd {
			compatible = "regulator-fixed";
			regulator-name = "DRVDD";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_led1>;

		led@1 {
			label = "debug-led-1";
			gpios = <&gpio1 24 1>;
			linux,default-trigger = "heartbeat";
			default-state = "off";
		};

		led@2 {
			label = "debug-led-2";
			gpios = <&gpio2 30 1>;
			linux,default-trigger = "mmc0";
			default-state = "off";
		};

		led@3 {
			label = "debug-led-3";
			gpios = <&gpio1 25 1>;
			linux,default-trigger = "nand-disk";
			default-state = "off";
		};
	};

	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 50000>;
		brightness-levels = <0 16 32 64 128 255>;
		default-brightness-level = <5>;
		power-supply = <&reg_3p3v>;
	};

	lcd_power_en {
		gpios = <&gpio2 31 0>;
	};

	lvds_cabc_ctrl {
		lvds0-gpios = <&gpio3 16 0>;
	};

	latches {
		compatible = "";
		pinctrl-names = "default";
		u0405-en-gpio = <&gpio6 6 1>;
	};

	sound {
		compatible = "fsl,imx-audio-tlv320aic3107";
		model = "imx-tlv320aic3107";
		ssi-controller = <&ssi1>;
		audio-codec = <&codec>;
		mux-int-port = <1>;
		mux-ext-port = <3>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	msc-nR-imx6qdl {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_A23__GPIO6_IO06     0x30b1
				MX6QDL_PAD_EIM_D16__GPIO3_IO16     0x30b1
				MX6QDL_PAD_EIM_A17__GPIO2_IO21     0x30b1
				MX6QDL_PAD_EIM_A16__GPIO2_IO22     0x30b1
				MX6QDL_PAD_EIM_A18__GPIO2_IO20     0x30b1
				MX6QDL_PAD_EIM_A19__GPIO2_IO19     0x30b1
				MX6QDL_PAD_EIM_A21__GPIO2_IO17     0x30b1
				MX6QDL_PAD_EIM_A20__GPIO2_IO18     0x30b1
				MX6QDL_PAD_EIM_A21__GPIO2_IO17     0x30b1
				MX6QDL_PAD_EIM_A22__GPIO2_IO16     0x30b1
				MX6QDL_PAD_EIM_A24__GPIO5_IO04     0x30b1
				MX6QDL_PAD_EIM_LBA__GPIO2_IO27     0x30b1
				MX6QDL_PAD_EIM_EB3__GPIO2_IO31     0x30b1
				MX6QDL_PAD_EIM_A25__GPIO5_IO02     0x30b1
				MX6QDL_PAD_GPIO_3__GPIO1_IO03      0x30b1
				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20    0x30b1
				MX6QDL_PAD_GPIO_7__GPIO1_IO07      0x30b1
				MX6QDL_PAD_GPIO_16__GPIO7_IO11     0x30b1
				MX6QDL_PAD_GPIO_8__GPIO1_IO08      0x30b1
				MX6QDL_PAD_SD4_DAT4__GPIO2_IO12    0x30b1
				MX6QDL_PAD_SD4_DAT5__GPIO2_IO13    0x30b1
			>;
		};

		pinctrl_led1: led1grp {
			fsl,pins = <
				MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24  0x80000000
				MX6QDL_PAD_EIM_EB2__GPIO2_IO30     0x80000000
				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25 0x80000000
			>;
		};

		pinctrl_pwm1_2: pwm1grp-2 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_9__PWM1_OUT        0x1b0b1
			>;
		};

		pinctrl_pwm4_1: pwm4grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT2__PWM4_OUT      0x1b0b1
			>;
		};

		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__ECSPI1_MISO 0x100b1
				MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI 0x100b1
				MX6QDL_PAD_KEY_COL0__ECSPI1_SCLK 0x100b1
				MX6QDL_PAD_KEY_ROW1__ECSPI1_SS0  0x100b1
			>;
		};

		pinctrl_ecspi4: ecspi4grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D22__ECSPI4_MISO    0x100b1
				MX6QDL_PAD_EIM_D28__ECSPI4_MOSI    0x100b1
				MX6QDL_PAD_EIM_D21__ECSPI4_SCLK    0x100b1
			>;
		};

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__USB_OTG_ID      0x17059
				MX6QDL_PAD_KEY_COL4__USB_OTG_OC    0x1b0b0
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D19__UART1_CTS_B      0x1b0b1
				MX6QDL_PAD_EIM_D20__UART1_RTS_B      0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D23__UART3_CTS_B      0x1b0b1
				MX6QDL_PAD_EIM_D31__UART3_RTS_B      0x1b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA    0x1b0b1
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA    0x1b0b1
			>;
		};

		pinctrl_ipu1_1: ipu1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
			>;
		};

		pinctrl_ipu1_2: ipu1grp-2 { /* parallel camera */
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x80000000
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x80000000
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x80000000
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x80000000
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x80000000
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x80000000
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x80000000
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x80000000
				MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x80000000
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x80000000
				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x80000000
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x80000000
			>;
		};

		pinctrl_pmicirq: pinctrl_pmicirqgrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_17__GPIO7_IO12	0x1F0B0
			>;
		};

		pinctrl_usdhc3_1_100mhz_120Ohm: usdhc3grp-1-100mhz { /* 100Mhz */
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17109
				MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10109
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17109
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17109
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17109
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17109
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x17109
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x17109
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x17109
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17109
				MX6QDL_PAD_SD3_RST__GPIO7_IO08 0x4001b8b1
			>;
		};

		pinctrl_gpmi_nand_1: gpmi-nand-1 {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CLE__NAND_CLE     0xb0b1
				MX6QDL_PAD_NANDF_ALE__NAND_ALE     0xb0b1
				MX6QDL_PAD_NANDF_WP_B__NAND_WP_B   0xb0b1
				MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000
				MX6QDL_PAD_NANDF_CS0__NAND_CE0_B   0xb0b1
				MX6QDL_PAD_NANDF_CS1__NAND_CE1_B   0xb0b1
				MX6QDL_PAD_SD4_CMD__NAND_RE_B      0xb0b1
				MX6QDL_PAD_SD4_CLK__NAND_WE_B      0xb0b1
				MX6QDL_PAD_NANDF_D0__NAND_DATA00   0xb0b1
				MX6QDL_PAD_NANDF_D1__NAND_DATA01   0xb0b1
				MX6QDL_PAD_NANDF_D2__NAND_DATA02   0xb0b1
				MX6QDL_PAD_NANDF_D3__NAND_DATA03   0xb0b1
				MX6QDL_PAD_NANDF_D4__NAND_DATA04   0xb0b1
				MX6QDL_PAD_NANDF_D5__NAND_DATA05   0xb0b1
				MX6QDL_PAD_NANDF_D6__NAND_DATA06   0xb0b1
				MX6QDL_PAD_NANDF_D7__NAND_DATA07   0xb0b1
				MX6QDL_PAD_SD4_DAT0__NAND_DQS      0x00b1
			>;
		};

		pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX 0x80000000
				MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX 0x80000000
			>;
		};

		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK      0x4001b0a8
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD    0x17071
				MX6QDL_PAD_SD1_CLK__SD1_CLK    0x10071
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0 0x17071
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1 0x17071
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2 0x17071
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3 0x17071
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
			>;
		};

		pinctrl_audmux: audmux {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD  0x130b0
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC  0x130b0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD  0x110b0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x130b0
			>;
		};
	};
};

&i2c1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	clock-frequency = <100000>;
	status = "okay";

	codec: tlv320aic3107@18 {
		compatible = "ti,tlv320aic3107";
		clock-frequency = <12000000>;
		reg = <0x18>;
	};

	adv7180: adv7180@20 {
		compatible = "adv,adv7180";
		reg = <0x20>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_2>;
		clocks = <&clks 201>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&reg_3p3v>;
		AVDD-supply = <&reg_3p3v>;
		DVDD-supply = <&reg_3p3v>;
		PVDD-supply = <&reg_3p3v>;
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
		cvbs = <1>;
	};
};

&i2c2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	clock-frequency = <100000>;
	status = "okay";
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0xf>;
	fsl,cpu_pupscr_sw = <0xf>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <0>; /* use ldo-bypass, u-boot will check it and configure */
	fsl,wdog-reset = <1>; /* watchdog select of reset source */
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1_2>;
	status = "okay";
};

&gpmi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpmi_nand_1>;
	nand-on-flash-bbt;
	status = "okay";
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	status = "okay";
};

&ecspi1 {
  fsl,spi-num-chipselects = <1>;
  cs-gpios = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_ecspi1>;
  status = "okay";
    spidev@0 {
        compatible = "spidev";
        /* spi-max-frequency = <20000000>; */
        spi-max-frequency = <100000>;
        reg = <0>;
    };
};

&ecspi4 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio5 2 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi4>;
	status = "okay";

	flash: at25df041a@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "atmel,at25df041a";
		spi-max-frequency = <50000000>;
		reg = <0>;
	};
};

&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	non-removable;
	no-1-8-v;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	cd-gpios = <&gpio4 20 0>;
	no-1-8-v;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3_1_100mhz_120Ohm>;
	pinctrl-assert-gpios = <&gpio7 8 GPIO_ACTIVE_HIGH>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

&pcie {
	reset-gpio = <&gpio1 26 0>;
	status = "okay";
};
