# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/02c8/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/1313/hdl" --include "C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_processing_system7_0_0/sim/base_zynq_processing_system7_0_0.v" \
"../../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_blk_mem_gen_0_0/sim/base_zynq_blk_mem_gen_0_0.v" \
"../../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_xlconcat_0_0/sim/base_zynq_xlconcat_0_0.v" \
"../../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_xbar_0/sim/base_zynq_xbar_0.v" \
"../../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_xbar_1/sim/base_zynq_xbar_1.v" \
"../../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_auto_pc_0/sim/base_zynq_auto_pc_0.v" \
"../../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_auto_pc_1/sim/base_zynq_auto_pc_1.v" \
"../../../../project_2.srcs/sim_1/imports/base_zynq/zynq_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
