#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Fri Apr 24 15:15:25 2020
# Process ID: 8024
# Current directory: C:/Users/ugo/Desktop/baseVideoFinal
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9468 C:\Users\ugo\Desktop\baseVideoFinal\baseVideo.xpr
# Log file: C:/Users/ugo/Desktop/baseVideoFinal/vivado.log
# Journal file: C:/Users/ugo/Desktop/baseVideoFinal\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ugo/Desktop/baseVideoFinal/baseVideo.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ugo/Desktop/baseVideoFinal/baseVideo.srcs/sources_1/bd/design_1/design_1.bd}
disconnect_bd_net /vsync_V_0_1 [get_bd_pins ov7670_interface_0/vsync_V]
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_reset] [get_bd_cells ov7670_interface_0]
delete_bd_objs [get_bd_nets ov7670_interface_0_data_out_V] [get_bd_nets ov7670_interface_0_line_valid_V] [get_bd_cells LF_valid_to_AXIS_0]
delete_bd_objs [get_bd_intf_nets LF_valid_to_AXIS_0_outputStream_V_V] [get_bd_intf_nets ov7670_grayscale_0_outStream_V_V] [get_bd_cells ov7670_grayscale_0]
delete_bd_objs [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_cells axisTester_0]
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_aresetn1] [get_bd_cells pattern_generator_cr_0]
delete_bd_objs [get_bd_cells whiteconstant]
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { href_V_0_1 } ]
disconnect_bd_net [get_bd_net href_V_0_1] [get_bd_pins system_ila_0/probe1]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { vsync_V_0_1 } ]
disconnect_bd_net [get_bd_net vsync_V_0_1] [get_bd_pins system_ila_0/probe0]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
connect_bd_net [get_bd_ports vsync_V_0] [get_bd_pins c_counter_binary_0/CLK]
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { data_in_V_0_1 } ]
disconnect_bd_net [get_bd_net data_in_V_0_1] [get_bd_pins system_ila_0/probe0]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
regenerate_bd_layout
save_bd_design
set_property  ip_repo_paths  {c:/Users/ugo/Desktop/AXIS_Tester c:/Users/ugo/Desktop/XVES_0014/Video_Pattern_Generator c:/Users/ugo/Desktop/24_bit_gen c:/Users/ugo/Desktop/OV7670_GRAYSCALE c:/Users/ugo/Desktop/Progetti/counter c:/Users/ugo/Desktop/SmartCamera-master/HLS_COMMON} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/ugo/Desktop/Progetti/counter c:/Users/ugo/Desktop/SmartCamera-master/HLS_COMMON} [current_project]
update_ip_catalog
set_property  ip_repo_paths  c:/Users/ugo/Desktop/Progetti/counter [current_project]
update_ip_catalog
update_ip_catalog -rebuild
reset_run design_1_v_tpg_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
file copy -force C:/Users/ugo/Desktop/baseVideoFinal/baseVideo.runs/impl_1/design_1_wrapper.sysdef C:/Users/ugo/Desktop/baseVideoFinal/baseVideo.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ugo/Desktop/baseVideoFinal/baseVideo.sdk -hwspec C:/Users/ugo/Desktop/baseVideoFinal/baseVideo.sdk/design_1_wrapper.hdf
