Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug  4 22:32:58 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/divider_0/inst/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.859        0.000                      0                    8        0.128        0.000                      0                    8        3.500        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
design_1_i/divider_0/inst/clk_div  {}                   0.000           0.000           
sys_clk_pin                        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.859        0.000                      0                    8        0.128        0.000                      0                    8        3.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.747ns (41.097%)  route 1.071ns (58.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.050     2.050    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDCE (Prop_fdce_C_Q)         0.419     2.469 r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/Q
                         net (fo=8, routed)           0.688     3.157    design_1_i/RGB_LED_0/inst/counter_256[1]
    SLICE_X112Y115       LUT5 (Prop_lut5_I2_O)        0.328     3.485 r  design_1_i/RGB_LED_0/inst/counter_256[4]_i_1/O
                         net (fo=1, routed)           0.382     3.868    design_1_i/RGB_LED_0/inst/next_counter_256[4]
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.854     9.854    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
                         clock pessimism              0.196    10.050    
                         clock uncertainty           -0.035    10.015    
    SLICE_X113Y115       FDCE (Setup_fdce_C_D)       -0.288     9.727    design_1_i/RGB_LED_0/inst/counter_256_reg[4]
  -------------------------------------------------------------------
                         required time                          9.727    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.773ns (35.451%)  route 1.407ns (64.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.050     2.050    design_1_i/RGB_LED_0/inst/clk
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDCE (Prop_fdce_C_Q)         0.478     2.528 r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/Q
                         net (fo=6, routed)           1.407     3.935    design_1_i/RGB_LED_0/inst/counter_256[3]
    SLICE_X112Y115       LUT6 (Prop_lut6_I1_O)        0.295     4.230 r  design_1_i/RGB_LED_0/inst/counter_256[5]_i_1/O
                         net (fo=1, routed)           0.000     4.230    design_1_i/RGB_LED_0/inst/next_counter_256[5]
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.854     9.854    design_1_i/RGB_LED_0/inst/clk
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/C
                         clock pessimism              0.196    10.050    
                         clock uncertainty           -0.035    10.015    
    SLICE_X112Y115       FDCE (Setup_fdce_C_D)        0.079    10.094    design_1_i/RGB_LED_0/inst/counter_256_reg[5]
  -------------------------------------------------------------------
                         required time                         10.094    
                         arrival time                          -4.230    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.842ns (42.821%)  route 1.124ns (57.179%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.050     2.050    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDCE (Prop_fdce_C_Q)         0.419     2.469 f  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/Q
                         net (fo=8, routed)           0.688     3.157    design_1_i/RGB_LED_0/inst/counter_256[1]
    SLICE_X112Y115       LUT5 (Prop_lut5_I2_O)        0.299     3.456 r  design_1_i/RGB_LED_0/inst/counter_256[7]_i_2/O
                         net (fo=2, routed)           0.436     3.892    design_1_i/RGB_LED_0/inst/counter_256[7]_i_2_n_0
    SLICE_X112Y115       LUT3 (Prop_lut3_I0_O)        0.124     4.016 r  design_1_i/RGB_LED_0/inst/counter_256[6]_i_1/O
                         net (fo=1, routed)           0.000     4.016    design_1_i/RGB_LED_0/inst/next_counter_256[6]
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.854     9.854    design_1_i/RGB_LED_0/inst/clk
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
                         clock pessimism              0.174    10.028    
                         clock uncertainty           -0.035     9.993    
    SLICE_X112Y115       FDCE (Setup_fdce_C_D)        0.081    10.074    design_1_i/RGB_LED_0/inst/counter_256_reg[6]
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.835ns (42.617%)  route 1.124ns (57.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.050     2.050    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDCE (Prop_fdce_C_Q)         0.419     2.469 f  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/Q
                         net (fo=8, routed)           0.688     3.157    design_1_i/RGB_LED_0/inst/counter_256[1]
    SLICE_X112Y115       LUT5 (Prop_lut5_I2_O)        0.299     3.456 r  design_1_i/RGB_LED_0/inst/counter_256[7]_i_2/O
                         net (fo=2, routed)           0.436     3.892    design_1_i/RGB_LED_0/inst/counter_256[7]_i_2_n_0
    SLICE_X112Y115       LUT4 (Prop_lut4_I2_O)        0.117     4.009 r  design_1_i/RGB_LED_0/inst/counter_256[7]_i_1/O
                         net (fo=1, routed)           0.000     4.009    design_1_i/RGB_LED_0/inst/next_counter_256[7]
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.854     9.854    design_1_i/RGB_LED_0/inst/clk
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/C
                         clock pessimism              0.174    10.028    
                         clock uncertainty           -0.035     9.993    
    SLICE_X112Y115       FDCE (Setup_fdce_C_D)        0.118    10.111    design_1_i/RGB_LED_0/inst/counter_256_reg[7]
  -------------------------------------------------------------------
                         required time                         10.111    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.746ns (40.608%)  route 1.091ns (59.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.050     2.050    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDCE (Prop_fdce_C_Q)         0.419     2.469 r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/Q
                         net (fo=8, routed)           1.091     3.560    design_1_i/RGB_LED_0/inst/counter_256[1]
    SLICE_X113Y115       LUT2 (Prop_lut2_I0_O)        0.327     3.887 r  design_1_i/RGB_LED_0/inst/counter_256[1]_i_1/O
                         net (fo=1, routed)           0.000     3.887    design_1_i/RGB_LED_0/inst/next_counter_256[1]
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.854     9.854    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                         clock pessimism              0.196    10.050    
                         clock uncertainty           -0.035    10.015    
    SLICE_X113Y115       FDCE (Setup_fdce_C_D)        0.075    10.090    design_1_i/RGB_LED_0/inst/counter_256_reg[1]
  -------------------------------------------------------------------
                         required time                         10.090    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.642ns (36.614%)  route 1.111ns (63.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.050     2.050    design_1_i/RGB_LED_0/inst/clk
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDCE (Prop_fdce_C_Q)         0.518     2.568 r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/Q
                         net (fo=7, routed)           1.111     3.679    design_1_i/RGB_LED_0/inst/counter_256[2]
    SLICE_X112Y115       LUT3 (Prop_lut3_I2_O)        0.124     3.803 r  design_1_i/RGB_LED_0/inst/counter_256[2]_i_1/O
                         net (fo=1, routed)           0.000     3.803    design_1_i/RGB_LED_0/inst/next_counter_256[2]
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.854     9.854    design_1_i/RGB_LED_0/inst/clk
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
                         clock pessimism              0.196    10.050    
                         clock uncertainty           -0.035    10.015    
    SLICE_X112Y115       FDCE (Setup_fdce_C_D)        0.077    10.092    design_1_i/RGB_LED_0/inst/counter_256_reg[2]
  -------------------------------------------------------------------
                         required time                         10.092    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.666ns (37.469%)  route 1.111ns (62.531%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.050     2.050    design_1_i/RGB_LED_0/inst/clk
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDCE (Prop_fdce_C_Q)         0.518     2.568 r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/Q
                         net (fo=7, routed)           1.111     3.679    design_1_i/RGB_LED_0/inst/counter_256[2]
    SLICE_X112Y115       LUT4 (Prop_lut4_I0_O)        0.148     3.827 r  design_1_i/RGB_LED_0/inst/counter_256[3]_i_1/O
                         net (fo=1, routed)           0.000     3.827    design_1_i/RGB_LED_0/inst/next_counter_256[3]
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.854     9.854    design_1_i/RGB_LED_0/inst/clk
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
                         clock pessimism              0.196    10.050    
                         clock uncertainty           -0.035    10.015    
    SLICE_X112Y115       FDCE (Setup_fdce_C_D)        0.118    10.133    design_1_i/RGB_LED_0/inst/counter_256_reg[3]
  -------------------------------------------------------------------
                         required time                         10.133    
                         arrival time                          -3.827    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.875ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.580ns (51.850%)  route 0.539ns (48.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.050     2.050    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDCE (Prop_fdce_C_Q)         0.456     2.506 f  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/Q
                         net (fo=9, routed)           0.539     3.045    design_1_i/RGB_LED_0/inst/counter_256[0]
    SLICE_X113Y115       LUT1 (Prop_lut1_I0_O)        0.124     3.169 r  design_1_i/RGB_LED_0/inst/counter_256[0]_i_1/O
                         net (fo=1, routed)           0.000     3.169    design_1_i/RGB_LED_0/inst/next_counter_256[0]
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.854     9.854    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
                         clock pessimism              0.196    10.050    
                         clock uncertainty           -0.035    10.015    
    SLICE_X113Y115       FDCE (Setup_fdce_C_D)        0.029    10.044    design_1_i/RGB_LED_0/inst/counter_256_reg[0]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  6.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.874%)  route 0.076ns (29.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.714     0.714    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDCE (Prop_fdce_C_Q)         0.141     0.855 r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/Q
                         net (fo=5, routed)           0.076     0.932    design_1_i/RGB_LED_0/inst/counter_256[4]
    SLICE_X112Y115       LUT6 (Prop_lut6_I5_O)        0.045     0.977 r  design_1_i/RGB_LED_0/inst/counter_256[5]_i_1/O
                         net (fo=1, routed)           0.000     0.977    design_1_i/RGB_LED_0/inst/next_counter_256[5]
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.988     0.988    design_1_i/RGB_LED_0/inst/clk
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/C
                         clock pessimism             -0.261     0.727    
    SLICE_X112Y115       FDCE (Hold_fdce_C_D)         0.121     0.848    design_1_i/RGB_LED_0/inst/counter_256_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.714     0.714    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDCE (Prop_fdce_C_Q)         0.141     0.855 r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/Q
                         net (fo=9, routed)           0.133     0.988    design_1_i/RGB_LED_0/inst/counter_256[0]
    SLICE_X112Y115       LUT4 (Prop_lut4_I2_O)        0.048     1.036 r  design_1_i/RGB_LED_0/inst/counter_256[3]_i_1/O
                         net (fo=1, routed)           0.000     1.036    design_1_i/RGB_LED_0/inst/next_counter_256[3]
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.988     0.988    design_1_i/RGB_LED_0/inst/clk
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
                         clock pessimism             -0.261     0.727    
    SLICE_X112Y115       FDCE (Hold_fdce_C_D)         0.131     0.858    design_1_i/RGB_LED_0/inst/counter_256_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.714     0.714    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDCE (Prop_fdce_C_Q)         0.141     0.855 r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/Q
                         net (fo=9, routed)           0.133     0.988    design_1_i/RGB_LED_0/inst/counter_256[0]
    SLICE_X112Y115       LUT3 (Prop_lut3_I0_O)        0.045     1.033 r  design_1_i/RGB_LED_0/inst/counter_256[2]_i_1/O
                         net (fo=1, routed)           0.000     1.033    design_1_i/RGB_LED_0/inst/next_counter_256[2]
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.988     0.988    design_1_i/RGB_LED_0/inst/clk
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
                         clock pessimism             -0.261     0.727    
    SLICE_X112Y115       FDCE (Hold_fdce_C_D)         0.120     0.847    design_1_i/RGB_LED_0/inst/counter_256_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.580%)  route 0.202ns (52.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.714     0.714    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDCE (Prop_fdce_C_Q)         0.141     0.855 r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/Q
                         net (fo=9, routed)           0.202     1.057    design_1_i/RGB_LED_0/inst/counter_256[0]
    SLICE_X113Y115       LUT2 (Prop_lut2_I1_O)        0.042     1.099 r  design_1_i/RGB_LED_0/inst/counter_256[1]_i_1/O
                         net (fo=1, routed)           0.000     1.099    design_1_i/RGB_LED_0/inst/next_counter_256[1]
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.988     0.988    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                         clock pessimism             -0.274     0.714    
    SLICE_X113Y115       FDCE (Hold_fdce_C_D)         0.107     0.821    design_1_i/RGB_LED_0/inst/counter_256_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.986%)  route 0.202ns (52.014%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.714     0.714    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDCE (Prop_fdce_C_Q)         0.141     0.855 f  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/Q
                         net (fo=9, routed)           0.202     1.057    design_1_i/RGB_LED_0/inst/counter_256[0]
    SLICE_X113Y115       LUT1 (Prop_lut1_I0_O)        0.045     1.102 r  design_1_i/RGB_LED_0/inst/counter_256[0]_i_1/O
                         net (fo=1, routed)           0.000     1.102    design_1_i/RGB_LED_0/inst/next_counter_256[0]
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.988     0.988    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
                         clock pessimism             -0.274     0.714    
    SLICE_X113Y115       FDCE (Hold_fdce_C_D)         0.091     0.805    design_1_i/RGB_LED_0/inst/counter_256_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.208ns (47.133%)  route 0.233ns (52.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.714     0.714    design_1_i/RGB_LED_0/inst/clk
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDCE (Prop_fdce_C_Q)         0.164     0.878 r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/Q
                         net (fo=4, routed)           0.233     1.111    design_1_i/RGB_LED_0/inst/counter_256[6]
    SLICE_X112Y115       LUT4 (Prop_lut4_I0_O)        0.044     1.155 r  design_1_i/RGB_LED_0/inst/counter_256[7]_i_1/O
                         net (fo=1, routed)           0.000     1.155    design_1_i/RGB_LED_0/inst/next_counter_256[7]
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.988     0.988    design_1_i/RGB_LED_0/inst/clk
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/C
                         clock pessimism             -0.274     0.714    
    SLICE_X112Y115       FDCE (Hold_fdce_C_D)         0.131     0.845    design_1_i/RGB_LED_0/inst/counter_256_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.714     0.714    design_1_i/RGB_LED_0/inst/clk
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDCE (Prop_fdce_C_Q)         0.164     0.878 r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/Q
                         net (fo=4, routed)           0.233     1.111    design_1_i/RGB_LED_0/inst/counter_256[6]
    SLICE_X112Y115       LUT3 (Prop_lut3_I2_O)        0.045     1.156 r  design_1_i/RGB_LED_0/inst/counter_256[6]_i_1/O
                         net (fo=1, routed)           0.000     1.156    design_1_i/RGB_LED_0/inst/next_counter_256[6]
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.988     0.988    design_1_i/RGB_LED_0/inst/clk
    SLICE_X112Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
                         clock pessimism             -0.274     0.714    
    SLICE_X112Y115       FDCE (Hold_fdce_C_D)         0.121     0.835    design_1_i/RGB_LED_0/inst/counter_256_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.190ns (39.938%)  route 0.286ns (60.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.714     0.714    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDCE (Prop_fdce_C_Q)         0.141     0.855 r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/Q
                         net (fo=5, routed)           0.166     1.022    design_1_i/RGB_LED_0/inst/counter_256[4]
    SLICE_X112Y115       LUT5 (Prop_lut5_I4_O)        0.049     1.071 r  design_1_i/RGB_LED_0/inst/counter_256[4]_i_1/O
                         net (fo=1, routed)           0.119     1.190    design_1_i/RGB_LED_0/inst/next_counter_256[4]
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.988     0.988    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y115       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
                         clock pessimism             -0.274     0.714    
    SLICE_X113Y115       FDCE (Hold_fdce_C_D)        -0.002     0.712    design_1_i/RGB_LED_0/inst/counter_256_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.478    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/RGB_LED_0/inst/clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y115  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C



