// Individual bit access constants
const char B0 = 0;
const char B1 = 1;
const char B2 = 2;
const char B3 = 3;
const char B4 = 4;
const char B5 = 5;
const char B6 = 6;
const char B7 = 7;
const char B8 = 8;
const char B9 = 9;
const char B10 = 10;
const char B11 = 11;
const char B12 = 12;
const char B13 = 13;
const char B14 = 14;
const char B15 = 15;
const char B16 = 16;
const char B17 = 17;
const char B18 = 18;
const char B19 = 19;
const char B20 = 20;
const char B21 = 21;
const char B22 = 22;
const char B23 = 23;
const char B24 = 24;
const char B25 = 25;
const char B26 = 26;
const char B27 = 27;
const char B28 = 28;
const char B29 = 29;
const char B30 = 30;
const char B31 = 31;

const unsigned long __BOOT_FLASH_SIZE = 0x00028000;

const unsigned long __FLASH_SIZE = 0x00200000;

// FLASH library legacy constants & requirements
const unsigned int _FLASH_ERASE = 0x4000;
const unsigned int _FLASH_WRITE_LATCH = 0x0800;
const unsigned int __FLASH_ERASE = _FLASH_ERASE;
const unsigned int __FLASH_WRITE_LATCH = _FLASH_WRITE_LATCH;
const unsigned int __FLASH_ERASE_BLOCK = __FLASH_ERASE;
const unsigned int __FLASH_WRITE_BLOCK = __FLASH_WRITE_LATCH;

// Working space registers
rx unsigned long R0  absolute 0x0000;
rx unsigned long R1  absolute 0x0004;
rx unsigned long R2  absolute 0x0008;
rx unsigned long R3  absolute 0x000C;
rx unsigned long R4  absolute 0x0010;
rx unsigned long R5  absolute 0x0014;
rx unsigned long R6  absolute 0x0018;
rx unsigned long R7  absolute 0x001C;
rx unsigned long R8  absolute 0x0020;
rx unsigned long R9  absolute 0x0024;
rx unsigned long R10 absolute 0x0028;
rx unsigned long R11 absolute 0x002C;
rx unsigned long R12 absolute 0x0030;
rx unsigned long R13 absolute 0x0034;
rx unsigned long R14 absolute 0x0038;
rx unsigned long R15 absolute 0x003C;
rx unsigned long R16 absolute 0x0040;
rx unsigned long R17 absolute 0x0044;
rx unsigned long R18 absolute 0x0048;
rx unsigned long R19 absolute 0x004C;
rx unsigned long R20 absolute 0x0050;
rx unsigned long R21 absolute 0x0054;
rx unsigned long R22 absolute 0x0058;
rx unsigned long R23 absolute 0x005C;
rx unsigned long R24 absolute 0x0060;
rx unsigned long R25 absolute 0x0064;
rx unsigned long R26 absolute 0x0068;
rx unsigned long R27 absolute 0x006C;
rx unsigned long R28 absolute 0x0070;
rx unsigned long R29 absolute 0x0074;
rx unsigned long R30 absolute 0x0078;
rx unsigned long R31 absolute 0x007C;

rx unsigned long GP  absolute 0x0004;
rx unsigned long SP  absolute 0x0074;
rx unsigned long RA  absolute 0x007C;

const unsigned short ICS_AUTO                  =     0;
const unsigned short ICS_SOFT                  =     1;
const unsigned short ICS_SRS                   =     2;
const unsigned short ICS_OFF                   =     3;

const unsigned int IVT_CORE_TIMER            = 0x0000;
const unsigned int IVT_CORE_SOFTWARE_0       = 0x0001;
const unsigned int IVT_CORE_SOFTWARE_1       = 0x0002;
const unsigned int IVT_EXTERNAL_0            = 0x0003;
const unsigned int IVT_TIMER_1               = 0x0004;
const unsigned int IVT_INPUT_CAPTURE_1_ERROR = 0x0005;
const unsigned int IVT_INPUT_CAPTURE_1       = 0x0006;
const unsigned int IVT_OUTPUT_COMPARE_1      = 0x0007;
const unsigned int IVT_EXTERNAL_1            = 0x0008;
const unsigned int IVT_TIMER_2               = 0x0009;
const unsigned int IVT_INPUT_CAPTURE_2_ERROR = 0x000A;
const unsigned int IVT_INPUT_CAPTURE_2       = 0x000B;
const unsigned int IVT_OUTPUT_COMPARE_2      = 0x000C;
const unsigned int IVT_EXTERNAL_2            = 0x000D;
const unsigned int IVT_TIMER_3               = 0x000E;
const unsigned int IVT_INPUT_CAPTURE_3_ERROR = 0x000F;
const unsigned int IVT_INPUT_CAPTURE_3       = 0x0010;
const unsigned int IVT_OUTPUT_COMPARE_3      = 0x0011;
const unsigned int IVT_EXTERNAL_3            = 0x0012;
const unsigned int IVT_TIMER_4               = 0x0013;
const unsigned int IVT_INPUT_CAPTURE_4_ERROR = 0x0014;
const unsigned int IVT_INPUT_CAPTURE_4       = 0x0015;
const unsigned int IVT_OUTPUT_COMPARE_4      = 0x0016;
const unsigned int IVT_EXTERNAL_4            = 0x0017;
const unsigned int IVT_TIMER_5               = 0x0018;
const unsigned int IVT_INPUT_CAPTURE_5_ERROR = 0x0019;
const unsigned int IVT_INPUT_CAPTURE_5       = 0x001A;
const unsigned int IVT_OUTPUT_COMPARE_5      = 0x001B;
const unsigned int IVT_TIMER_6               = 0x001C;
const unsigned int IVT_INPUT_CAPTURE_6_ERROR = 0x001D;
const unsigned int IVT_INPUT_CAPTURE_6       = 0x001E;
const unsigned int IVT_OUTPUT_COMPARE_6      = 0x001F;
const unsigned int IVT_TIMER_7               = 0x0020;
const unsigned int IVT_INPUT_CAPTURE_7_ERROR = 0x0021;
const unsigned int IVT_INPUT_CAPTURE_7       = 0x0022;
const unsigned int IVT_OUTPUT_COMPARE_7      = 0x0023;
const unsigned int IVT_TIMER_8               = 0x0024;
const unsigned int IVT_INPUT_CAPTURE_8_ERROR = 0x0025;
const unsigned int IVT_INPUT_CAPTURE_8       = 0x0026;
const unsigned int IVT_OUTPUT_COMPARE_8      = 0x0027;
const unsigned int IVT_TIMER_9               = 0x0028;
const unsigned int IVT_INPUT_CAPTURE_9_ERROR = 0x0029;
const unsigned int IVT_INPUT_CAPTURE_9       = 0x002A;
const unsigned int IVT_OUTPUT_COMPARE_9      = 0x002B;
const unsigned int IVT_ADC1                  = 0x002C;
const unsigned int IVT_RESERVED45            = 0x002D;
const unsigned int IVT_ADC1_DC1              = 0x002E;
const unsigned int IVT_ADC1_DC2              = 0x002F;
const unsigned int IVT_ADC1_DC3              = 0x0030;
const unsigned int IVT_ADC1_DC4              = 0x0031;
const unsigned int IVT_ADC1_DC5              = 0x0032;
const unsigned int IVT_ADC1_DC6              = 0x0033;
const unsigned int IVT_ADC1_DF1              = 0x0034;
const unsigned int IVT_ADC1_DF2              = 0x0035;
const unsigned int IVT_ADC1_DF3              = 0x0036;
const unsigned int IVT_ADC1_DF4              = 0x0037;
const unsigned int IVT_ADC1_DF5              = 0x0038;
const unsigned int IVT_ADC1_DF6              = 0x0039;
const unsigned int IVT_RESERVED58            = 0x003A;
const unsigned int IVT_ADC1_DATA0            = 0x003B;
const unsigned int IVT_ADC1_DATA1            = 0x003C;
const unsigned int IVT_ADC1_DATA2            = 0x003D;
const unsigned int IVT_ADC1_DATA3            = 0x003E;
const unsigned int IVT_ADC1_DATA4            = 0x003F;
const unsigned int IVT_ADC1_DATA5            = 0x0040;
const unsigned int IVT_ADC1_DATA6            = 0x0041;
const unsigned int IVT_ADC1_DATA7            = 0x0042;
const unsigned int IVT_ADC1_DATA8            = 0x0043;
const unsigned int IVT_ADC1_DATA9            = 0x0044;
const unsigned int IVT_ADC1_DATA10           = 0x0045;
const unsigned int IVT_ADC1_DATA11           = 0x0046;
const unsigned int IVT_ADC1_DATA12           = 0x0047;
const unsigned int IVT_ADC1_DATA13           = 0x0048;
const unsigned int IVT_ADC1_DATA14           = 0x0049;
const unsigned int IVT_ADC1_DATA15           = 0x004A;
const unsigned int IVT_ADC1_DATA16           = 0x004B;
const unsigned int IVT_ADC1_DATA17           = 0x004C;
const unsigned int IVT_ADC1_DATA18           = 0x004D;
const unsigned int IVT_ADC1_DATA19           = 0x004E;
const unsigned int IVT_ADC1_DATA20           = 0x004F;
const unsigned int IVT_ADC1_DATA21           = 0x0050;
const unsigned int IVT_ADC1_DATA22           = 0x0051;
const unsigned int IVT_ADC1_DATA23           = 0x0052;
const unsigned int IVT_ADC1_DATA24           = 0x0053;
const unsigned int IVT_ADC1_DATA25           = 0x0054;
const unsigned int IVT_ADC1_DATA26           = 0x0055;
const unsigned int IVT_ADC1_DATA27           = 0x0056;
const unsigned int IVT_ADC1_DATA28           = 0x0057;
const unsigned int IVT_ADC1_DATA29           = 0x0058;
const unsigned int IVT_ADC1_DATA30           = 0x0059;
const unsigned int IVT_ADC1_DATA31           = 0x005A;
const unsigned int IVT_ADC1_DATA32           = 0x005B;
const unsigned int IVT_ADC1_DATA33           = 0x005C;
const unsigned int IVT_ADC1_DATA34           = 0x005D;
const unsigned int IVT_ADC1_DATA35           = 0x005E;
const unsigned int IVT_ADC1_DATA36           = 0x005F;
const unsigned int IVT_ADC1_DATA37           = 0x0060;
const unsigned int IVT_ADC1_DATA38           = 0x0061;
const unsigned int IVT_ADC1_DATA39           = 0x0062;
const unsigned int IVT_ADC1_DATA40           = 0x0063;
const unsigned int IVT_ADC1_DATA41           = 0x0064;
const unsigned int IVT_ADC1_DATA42           = 0x0065;
const unsigned int IVT_ADC1_DATA43           = 0x0066;
const unsigned int IVT_ADC1_DATA44           = 0x0067;
const unsigned int IVT_CORE_PERF_COUNT       = 0x0068;
const unsigned int IVT_CORE_FAST_DEBUG_CHAN  = 0x0069;
const unsigned int IVT_SYSTEM_BUS_PROTECTION = 0x006A;
const unsigned int IVT_RESERVED107           = 0x006B;
const unsigned int IVT_RESERVED108           = 0x006C;
const unsigned int IVT_SPI1_FAULT            = 0x006D;
const unsigned int IVT_SPI1_RX               = 0x006E;
const unsigned int IVT_SPI1_TX               = 0x006F;
const unsigned int IVT_UART1_FAULT           = 0x0070;
const unsigned int IVT_UART1_RX              = 0x0071;
const unsigned int IVT_UART1_TX              = 0x0072;
const unsigned int IVT_I2C1_BUS              = 0x0073;
const unsigned int IVT_I2C1_SLAVE            = 0x0074;
const unsigned int IVT_I2C1_MASTER           = 0x0075;
const unsigned int IVT_CHANGE_NOTICE_A       = 0x0076;
const unsigned int IVT_CHANGE_NOTICE_B       = 0x0077;
const unsigned int IVT_CHANGE_NOTICE_C       = 0x0078;
const unsigned int IVT_CHANGE_NOTICE_D       = 0x0079;
const unsigned int IVT_CHANGE_NOTICE_E       = 0x007A;
const unsigned int IVT_CHANGE_NOTICE_F       = 0x007B;
const unsigned int IVT_CHANGE_NOTICE_G       = 0x007C;
const unsigned int IVT_CHANGE_NOTICE_H       = 0x007D;
const unsigned int IVT_CHANGE_NOTICE_J       = 0x007E;
const unsigned int IVT_RESERVED127           = 0x007F;
const unsigned int IVT_PMP                   = 0x0080;
const unsigned int IVT_PMP_ERROR             = 0x0081;
const unsigned int IVT_COMPARATOR_1          = 0x0082;
const unsigned int IVT_COMPARATOR_2          = 0x0083;
const unsigned int IVT_USB                   = 0x0084;
const unsigned int IVT_USB_DMA               = 0x0085;
const unsigned int IVT_DMA0                  = 0x0086;
const unsigned int IVT_DMA1                  = 0x0087;
const unsigned int IVT_DMA2                  = 0x0088;
const unsigned int IVT_DMA3                  = 0x0089;
const unsigned int IVT_DMA4                  = 0x008A;
const unsigned int IVT_DMA5                  = 0x008B;
const unsigned int IVT_DMA6                  = 0x008C;
const unsigned int IVT_DMA7                  = 0x008D;
const unsigned int IVT_SPI2_FAULT            = 0x008E;
const unsigned int IVT_SPI2_RX               = 0x008F;
const unsigned int IVT_SPI2_TX               = 0x0090;
const unsigned int IVT_UART2_FAULT           = 0x0091;
const unsigned int IVT_UART2_RX              = 0x0092;
const unsigned int IVT_UART2_TX              = 0x0093;
const unsigned int IVT_I2C2_BUS              = 0x0094;
const unsigned int IVT_I2C2_SLAVE            = 0x0095;
const unsigned int IVT_I2C2_MASTER           = 0x0096;
const unsigned int IVT_CAN1                  = 0x0097;
const unsigned int IVT_CAN2                  = 0x0098;
const unsigned int IVT_ETHERNET              = 0x0099;
const unsigned int IVT_SPI3_FAULT            = 0x009A;
const unsigned int IVT_SPI3_RX               = 0x009B;
const unsigned int IVT_SPI3_TX               = 0x009C;
const unsigned int IVT_UART3_FAULT           = 0x009D;
const unsigned int IVT_UART3_RX              = 0x009E;
const unsigned int IVT_UART3_TX              = 0x009F;
const unsigned int IVT_I2C3_BUS              = 0x00A0;
const unsigned int IVT_I2C3_SLAVE            = 0x00A1;
const unsigned int IVT_I2C3_MASTER           = 0x00A2;
const unsigned int IVT_SPI4_FAULT            = 0x00A3;
const unsigned int IVT_SPI4_RX               = 0x00A4;
const unsigned int IVT_SPI4_TX               = 0x00A5;
const unsigned int IVT_RTCC                  = 0x00A6;
const unsigned int IVT_FLASH_CONTROL         = 0x00A7;
const unsigned int IVT_PREFETCH              = 0x00A8;
const unsigned int IVT_SQI1                  = 0x00A9;
const unsigned int IVT_UART4_FAULT           = 0x00AA;
const unsigned int IVT_UART4_RX              = 0x00AB;
const unsigned int IVT_UART4_TX              = 0x00AC;
const unsigned int IVT_I2C4_BUS              = 0x00AD;
const unsigned int IVT_I2C4_SLAVE            = 0x00AE;
const unsigned int IVT_I2C4_MASTER           = 0x00AF;
const unsigned int IVT_SPI5_FAULT            = 0x00B0;
const unsigned int IVT_SPI5_RX               = 0x00B1;
const unsigned int IVT_SPI5_TX               = 0x00B2;
const unsigned int IVT_UART5_FAULT           = 0x00B3;
const unsigned int IVT_UART5_RX              = 0x00B4;
const unsigned int IVT_UART5_TX              = 0x00B5;
const unsigned int IVT_I2C5_BUS              = 0x00B6;
const unsigned int IVT_I2C5_SLAVE            = 0x00B7;
const unsigned int IVT_I2C5_MASTER           = 0x00B8;
const unsigned int IVT_SPI6_FAULT            = 0x00B9;
const unsigned int IVT_SPI6_RX               = 0x00BA;
const unsigned int IVT_SPI6_TX               = 0x00BB;
const unsigned int IVT_UART6_FAULT           = 0x00BC;
const unsigned int IVT_UART6_RX              = 0x00BD;
const unsigned int IVT_UART6_TX              = 0x00BE;


// Special function registers (SFRs)
sfr unsigned long   volatile CFGCON           absolute 0xBF800000;
    const register unsigned short int TDOEN = 0;
    sbit  TDOEN_bit at CFGCON.B0;
    const register unsigned short int TROEN = 2;
    sbit  TROEN_bit at CFGCON.B2;
    const register unsigned short int JTAGEN = 3;
    sbit  JTAGEN_bit at CFGCON.B3;
    const register unsigned short int ECCCON0 = 4;
    sbit  ECCCON0_bit at CFGCON.B4;
    const register unsigned short int ECCCON1 = 5;
    sbit  ECCCON1_bit at CFGCON.B5;
    const register unsigned short int USBSSEN = 8;
    sbit  USBSSEN_bit at CFGCON.B8;
    const register unsigned short int PGLOCK = 11;
    sbit  PGLOCK_bit at CFGCON.B11;
    const register unsigned short int PMDLOCK = 12;
    sbit  PMDLOCK_bit at CFGCON.B12;
    const register unsigned short int IOLOCK = 13;
    sbit  IOLOCK_bit at CFGCON.B13;
    const register unsigned short int OCACLK = 16;
    sbit  OCACLK_bit at CFGCON.B16;
    const register unsigned short int ICACLK = 17;
    sbit  ICACLK_bit at CFGCON.B17;
    const register unsigned short int CPUPRI = 24;
    sbit  CPUPRI_bit at CFGCON.B24;
    const register unsigned short int DMAPRI = 25;
    sbit  DMAPRI_bit at CFGCON.B25;
sfr unsigned long   volatile DEVID            absolute 0xBF800020;
    const register unsigned short int DEVID0 = 0;
    sbit  DEVID0_bit at DEVID.B0;
    const register unsigned short int DEVID1 = 1;
    sbit  DEVID1_bit at DEVID.B1;
    const register unsigned short int DEVID2 = 2;
    sbit  DEVID2_bit at DEVID.B2;
    const register unsigned short int DEVID3 = 3;
    sbit  DEVID3_bit at DEVID.B3;
    const register unsigned short int DEVID4 = 4;
    sbit  DEVID4_bit at DEVID.B4;
    const register unsigned short int DEVID5 = 5;
    sbit  DEVID5_bit at DEVID.B5;
    const register unsigned short int DEVID6 = 6;
    sbit  DEVID6_bit at DEVID.B6;
    const register unsigned short int DEVID7 = 7;
    sbit  DEVID7_bit at DEVID.B7;
    const register unsigned short int DEVID8 = 8;
    sbit  DEVID8_bit at DEVID.B8;
    const register unsigned short int DEVID9 = 9;
    sbit  DEVID9_bit at DEVID.B9;
    const register unsigned short int DEVID10 = 10;
    sbit  DEVID10_bit at DEVID.B10;
    const register unsigned short int DEVID11 = 11;
    sbit  DEVID11_bit at DEVID.B11;
    const register unsigned short int DEVID12 = 12;
    sbit  DEVID12_bit at DEVID.B12;
    const register unsigned short int DEVID13 = 13;
    sbit  DEVID13_bit at DEVID.B13;
    const register unsigned short int DEVID14 = 14;
    sbit  DEVID14_bit at DEVID.B14;
    const register unsigned short int DEVID15 = 15;
    sbit  DEVID15_bit at DEVID.B15;
    const register unsigned short int DEVID16 = 16;
    sbit  DEVID16_bit at DEVID.B16;
    const register unsigned short int DEVID17 = 17;
    sbit  DEVID17_bit at DEVID.B17;
    const register unsigned short int DEVID18 = 18;
    sbit  DEVID18_bit at DEVID.B18;
    const register unsigned short int DEVID19 = 19;
    sbit  DEVID19_bit at DEVID.B19;
    const register unsigned short int DEVID20 = 20;
    sbit  DEVID20_bit at DEVID.B20;
    const register unsigned short int DEVID21 = 21;
    sbit  DEVID21_bit at DEVID.B21;
    const register unsigned short int DEVID22 = 22;
    sbit  DEVID22_bit at DEVID.B22;
    const register unsigned short int DEVID23 = 23;
    sbit  DEVID23_bit at DEVID.B23;
    const register unsigned short int DEVID24 = 24;
    sbit  DEVID24_bit at DEVID.B24;
    const register unsigned short int DEVID25 = 25;
    sbit  DEVID25_bit at DEVID.B25;
    const register unsigned short int DEVID26 = 26;
    sbit  DEVID26_bit at DEVID.B26;
    const register unsigned short int DEVID27 = 27;
    sbit  DEVID27_bit at DEVID.B27;
    const register unsigned short int VER0 = 28;
    sbit  VER0_bit at DEVID.B28;
    const register unsigned short int VER1 = 29;
    sbit  VER1_bit at DEVID.B29;
    const register unsigned short int VER2 = 30;
    sbit  VER2_bit at DEVID.B30;
    const register unsigned short int VER3 = 31;
    sbit  VER3_bit at DEVID.B31;
sfr unsigned long   volatile SYSKEY           absolute 0xBF800030;
    const register unsigned short int SYSKEY0 = 0;
    sbit  SYSKEY0_bit at SYSKEY.B0;
    const register unsigned short int SYSKEY1 = 1;
    sbit  SYSKEY1_bit at SYSKEY.B1;
    const register unsigned short int SYSKEY2 = 2;
    sbit  SYSKEY2_bit at SYSKEY.B2;
    const register unsigned short int SYSKEY3 = 3;
    sbit  SYSKEY3_bit at SYSKEY.B3;
    const register unsigned short int SYSKEY4 = 4;
    sbit  SYSKEY4_bit at SYSKEY.B4;
    const register unsigned short int SYSKEY5 = 5;
    sbit  SYSKEY5_bit at SYSKEY.B5;
    const register unsigned short int SYSKEY6 = 6;
    sbit  SYSKEY6_bit at SYSKEY.B6;
    const register unsigned short int SYSKEY7 = 7;
    sbit  SYSKEY7_bit at SYSKEY.B7;
    const register unsigned short int SYSKEY8 = 8;
    sbit  SYSKEY8_bit at SYSKEY.B8;
    const register unsigned short int SYSKEY9 = 9;
    sbit  SYSKEY9_bit at SYSKEY.B9;
    const register unsigned short int SYSKEY10 = 10;
    sbit  SYSKEY10_bit at SYSKEY.B10;
    const register unsigned short int SYSKEY11 = 11;
    sbit  SYSKEY11_bit at SYSKEY.B11;
    const register unsigned short int SYSKEY12 = 12;
    sbit  SYSKEY12_bit at SYSKEY.B12;
    const register unsigned short int SYSKEY13 = 13;
    sbit  SYSKEY13_bit at SYSKEY.B13;
    const register unsigned short int SYSKEY14 = 14;
    sbit  SYSKEY14_bit at SYSKEY.B14;
    const register unsigned short int SYSKEY15 = 15;
    sbit  SYSKEY15_bit at SYSKEY.B15;
    const register unsigned short int SYSKEY16 = 16;
    sbit  SYSKEY16_bit at SYSKEY.B16;
    const register unsigned short int SYSKEY17 = 17;
    sbit  SYSKEY17_bit at SYSKEY.B17;
    const register unsigned short int SYSKEY18 = 18;
    sbit  SYSKEY18_bit at SYSKEY.B18;
    const register unsigned short int SYSKEY19 = 19;
    sbit  SYSKEY19_bit at SYSKEY.B19;
    const register unsigned short int SYSKEY20 = 20;
    sbit  SYSKEY20_bit at SYSKEY.B20;
    const register unsigned short int SYSKEY21 = 21;
    sbit  SYSKEY21_bit at SYSKEY.B21;
    const register unsigned short int SYSKEY22 = 22;
    sbit  SYSKEY22_bit at SYSKEY.B22;
    const register unsigned short int SYSKEY23 = 23;
    sbit  SYSKEY23_bit at SYSKEY.B23;
    const register unsigned short int SYSKEY24 = 24;
    sbit  SYSKEY24_bit at SYSKEY.B24;
    const register unsigned short int SYSKEY25 = 25;
    sbit  SYSKEY25_bit at SYSKEY.B25;
    const register unsigned short int SYSKEY26 = 26;
    sbit  SYSKEY26_bit at SYSKEY.B26;
    const register unsigned short int SYSKEY27 = 27;
    sbit  SYSKEY27_bit at SYSKEY.B27;
    const register unsigned short int SYSKEY28 = 28;
    sbit  SYSKEY28_bit at SYSKEY.B28;
    const register unsigned short int SYSKEY29 = 29;
    sbit  SYSKEY29_bit at SYSKEY.B29;
    const register unsigned short int SYSKEY30 = 30;
    sbit  SYSKEY30_bit at SYSKEY.B30;
    const register unsigned short int SYSKEY31 = 31;
    sbit  SYSKEY31_bit at SYSKEY.B31;
sfr atomic unsigned long            PMD1             absolute 0xBF800040;
    const register unsigned short int AD1MD = 0;
    sbit  AD1MD_bit at PMD1.B0;
    const register unsigned short int CVRMD = 12;
    sbit  CVRMD_bit at PMD1.B12;
sfr unsigned long   volatile PMD1CLR          absolute 0xBF800044;
sfr unsigned long   volatile PMD1SET          absolute 0xBF800048;
sfr unsigned long   volatile PMD1INV          absolute 0xBF80004C;
sfr atomic unsigned long            PMD2             absolute 0xBF800050;
    const register unsigned short int CMP1MD = 0;
    sbit  CMP1MD_bit at PMD2.B0;
    const register unsigned short int CMP2MD = 1;
    sbit  CMP2MD_bit at PMD2.B1;
sfr unsigned long   volatile PMD2CLR          absolute 0xBF800054;
sfr unsigned long   volatile PMD2SET          absolute 0xBF800058;
sfr unsigned long   volatile PMD2INV          absolute 0xBF80005C;
sfr atomic unsigned long            PMD3             absolute 0xBF800060;
    const register unsigned short int IC1MD = 0;
    sbit  IC1MD_bit at PMD3.B0;
    const register unsigned short int IC2MD = 1;
    sbit  IC2MD_bit at PMD3.B1;
    const register unsigned short int IC3MD = 2;
    sbit  IC3MD_bit at PMD3.B2;
    const register unsigned short int IC4MD = 3;
    sbit  IC4MD_bit at PMD3.B3;
    const register unsigned short int IC5MD = 4;
    sbit  IC5MD_bit at PMD3.B4;
    const register unsigned short int IC6MD = 5;
    sbit  IC6MD_bit at PMD3.B5;
    const register unsigned short int IC7MD = 6;
    sbit  IC7MD_bit at PMD3.B6;
    const register unsigned short int IC8MD = 7;
    sbit  IC8MD_bit at PMD3.B7;
    const register unsigned short int IC9MD = 8;
    sbit  IC9MD_bit at PMD3.B8;
    const register unsigned short int OC1MD = 16;
    sbit  OC1MD_bit at PMD3.B16;
    const register unsigned short int OC2MD = 17;
    sbit  OC2MD_bit at PMD3.B17;
    const register unsigned short int OC3MD = 18;
    sbit  OC3MD_bit at PMD3.B18;
    const register unsigned short int OC4MD = 19;
    sbit  OC4MD_bit at PMD3.B19;
    const register unsigned short int OC5MD = 20;
    sbit  OC5MD_bit at PMD3.B20;
    const register unsigned short int OC6MD = 21;
    sbit  OC6MD_bit at PMD3.B21;
    const register unsigned short int OC7MD = 22;
    sbit  OC7MD_bit at PMD3.B22;
    const register unsigned short int OC8MD = 23;
    sbit  OC8MD_bit at PMD3.B23;
    const register unsigned short int OC9MD = 24;
    sbit  OC9MD_bit at PMD3.B24;
sfr unsigned long   volatile PMD3CLR          absolute 0xBF800064;
sfr unsigned long   volatile PMD3SET          absolute 0xBF800068;
sfr unsigned long   volatile PMD3INV          absolute 0xBF80006C;
sfr atomic unsigned long   volatile PMD4             absolute 0xBF800070;
    const register unsigned short int T1MD = 0;
    sbit  T1MD_bit at PMD4.B0;
    const register unsigned short int T2MD = 1;
    sbit  T2MD_bit at PMD4.B1;
    const register unsigned short int T3MD = 2;
    sbit  T3MD_bit at PMD4.B2;
    const register unsigned short int T4MD = 3;
    sbit  T4MD_bit at PMD4.B3;
    const register unsigned short int T5MD = 4;
    sbit  T5MD_bit at PMD4.B4;
    const register unsigned short int T6MD = 5;
    sbit  T6MD_bit at PMD4.B5;
    const register unsigned short int T7MD = 6;
    sbit  T7MD_bit at PMD4.B6;
    const register unsigned short int T8MD = 7;
    sbit  T8MD_bit at PMD4.B7;
    const register unsigned short int T9MD = 8;
    sbit  T9MD_bit at PMD4.B8;
sfr unsigned long   volatile PMD4CLR          absolute 0xBF800074;
sfr unsigned long   volatile PMD4SET          absolute 0xBF800078;
sfr unsigned long   volatile PMD4INV          absolute 0xBF80007C;
sfr atomic unsigned long   volatile PMD5             absolute 0xBF800080;
    const register unsigned short int U1MD = 0;
    sbit  U1MD_bit at PMD5.B0;
    const register unsigned short int U2MD = 1;
    sbit  U2MD_bit at PMD5.B1;
    const register unsigned short int U3MD = 2;
    sbit  U3MD_bit at PMD5.B2;
    const register unsigned short int U4MD = 3;
    sbit  U4MD_bit at PMD5.B3;
    const register unsigned short int U5MD = 4;
    sbit  U5MD_bit at PMD5.B4;
    const register unsigned short int U6MD = 5;
    sbit  U6MD_bit at PMD5.B5;
    const register unsigned short int SPI1MD = 8;
    sbit  SPI1MD_bit at PMD5.B8;
    const register unsigned short int SPI2MD = 9;
    sbit  SPI2MD_bit at PMD5.B9;
    const register unsigned short int SPI3MD = 10;
    sbit  SPI3MD_bit at PMD5.B10;
    const register unsigned short int SPI4MD = 11;
    sbit  SPI4MD_bit at PMD5.B11;
    const register unsigned short int SPI5MD = 12;
    sbit  SPI5MD_bit at PMD5.B12;
    const register unsigned short int SPI6MD = 13;
    sbit  SPI6MD_bit at PMD5.B13;
    const register unsigned short int I2C1MD = 16;
    sbit  I2C1MD_bit at PMD5.B16;
    const register unsigned short int I2C2MD = 17;
    sbit  I2C2MD_bit at PMD5.B17;
    const register unsigned short int I2C3MD = 18;
    sbit  I2C3MD_bit at PMD5.B18;
    const register unsigned short int I2C4MD = 19;
    sbit  I2C4MD_bit at PMD5.B19;
    const register unsigned short int I2C5MD = 20;
    sbit  I2C5MD_bit at PMD5.B20;
    const register unsigned short int USBMD = 24;
    sbit  USBMD_bit at PMD5.B24;
    const register unsigned short int CAN1MD = 28;
    sbit  CAN1MD_bit at PMD5.B28;
    const register unsigned short int CAN2MD = 29;
    sbit  CAN2MD_bit at PMD5.B29;
sfr unsigned long   volatile PMD5CLR          absolute 0xBF800084;
sfr unsigned long   volatile PMD5SET          absolute 0xBF800088;
sfr unsigned long   volatile PMD5INV          absolute 0xBF80008C;
sfr atomic unsigned long   volatile PMD6             absolute 0xBF800090;
    const register unsigned short int RTCCMD = 0;
    sbit  RTCCMD_bit at PMD6.B0;
    const register unsigned short int REFO1MD = 8;
    sbit  REFO1MD_bit at PMD6.B8;
    const register unsigned short int REFO2MD = 9;
    sbit  REFO2MD_bit at PMD6.B9;
    const register unsigned short int REFO3MD = 10;
    sbit  REFO3MD_bit at PMD6.B10;
    const register unsigned short int REFO4MD = 11;
    sbit  REFO4MD_bit at PMD6.B11;
    const register unsigned short int PMPMD = 16;
    sbit  PMPMD_bit at PMD6.B16;
    const register unsigned short int EBIMD = 17;
    sbit  EBIMD_bit at PMD6.B17;
    const register unsigned short int SQI1MD = 23;
    sbit  SQI1MD_bit at PMD6.B23;
    const register unsigned short int ETHMD = 28;
    sbit  ETHMD_bit at PMD6.B28;
sfr unsigned long   volatile PMD6CLR          absolute 0xBF800094;
sfr unsigned long   volatile PMD6SET          absolute 0xBF800098;
sfr unsigned long   volatile PMD6INV          absolute 0xBF80009C;
sfr atomic unsigned long   volatile PMD7             absolute 0xBF8000A0;
    const register unsigned short int DMAMD = 4;
    sbit  DMAMD_bit at PMD7.B4;
    const register unsigned short int RNGMD = 20;
    sbit  RNGMD_bit at PMD7.B20;
sfr unsigned long   volatile PMD7CLR          absolute 0xBF8000A4;
sfr unsigned long   volatile PMD7SET          absolute 0xBF8000A8;
sfr unsigned long   volatile PMD7INV          absolute 0xBF8000AC;
sfr atomic unsigned long   volatile CFGEBIA          absolute 0xBF8000C0;
    const register unsigned short int EBIA0EN = 0;
    sbit  EBIA0EN_bit at CFGEBIA.B0;
    const register unsigned short int EBIA1EN = 1;
    sbit  EBIA1EN_bit at CFGEBIA.B1;
    const register unsigned short int EBIA2EN = 2;
    sbit  EBIA2EN_bit at CFGEBIA.B2;
    const register unsigned short int EBIA3EN = 3;
    sbit  EBIA3EN_bit at CFGEBIA.B3;
    const register unsigned short int EBIA4EN = 4;
    sbit  EBIA4EN_bit at CFGEBIA.B4;
    const register unsigned short int EBIA5EN = 5;
    sbit  EBIA5EN_bit at CFGEBIA.B5;
    const register unsigned short int EBIA6EN = 6;
    sbit  EBIA6EN_bit at CFGEBIA.B6;
    const register unsigned short int EBIA7EN = 7;
    sbit  EBIA7EN_bit at CFGEBIA.B7;
    const register unsigned short int EBIA8EN = 8;
    sbit  EBIA8EN_bit at CFGEBIA.B8;
    const register unsigned short int EBIA9EN = 9;
    sbit  EBIA9EN_bit at CFGEBIA.B9;
    const register unsigned short int EBIA10EN = 10;
    sbit  EBIA10EN_bit at CFGEBIA.B10;
    const register unsigned short int EBIA11EN = 11;
    sbit  EBIA11EN_bit at CFGEBIA.B11;
    const register unsigned short int EBIA12EN = 12;
    sbit  EBIA12EN_bit at CFGEBIA.B12;
    const register unsigned short int EBIA13EN = 13;
    sbit  EBIA13EN_bit at CFGEBIA.B13;
    const register unsigned short int EBIA14EN = 14;
    sbit  EBIA14EN_bit at CFGEBIA.B14;
    const register unsigned short int EBIA15EN = 15;
    sbit  EBIA15EN_bit at CFGEBIA.B15;
    const register unsigned short int EBIA16EN = 16;
    sbit  EBIA16EN_bit at CFGEBIA.B16;
    const register unsigned short int EBIA17EN = 17;
    sbit  EBIA17EN_bit at CFGEBIA.B17;
    const register unsigned short int EBIA18EN = 18;
    sbit  EBIA18EN_bit at CFGEBIA.B18;
    const register unsigned short int EBIA19EN = 19;
    sbit  EBIA19EN_bit at CFGEBIA.B19;
    const register unsigned short int EBIPINEN = 31;
    sbit  EBIPINEN_bit at CFGEBIA.B31;
sfr unsigned long   volatile CFGEBIACLR       absolute 0xBF8000C4;
sfr unsigned long   volatile CFGEBIASET       absolute 0xBF8000C8;
sfr unsigned long   volatile CFGEBIAINV       absolute 0xBF8000CC;
sfr atomic unsigned long   volatile CFGEBIC          absolute 0xBF8000D0;
    const register unsigned short int EBIDEN0 = 0;
    sbit  EBIDEN0_bit at CFGEBIC.B0;
    const register unsigned short int EBIDEN1 = 1;
    sbit  EBIDEN1_bit at CFGEBIC.B1;
    const register unsigned short int EBICSEN0 = 4;
    sbit  EBICSEN0_bit at CFGEBIC.B4;
    const register unsigned short int EBIOEEN = 12;
    sbit  EBIOEEN_bit at CFGEBIC.B12;
    const register unsigned short int EBIWEEN = 13;
    sbit  EBIWEEN_bit at CFGEBIC.B13;
    const register unsigned short int EBIRDYLVL = 17;
    sbit  EBIRDYLVL_bit at CFGEBIC.B17;
    const register unsigned short int EBIRDYEN1 = 24;
    sbit  EBIRDYEN1_bit at CFGEBIC.B24;
    const register unsigned short int EBIRDYEN2 = 25;
    sbit  EBIRDYEN2_bit at CFGEBIC.B25;
    const register unsigned short int EBIRDYEN3 = 26;
    sbit  EBIRDYEN3_bit at CFGEBIC.B26;
    const register unsigned short int EBIRDYINV1 = 28;
    sbit  EBIRDYINV1_bit at CFGEBIC.B28;
    const register unsigned short int EBIRDYINV2 = 29;
    sbit  EBIRDYINV2_bit at CFGEBIC.B29;
    const register unsigned short int EBIRDYINV3 = 30;
    sbit  EBIRDYINV3_bit at CFGEBIC.B30;
sfr unsigned long   volatile CFGEBICCLR       absolute 0xBF8000D4;
sfr unsigned long   volatile CFGEBICSET       absolute 0xBF8000D8;
sfr unsigned long   volatile CFGEBICINV       absolute 0xBF8000DC;
sfr atomic unsigned long   volatile CFGPG            absolute 0xBF8000E0;
    const register unsigned short int CPUPG0 = 0;
    sbit  CPUPG0_bit at CFGPG.B0;
    const register unsigned short int CPUPG1 = 1;
    sbit  CPUPG1_bit at CFGPG.B1;
    const register unsigned short int DMAPG0 = 4;
    sbit  DMAPG0_bit at CFGPG.B4;
    const register unsigned short int DMAPG1 = 5;
    sbit  DMAPG1_bit at CFGPG.B5;
    const register unsigned short int USBPG0 = 8;
    sbit  USBPG0_bit at CFGPG.B8;
    const register unsigned short int USBPG1 = 9;
    sbit  USBPG1_bit at CFGPG.B9;
    const register unsigned short int CAN1PG0 = 12;
    sbit  CAN1PG0_bit at CFGPG.B12;
    const register unsigned short int CAN1PG1 = 13;
    sbit  CAN1PG1_bit at CFGPG.B13;
    const register unsigned short int CAN2PG0 = 14;
    sbit  CAN2PG0_bit at CFGPG.B14;
    const register unsigned short int CAN2PG1 = 15;
    sbit  CAN2PG1_bit at CFGPG.B15;
    const register unsigned short int ETHPG0 = 16;
    sbit  ETHPG0_bit at CFGPG.B16;
    const register unsigned short int ETHPG1 = 17;
    sbit  ETHPG1_bit at CFGPG.B17;
    const register unsigned short int SQI1PG0 = 20;
    sbit  SQI1PG0_bit at CFGPG.B20;
    const register unsigned short int SQI1PG1 = 21;
    sbit  SQI1PG1_bit at CFGPG.B21;
    const register unsigned short int FCPG0 = 22;
    sbit  FCPG0_bit at CFGPG.B22;
    const register unsigned short int FCPG1 = 23;
    sbit  FCPG1_bit at CFGPG.B23;
sfr unsigned long   volatile CFGPGCLR         absolute 0xBF8000E4;
sfr unsigned long   volatile CFGPGSET         absolute 0xBF8000E8;
sfr unsigned long   volatile CFGPGINV         absolute 0xBF8000EC;
sfr atomic unsigned long   volatile NVMCON           absolute 0xBF800600;
    const register unsigned short int NVMOP0 = 0;
    sbit  NVMOP0_bit at NVMCON.B0;
    const register unsigned short int NVMOP1 = 1;
    sbit  NVMOP1_bit at NVMCON.B1;
    const register unsigned short int NVMOP2 = 2;
    sbit  NVMOP2_bit at NVMCON.B2;
    const register unsigned short int NVMOP3 = 3;
    sbit  NVMOP3_bit at NVMCON.B3;
    const register unsigned short int SWAP_ = 7;
    sbit  SWAP_bit at NVMCON.B7;
    const register unsigned short int LVDERR = 12;
    sbit  LVDERR_bit at NVMCON.B12;
    const register unsigned short int WRERR = 13;
    sbit  WRERR_bit at NVMCON.B13;
    const register unsigned short int WREN = 14;
    sbit  WREN_bit at NVMCON.B14;
    const register unsigned short int WR = 15;
    sbit  WR_bit at NVMCON.B15;
    sbit  NVMOP0_NVMCON_bit at NVMCON.B0;
    sbit  NVMOP1_NVMCON_bit at NVMCON.B1;
    sbit  NVMOP2_NVMCON_bit at NVMCON.B2;
    sbit  NVMOP3_NVMCON_bit at NVMCON.B3;
    const register unsigned short int PROGOP0 = 0;
    sbit  PROGOP0_bit at NVMCON.B0;
    const register unsigned short int PROGOP1 = 1;
    sbit  PROGOP1_bit at NVMCON.B1;
    const register unsigned short int PROGOP2 = 2;
    sbit  PROGOP2_bit at NVMCON.B2;
    const register unsigned short int PROGOP3 = 3;
    sbit  PROGOP3_bit at NVMCON.B3;
    sbit  PROGOP0_NVMCON_bit at NVMCON.B0;
    sbit  PROGOP1_NVMCON_bit at NVMCON.B1;
    sbit  PROGOP2_NVMCON_bit at NVMCON.B2;
    sbit  PROGOP3_NVMCON_bit at NVMCON.B3;
sfr unsigned long   volatile NVMCONCLR        absolute 0xBF800604;
sfr unsigned long   volatile NVMCONSET        absolute 0xBF800608;
sfr unsigned long   volatile NVMCONINV        absolute 0xBF80060C;
sfr unsigned long            NVMKEY           absolute 0xBF800610;
sfr atomic unsigned long   volatile NVMADDR          absolute 0xBF800620;
sfr unsigned long   volatile NVMADDRCLR       absolute 0xBF800624;
sfr unsigned long   volatile NVMADDRSET       absolute 0xBF800628;
sfr unsigned long   volatile NVMADDRINV       absolute 0xBF80062C;
sfr unsigned long   volatile NVMDATA0         absolute 0xBF800630;
sfr unsigned long   volatile NVMDATA1         absolute 0xBF800640;
sfr unsigned long   volatile NVMDATA2         absolute 0xBF800650;
sfr unsigned long   volatile NVMDATA3         absolute 0xBF800660;
sfr unsigned long   volatile NVMSRCADDR       absolute 0xBF800670;
sfr unsigned long   volatile NVMPWP           absolute 0xBF800680;
    const register unsigned short int PWP0 = 0;
    sbit  PWP0_bit at NVMPWP.B0;
    const register unsigned short int PWP1 = 1;
    sbit  PWP1_bit at NVMPWP.B1;
    const register unsigned short int PWP2 = 2;
    sbit  PWP2_bit at NVMPWP.B2;
    const register unsigned short int PWP3 = 3;
    sbit  PWP3_bit at NVMPWP.B3;
    const register unsigned short int PWP4 = 4;
    sbit  PWP4_bit at NVMPWP.B4;
    const register unsigned short int PWP5 = 5;
    sbit  PWP5_bit at NVMPWP.B5;
    const register unsigned short int PWP6 = 6;
    sbit  PWP6_bit at NVMPWP.B6;
    const register unsigned short int PWP7 = 7;
    sbit  PWP7_bit at NVMPWP.B7;
    const register unsigned short int PWP8 = 8;
    sbit  PWP8_bit at NVMPWP.B8;
    const register unsigned short int PWP9 = 9;
    sbit  PWP9_bit at NVMPWP.B9;
    const register unsigned short int PWP10 = 10;
    sbit  PWP10_bit at NVMPWP.B10;
    const register unsigned short int PWP11 = 11;
    sbit  PWP11_bit at NVMPWP.B11;
    const register unsigned short int PWP12 = 12;
    sbit  PWP12_bit at NVMPWP.B12;
    const register unsigned short int PWP13 = 13;
    sbit  PWP13_bit at NVMPWP.B13;
    const register unsigned short int PWP14 = 14;
    sbit  PWP14_bit at NVMPWP.B14;
    const register unsigned short int PWP15 = 15;
    sbit  PWP15_bit at NVMPWP.B15;
    const register unsigned short int PWP16 = 16;
    sbit  PWP16_bit at NVMPWP.B16;
    const register unsigned short int PWP17 = 17;
    sbit  PWP17_bit at NVMPWP.B17;
    const register unsigned short int PWP18 = 18;
    sbit  PWP18_bit at NVMPWP.B18;
    const register unsigned short int PWP19 = 19;
    sbit  PWP19_bit at NVMPWP.B19;
    const register unsigned short int PWP20 = 20;
    sbit  PWP20_bit at NVMPWP.B20;
    const register unsigned short int PWP21 = 21;
    sbit  PWP21_bit at NVMPWP.B21;
    const register unsigned short int PWP22 = 22;
    sbit  PWP22_bit at NVMPWP.B22;
    const register unsigned short int PWP23 = 23;
    sbit  PWP23_bit at NVMPWP.B23;
    const register unsigned short int PWPULOCK = 31;
    sbit  PWPULOCK_bit at NVMPWP.B31;
sfr atomic unsigned long   volatile NVMBWP           absolute 0xBF800690;
    const register unsigned short int UBWP0 = 0;
    sbit  UBWP0_bit at NVMBWP.B0;
    const register unsigned short int UBWP1 = 1;
    sbit  UBWP1_bit at NVMBWP.B1;
    const register unsigned short int UBWP2 = 2;
    sbit  UBWP2_bit at NVMBWP.B2;
    const register unsigned short int UBWP3 = 3;
    sbit  UBWP3_bit at NVMBWP.B3;
    const register unsigned short int UBWP4 = 4;
    sbit  UBWP4_bit at NVMBWP.B4;
    const register unsigned short int UBWPULOCK = 7;
    sbit  UBWPULOCK_bit at NVMBWP.B7;
    const register unsigned short int LBWP0 = 8;
    sbit  LBWP0_bit at NVMBWP.B8;
    const register unsigned short int LBWP1 = 9;
    sbit  LBWP1_bit at NVMBWP.B9;
    const register unsigned short int LBWP2 = 10;
    sbit  LBWP2_bit at NVMBWP.B10;
    const register unsigned short int LBWP3 = 11;
    sbit  LBWP3_bit at NVMBWP.B11;
    const register unsigned short int LBWP4 = 12;
    sbit  LBWP4_bit at NVMBWP.B12;
    const register unsigned short int LBWPULOCK = 15;
    sbit  LBWPULOCK_bit at NVMBWP.B15;
sfr unsigned long   volatile NVMBWPCLR        absolute 0xBF800694;
sfr unsigned long   volatile NVMBWPSET        absolute 0xBF800698;
sfr unsigned long   volatile NVMBWPINV        absolute 0xBF80069C;
sfr atomic unsigned long   volatile WDTCON           absolute 0xBF800800;
    const register unsigned short int WDTWINEN = 1;
    sbit  WDTWINEN_bit at WDTCON.B1;
    const register unsigned short int SWDTPS0 = 2;
    sbit  SWDTPS0_bit at WDTCON.B2;
    const register unsigned short int SWDTPS1 = 3;
    sbit  SWDTPS1_bit at WDTCON.B3;
    const register unsigned short int SWDTPS2 = 4;
    sbit  SWDTPS2_bit at WDTCON.B4;
    const register unsigned short int SWDTPS3 = 5;
    sbit  SWDTPS3_bit at WDTCON.B5;
    const register unsigned short int SWDTPS4 = 6;
    sbit  SWDTPS4_bit at WDTCON.B6;
    const register unsigned short int ON_ = 15;
    sbit  ON_bit at WDTCON.B15;
    const register unsigned short int WDTCLRKEY0 = 16;
    sbit  WDTCLRKEY0_bit at WDTCON.B16;
    const register unsigned short int WDTCLRKEY1 = 17;
    sbit  WDTCLRKEY1_bit at WDTCON.B17;
    const register unsigned short int WDTCLRKEY2 = 18;
    sbit  WDTCLRKEY2_bit at WDTCON.B18;
    const register unsigned short int WDTCLRKEY3 = 19;
    sbit  WDTCLRKEY3_bit at WDTCON.B19;
    const register unsigned short int WDTCLRKEY4 = 20;
    sbit  WDTCLRKEY4_bit at WDTCON.B20;
    const register unsigned short int WDTCLRKEY5 = 21;
    sbit  WDTCLRKEY5_bit at WDTCON.B21;
    const register unsigned short int WDTCLRKEY6 = 22;
    sbit  WDTCLRKEY6_bit at WDTCON.B22;
    const register unsigned short int WDTCLRKEY7 = 23;
    sbit  WDTCLRKEY7_bit at WDTCON.B23;
    const register unsigned short int WDTCLRKEY8 = 24;
    sbit  WDTCLRKEY8_bit at WDTCON.B24;
    const register unsigned short int WDTCLRKEY9 = 25;
    sbit  WDTCLRKEY9_bit at WDTCON.B25;
    const register unsigned short int WDTCLRKEY10 = 26;
    sbit  WDTCLRKEY10_bit at WDTCON.B26;
    const register unsigned short int WDTCLRKEY11 = 27;
    sbit  WDTCLRKEY11_bit at WDTCON.B27;
    const register unsigned short int WDTCLRKEY12 = 28;
    sbit  WDTCLRKEY12_bit at WDTCON.B28;
    const register unsigned short int WDTCLRKEY13 = 29;
    sbit  WDTCLRKEY13_bit at WDTCON.B29;
    const register unsigned short int WDTCLRKEY14 = 30;
    sbit  WDTCLRKEY14_bit at WDTCON.B30;
    const register unsigned short int WDTCLRKEY15 = 31;
    sbit  WDTCLRKEY15_bit at WDTCON.B31;
    sbit  SWDTPS0_WDTCON_bit at WDTCON.B2;
    sbit  SWDTPS1_WDTCON_bit at WDTCON.B3;
    sbit  SWDTPS2_WDTCON_bit at WDTCON.B4;
    sbit  SWDTPS3_WDTCON_bit at WDTCON.B5;
    sbit  SWDTPS4_WDTCON_bit at WDTCON.B6;
    sbit  WDTCLRKEY0_WDTCON_bit at WDTCON.B16;
    sbit  WDTCLRKEY1_WDTCON_bit at WDTCON.B17;
    sbit  WDTCLRKEY2_WDTCON_bit at WDTCON.B18;
    sbit  WDTCLRKEY3_WDTCON_bit at WDTCON.B19;
    sbit  WDTCLRKEY4_WDTCON_bit at WDTCON.B20;
    sbit  WDTCLRKEY5_WDTCON_bit at WDTCON.B21;
    sbit  WDTCLRKEY6_WDTCON_bit at WDTCON.B22;
    sbit  WDTCLRKEY7_WDTCON_bit at WDTCON.B23;
    sbit  WDTCLRKEY8_WDTCON_bit at WDTCON.B24;
    sbit  WDTCLRKEY9_WDTCON_bit at WDTCON.B25;
    sbit  WDTCLRKEY10_WDTCON_bit at WDTCON.B26;
    sbit  WDTCLRKEY11_WDTCON_bit at WDTCON.B27;
    sbit  WDTCLRKEY12_WDTCON_bit at WDTCON.B28;
    sbit  WDTCLRKEY13_WDTCON_bit at WDTCON.B29;
    sbit  WDTCLRKEY14_WDTCON_bit at WDTCON.B30;
    sbit  WDTCLRKEY15_WDTCON_bit at WDTCON.B31;
    const register unsigned short int WDTPSTA0 = 2;
    sbit  WDTPSTA0_bit at WDTCON.B2;
    const register unsigned short int WDTPSTA1 = 3;
    sbit  WDTPSTA1_bit at WDTCON.B3;
    const register unsigned short int WDTPSTA2 = 4;
    sbit  WDTPSTA2_bit at WDTCON.B4;
    const register unsigned short int WDTPSTA3 = 5;
    sbit  WDTPSTA3_bit at WDTCON.B5;
    const register unsigned short int WDTPSTA4 = 6;
    sbit  WDTPSTA4_bit at WDTCON.B6;
    const register unsigned short int WDTPS0 = 2;
    sbit  WDTPS0_bit at WDTCON.B2;
    const register unsigned short int WDTPS1 = 3;
    sbit  WDTPS1_bit at WDTCON.B3;
    const register unsigned short int WDTPS2 = 4;
    sbit  WDTPS2_bit at WDTCON.B4;
    const register unsigned short int WDTPS3 = 5;
    sbit  WDTPS3_bit at WDTCON.B5;
    const register unsigned short int WDTPS4 = 6;
    sbit  WDTPS4_bit at WDTCON.B6;
sfr unsigned long   volatile WDTCONCLR        absolute 0xBF800804;
sfr unsigned long   volatile WDTCONSET        absolute 0xBF800808;
sfr unsigned long   volatile WDTCONINV        absolute 0xBF80080C;
sfr unsigned long   volatile DMTCON           absolute 0xBF800A00;
    sbit  ON_DMTCON_bit at DMTCON.B15;
sfr unsigned long   volatile DMTPRECLR        absolute 0xBF800A10;
    const register unsigned short int STEP10 = 8;
    sbit  STEP10_bit at DMTPRECLR.B8;
    const register unsigned short int STEP11 = 9;
    sbit  STEP11_bit at DMTPRECLR.B9;
    const register unsigned short int STEP12 = 10;
    sbit  STEP12_bit at DMTPRECLR.B10;
    const register unsigned short int STEP13 = 11;
    sbit  STEP13_bit at DMTPRECLR.B11;
    const register unsigned short int STEP14 = 12;
    sbit  STEP14_bit at DMTPRECLR.B12;
    const register unsigned short int STEP15 = 13;
    sbit  STEP15_bit at DMTPRECLR.B13;
    const register unsigned short int STEP16 = 14;
    sbit  STEP16_bit at DMTPRECLR.B14;
    const register unsigned short int STEP17 = 15;
    sbit  STEP17_bit at DMTPRECLR.B15;
sfr unsigned long   volatile DMTCLR           absolute 0xBF800A20;
    const register unsigned short int STEP20 = 0;
    sbit  STEP20_bit at DMTCLR.B0;
    const register unsigned short int STEP21 = 1;
    sbit  STEP21_bit at DMTCLR.B1;
    const register unsigned short int STEP22 = 2;
    sbit  STEP22_bit at DMTCLR.B2;
    const register unsigned short int STEP23 = 3;
    sbit  STEP23_bit at DMTCLR.B3;
    const register unsigned short int STEP24 = 4;
    sbit  STEP24_bit at DMTCLR.B4;
    const register unsigned short int STEP25 = 5;
    sbit  STEP25_bit at DMTCLR.B5;
    const register unsigned short int STEP26 = 6;
    sbit  STEP26_bit at DMTCLR.B6;
    const register unsigned short int STEP27 = 7;
    sbit  STEP27_bit at DMTCLR.B7;
sfr unsigned long   volatile DMTSTAT          absolute 0xBF800A30;
    const register unsigned short int WINOPN = 0;
    sbit  WINOPN_bit at DMTSTAT.B0;
    const register unsigned short int DMTEVENT = 5;
    sbit  DMTEVENT_bit at DMTSTAT.B5;
    const register unsigned short int BAD0 = 6;
    sbit  BAD0_bit at DMTSTAT.B6;
    const register unsigned short int BAD1 = 7;
    sbit  BAD1_bit at DMTSTAT.B7;
    const register unsigned short int BAD2 = 6;
    sbit  BAD2_bit at DMTSTAT.B6;
    sbit  BAD1_DMTSTAT_bit at DMTSTAT.B7;
sfr unsigned long   volatile DMTCNT           absolute 0xBF800A40;
    const register unsigned short int COUNTER0 = 0;
    sbit  COUNTER0_bit at DMTCNT.B0;
    const register unsigned short int COUNTER1 = 1;
    sbit  COUNTER1_bit at DMTCNT.B1;
    const register unsigned short int COUNTER2 = 2;
    sbit  COUNTER2_bit at DMTCNT.B2;
    const register unsigned short int COUNTER3 = 3;
    sbit  COUNTER3_bit at DMTCNT.B3;
    const register unsigned short int COUNTER4 = 4;
    sbit  COUNTER4_bit at DMTCNT.B4;
    const register unsigned short int COUNTER5 = 5;
    sbit  COUNTER5_bit at DMTCNT.B5;
    const register unsigned short int COUNTER6 = 6;
    sbit  COUNTER6_bit at DMTCNT.B6;
    const register unsigned short int COUNTER7 = 7;
    sbit  COUNTER7_bit at DMTCNT.B7;
    const register unsigned short int COUNTER8 = 8;
    sbit  COUNTER8_bit at DMTCNT.B8;
    const register unsigned short int COUNTER9 = 9;
    sbit  COUNTER9_bit at DMTCNT.B9;
    const register unsigned short int COUNTER10 = 10;
    sbit  COUNTER10_bit at DMTCNT.B10;
    const register unsigned short int COUNTER11 = 11;
    sbit  COUNTER11_bit at DMTCNT.B11;
    const register unsigned short int COUNTER12 = 12;
    sbit  COUNTER12_bit at DMTCNT.B12;
    const register unsigned short int COUNTER13 = 13;
    sbit  COUNTER13_bit at DMTCNT.B13;
    const register unsigned short int COUNTER14 = 14;
    sbit  COUNTER14_bit at DMTCNT.B14;
    const register unsigned short int COUNTER15 = 15;
    sbit  COUNTER15_bit at DMTCNT.B15;
    const register unsigned short int COUNTER16 = 16;
    sbit  COUNTER16_bit at DMTCNT.B16;
    const register unsigned short int COUNTER17 = 17;
    sbit  COUNTER17_bit at DMTCNT.B17;
    const register unsigned short int COUNTER18 = 18;
    sbit  COUNTER18_bit at DMTCNT.B18;
    const register unsigned short int COUNTER19 = 19;
    sbit  COUNTER19_bit at DMTCNT.B19;
    const register unsigned short int COUNTER20 = 20;
    sbit  COUNTER20_bit at DMTCNT.B20;
    const register unsigned short int COUNTER21 = 21;
    sbit  COUNTER21_bit at DMTCNT.B21;
    const register unsigned short int COUNTER22 = 22;
    sbit  COUNTER22_bit at DMTCNT.B22;
    const register unsigned short int COUNTER23 = 23;
    sbit  COUNTER23_bit at DMTCNT.B23;
    const register unsigned short int COUNTER24 = 24;
    sbit  COUNTER24_bit at DMTCNT.B24;
    const register unsigned short int COUNTER25 = 25;
    sbit  COUNTER25_bit at DMTCNT.B25;
    const register unsigned short int COUNTER26 = 26;
    sbit  COUNTER26_bit at DMTCNT.B26;
    const register unsigned short int COUNTER27 = 27;
    sbit  COUNTER27_bit at DMTCNT.B27;
    const register unsigned short int COUNTER28 = 28;
    sbit  COUNTER28_bit at DMTCNT.B28;
    const register unsigned short int COUNTER29 = 29;
    sbit  COUNTER29_bit at DMTCNT.B29;
    const register unsigned short int COUNTER30 = 30;
    sbit  COUNTER30_bit at DMTCNT.B30;
    const register unsigned short int COUNTER31 = 31;
    sbit  COUNTER31_bit at DMTCNT.B31;
sfr unsigned long   volatile DMTPSCNT         absolute 0xBF800A60;
    const register unsigned short int PSCNT0 = 0;
    sbit  PSCNT0_bit at DMTPSCNT.B0;
    const register unsigned short int PSCNT1 = 1;
    sbit  PSCNT1_bit at DMTPSCNT.B1;
    const register unsigned short int PSCNT2 = 2;
    sbit  PSCNT2_bit at DMTPSCNT.B2;
    const register unsigned short int PSCNT3 = 3;
    sbit  PSCNT3_bit at DMTPSCNT.B3;
    const register unsigned short int PSCNT4 = 4;
    sbit  PSCNT4_bit at DMTPSCNT.B4;
    const register unsigned short int PSCNT5 = 5;
    sbit  PSCNT5_bit at DMTPSCNT.B5;
    const register unsigned short int PSCNT6 = 6;
    sbit  PSCNT6_bit at DMTPSCNT.B6;
    const register unsigned short int PSCNT7 = 7;
    sbit  PSCNT7_bit at DMTPSCNT.B7;
    const register unsigned short int PSCNT8 = 8;
    sbit  PSCNT8_bit at DMTPSCNT.B8;
    const register unsigned short int PSCNT9 = 9;
    sbit  PSCNT9_bit at DMTPSCNT.B9;
    const register unsigned short int PSCNT10 = 10;
    sbit  PSCNT10_bit at DMTPSCNT.B10;
    const register unsigned short int PSCNT11 = 11;
    sbit  PSCNT11_bit at DMTPSCNT.B11;
    const register unsigned short int PSCNT12 = 12;
    sbit  PSCNT12_bit at DMTPSCNT.B12;
    const register unsigned short int PSCNT13 = 13;
    sbit  PSCNT13_bit at DMTPSCNT.B13;
    const register unsigned short int PSCNT14 = 14;
    sbit  PSCNT14_bit at DMTPSCNT.B14;
    const register unsigned short int PSCNT15 = 15;
    sbit  PSCNT15_bit at DMTPSCNT.B15;
    const register unsigned short int PSCNT16 = 16;
    sbit  PSCNT16_bit at DMTPSCNT.B16;
    const register unsigned short int PSCNT17 = 17;
    sbit  PSCNT17_bit at DMTPSCNT.B17;
    const register unsigned short int PSCNT18 = 18;
    sbit  PSCNT18_bit at DMTPSCNT.B18;
    const register unsigned short int PSCNT19 = 19;
    sbit  PSCNT19_bit at DMTPSCNT.B19;
    const register unsigned short int PSCNT20 = 20;
    sbit  PSCNT20_bit at DMTPSCNT.B20;
    const register unsigned short int PSCNT21 = 21;
    sbit  PSCNT21_bit at DMTPSCNT.B21;
    const register unsigned short int PSCNT22 = 22;
    sbit  PSCNT22_bit at DMTPSCNT.B22;
    const register unsigned short int PSCNT23 = 23;
    sbit  PSCNT23_bit at DMTPSCNT.B23;
    const register unsigned short int PSCNT24 = 24;
    sbit  PSCNT24_bit at DMTPSCNT.B24;
    const register unsigned short int PSCNT25 = 25;
    sbit  PSCNT25_bit at DMTPSCNT.B25;
    const register unsigned short int PSCNT26 = 26;
    sbit  PSCNT26_bit at DMTPSCNT.B26;
    const register unsigned short int PSCNT27 = 27;
    sbit  PSCNT27_bit at DMTPSCNT.B27;
    const register unsigned short int PSCNT28 = 28;
    sbit  PSCNT28_bit at DMTPSCNT.B28;
    const register unsigned short int PSCNT29 = 29;
    sbit  PSCNT29_bit at DMTPSCNT.B29;
    const register unsigned short int PSCNT30 = 30;
    sbit  PSCNT30_bit at DMTPSCNT.B30;
    const register unsigned short int PSCNT31 = 31;
    sbit  PSCNT31_bit at DMTPSCNT.B31;
sfr unsigned long   volatile DMTPSINTV        absolute 0xBF800A70;
    const register unsigned short int PSINTV0 = 0;
    sbit  PSINTV0_bit at DMTPSINTV.B0;
    const register unsigned short int PSINTV1 = 1;
    sbit  PSINTV1_bit at DMTPSINTV.B1;
    const register unsigned short int PSINTV2 = 2;
    sbit  PSINTV2_bit at DMTPSINTV.B2;
    const register unsigned short int PSINTV3 = 3;
    sbit  PSINTV3_bit at DMTPSINTV.B3;
    const register unsigned short int PSINTV4 = 4;
    sbit  PSINTV4_bit at DMTPSINTV.B4;
    const register unsigned short int PSINTV5 = 5;
    sbit  PSINTV5_bit at DMTPSINTV.B5;
    const register unsigned short int PSINTV6 = 6;
    sbit  PSINTV6_bit at DMTPSINTV.B6;
    const register unsigned short int PSINTV7 = 7;
    sbit  PSINTV7_bit at DMTPSINTV.B7;
    const register unsigned short int PSINTV8 = 8;
    sbit  PSINTV8_bit at DMTPSINTV.B8;
    const register unsigned short int PSINTV9 = 9;
    sbit  PSINTV9_bit at DMTPSINTV.B9;
    const register unsigned short int PSINTV10 = 10;
    sbit  PSINTV10_bit at DMTPSINTV.B10;
    const register unsigned short int PSINTV11 = 11;
    sbit  PSINTV11_bit at DMTPSINTV.B11;
    const register unsigned short int PSINTV12 = 12;
    sbit  PSINTV12_bit at DMTPSINTV.B12;
    const register unsigned short int PSINTV13 = 13;
    sbit  PSINTV13_bit at DMTPSINTV.B13;
    const register unsigned short int PSINTV14 = 14;
    sbit  PSINTV14_bit at DMTPSINTV.B14;
    const register unsigned short int PSINTV15 = 15;
    sbit  PSINTV15_bit at DMTPSINTV.B15;
    const register unsigned short int PSINTV16 = 16;
    sbit  PSINTV16_bit at DMTPSINTV.B16;
    const register unsigned short int PSINTV17 = 17;
    sbit  PSINTV17_bit at DMTPSINTV.B17;
    const register unsigned short int PSINTV18 = 18;
    sbit  PSINTV18_bit at DMTPSINTV.B18;
    const register unsigned short int PSINTV19 = 19;
    sbit  PSINTV19_bit at DMTPSINTV.B19;
    const register unsigned short int PSINTV20 = 20;
    sbit  PSINTV20_bit at DMTPSINTV.B20;
    const register unsigned short int PSINTV21 = 21;
    sbit  PSINTV21_bit at DMTPSINTV.B21;
    const register unsigned short int PSINTV22 = 22;
    sbit  PSINTV22_bit at DMTPSINTV.B22;
    const register unsigned short int PSINTV23 = 23;
    sbit  PSINTV23_bit at DMTPSINTV.B23;
    const register unsigned short int PSINTV24 = 24;
    sbit  PSINTV24_bit at DMTPSINTV.B24;
    const register unsigned short int PSINTV25 = 25;
    sbit  PSINTV25_bit at DMTPSINTV.B25;
    const register unsigned short int PSINTV26 = 26;
    sbit  PSINTV26_bit at DMTPSINTV.B26;
    const register unsigned short int PSINTV27 = 27;
    sbit  PSINTV27_bit at DMTPSINTV.B27;
    const register unsigned short int PSINTV28 = 28;
    sbit  PSINTV28_bit at DMTPSINTV.B28;
    const register unsigned short int PSINTV29 = 29;
    sbit  PSINTV29_bit at DMTPSINTV.B29;
    const register unsigned short int PSINTV30 = 30;
    sbit  PSINTV30_bit at DMTPSINTV.B30;
    const register unsigned short int PSINTV31 = 31;
    sbit  PSINTV31_bit at DMTPSINTV.B31;
sfr atomic unsigned long   volatile RTCCON           absolute 0xBF800C00;
    const register unsigned short int RTCOE = 0;
    sbit  RTCOE_bit at RTCCON.B0;
    const register unsigned short int HALFSEC = 1;
    sbit  HALFSEC_bit at RTCCON.B1;
    const register unsigned short int RTCSYNC = 2;
    sbit  RTCSYNC_bit at RTCCON.B2;
    const register unsigned short int RTCWREN = 3;
    sbit  RTCWREN_bit at RTCCON.B3;
    const register unsigned short int RTCCLKON = 6;
    sbit  RTCCLKON_bit at RTCCON.B6;
    const register unsigned short int RTCOUTSEL0 = 7;
    sbit  RTCOUTSEL0_bit at RTCCON.B7;
    const register unsigned short int RTCOUTSEL1 = 8;
    sbit  RTCOUTSEL1_bit at RTCCON.B8;
    const register unsigned short int RTCCLKSEL0 = 9;
    sbit  RTCCLKSEL0_bit at RTCCON.B9;
    const register unsigned short int RTCCLKSEL1 = 10;
    sbit  RTCCLKSEL1_bit at RTCCON.B10;
    const register unsigned short int SIDL = 13;
    sbit  SIDL_bit at RTCCON.B13;
    sbit  ON_RTCCON_bit at RTCCON.B15;
    const register unsigned short int CAL0 = 16;
    sbit  CAL0_bit at RTCCON.B16;
    const register unsigned short int CAL1 = 17;
    sbit  CAL1_bit at RTCCON.B17;
    const register unsigned short int CAL2 = 18;
    sbit  CAL2_bit at RTCCON.B18;
    const register unsigned short int CAL3 = 19;
    sbit  CAL3_bit at RTCCON.B19;
    const register unsigned short int CAL4 = 20;
    sbit  CAL4_bit at RTCCON.B20;
    const register unsigned short int CAL5 = 21;
    sbit  CAL5_bit at RTCCON.B21;
    const register unsigned short int CAL6 = 22;
    sbit  CAL6_bit at RTCCON.B22;
    const register unsigned short int CAL7 = 23;
    sbit  CAL7_bit at RTCCON.B23;
    const register unsigned short int CAL8 = 24;
    sbit  CAL8_bit at RTCCON.B24;
    const register unsigned short int CAL9 = 25;
    sbit  CAL9_bit at RTCCON.B25;
sfr unsigned long   volatile RTCCONCLR        absolute 0xBF800C04;
sfr unsigned long   volatile RTCCONSET        absolute 0xBF800C08;
sfr unsigned long   volatile RTCCONINV        absolute 0xBF800C0C;
sfr atomic unsigned long   volatile RTCALRM          absolute 0xBF800C10;
    const register unsigned short int ARPT0 = 0;
    sbit  ARPT0_bit at RTCALRM.B0;
    const register unsigned short int ARPT1 = 1;
    sbit  ARPT1_bit at RTCALRM.B1;
    const register unsigned short int ARPT2 = 2;
    sbit  ARPT2_bit at RTCALRM.B2;
    const register unsigned short int ARPT3 = 3;
    sbit  ARPT3_bit at RTCALRM.B3;
    const register unsigned short int ARPT4 = 4;
    sbit  ARPT4_bit at RTCALRM.B4;
    const register unsigned short int ARPT5 = 5;
    sbit  ARPT5_bit at RTCALRM.B5;
    const register unsigned short int ARPT6 = 6;
    sbit  ARPT6_bit at RTCALRM.B6;
    const register unsigned short int ARPT7 = 7;
    sbit  ARPT7_bit at RTCALRM.B7;
    const register unsigned short int AMASK0 = 8;
    sbit  AMASK0_bit at RTCALRM.B8;
    const register unsigned short int AMASK1 = 9;
    sbit  AMASK1_bit at RTCALRM.B9;
    const register unsigned short int AMASK2 = 10;
    sbit  AMASK2_bit at RTCALRM.B10;
    const register unsigned short int AMASK3 = 11;
    sbit  AMASK3_bit at RTCALRM.B11;
    const register unsigned short int ALRMSYNC = 12;
    sbit  ALRMSYNC_bit at RTCALRM.B12;
    const register unsigned short int PIV = 13;
    sbit  PIV_bit at RTCALRM.B13;
    const register unsigned short int CHIME = 14;
    sbit  CHIME_bit at RTCALRM.B14;
    const register unsigned short int ALRMEN = 15;
    sbit  ALRMEN_bit at RTCALRM.B15;
sfr unsigned long   volatile RTCALRMCLR       absolute 0xBF800C14;
sfr unsigned long   volatile RTCALRMSET       absolute 0xBF800C18;
sfr unsigned long   volatile RTCALRMINV       absolute 0xBF800C1C;
sfr atomic unsigned long   volatile RTCTIME          absolute 0xBF800C20;
    const register unsigned short int SEC010 = 8;
    sbit  SEC010_bit at RTCTIME.B8;
    const register unsigned short int SEC011 = 9;
    sbit  SEC011_bit at RTCTIME.B9;
    const register unsigned short int SEC012 = 10;
    sbit  SEC012_bit at RTCTIME.B10;
    const register unsigned short int SEC013 = 11;
    sbit  SEC013_bit at RTCTIME.B11;
    const register unsigned short int SEC100 = 12;
    sbit  SEC100_bit at RTCTIME.B12;
    const register unsigned short int SEC101 = 13;
    sbit  SEC101_bit at RTCTIME.B13;
    const register unsigned short int SEC102 = 14;
    sbit  SEC102_bit at RTCTIME.B14;
    const register unsigned short int SEC103 = 15;
    sbit  SEC103_bit at RTCTIME.B15;
    const register unsigned short int MIN010 = 16;
    sbit  MIN010_bit at RTCTIME.B16;
    const register unsigned short int MIN011 = 17;
    sbit  MIN011_bit at RTCTIME.B17;
    const register unsigned short int MIN012 = 18;
    sbit  MIN012_bit at RTCTIME.B18;
    const register unsigned short int MIN013 = 19;
    sbit  MIN013_bit at RTCTIME.B19;
    const register unsigned short int MIN100 = 20;
    sbit  MIN100_bit at RTCTIME.B20;
    const register unsigned short int MIN101 = 21;
    sbit  MIN101_bit at RTCTIME.B21;
    const register unsigned short int MIN102 = 22;
    sbit  MIN102_bit at RTCTIME.B22;
    const register unsigned short int MIN103 = 23;
    sbit  MIN103_bit at RTCTIME.B23;
    const register unsigned short int HR010 = 24;
    sbit  HR010_bit at RTCTIME.B24;
    const register unsigned short int HR011 = 25;
    sbit  HR011_bit at RTCTIME.B25;
    const register unsigned short int HR012 = 26;
    sbit  HR012_bit at RTCTIME.B26;
    const register unsigned short int HR013 = 27;
    sbit  HR013_bit at RTCTIME.B27;
    const register unsigned short int HR100 = 28;
    sbit  HR100_bit at RTCTIME.B28;
    const register unsigned short int HR101 = 29;
    sbit  HR101_bit at RTCTIME.B29;
    const register unsigned short int HR102 = 30;
    sbit  HR102_bit at RTCTIME.B30;
    const register unsigned short int HR103 = 31;
    sbit  HR103_bit at RTCTIME.B31;
sfr unsigned long   volatile RTCTIMECLR       absolute 0xBF800C24;
sfr unsigned long   volatile RTCTIMESET       absolute 0xBF800C28;
sfr unsigned long   volatile RTCTIMEINV       absolute 0xBF800C2C;
sfr atomic unsigned long   volatile RTCDATE          absolute 0xBF800C30;
    const register unsigned short int WDAY010 = 0;
    sbit  WDAY010_bit at RTCDATE.B0;
    const register unsigned short int WDAY011 = 1;
    sbit  WDAY011_bit at RTCDATE.B1;
    const register unsigned short int WDAY012 = 2;
    sbit  WDAY012_bit at RTCDATE.B2;
    const register unsigned short int WDAY013 = 3;
    sbit  WDAY013_bit at RTCDATE.B3;
    const register unsigned short int DAY010 = 8;
    sbit  DAY010_bit at RTCDATE.B8;
    const register unsigned short int DAY011 = 9;
    sbit  DAY011_bit at RTCDATE.B9;
    const register unsigned short int DAY012 = 10;
    sbit  DAY012_bit at RTCDATE.B10;
    const register unsigned short int DAY013 = 11;
    sbit  DAY013_bit at RTCDATE.B11;
    const register unsigned short int DAY100 = 12;
    sbit  DAY100_bit at RTCDATE.B12;
    const register unsigned short int DAY101 = 13;
    sbit  DAY101_bit at RTCDATE.B13;
    const register unsigned short int DAY102 = 14;
    sbit  DAY102_bit at RTCDATE.B14;
    const register unsigned short int DAY103 = 15;
    sbit  DAY103_bit at RTCDATE.B15;
    const register unsigned short int MONTH010 = 16;
    sbit  MONTH010_bit at RTCDATE.B16;
    const register unsigned short int MONTH011 = 17;
    sbit  MONTH011_bit at RTCDATE.B17;
    const register unsigned short int MONTH012 = 18;
    sbit  MONTH012_bit at RTCDATE.B18;
    const register unsigned short int MONTH013 = 19;
    sbit  MONTH013_bit at RTCDATE.B19;
    const register unsigned short int MONTH100 = 20;
    sbit  MONTH100_bit at RTCDATE.B20;
    const register unsigned short int MONTH101 = 21;
    sbit  MONTH101_bit at RTCDATE.B21;
    const register unsigned short int MONTH102 = 22;
    sbit  MONTH102_bit at RTCDATE.B22;
    const register unsigned short int MONTH103 = 23;
    sbit  MONTH103_bit at RTCDATE.B23;
    const register unsigned short int YEAR010 = 24;
    sbit  YEAR010_bit at RTCDATE.B24;
    const register unsigned short int YEAR011 = 25;
    sbit  YEAR011_bit at RTCDATE.B25;
    const register unsigned short int YEAR012 = 26;
    sbit  YEAR012_bit at RTCDATE.B26;
    const register unsigned short int YEAR013 = 27;
    sbit  YEAR013_bit at RTCDATE.B27;
    const register unsigned short int YEAR100 = 28;
    sbit  YEAR100_bit at RTCDATE.B28;
    const register unsigned short int YEAR101 = 29;
    sbit  YEAR101_bit at RTCDATE.B29;
    const register unsigned short int YEAR102 = 30;
    sbit  YEAR102_bit at RTCDATE.B30;
    const register unsigned short int YEAR103 = 31;
    sbit  YEAR103_bit at RTCDATE.B31;
sfr unsigned long   volatile RTCDATECLR       absolute 0xBF800C34;
sfr unsigned long   volatile RTCDATESET       absolute 0xBF800C38;
sfr unsigned long   volatile RTCDATEINV       absolute 0xBF800C3C;
sfr atomic unsigned long   volatile ALRMTIME         absolute 0xBF800C40;
    sbit  SEC010_ALRMTIME_bit at ALRMTIME.B8;
    sbit  SEC011_ALRMTIME_bit at ALRMTIME.B9;
    sbit  SEC012_ALRMTIME_bit at ALRMTIME.B10;
    sbit  SEC013_ALRMTIME_bit at ALRMTIME.B11;
    sbit  SEC100_ALRMTIME_bit at ALRMTIME.B12;
    sbit  SEC101_ALRMTIME_bit at ALRMTIME.B13;
    sbit  SEC102_ALRMTIME_bit at ALRMTIME.B14;
    sbit  SEC103_ALRMTIME_bit at ALRMTIME.B15;
    sbit  MIN010_ALRMTIME_bit at ALRMTIME.B16;
    sbit  MIN011_ALRMTIME_bit at ALRMTIME.B17;
    sbit  MIN012_ALRMTIME_bit at ALRMTIME.B18;
    sbit  MIN013_ALRMTIME_bit at ALRMTIME.B19;
    sbit  MIN100_ALRMTIME_bit at ALRMTIME.B20;
    sbit  MIN101_ALRMTIME_bit at ALRMTIME.B21;
    sbit  MIN102_ALRMTIME_bit at ALRMTIME.B22;
    sbit  MIN103_ALRMTIME_bit at ALRMTIME.B23;
    sbit  HR010_ALRMTIME_bit at ALRMTIME.B24;
    sbit  HR011_ALRMTIME_bit at ALRMTIME.B25;
    sbit  HR012_ALRMTIME_bit at ALRMTIME.B26;
    sbit  HR013_ALRMTIME_bit at ALRMTIME.B27;
    sbit  HR100_ALRMTIME_bit at ALRMTIME.B28;
    sbit  HR101_ALRMTIME_bit at ALRMTIME.B29;
    sbit  HR102_ALRMTIME_bit at ALRMTIME.B30;
    sbit  HR103_ALRMTIME_bit at ALRMTIME.B31;
sfr unsigned long   volatile ALRMTIMECLR      absolute 0xBF800C44;
sfr unsigned long   volatile ALRMTIMESET      absolute 0xBF800C48;
sfr unsigned long   volatile ALRMTIMEINV      absolute 0xBF800C4C;
sfr atomic unsigned long   volatile ALRMDATE         absolute 0xBF800C50;
    sbit  WDAY010_ALRMDATE_bit at ALRMDATE.B0;
    sbit  WDAY011_ALRMDATE_bit at ALRMDATE.B1;
    sbit  WDAY012_ALRMDATE_bit at ALRMDATE.B2;
    sbit  WDAY013_ALRMDATE_bit at ALRMDATE.B3;
    sbit  DAY010_ALRMDATE_bit at ALRMDATE.B8;
    sbit  DAY011_ALRMDATE_bit at ALRMDATE.B9;
    sbit  DAY012_ALRMDATE_bit at ALRMDATE.B10;
    sbit  DAY013_ALRMDATE_bit at ALRMDATE.B11;
    sbit  DAY100_ALRMDATE_bit at ALRMDATE.B12;
    sbit  DAY101_ALRMDATE_bit at ALRMDATE.B13;
    sbit  DAY102_ALRMDATE_bit at ALRMDATE.B14;
    sbit  DAY103_ALRMDATE_bit at ALRMDATE.B15;
    sbit  MONTH010_ALRMDATE_bit at ALRMDATE.B16;
    sbit  MONTH011_ALRMDATE_bit at ALRMDATE.B17;
    sbit  MONTH012_ALRMDATE_bit at ALRMDATE.B18;
    sbit  MONTH013_ALRMDATE_bit at ALRMDATE.B19;
    sbit  MONTH100_ALRMDATE_bit at ALRMDATE.B20;
    sbit  MONTH101_ALRMDATE_bit at ALRMDATE.B21;
    sbit  MONTH102_ALRMDATE_bit at ALRMDATE.B22;
    sbit  MONTH103_ALRMDATE_bit at ALRMDATE.B23;
sfr unsigned long   volatile ALRMDATECLR      absolute 0xBF800C54;
sfr unsigned long   volatile ALRMDATESET      absolute 0xBF800C58;
sfr unsigned long   volatile ALRMDATEINV      absolute 0xBF800C5C;
sfr atomic unsigned long            CVRCON           absolute 0xBF800E00;
    const register unsigned short int CVR0 = 0;
    sbit  CVR0_bit at CVRCON.B0;
    const register unsigned short int CVR1 = 1;
    sbit  CVR1_bit at CVRCON.B1;
    const register unsigned short int CVR2 = 2;
    sbit  CVR2_bit at CVRCON.B2;
    const register unsigned short int CVR3 = 3;
    sbit  CVR3_bit at CVRCON.B3;
    const register unsigned short int CVRSS = 4;
    sbit  CVRSS_bit at CVRCON.B4;
    const register unsigned short int CVRR = 5;
    sbit  CVRR_bit at CVRCON.B5;
    const register unsigned short int CVROE = 6;
    sbit  CVROE_bit at CVRCON.B6;
    sbit  ON_CVRCON_bit at CVRCON.B15;
    sbit  CVR0_CVRCON_bit at CVRCON.B0;
    sbit  CVR1_CVRCON_bit at CVRCON.B1;
    sbit  CVR2_CVRCON_bit at CVRCON.B2;
    sbit  CVR3_CVRCON_bit at CVRCON.B3;
sfr unsigned long   volatile CVRCONCLR        absolute 0xBF800E04;
sfr unsigned long   volatile CVRCONSET        absolute 0xBF800E08;
sfr unsigned long   volatile CVRCONINV        absolute 0xBF800E0C;
sfr unsigned long   volatile _ICDCON          absolute 0xBF801130;
sfr unsigned long   volatile _ICDSTAT         absolute 0xBF801140;
sfr atomic unsigned long   volatile OSCCON           absolute 0xBF801200;
    const register unsigned short int OSWEN = 0;
    sbit  OSWEN_bit at OSCCON.B0;
    const register unsigned short int SOSCEN = 1;
    sbit  SOSCEN_bit at OSCCON.B1;
    const register unsigned short int CF = 3;
    sbit  CF_bit at OSCCON.B3;
    const register unsigned short int SLPEN = 4;
    sbit  SLPEN_bit at OSCCON.B4;
    const register unsigned short int SLOCK = 5;
    sbit  SLOCK_bit at OSCCON.B5;
    const register unsigned short int ULOCK = 6;
    sbit  ULOCK_bit at OSCCON.B6;
    const register unsigned short int CLKLOCK = 7;
    sbit  CLKLOCK_bit at OSCCON.B7;
    const register unsigned short int NOSC0 = 8;
    sbit  NOSC0_bit at OSCCON.B8;
    const register unsigned short int NOSC1 = 9;
    sbit  NOSC1_bit at OSCCON.B9;
    const register unsigned short int NOSC2 = 10;
    sbit  NOSC2_bit at OSCCON.B10;
    const register unsigned short int COSC0 = 12;
    sbit  COSC0_bit at OSCCON.B12;
    const register unsigned short int COSC1 = 13;
    sbit  COSC1_bit at OSCCON.B13;
    const register unsigned short int COSC2 = 14;
    sbit  COSC2_bit at OSCCON.B14;
    const register unsigned short int SOSCRDY = 22;
    sbit  SOSCRDY_bit at OSCCON.B22;
    const register unsigned short int DRMEN = 23;
    sbit  DRMEN_bit at OSCCON.B23;
    const register unsigned short int FRCDIV0 = 24;
    sbit  FRCDIV0_bit at OSCCON.B24;
    const register unsigned short int FRCDIV1 = 25;
    sbit  FRCDIV1_bit at OSCCON.B25;
    const register unsigned short int FRCDIV2 = 26;
    sbit  FRCDIV2_bit at OSCCON.B26;
sfr unsigned long   volatile OSCCONCLR        absolute 0xBF801204;
sfr unsigned long   volatile OSCCONSET        absolute 0xBF801208;
sfr unsigned long   volatile OSCCONINV        absolute 0xBF80120C;
sfr atomic unsigned long   volatile OSCTUN           absolute 0xBF801210;
    const register unsigned short int TUN0 = 0;
    sbit  TUN0_bit at OSCTUN.B0;
    const register unsigned short int TUN1 = 1;
    sbit  TUN1_bit at OSCTUN.B1;
    const register unsigned short int TUN2 = 2;
    sbit  TUN2_bit at OSCTUN.B2;
    const register unsigned short int TUN3 = 3;
    sbit  TUN3_bit at OSCTUN.B3;
    const register unsigned short int TUN4 = 4;
    sbit  TUN4_bit at OSCTUN.B4;
    const register unsigned short int TUN5 = 5;
    sbit  TUN5_bit at OSCTUN.B5;
sfr unsigned long   volatile OSCTUNCLR        absolute 0xBF801214;
sfr unsigned long   volatile OSCTUNSET        absolute 0xBF801218;
sfr unsigned long   volatile OSCTUNINV        absolute 0xBF80121C;
sfr atomic unsigned long   volatile SPLLCON          absolute 0xBF801220;
    const register unsigned short int PLLRANGE0 = 0;
    sbit  PLLRANGE0_bit at SPLLCON.B0;
    const register unsigned short int PLLRANGE1 = 1;
    sbit  PLLRANGE1_bit at SPLLCON.B1;
    const register unsigned short int PLLRANGE2 = 2;
    sbit  PLLRANGE2_bit at SPLLCON.B2;
    const register unsigned short int PLLICLK = 7;
    sbit  PLLICLK_bit at SPLLCON.B7;
    const register unsigned short int PLLIDIV0 = 8;
    sbit  PLLIDIV0_bit at SPLLCON.B8;
    const register unsigned short int PLLIDIV1 = 9;
    sbit  PLLIDIV1_bit at SPLLCON.B9;
    const register unsigned short int PLLIDIV2 = 10;
    sbit  PLLIDIV2_bit at SPLLCON.B10;
    const register unsigned short int PLLMULT0 = 16;
    sbit  PLLMULT0_bit at SPLLCON.B16;
    const register unsigned short int PLLMULT1 = 17;
    sbit  PLLMULT1_bit at SPLLCON.B17;
    const register unsigned short int PLLMULT2 = 18;
    sbit  PLLMULT2_bit at SPLLCON.B18;
    const register unsigned short int PLLMULT3 = 19;
    sbit  PLLMULT3_bit at SPLLCON.B19;
    const register unsigned short int PLLMULT4 = 20;
    sbit  PLLMULT4_bit at SPLLCON.B20;
    const register unsigned short int PLLMULT5 = 21;
    sbit  PLLMULT5_bit at SPLLCON.B21;
    const register unsigned short int PLLMULT6 = 22;
    sbit  PLLMULT6_bit at SPLLCON.B22;
    const register unsigned short int PLLODIV0 = 24;
    sbit  PLLODIV0_bit at SPLLCON.B24;
    const register unsigned short int PLLODIV1 = 25;
    sbit  PLLODIV1_bit at SPLLCON.B25;
    const register unsigned short int PLLODIV2 = 26;
    sbit  PLLODIV2_bit at SPLLCON.B26;
sfr unsigned long   volatile SPLLCONCLR       absolute 0xBF801224;
sfr unsigned long   volatile SPLLCONSET       absolute 0xBF801228;
sfr unsigned long   volatile SPLLCONINV       absolute 0xBF80122C;
sfr atomic unsigned long   volatile RCON             absolute 0xBF801240;
    const register unsigned short int POR = 0;
    sbit  POR_bit at RCON.B0;
    const register unsigned short int BOR = 1;
    sbit  BOR_bit at RCON.B1;
    const register unsigned short int IDLE = 2;
    sbit  IDLE_bit at RCON.B2;
    const register unsigned short int SLEEP = 3;
    sbit  SLEEP_bit at RCON.B3;
    const register unsigned short int WDTO = 4;
    sbit  WDTO_bit at RCON.B4;
    const register unsigned short int DMTO = 5;
    sbit  DMTO_bit at RCON.B5;
    const register unsigned short int SWR = 6;
    sbit  SWR_bit at RCON.B6;
    const register unsigned short int EXTR = 7;
    sbit  EXTR_bit at RCON.B7;
    const register unsigned short int CMR = 9;
    sbit  CMR_bit at RCON.B9;
    const register unsigned short int BCFGFAIL = 26;
    sbit  BCFGFAIL_bit at RCON.B26;
    const register unsigned short int BCFGERR = 27;
    sbit  BCFGERR_bit at RCON.B27;
sfr unsigned long   volatile RCONCLR          absolute 0xBF801244;
sfr unsigned long   volatile RCONSET          absolute 0xBF801248;
sfr unsigned long   volatile RCONINV          absolute 0xBF80124C;
sfr atomic unsigned long   volatile RSWRST           absolute 0xBF801250;
    const register unsigned short int SWRST = 0;
    sbit  SWRST_bit at RSWRST.B0;
sfr unsigned long   volatile RSWRSTCLR        absolute 0xBF801254;
sfr unsigned long   volatile RSWRSTSET        absolute 0xBF801258;
sfr unsigned long   volatile RSWRSTINV        absolute 0xBF80125C;
sfr atomic unsigned long   volatile RNMICON          absolute 0xBF801260;
    const register unsigned short int NMICNT0 = 0;
    sbit  NMICNT0_bit at RNMICON.B0;
    const register unsigned short int NMICNT1 = 1;
    sbit  NMICNT1_bit at RNMICON.B1;
    const register unsigned short int NMICNT2 = 2;
    sbit  NMICNT2_bit at RNMICON.B2;
    const register unsigned short int NMICNT3 = 3;
    sbit  NMICNT3_bit at RNMICON.B3;
    const register unsigned short int NMICNT4 = 4;
    sbit  NMICNT4_bit at RNMICON.B4;
    const register unsigned short int NMICNT5 = 5;
    sbit  NMICNT5_bit at RNMICON.B5;
    const register unsigned short int NMICNT6 = 6;
    sbit  NMICNT6_bit at RNMICON.B6;
    const register unsigned short int NMICNT7 = 7;
    sbit  NMICNT7_bit at RNMICON.B7;
    const register unsigned short int WDTS = 16;
    sbit  WDTS_bit at RNMICON.B16;
    sbit  CF_RNMICON_bit at RNMICON.B17;
    const register unsigned short int SWNMI = 23;
    sbit  SWNMI_bit at RNMICON.B23;
    sbit  WDTO_RNMICON_bit at RNMICON.B24;
    sbit  DMTO_RNMICON_bit at RNMICON.B25;
sfr unsigned long   volatile RNMICONCLR       absolute 0xBF801264;
sfr unsigned long   volatile RNMICONSET       absolute 0xBF801268;
sfr unsigned long   volatile RNMICONINV       absolute 0xBF80126C;
sfr atomic unsigned long   volatile PWRCON           absolute 0xBF801270;
    const register unsigned short int VREGS = 0;
    sbit  VREGS_bit at PWRCON.B0;
sfr unsigned long   volatile PWRCONCLR        absolute 0xBF801274;
sfr unsigned long   volatile PWRCONSET        absolute 0xBF801278;
sfr unsigned long   volatile PWRCONINV        absolute 0xBF80127C;
sfr atomic unsigned long   volatile REFO1CON         absolute 0xBF801280;
    const register unsigned short int ROSEL0 = 0;
    sbit  ROSEL0_bit at REFO1CON.B0;
    const register unsigned short int ROSEL1 = 1;
    sbit  ROSEL1_bit at REFO1CON.B1;
    const register unsigned short int ROSEL2 = 2;
    sbit  ROSEL2_bit at REFO1CON.B2;
    const register unsigned short int ROSEL3 = 3;
    sbit  ROSEL3_bit at REFO1CON.B3;
    const register unsigned short int ACTIVE = 8;
    sbit  ACTIVE_bit at REFO1CON.B8;
    const register unsigned short int DIVSWEN = 9;
    sbit  DIVSWEN_bit at REFO1CON.B9;
    const register unsigned short int RSLP = 11;
    sbit  RSLP_bit at REFO1CON.B11;
    const register unsigned short int OE = 12;
    sbit  OE_bit at REFO1CON.B12;
    sbit  SIDL_REFO1CON_bit at REFO1CON.B13;
    sbit  ON_REFO1CON_bit at REFO1CON.B15;
    const register unsigned short int RODIV0 = 16;
    sbit  RODIV0_bit at REFO1CON.B16;
    const register unsigned short int RODIV1 = 17;
    sbit  RODIV1_bit at REFO1CON.B17;
    const register unsigned short int RODIV2 = 18;
    sbit  RODIV2_bit at REFO1CON.B18;
    const register unsigned short int RODIV3 = 19;
    sbit  RODIV3_bit at REFO1CON.B19;
    const register unsigned short int RODIV4 = 20;
    sbit  RODIV4_bit at REFO1CON.B20;
    const register unsigned short int RODIV5 = 21;
    sbit  RODIV5_bit at REFO1CON.B21;
    const register unsigned short int RODIV6 = 22;
    sbit  RODIV6_bit at REFO1CON.B22;
    const register unsigned short int RODIV7 = 23;
    sbit  RODIV7_bit at REFO1CON.B23;
    const register unsigned short int RODIV8 = 24;
    sbit  RODIV8_bit at REFO1CON.B24;
    const register unsigned short int RODIV9 = 25;
    sbit  RODIV9_bit at REFO1CON.B25;
    const register unsigned short int RODIV10 = 26;
    sbit  RODIV10_bit at REFO1CON.B26;
    const register unsigned short int RODIV11 = 27;
    sbit  RODIV11_bit at REFO1CON.B27;
    const register unsigned short int RODIV12 = 28;
    sbit  RODIV12_bit at REFO1CON.B28;
    const register unsigned short int RODIV13 = 29;
    sbit  RODIV13_bit at REFO1CON.B29;
    const register unsigned short int RODIV14 = 30;
    sbit  RODIV14_bit at REFO1CON.B30;
sfr unsigned long   volatile REFO1CONCLR      absolute 0xBF801284;
sfr unsigned long   volatile REFO1CONSET      absolute 0xBF801288;
sfr unsigned long   volatile REFO1CONINV      absolute 0xBF80128C;
sfr atomic unsigned long   volatile REFO1TRIM        absolute 0xBF801290;
    const register unsigned short int ROTRIM0 = 23;
    sbit  ROTRIM0_bit at REFO1TRIM.B23;
    const register unsigned short int ROTRIM1 = 24;
    sbit  ROTRIM1_bit at REFO1TRIM.B24;
    const register unsigned short int ROTRIM2 = 25;
    sbit  ROTRIM2_bit at REFO1TRIM.B25;
    const register unsigned short int ROTRIM3 = 26;
    sbit  ROTRIM3_bit at REFO1TRIM.B26;
    const register unsigned short int ROTRIM4 = 27;
    sbit  ROTRIM4_bit at REFO1TRIM.B27;
    const register unsigned short int ROTRIM5 = 28;
    sbit  ROTRIM5_bit at REFO1TRIM.B28;
    const register unsigned short int ROTRIM6 = 29;
    sbit  ROTRIM6_bit at REFO1TRIM.B29;
    const register unsigned short int ROTRIM7 = 30;
    sbit  ROTRIM7_bit at REFO1TRIM.B30;
    const register unsigned short int ROTRIM8 = 31;
    sbit  ROTRIM8_bit at REFO1TRIM.B31;
sfr unsigned long   volatile REFO1TRIMCLR     absolute 0xBF801294;
sfr unsigned long   volatile REFO1TRIMSET     absolute 0xBF801298;
sfr unsigned long   volatile REFO1TRIMINV     absolute 0xBF80129C;
sfr atomic unsigned long   volatile REFO2CON         absolute 0xBF8012A0;
    sbit  ROSEL0_REFO2CON_bit at REFO2CON.B0;
    sbit  ROSEL1_REFO2CON_bit at REFO2CON.B1;
    sbit  ROSEL2_REFO2CON_bit at REFO2CON.B2;
    sbit  ROSEL3_REFO2CON_bit at REFO2CON.B3;
    sbit  ACTIVE_REFO2CON_bit at REFO2CON.B8;
    sbit  DIVSWEN_REFO2CON_bit at REFO2CON.B9;
    sbit  RSLP_REFO2CON_bit at REFO2CON.B11;
    sbit  OE_REFO2CON_bit at REFO2CON.B12;
    sbit  SIDL_REFO2CON_bit at REFO2CON.B13;
    sbit  ON_REFO2CON_bit at REFO2CON.B15;
    sbit  RODIV0_REFO2CON_bit at REFO2CON.B16;
    sbit  RODIV1_REFO2CON_bit at REFO2CON.B17;
    sbit  RODIV2_REFO2CON_bit at REFO2CON.B18;
    sbit  RODIV3_REFO2CON_bit at REFO2CON.B19;
    sbit  RODIV4_REFO2CON_bit at REFO2CON.B20;
    sbit  RODIV5_REFO2CON_bit at REFO2CON.B21;
    sbit  RODIV6_REFO2CON_bit at REFO2CON.B22;
    sbit  RODIV7_REFO2CON_bit at REFO2CON.B23;
    sbit  RODIV8_REFO2CON_bit at REFO2CON.B24;
    sbit  RODIV9_REFO2CON_bit at REFO2CON.B25;
    sbit  RODIV10_REFO2CON_bit at REFO2CON.B26;
    sbit  RODIV11_REFO2CON_bit at REFO2CON.B27;
    sbit  RODIV12_REFO2CON_bit at REFO2CON.B28;
    sbit  RODIV13_REFO2CON_bit at REFO2CON.B29;
    sbit  RODIV14_REFO2CON_bit at REFO2CON.B30;
sfr unsigned long   volatile REFO2CONCLR      absolute 0xBF8012A4;
sfr unsigned long   volatile REFO2CONSET      absolute 0xBF8012A8;
sfr unsigned long   volatile REFO2CONINV      absolute 0xBF8012AC;
sfr atomic unsigned long   volatile REFO2TRIM        absolute 0xBF8012B0;
    sbit  ROTRIM0_REFO2TRIM_bit at REFO2TRIM.B23;
    sbit  ROTRIM1_REFO2TRIM_bit at REFO2TRIM.B24;
    sbit  ROTRIM2_REFO2TRIM_bit at REFO2TRIM.B25;
    sbit  ROTRIM3_REFO2TRIM_bit at REFO2TRIM.B26;
    sbit  ROTRIM4_REFO2TRIM_bit at REFO2TRIM.B27;
    sbit  ROTRIM5_REFO2TRIM_bit at REFO2TRIM.B28;
    sbit  ROTRIM6_REFO2TRIM_bit at REFO2TRIM.B29;
    sbit  ROTRIM7_REFO2TRIM_bit at REFO2TRIM.B30;
    sbit  ROTRIM8_REFO2TRIM_bit at REFO2TRIM.B31;
sfr unsigned long   volatile REFO2TRIMCLR     absolute 0xBF8012B4;
sfr unsigned long   volatile REFO2TRIMSET     absolute 0xBF8012B8;
sfr unsigned long   volatile REFO2TRIMINV     absolute 0xBF8012BC;
sfr atomic unsigned long   volatile REFO3CON         absolute 0xBF8012C0;
    sbit  ROSEL0_REFO3CON_bit at REFO3CON.B0;
    sbit  ROSEL1_REFO3CON_bit at REFO3CON.B1;
    sbit  ROSEL2_REFO3CON_bit at REFO3CON.B2;
    sbit  ROSEL3_REFO3CON_bit at REFO3CON.B3;
    sbit  ACTIVE_REFO3CON_bit at REFO3CON.B8;
    sbit  DIVSWEN_REFO3CON_bit at REFO3CON.B9;
    sbit  RSLP_REFO3CON_bit at REFO3CON.B11;
    sbit  OE_REFO3CON_bit at REFO3CON.B12;
    sbit  SIDL_REFO3CON_bit at REFO3CON.B13;
    sbit  ON_REFO3CON_bit at REFO3CON.B15;
    sbit  RODIV0_REFO3CON_bit at REFO3CON.B16;
    sbit  RODIV1_REFO3CON_bit at REFO3CON.B17;
    sbit  RODIV2_REFO3CON_bit at REFO3CON.B18;
    sbit  RODIV3_REFO3CON_bit at REFO3CON.B19;
    sbit  RODIV4_REFO3CON_bit at REFO3CON.B20;
    sbit  RODIV5_REFO3CON_bit at REFO3CON.B21;
    sbit  RODIV6_REFO3CON_bit at REFO3CON.B22;
    sbit  RODIV7_REFO3CON_bit at REFO3CON.B23;
    sbit  RODIV8_REFO3CON_bit at REFO3CON.B24;
    sbit  RODIV9_REFO3CON_bit at REFO3CON.B25;
    sbit  RODIV10_REFO3CON_bit at REFO3CON.B26;
    sbit  RODIV11_REFO3CON_bit at REFO3CON.B27;
    sbit  RODIV12_REFO3CON_bit at REFO3CON.B28;
    sbit  RODIV13_REFO3CON_bit at REFO3CON.B29;
    sbit  RODIV14_REFO3CON_bit at REFO3CON.B30;
sfr unsigned long   volatile REFO3CONCLR      absolute 0xBF8012C4;
sfr unsigned long   volatile REFO3CONSET      absolute 0xBF8012C8;
sfr unsigned long   volatile REFO3CONINV      absolute 0xBF8012CC;
sfr atomic unsigned long   volatile REFO3TRIM        absolute 0xBF8012D0;
    sbit  ROTRIM0_REFO3TRIM_bit at REFO3TRIM.B23;
    sbit  ROTRIM1_REFO3TRIM_bit at REFO3TRIM.B24;
    sbit  ROTRIM2_REFO3TRIM_bit at REFO3TRIM.B25;
    sbit  ROTRIM3_REFO3TRIM_bit at REFO3TRIM.B26;
    sbit  ROTRIM4_REFO3TRIM_bit at REFO3TRIM.B27;
    sbit  ROTRIM5_REFO3TRIM_bit at REFO3TRIM.B28;
    sbit  ROTRIM6_REFO3TRIM_bit at REFO3TRIM.B29;
    sbit  ROTRIM7_REFO3TRIM_bit at REFO3TRIM.B30;
    sbit  ROTRIM8_REFO3TRIM_bit at REFO3TRIM.B31;
sfr unsigned long   volatile REFO3TRIMCLR     absolute 0xBF8012D4;
sfr unsigned long   volatile REFO3TRIMSET     absolute 0xBF8012D8;
sfr unsigned long   volatile REFO3TRIMINV     absolute 0xBF8012DC;
sfr atomic unsigned long   volatile REFO4CON         absolute 0xBF8012E0;
    sbit  ROSEL0_REFO4CON_bit at REFO4CON.B0;
    sbit  ROSEL1_REFO4CON_bit at REFO4CON.B1;
    sbit  ROSEL2_REFO4CON_bit at REFO4CON.B2;
    sbit  ROSEL3_REFO4CON_bit at REFO4CON.B3;
    sbit  ACTIVE_REFO4CON_bit at REFO4CON.B8;
    sbit  DIVSWEN_REFO4CON_bit at REFO4CON.B9;
    sbit  RSLP_REFO4CON_bit at REFO4CON.B11;
    sbit  OE_REFO4CON_bit at REFO4CON.B12;
    sbit  SIDL_REFO4CON_bit at REFO4CON.B13;
    sbit  ON_REFO4CON_bit at REFO4CON.B15;
    sbit  RODIV0_REFO4CON_bit at REFO4CON.B16;
    sbit  RODIV1_REFO4CON_bit at REFO4CON.B17;
    sbit  RODIV2_REFO4CON_bit at REFO4CON.B18;
    sbit  RODIV3_REFO4CON_bit at REFO4CON.B19;
    sbit  RODIV4_REFO4CON_bit at REFO4CON.B20;
    sbit  RODIV5_REFO4CON_bit at REFO4CON.B21;
    sbit  RODIV6_REFO4CON_bit at REFO4CON.B22;
    sbit  RODIV7_REFO4CON_bit at REFO4CON.B23;
    sbit  RODIV8_REFO4CON_bit at REFO4CON.B24;
    sbit  RODIV9_REFO4CON_bit at REFO4CON.B25;
    sbit  RODIV10_REFO4CON_bit at REFO4CON.B26;
    sbit  RODIV11_REFO4CON_bit at REFO4CON.B27;
    sbit  RODIV12_REFO4CON_bit at REFO4CON.B28;
    sbit  RODIV13_REFO4CON_bit at REFO4CON.B29;
    sbit  RODIV14_REFO4CON_bit at REFO4CON.B30;
sfr unsigned long   volatile REFO4CONCLR      absolute 0xBF8012E4;
sfr unsigned long   volatile REFO4CONSET      absolute 0xBF8012E8;
sfr unsigned long   volatile REFO4CONINV      absolute 0xBF8012EC;
sfr atomic unsigned long   volatile REFO4TRIM        absolute 0xBF8012F0;
    sbit  ROTRIM0_REFO4TRIM_bit at REFO4TRIM.B23;
    sbit  ROTRIM1_REFO4TRIM_bit at REFO4TRIM.B24;
    sbit  ROTRIM2_REFO4TRIM_bit at REFO4TRIM.B25;
    sbit  ROTRIM3_REFO4TRIM_bit at REFO4TRIM.B26;
    sbit  ROTRIM4_REFO4TRIM_bit at REFO4TRIM.B27;
    sbit  ROTRIM5_REFO4TRIM_bit at REFO4TRIM.B28;
    sbit  ROTRIM6_REFO4TRIM_bit at REFO4TRIM.B29;
    sbit  ROTRIM7_REFO4TRIM_bit at REFO4TRIM.B30;
    sbit  ROTRIM8_REFO4TRIM_bit at REFO4TRIM.B31;
sfr unsigned long   volatile REFO4TRIMCLR     absolute 0xBF8012F4;
sfr unsigned long   volatile REFO4TRIMSET     absolute 0xBF8012F8;
sfr unsigned long   volatile REFO4TRIMINV     absolute 0xBF8012FC;
sfr atomic unsigned long   volatile PB1DIV           absolute 0xBF801300;
    const register unsigned short int PBDIV0 = 0;
    sbit  PBDIV0_bit at PB1DIV.B0;
    const register unsigned short int PBDIV1 = 1;
    sbit  PBDIV1_bit at PB1DIV.B1;
    const register unsigned short int PBDIV2 = 2;
    sbit  PBDIV2_bit at PB1DIV.B2;
    const register unsigned short int PBDIV3 = 3;
    sbit  PBDIV3_bit at PB1DIV.B3;
    const register unsigned short int PBDIV4 = 4;
    sbit  PBDIV4_bit at PB1DIV.B4;
    const register unsigned short int PBDIV5 = 5;
    sbit  PBDIV5_bit at PB1DIV.B5;
    const register unsigned short int PBDIV6 = 6;
    sbit  PBDIV6_bit at PB1DIV.B6;
    const register unsigned short int PBDIVRDY = 11;
    sbit  PBDIVRDY_bit at PB1DIV.B11;
sfr unsigned long   volatile PB1DIVCLR        absolute 0xBF801304;
sfr unsigned long   volatile PB1DIVSET        absolute 0xBF801308;
sfr unsigned long   volatile PB1DIVINV        absolute 0xBF80130C;
sfr atomic unsigned long   volatile PB2DIV           absolute 0xBF801310;
    sbit  PBDIV0_PB2DIV_bit at PB2DIV.B0;
    sbit  PBDIV1_PB2DIV_bit at PB2DIV.B1;
    sbit  PBDIV2_PB2DIV_bit at PB2DIV.B2;
    sbit  PBDIV3_PB2DIV_bit at PB2DIV.B3;
    sbit  PBDIV4_PB2DIV_bit at PB2DIV.B4;
    sbit  PBDIV5_PB2DIV_bit at PB2DIV.B5;
    sbit  PBDIV6_PB2DIV_bit at PB2DIV.B6;
    sbit  PBDIVRDY_PB2DIV_bit at PB2DIV.B11;
    sbit  ON_PB2DIV_bit at PB2DIV.B15;
sfr unsigned long   volatile PB2DIVCLR        absolute 0xBF801314;
sfr unsigned long   volatile PB2DIVSET        absolute 0xBF801318;
sfr unsigned long   volatile PB2DIVINV        absolute 0xBF80131C;
sfr atomic unsigned long   volatile PB3DIV           absolute 0xBF801320;
    sbit  PBDIV0_PB3DIV_bit at PB3DIV.B0;
    sbit  PBDIV1_PB3DIV_bit at PB3DIV.B1;
    sbit  PBDIV2_PB3DIV_bit at PB3DIV.B2;
    sbit  PBDIV3_PB3DIV_bit at PB3DIV.B3;
    sbit  PBDIV4_PB3DIV_bit at PB3DIV.B4;
    sbit  PBDIV5_PB3DIV_bit at PB3DIV.B5;
    sbit  PBDIV6_PB3DIV_bit at PB3DIV.B6;
    sbit  PBDIVRDY_PB3DIV_bit at PB3DIV.B11;
    sbit  ON_PB3DIV_bit at PB3DIV.B15;
sfr unsigned long   volatile PB3DIVCLR        absolute 0xBF801324;
sfr unsigned long   volatile PB3DIVSET        absolute 0xBF801328;
sfr unsigned long   volatile PB3DIVINV        absolute 0xBF80132C;
sfr atomic unsigned long   volatile PB4DIV           absolute 0xBF801330;
    sbit  PBDIV0_PB4DIV_bit at PB4DIV.B0;
    sbit  PBDIV1_PB4DIV_bit at PB4DIV.B1;
    sbit  PBDIV2_PB4DIV_bit at PB4DIV.B2;
    sbit  PBDIV3_PB4DIV_bit at PB4DIV.B3;
    sbit  PBDIV4_PB4DIV_bit at PB4DIV.B4;
    sbit  PBDIV5_PB4DIV_bit at PB4DIV.B5;
    sbit  PBDIV6_PB4DIV_bit at PB4DIV.B6;
    sbit  PBDIVRDY_PB4DIV_bit at PB4DIV.B11;
    sbit  ON_PB4DIV_bit at PB4DIV.B15;
sfr unsigned long   volatile PB4DIVCLR        absolute 0xBF801334;
sfr unsigned long   volatile PB4DIVSET        absolute 0xBF801338;
sfr unsigned long   volatile PB4DIVINV        absolute 0xBF80133C;
sfr atomic unsigned long   volatile PB5DIV           absolute 0xBF801340;
    sbit  PBDIV0_PB5DIV_bit at PB5DIV.B0;
    sbit  PBDIV1_PB5DIV_bit at PB5DIV.B1;
    sbit  PBDIV2_PB5DIV_bit at PB5DIV.B2;
    sbit  PBDIV3_PB5DIV_bit at PB5DIV.B3;
    sbit  PBDIV4_PB5DIV_bit at PB5DIV.B4;
    sbit  PBDIV5_PB5DIV_bit at PB5DIV.B5;
    sbit  PBDIV6_PB5DIV_bit at PB5DIV.B6;
    sbit  PBDIVRDY_PB5DIV_bit at PB5DIV.B11;
    sbit  ON_PB5DIV_bit at PB5DIV.B15;
sfr unsigned long   volatile PB5DIVCLR        absolute 0xBF801344;
sfr unsigned long   volatile PB5DIVSET        absolute 0xBF801348;
sfr unsigned long   volatile PB5DIVINV        absolute 0xBF80134C;
sfr atomic unsigned long   volatile PB7DIV           absolute 0xBF801360;
    sbit  PBDIV0_PB7DIV_bit at PB7DIV.B0;
    sbit  PBDIV1_PB7DIV_bit at PB7DIV.B1;
    sbit  PBDIV2_PB7DIV_bit at PB7DIV.B2;
    sbit  PBDIV3_PB7DIV_bit at PB7DIV.B3;
    sbit  PBDIV4_PB7DIV_bit at PB7DIV.B4;
    sbit  PBDIV5_PB7DIV_bit at PB7DIV.B5;
    sbit  PBDIV6_PB7DIV_bit at PB7DIV.B6;
    sbit  PBDIVRDY_PB7DIV_bit at PB7DIV.B11;
    sbit  ON_PB7DIV_bit at PB7DIV.B15;
sfr unsigned long   volatile PB7DIVCLR        absolute 0xBF801364;
sfr unsigned long   volatile PB7DIVSET        absolute 0xBF801368;
sfr unsigned long   volatile PB7DIVINV        absolute 0xBF80136C;
sfr atomic unsigned long   volatile PB8DIV           absolute 0xBF801370;
    sbit  PBDIV0_PB8DIV_bit at PB8DIV.B0;
    sbit  PBDIV1_PB8DIV_bit at PB8DIV.B1;
    sbit  PBDIV2_PB8DIV_bit at PB8DIV.B2;
    sbit  PBDIV3_PB8DIV_bit at PB8DIV.B3;
    sbit  PBDIV4_PB8DIV_bit at PB8DIV.B4;
    sbit  PBDIV5_PB8DIV_bit at PB8DIV.B5;
    sbit  PBDIV6_PB8DIV_bit at PB8DIV.B6;
    sbit  PBDIVRDY_PB8DIV_bit at PB8DIV.B11;
    sbit  ON_PB8DIV_bit at PB8DIV.B15;
sfr unsigned long   volatile PB8DIVCLR        absolute 0xBF801374;
sfr unsigned long   volatile PB8DIVSET        absolute 0xBF801378;
sfr unsigned long   volatile PB8DIVINV        absolute 0xBF80137C;
sfr unsigned long   volatile INT1R            absolute 0xBF801404;
    const register unsigned short int INT1R0 = 0;
    sbit  INT1R0_bit at INT1R.B0;
    const register unsigned short int INT1R1 = 1;
    sbit  INT1R1_bit at INT1R.B1;
    const register unsigned short int INT1R2 = 2;
    sbit  INT1R2_bit at INT1R.B2;
    const register unsigned short int INT1R3 = 3;
    sbit  INT1R3_bit at INT1R.B3;
sfr unsigned long   volatile INT2R            absolute 0xBF801408;
    const register unsigned short int INT2R0 = 0;
    sbit  INT2R0_bit at INT2R.B0;
    const register unsigned short int INT2R1 = 1;
    sbit  INT2R1_bit at INT2R.B1;
    const register unsigned short int INT2R2 = 2;
    sbit  INT2R2_bit at INT2R.B2;
    const register unsigned short int INT2R3 = 3;
    sbit  INT2R3_bit at INT2R.B3;
sfr unsigned long   volatile INT3R            absolute 0xBF80140C;
    const register unsigned short int INT3R0 = 0;
    sbit  INT3R0_bit at INT3R.B0;
    const register unsigned short int INT3R1 = 1;
    sbit  INT3R1_bit at INT3R.B1;
    const register unsigned short int INT3R2 = 2;
    sbit  INT3R2_bit at INT3R.B2;
    const register unsigned short int INT3R3 = 3;
    sbit  INT3R3_bit at INT3R.B3;
sfr unsigned long   volatile INT4R            absolute 0xBF801410;
    const register unsigned short int INT4R0 = 0;
    sbit  INT4R0_bit at INT4R.B0;
    const register unsigned short int INT4R1 = 1;
    sbit  INT4R1_bit at INT4R.B1;
    const register unsigned short int INT4R2 = 2;
    sbit  INT4R2_bit at INT4R.B2;
    const register unsigned short int INT4R3 = 3;
    sbit  INT4R3_bit at INT4R.B3;
sfr unsigned long   volatile T2CKR            absolute 0xBF801418;
    const register unsigned short int T2CKR0 = 0;
    sbit  T2CKR0_bit at T2CKR.B0;
    const register unsigned short int T2CKR1 = 1;
    sbit  T2CKR1_bit at T2CKR.B1;
    const register unsigned short int T2CKR2 = 2;
    sbit  T2CKR2_bit at T2CKR.B2;
    const register unsigned short int T2CKR3 = 3;
    sbit  T2CKR3_bit at T2CKR.B3;
sfr unsigned long   volatile T3CKR            absolute 0xBF80141C;
    const register unsigned short int T3CKR0 = 0;
    sbit  T3CKR0_bit at T3CKR.B0;
    const register unsigned short int T3CKR1 = 1;
    sbit  T3CKR1_bit at T3CKR.B1;
    const register unsigned short int T3CKR2 = 2;
    sbit  T3CKR2_bit at T3CKR.B2;
    const register unsigned short int T3CKR3 = 3;
    sbit  T3CKR3_bit at T3CKR.B3;
sfr unsigned long   volatile T4CKR            absolute 0xBF801420;
    const register unsigned short int T4CKR0 = 0;
    sbit  T4CKR0_bit at T4CKR.B0;
    const register unsigned short int T4CKR1 = 1;
    sbit  T4CKR1_bit at T4CKR.B1;
    const register unsigned short int T4CKR2 = 2;
    sbit  T4CKR2_bit at T4CKR.B2;
    const register unsigned short int T4CKR3 = 3;
    sbit  T4CKR3_bit at T4CKR.B3;
sfr unsigned long   volatile T5CKR            absolute 0xBF801424;
    const register unsigned short int T5CKR0 = 0;
    sbit  T5CKR0_bit at T5CKR.B0;
    const register unsigned short int T5CKR1 = 1;
    sbit  T5CKR1_bit at T5CKR.B1;
    const register unsigned short int T5CKR2 = 2;
    sbit  T5CKR2_bit at T5CKR.B2;
    const register unsigned short int T5CKR3 = 3;
    sbit  T5CKR3_bit at T5CKR.B3;
sfr unsigned long   volatile T6CKR            absolute 0xBF801428;
    const register unsigned short int T6CKR0 = 0;
    sbit  T6CKR0_bit at T6CKR.B0;
    const register unsigned short int T6CKR1 = 1;
    sbit  T6CKR1_bit at T6CKR.B1;
    const register unsigned short int T6CKR2 = 2;
    sbit  T6CKR2_bit at T6CKR.B2;
    const register unsigned short int T6CKR3 = 3;
    sbit  T6CKR3_bit at T6CKR.B3;
sfr unsigned long   volatile T7CKR            absolute 0xBF80142C;
    const register unsigned short int T7CKR0 = 0;
    sbit  T7CKR0_bit at T7CKR.B0;
    const register unsigned short int T7CKR1 = 1;
    sbit  T7CKR1_bit at T7CKR.B1;
    const register unsigned short int T7CKR2 = 2;
    sbit  T7CKR2_bit at T7CKR.B2;
    const register unsigned short int T7CKR3 = 3;
    sbit  T7CKR3_bit at T7CKR.B3;
sfr unsigned long   volatile T8CKR            absolute 0xBF801430;
    const register unsigned short int T8CKR0 = 0;
    sbit  T8CKR0_bit at T8CKR.B0;
    const register unsigned short int T8CKR1 = 1;
    sbit  T8CKR1_bit at T8CKR.B1;
    const register unsigned short int T8CKR2 = 2;
    sbit  T8CKR2_bit at T8CKR.B2;
    const register unsigned short int T8CKR3 = 3;
    sbit  T8CKR3_bit at T8CKR.B3;
sfr unsigned long   volatile T9CKR            absolute 0xBF801434;
    const register unsigned short int T9CKR0 = 0;
    sbit  T9CKR0_bit at T9CKR.B0;
    const register unsigned short int T9CKR1 = 1;
    sbit  T9CKR1_bit at T9CKR.B1;
    const register unsigned short int T9CKR2 = 2;
    sbit  T9CKR2_bit at T9CKR.B2;
    const register unsigned short int T9CKR3 = 3;
    sbit  T9CKR3_bit at T9CKR.B3;
sfr unsigned long   volatile IC1R             absolute 0xBF801438;
    const register unsigned short int IC1R0 = 0;
    sbit  IC1R0_bit at IC1R.B0;
    const register unsigned short int IC1R1 = 1;
    sbit  IC1R1_bit at IC1R.B1;
    const register unsigned short int IC1R2 = 2;
    sbit  IC1R2_bit at IC1R.B2;
    const register unsigned short int IC1R3 = 3;
    sbit  IC1R3_bit at IC1R.B3;
sfr unsigned long   volatile IC2R             absolute 0xBF80143C;
    const register unsigned short int IC2R0 = 0;
    sbit  IC2R0_bit at IC2R.B0;
    const register unsigned short int IC2R1 = 1;
    sbit  IC2R1_bit at IC2R.B1;
    const register unsigned short int IC2R2 = 2;
    sbit  IC2R2_bit at IC2R.B2;
    const register unsigned short int IC2R3 = 3;
    sbit  IC2R3_bit at IC2R.B3;
sfr unsigned long   volatile IC3R             absolute 0xBF801440;
    const register unsigned short int IC3R0 = 0;
    sbit  IC3R0_bit at IC3R.B0;
    const register unsigned short int IC3R1 = 1;
    sbit  IC3R1_bit at IC3R.B1;
    const register unsigned short int IC3R2 = 2;
    sbit  IC3R2_bit at IC3R.B2;
    const register unsigned short int IC3R3 = 3;
    sbit  IC3R3_bit at IC3R.B3;
sfr unsigned long   volatile IC4R             absolute 0xBF801444;
    const register unsigned short int IC4R0 = 0;
    sbit  IC4R0_bit at IC4R.B0;
    const register unsigned short int IC4R1 = 1;
    sbit  IC4R1_bit at IC4R.B1;
    const register unsigned short int IC4R2 = 2;
    sbit  IC4R2_bit at IC4R.B2;
    const register unsigned short int IC4R3 = 3;
    sbit  IC4R3_bit at IC4R.B3;
sfr unsigned long   volatile IC5R             absolute 0xBF801448;
    const register unsigned short int IC5R0 = 0;
    sbit  IC5R0_bit at IC5R.B0;
    const register unsigned short int IC5R1 = 1;
    sbit  IC5R1_bit at IC5R.B1;
    const register unsigned short int IC5R2 = 2;
    sbit  IC5R2_bit at IC5R.B2;
    const register unsigned short int IC5R3 = 3;
    sbit  IC5R3_bit at IC5R.B3;
sfr unsigned long   volatile IC6R             absolute 0xBF80144C;
    const register unsigned short int IC6R0 = 0;
    sbit  IC6R0_bit at IC6R.B0;
    const register unsigned short int IC6R1 = 1;
    sbit  IC6R1_bit at IC6R.B1;
    const register unsigned short int IC6R2 = 2;
    sbit  IC6R2_bit at IC6R.B2;
    const register unsigned short int IC6R3 = 3;
    sbit  IC6R3_bit at IC6R.B3;
sfr unsigned long   volatile IC7R             absolute 0xBF801450;
    const register unsigned short int IC7R0 = 0;
    sbit  IC7R0_bit at IC7R.B0;
    const register unsigned short int IC7R1 = 1;
    sbit  IC7R1_bit at IC7R.B1;
    const register unsigned short int IC7R2 = 2;
    sbit  IC7R2_bit at IC7R.B2;
    const register unsigned short int IC7R3 = 3;
    sbit  IC7R3_bit at IC7R.B3;
sfr unsigned long   volatile IC8R             absolute 0xBF801454;
    const register unsigned short int IC8R0 = 0;
    sbit  IC8R0_bit at IC8R.B0;
    const register unsigned short int IC8R1 = 1;
    sbit  IC8R1_bit at IC8R.B1;
    const register unsigned short int IC8R2 = 2;
    sbit  IC8R2_bit at IC8R.B2;
    const register unsigned short int IC8R3 = 3;
    sbit  IC8R3_bit at IC8R.B3;
sfr unsigned long   volatile IC9R             absolute 0xBF801458;
    const register unsigned short int IC9R0 = 0;
    sbit  IC9R0_bit at IC9R.B0;
    const register unsigned short int IC9R1 = 1;
    sbit  IC9R1_bit at IC9R.B1;
    const register unsigned short int IC9R2 = 2;
    sbit  IC9R2_bit at IC9R.B2;
    const register unsigned short int IC9R3 = 3;
    sbit  IC9R3_bit at IC9R.B3;
sfr unsigned long   volatile OCFAR            absolute 0xBF801460;
    const register unsigned short int OCFAR0 = 0;
    sbit  OCFAR0_bit at OCFAR.B0;
    const register unsigned short int OCFAR1 = 1;
    sbit  OCFAR1_bit at OCFAR.B1;
    const register unsigned short int OCFAR2 = 2;
    sbit  OCFAR2_bit at OCFAR.B2;
    const register unsigned short int OCFAR3 = 3;
    sbit  OCFAR3_bit at OCFAR.B3;
sfr unsigned long   volatile U1RXR            absolute 0xBF801468;
    const register unsigned short int U1RXR0 = 0;
    sbit  U1RXR0_bit at U1RXR.B0;
    const register unsigned short int U1RXR1 = 1;
    sbit  U1RXR1_bit at U1RXR.B1;
    const register unsigned short int U1RXR2 = 2;
    sbit  U1RXR2_bit at U1RXR.B2;
    const register unsigned short int U1RXR3 = 3;
    sbit  U1RXR3_bit at U1RXR.B3;
sfr unsigned long   volatile U1CTSR           absolute 0xBF80146C;
    const register unsigned short int U1CTSR0 = 0;
    sbit  U1CTSR0_bit at U1CTSR.B0;
    const register unsigned short int U1CTSR1 = 1;
    sbit  U1CTSR1_bit at U1CTSR.B1;
    const register unsigned short int U1CTSR2 = 2;
    sbit  U1CTSR2_bit at U1CTSR.B2;
    const register unsigned short int U1CTSR3 = 3;
    sbit  U1CTSR3_bit at U1CTSR.B3;
sfr unsigned long   volatile U2RXR            absolute 0xBF801470;
    const register unsigned short int U2RXR0 = 0;
    sbit  U2RXR0_bit at U2RXR.B0;
    const register unsigned short int U2RXR1 = 1;
    sbit  U2RXR1_bit at U2RXR.B1;
    const register unsigned short int U2RXR2 = 2;
    sbit  U2RXR2_bit at U2RXR.B2;
    const register unsigned short int U2RXR3 = 3;
    sbit  U2RXR3_bit at U2RXR.B3;
sfr unsigned long   volatile U2CTSR           absolute 0xBF801474;
    const register unsigned short int U2CTSR0 = 0;
    sbit  U2CTSR0_bit at U2CTSR.B0;
    const register unsigned short int U2CTSR1 = 1;
    sbit  U2CTSR1_bit at U2CTSR.B1;
    const register unsigned short int U2CTSR2 = 2;
    sbit  U2CTSR2_bit at U2CTSR.B2;
    const register unsigned short int U2CTSR3 = 3;
    sbit  U2CTSR3_bit at U2CTSR.B3;
sfr unsigned long   volatile U3RXR            absolute 0xBF801478;
    const register unsigned short int U3RXR0 = 0;
    sbit  U3RXR0_bit at U3RXR.B0;
    const register unsigned short int U3RXR1 = 1;
    sbit  U3RXR1_bit at U3RXR.B1;
    const register unsigned short int U3RXR2 = 2;
    sbit  U3RXR2_bit at U3RXR.B2;
    const register unsigned short int U3RXR3 = 3;
    sbit  U3RXR3_bit at U3RXR.B3;
sfr unsigned long   volatile U3CTSR           absolute 0xBF80147C;
    const register unsigned short int U3CTSR0 = 0;
    sbit  U3CTSR0_bit at U3CTSR.B0;
    const register unsigned short int U3CTSR1 = 1;
    sbit  U3CTSR1_bit at U3CTSR.B1;
    const register unsigned short int U3CTSR2 = 2;
    sbit  U3CTSR2_bit at U3CTSR.B2;
    const register unsigned short int U3CTSR3 = 3;
    sbit  U3CTSR3_bit at U3CTSR.B3;
sfr unsigned long   volatile U4RXR            absolute 0xBF801480;
    const register unsigned short int U4RXR0 = 0;
    sbit  U4RXR0_bit at U4RXR.B0;
    const register unsigned short int U4RXR1 = 1;
    sbit  U4RXR1_bit at U4RXR.B1;
    const register unsigned short int U4RXR2 = 2;
    sbit  U4RXR2_bit at U4RXR.B2;
    const register unsigned short int U4RXR3 = 3;
    sbit  U4RXR3_bit at U4RXR.B3;
sfr unsigned long   volatile U4CTSR           absolute 0xBF801484;
    const register unsigned short int U4CTSR0 = 0;
    sbit  U4CTSR0_bit at U4CTSR.B0;
    const register unsigned short int U4CTSR1 = 1;
    sbit  U4CTSR1_bit at U4CTSR.B1;
    const register unsigned short int U4CTSR2 = 2;
    sbit  U4CTSR2_bit at U4CTSR.B2;
    const register unsigned short int U4CTSR3 = 3;
    sbit  U4CTSR3_bit at U4CTSR.B3;
sfr unsigned long   volatile U5RXR            absolute 0xBF801488;
    const register unsigned short int U5RXR0 = 0;
    sbit  U5RXR0_bit at U5RXR.B0;
    const register unsigned short int U5RXR1 = 1;
    sbit  U5RXR1_bit at U5RXR.B1;
    const register unsigned short int U5RXR2 = 2;
    sbit  U5RXR2_bit at U5RXR.B2;
    const register unsigned short int U5RXR3 = 3;
    sbit  U5RXR3_bit at U5RXR.B3;
sfr unsigned long   volatile U5CTSR           absolute 0xBF80148C;
    const register unsigned short int U5CTSR0 = 0;
    sbit  U5CTSR0_bit at U5CTSR.B0;
    const register unsigned short int U5CTSR1 = 1;
    sbit  U5CTSR1_bit at U5CTSR.B1;
    const register unsigned short int U5CTSR2 = 2;
    sbit  U5CTSR2_bit at U5CTSR.B2;
    const register unsigned short int U5CTSR3 = 3;
    sbit  U5CTSR3_bit at U5CTSR.B3;
sfr unsigned long   volatile U6RXR            absolute 0xBF801490;
    const register unsigned short int U6RXR0 = 0;
    sbit  U6RXR0_bit at U6RXR.B0;
    const register unsigned short int U6RXR1 = 1;
    sbit  U6RXR1_bit at U6RXR.B1;
    const register unsigned short int U6RXR2 = 2;
    sbit  U6RXR2_bit at U6RXR.B2;
    const register unsigned short int U6RXR3 = 3;
    sbit  U6RXR3_bit at U6RXR.B3;
sfr unsigned long   volatile U6CTSR           absolute 0xBF801494;
    const register unsigned short int U6CTSR0 = 0;
    sbit  U6CTSR0_bit at U6CTSR.B0;
    const register unsigned short int U6CTSR1 = 1;
    sbit  U6CTSR1_bit at U6CTSR.B1;
    const register unsigned short int U6CTSR2 = 2;
    sbit  U6CTSR2_bit at U6CTSR.B2;
    const register unsigned short int U6CTSR3 = 3;
    sbit  U6CTSR3_bit at U6CTSR.B3;
sfr unsigned long   volatile SDI1R            absolute 0xBF80149C;
    const register unsigned short int SDI1R0 = 0;
    sbit  SDI1R0_bit at SDI1R.B0;
    const register unsigned short int SDI1R1 = 1;
    sbit  SDI1R1_bit at SDI1R.B1;
    const register unsigned short int SDI1R2 = 2;
    sbit  SDI1R2_bit at SDI1R.B2;
    const register unsigned short int SDI1R3 = 3;
    sbit  SDI1R3_bit at SDI1R.B3;
sfr unsigned long   volatile SS1R             absolute 0xBF8014A0;
    const register unsigned short int SS1R0 = 0;
    sbit  SS1R0_bit at SS1R.B0;
    const register unsigned short int SS1R1 = 1;
    sbit  SS1R1_bit at SS1R.B1;
    const register unsigned short int SS1R2 = 2;
    sbit  SS1R2_bit at SS1R.B2;
    const register unsigned short int SS1R3 = 3;
    sbit  SS1R3_bit at SS1R.B3;
sfr unsigned long   volatile SDI2R            absolute 0xBF8014A8;
    const register unsigned short int SDI2R0 = 0;
    sbit  SDI2R0_bit at SDI2R.B0;
    const register unsigned short int SDI2R1 = 1;
    sbit  SDI2R1_bit at SDI2R.B1;
    const register unsigned short int SDI2R2 = 2;
    sbit  SDI2R2_bit at SDI2R.B2;
    const register unsigned short int SDI2R3 = 3;
    sbit  SDI2R3_bit at SDI2R.B3;
sfr unsigned long   volatile SS2R             absolute 0xBF8014AC;
    const register unsigned short int SS2R0 = 0;
    sbit  SS2R0_bit at SS2R.B0;
    const register unsigned short int SS2R1 = 1;
    sbit  SS2R1_bit at SS2R.B1;
    const register unsigned short int SS2R2 = 2;
    sbit  SS2R2_bit at SS2R.B2;
    const register unsigned short int SS2R3 = 3;
    sbit  SS2R3_bit at SS2R.B3;
sfr unsigned long   volatile SDI3R            absolute 0xBF8014B4;
    const register unsigned short int SDI3R0 = 0;
    sbit  SDI3R0_bit at SDI3R.B0;
    const register unsigned short int SDI3R1 = 1;
    sbit  SDI3R1_bit at SDI3R.B1;
    const register unsigned short int SDI3R2 = 2;
    sbit  SDI3R2_bit at SDI3R.B2;
    const register unsigned short int SDI3R3 = 3;
    sbit  SDI3R3_bit at SDI3R.B3;
sfr unsigned long   volatile SS3R             absolute 0xBF8014B8;
    const register unsigned short int SS3R0 = 0;
    sbit  SS3R0_bit at SS3R.B0;
    const register unsigned short int SS3R1 = 1;
    sbit  SS3R1_bit at SS3R.B1;
    const register unsigned short int SS3R2 = 2;
    sbit  SS3R2_bit at SS3R.B2;
    const register unsigned short int SS3R3 = 3;
    sbit  SS3R3_bit at SS3R.B3;
sfr unsigned long   volatile SDI4R            absolute 0xBF8014C0;
    const register unsigned short int SDI4R0 = 0;
    sbit  SDI4R0_bit at SDI4R.B0;
    const register unsigned short int SDI4R1 = 1;
    sbit  SDI4R1_bit at SDI4R.B1;
    const register unsigned short int SDI4R2 = 2;
    sbit  SDI4R2_bit at SDI4R.B2;
    const register unsigned short int SDI4R3 = 3;
    sbit  SDI4R3_bit at SDI4R.B3;
sfr unsigned long   volatile SS4R             absolute 0xBF8014C4;
    const register unsigned short int SS4R0 = 0;
    sbit  SS4R0_bit at SS4R.B0;
    const register unsigned short int SS4R1 = 1;
    sbit  SS4R1_bit at SS4R.B1;
    const register unsigned short int SS4R2 = 2;
    sbit  SS4R2_bit at SS4R.B2;
    const register unsigned short int SS4R3 = 3;
    sbit  SS4R3_bit at SS4R.B3;
sfr unsigned long   volatile SDI5R            absolute 0xBF8014CC;
    const register unsigned short int SDI5R0 = 0;
    sbit  SDI5R0_bit at SDI5R.B0;
    const register unsigned short int SDI5R1 = 1;
    sbit  SDI5R1_bit at SDI5R.B1;
    const register unsigned short int SDI5R2 = 2;
    sbit  SDI5R2_bit at SDI5R.B2;
    const register unsigned short int SDI5R3 = 3;
    sbit  SDI5R3_bit at SDI5R.B3;
sfr unsigned long   volatile SS5R             absolute 0xBF8014D0;
    const register unsigned short int SS5R0 = 0;
    sbit  SS5R0_bit at SS5R.B0;
    const register unsigned short int SS5R1 = 1;
    sbit  SS5R1_bit at SS5R.B1;
    const register unsigned short int SS5R2 = 2;
    sbit  SS5R2_bit at SS5R.B2;
    const register unsigned short int SS5R3 = 3;
    sbit  SS5R3_bit at SS5R.B3;
sfr unsigned long   volatile SDI6R            absolute 0xBF8014D8;
    const register unsigned short int SDI6R0 = 0;
    sbit  SDI6R0_bit at SDI6R.B0;
    const register unsigned short int SDI6R1 = 1;
    sbit  SDI6R1_bit at SDI6R.B1;
    const register unsigned short int SDI6R2 = 2;
    sbit  SDI6R2_bit at SDI6R.B2;
    const register unsigned short int SDI6R3 = 3;
    sbit  SDI6R3_bit at SDI6R.B3;
sfr unsigned long   volatile SS6R             absolute 0xBF8014DC;
    const register unsigned short int SS6R0 = 0;
    sbit  SS6R0_bit at SS6R.B0;
    const register unsigned short int SS6R1 = 1;
    sbit  SS6R1_bit at SS6R.B1;
    const register unsigned short int SS6R2 = 2;
    sbit  SS6R2_bit at SS6R.B2;
    const register unsigned short int SS6R3 = 3;
    sbit  SS6R3_bit at SS6R.B3;
sfr unsigned long   volatile C1RXR            absolute 0xBF8014E0;
    const register unsigned short int C1RXR0 = 0;
    sbit  C1RXR0_bit at C1RXR.B0;
    const register unsigned short int C1RXR1 = 1;
    sbit  C1RXR1_bit at C1RXR.B1;
    const register unsigned short int C1RXR2 = 2;
    sbit  C1RXR2_bit at C1RXR.B2;
    const register unsigned short int C1RXR3 = 3;
    sbit  C1RXR3_bit at C1RXR.B3;
sfr unsigned long   volatile C2RXR            absolute 0xBF8014E4;
    const register unsigned short int C2RXR0 = 0;
    sbit  C2RXR0_bit at C2RXR.B0;
    const register unsigned short int C2RXR1 = 1;
    sbit  C2RXR1_bit at C2RXR.B1;
    const register unsigned short int C2RXR2 = 2;
    sbit  C2RXR2_bit at C2RXR.B2;
    const register unsigned short int C2RXR3 = 3;
    sbit  C2RXR3_bit at C2RXR.B3;
sfr unsigned long   volatile REFCLKI1R        absolute 0xBF8014E8;
    const register unsigned short int REFCLKI1R0 = 0;
    sbit  REFCLKI1R0_bit at REFCLKI1R.B0;
    const register unsigned short int REFCLKI1R1 = 1;
    sbit  REFCLKI1R1_bit at REFCLKI1R.B1;
    const register unsigned short int REFCLKI1R2 = 2;
    sbit  REFCLKI1R2_bit at REFCLKI1R.B2;
    const register unsigned short int REFCLKI1R3 = 3;
    sbit  REFCLKI1R3_bit at REFCLKI1R.B3;
sfr unsigned long   volatile REFCLKI3R        absolute 0xBF8014F0;
    const register unsigned short int REFCLKI3R0 = 0;
    sbit  REFCLKI3R0_bit at REFCLKI3R.B0;
    const register unsigned short int REFCLKI3R1 = 1;
    sbit  REFCLKI3R1_bit at REFCLKI3R.B1;
    const register unsigned short int REFCLKI3R2 = 2;
    sbit  REFCLKI3R2_bit at REFCLKI3R.B2;
    const register unsigned short int REFCLKI3R3 = 3;
    sbit  REFCLKI3R3_bit at REFCLKI3R.B3;
sfr unsigned long   volatile REFCLKI4R        absolute 0xBF8014F4;
    const register unsigned short int REFCLKI4R0 = 0;
    sbit  REFCLKI4R0_bit at REFCLKI4R.B0;
    const register unsigned short int REFCLKI4R1 = 1;
    sbit  REFCLKI4R1_bit at REFCLKI4R.B1;
    const register unsigned short int REFCLKI4R2 = 2;
    sbit  REFCLKI4R2_bit at REFCLKI4R.B2;
    const register unsigned short int REFCLKI4R3 = 3;
    sbit  REFCLKI4R3_bit at REFCLKI4R.B3;
sfr unsigned long   volatile RPA14R           absolute 0xBF801538;
    const register unsigned short int RPA14R0 = 0;
    sbit  RPA14R0_bit at RPA14R.B0;
    const register unsigned short int RPA14R1 = 1;
    sbit  RPA14R1_bit at RPA14R.B1;
    const register unsigned short int RPA14R2 = 2;
    sbit  RPA14R2_bit at RPA14R.B2;
    const register unsigned short int RPA14R3 = 3;
    sbit  RPA14R3_bit at RPA14R.B3;
sfr unsigned long   volatile RPA15R           absolute 0xBF80153C;
    const register unsigned short int RPA15R0 = 0;
    sbit  RPA15R0_bit at RPA15R.B0;
    const register unsigned short int RPA15R1 = 1;
    sbit  RPA15R1_bit at RPA15R.B1;
    const register unsigned short int RPA15R2 = 2;
    sbit  RPA15R2_bit at RPA15R.B2;
    const register unsigned short int RPA15R3 = 3;
    sbit  RPA15R3_bit at RPA15R.B3;
sfr unsigned long   volatile RPB0R            absolute 0xBF801540;
    const register unsigned short int RPB0R0 = 0;
    sbit  RPB0R0_bit at RPB0R.B0;
    const register unsigned short int RPB0R1 = 1;
    sbit  RPB0R1_bit at RPB0R.B1;
    const register unsigned short int RPB0R2 = 2;
    sbit  RPB0R2_bit at RPB0R.B2;
    const register unsigned short int RPB0R3 = 3;
    sbit  RPB0R3_bit at RPB0R.B3;
sfr unsigned long   volatile RPB1R            absolute 0xBF801544;
    const register unsigned short int RPB1R0 = 0;
    sbit  RPB1R0_bit at RPB1R.B0;
    const register unsigned short int RPB1R1 = 1;
    sbit  RPB1R1_bit at RPB1R.B1;
    const register unsigned short int RPB1R2 = 2;
    sbit  RPB1R2_bit at RPB1R.B2;
    const register unsigned short int RPB1R3 = 3;
    sbit  RPB1R3_bit at RPB1R.B3;
sfr unsigned long   volatile RPB2R            absolute 0xBF801548;
    const register unsigned short int RPB2R0 = 0;
    sbit  RPB2R0_bit at RPB2R.B0;
    const register unsigned short int RPB2R1 = 1;
    sbit  RPB2R1_bit at RPB2R.B1;
    const register unsigned short int RPB2R2 = 2;
    sbit  RPB2R2_bit at RPB2R.B2;
    const register unsigned short int RPB2R3 = 3;
    sbit  RPB2R3_bit at RPB2R.B3;
sfr unsigned long   volatile RPB3R            absolute 0xBF80154C;
    const register unsigned short int RPB3R0 = 0;
    sbit  RPB3R0_bit at RPB3R.B0;
    const register unsigned short int RPB3R1 = 1;
    sbit  RPB3R1_bit at RPB3R.B1;
    const register unsigned short int RPB3R2 = 2;
    sbit  RPB3R2_bit at RPB3R.B2;
    const register unsigned short int RPB3R3 = 3;
    sbit  RPB3R3_bit at RPB3R.B3;
sfr unsigned long   volatile RPB5R            absolute 0xBF801554;
    const register unsigned short int RPB5R0 = 0;
    sbit  RPB5R0_bit at RPB5R.B0;
    const register unsigned short int RPB5R1 = 1;
    sbit  RPB5R1_bit at RPB5R.B1;
    const register unsigned short int RPB5R2 = 2;
    sbit  RPB5R2_bit at RPB5R.B2;
    const register unsigned short int RPB5R3 = 3;
    sbit  RPB5R3_bit at RPB5R.B3;
sfr unsigned long   volatile RPB6R            absolute 0xBF801558;
    const register unsigned short int RPB6R0 = 0;
    sbit  RPB6R0_bit at RPB6R.B0;
    const register unsigned short int RPB6R1 = 1;
    sbit  RPB6R1_bit at RPB6R.B1;
    const register unsigned short int RPB6R2 = 2;
    sbit  RPB6R2_bit at RPB6R.B2;
    const register unsigned short int RPB6R3 = 3;
    sbit  RPB6R3_bit at RPB6R.B3;
sfr unsigned long   volatile RPB7R            absolute 0xBF80155C;
    const register unsigned short int RPB7R0 = 0;
    sbit  RPB7R0_bit at RPB7R.B0;
    const register unsigned short int RPB7R1 = 1;
    sbit  RPB7R1_bit at RPB7R.B1;
    const register unsigned short int RPB7R2 = 2;
    sbit  RPB7R2_bit at RPB7R.B2;
    const register unsigned short int RPB7R3 = 3;
    sbit  RPB7R3_bit at RPB7R.B3;
sfr unsigned long   volatile RPB8R            absolute 0xBF801560;
    const register unsigned short int RPB8R0 = 0;
    sbit  RPB8R0_bit at RPB8R.B0;
    const register unsigned short int RPB8R1 = 1;
    sbit  RPB8R1_bit at RPB8R.B1;
    const register unsigned short int RPB8R2 = 2;
    sbit  RPB8R2_bit at RPB8R.B2;
    const register unsigned short int RPB8R3 = 3;
    sbit  RPB8R3_bit at RPB8R.B3;
sfr unsigned long   volatile RPB9R            absolute 0xBF801564;
    const register unsigned short int RPB9R0 = 0;
    sbit  RPB9R0_bit at RPB9R.B0;
    const register unsigned short int RPB9R1 = 1;
    sbit  RPB9R1_bit at RPB9R.B1;
    const register unsigned short int RPB9R2 = 2;
    sbit  RPB9R2_bit at RPB9R.B2;
    const register unsigned short int RPB9R3 = 3;
    sbit  RPB9R3_bit at RPB9R.B3;
sfr unsigned long   volatile RPB10R           absolute 0xBF801568;
    const register unsigned short int RPB10R0 = 0;
    sbit  RPB10R0_bit at RPB10R.B0;
    const register unsigned short int RPB10R1 = 1;
    sbit  RPB10R1_bit at RPB10R.B1;
    const register unsigned short int RPB10R2 = 2;
    sbit  RPB10R2_bit at RPB10R.B2;
    const register unsigned short int RPB10R3 = 3;
    sbit  RPB10R3_bit at RPB10R.B3;
sfr unsigned long   volatile RPB14R           absolute 0xBF801578;
    const register unsigned short int RPB14R0 = 0;
    sbit  RPB14R0_bit at RPB14R.B0;
    const register unsigned short int RPB14R1 = 1;
    sbit  RPB14R1_bit at RPB14R.B1;
    const register unsigned short int RPB14R2 = 2;
    sbit  RPB14R2_bit at RPB14R.B2;
    const register unsigned short int RPB14R3 = 3;
    sbit  RPB14R3_bit at RPB14R.B3;
sfr unsigned long   volatile RPB15R           absolute 0xBF80157C;
    const register unsigned short int RPB15R0 = 0;
    sbit  RPB15R0_bit at RPB15R.B0;
    const register unsigned short int RPB15R1 = 1;
    sbit  RPB15R1_bit at RPB15R.B1;
    const register unsigned short int RPB15R2 = 2;
    sbit  RPB15R2_bit at RPB15R.B2;
    const register unsigned short int RPB15R3 = 3;
    sbit  RPB15R3_bit at RPB15R.B3;
sfr unsigned long   volatile RPC1R            absolute 0xBF801584;
    const register unsigned short int RPC1R0 = 0;
    sbit  RPC1R0_bit at RPC1R.B0;
    const register unsigned short int RPC1R1 = 1;
    sbit  RPC1R1_bit at RPC1R.B1;
    const register unsigned short int RPC1R2 = 2;
    sbit  RPC1R2_bit at RPC1R.B2;
    const register unsigned short int RPC1R3 = 3;
    sbit  RPC1R3_bit at RPC1R.B3;
sfr unsigned long   volatile RPC2R            absolute 0xBF801588;
    const register unsigned short int RPC2R0 = 0;
    sbit  RPC2R0_bit at RPC2R.B0;
    const register unsigned short int RPC2R1 = 1;
    sbit  RPC2R1_bit at RPC2R.B1;
    const register unsigned short int RPC2R2 = 2;
    sbit  RPC2R2_bit at RPC2R.B2;
    const register unsigned short int RPC2R3 = 3;
    sbit  RPC2R3_bit at RPC2R.B3;
sfr unsigned long   volatile RPC3R            absolute 0xBF80158C;
    const register unsigned short int RPC3R0 = 0;
    sbit  RPC3R0_bit at RPC3R.B0;
    const register unsigned short int RPC3R1 = 1;
    sbit  RPC3R1_bit at RPC3R.B1;
    const register unsigned short int RPC3R2 = 2;
    sbit  RPC3R2_bit at RPC3R.B2;
    const register unsigned short int RPC3R3 = 3;
    sbit  RPC3R3_bit at RPC3R.B3;
sfr unsigned long   volatile RPC4R            absolute 0xBF801590;
    const register unsigned short int RPC4R0 = 0;
    sbit  RPC4R0_bit at RPC4R.B0;
    const register unsigned short int RPC4R1 = 1;
    sbit  RPC4R1_bit at RPC4R.B1;
    const register unsigned short int RPC4R2 = 2;
    sbit  RPC4R2_bit at RPC4R.B2;
    const register unsigned short int RPC4R3 = 3;
    sbit  RPC4R3_bit at RPC4R.B3;
sfr unsigned long   volatile RPC13R           absolute 0xBF8015B4;
    const register unsigned short int RPC13R0 = 0;
    sbit  RPC13R0_bit at RPC13R.B0;
    const register unsigned short int RPC13R1 = 1;
    sbit  RPC13R1_bit at RPC13R.B1;
    const register unsigned short int RPC13R2 = 2;
    sbit  RPC13R2_bit at RPC13R.B2;
    const register unsigned short int RPC13R3 = 3;
    sbit  RPC13R3_bit at RPC13R.B3;
sfr unsigned long   volatile RPC14R           absolute 0xBF8015B8;
    const register unsigned short int RPC14R0 = 0;
    sbit  RPC14R0_bit at RPC14R.B0;
    const register unsigned short int RPC14R1 = 1;
    sbit  RPC14R1_bit at RPC14R.B1;
    const register unsigned short int RPC14R2 = 2;
    sbit  RPC14R2_bit at RPC14R.B2;
    const register unsigned short int RPC14R3 = 3;
    sbit  RPC14R3_bit at RPC14R.B3;
sfr unsigned long   volatile RPD0R            absolute 0xBF8015C0;
    const register unsigned short int RPD0R0 = 0;
    sbit  RPD0R0_bit at RPD0R.B0;
    const register unsigned short int RPD0R1 = 1;
    sbit  RPD0R1_bit at RPD0R.B1;
    const register unsigned short int RPD0R2 = 2;
    sbit  RPD0R2_bit at RPD0R.B2;
    const register unsigned short int RPD0R3 = 3;
    sbit  RPD0R3_bit at RPD0R.B3;
sfr unsigned long   volatile RPD1R            absolute 0xBF8015C4;
    const register unsigned short int RPD1R0 = 0;
    sbit  RPD1R0_bit at RPD1R.B0;
    const register unsigned short int RPD1R1 = 1;
    sbit  RPD1R1_bit at RPD1R.B1;
    const register unsigned short int RPD1R2 = 2;
    sbit  RPD1R2_bit at RPD1R.B2;
    const register unsigned short int RPD1R3 = 3;
    sbit  RPD1R3_bit at RPD1R.B3;
sfr unsigned long   volatile RPD2R            absolute 0xBF8015C8;
    const register unsigned short int RPD2R0 = 0;
    sbit  RPD2R0_bit at RPD2R.B0;
    const register unsigned short int RPD2R1 = 1;
    sbit  RPD2R1_bit at RPD2R.B1;
    const register unsigned short int RPD2R2 = 2;
    sbit  RPD2R2_bit at RPD2R.B2;
    const register unsigned short int RPD2R3 = 3;
    sbit  RPD2R3_bit at RPD2R.B3;
sfr unsigned long   volatile RPD3R            absolute 0xBF8015CC;
    const register unsigned short int RPD3R0 = 0;
    sbit  RPD3R0_bit at RPD3R.B0;
    const register unsigned short int RPD3R1 = 1;
    sbit  RPD3R1_bit at RPD3R.B1;
    const register unsigned short int RPD3R2 = 2;
    sbit  RPD3R2_bit at RPD3R.B2;
    const register unsigned short int RPD3R3 = 3;
    sbit  RPD3R3_bit at RPD3R.B3;
sfr unsigned long   volatile RPD4R            absolute 0xBF8015D0;
    const register unsigned short int RPD4R0 = 0;
    sbit  RPD4R0_bit at RPD4R.B0;
    const register unsigned short int RPD4R1 = 1;
    sbit  RPD4R1_bit at RPD4R.B1;
    const register unsigned short int RPD4R2 = 2;
    sbit  RPD4R2_bit at RPD4R.B2;
    const register unsigned short int RPD4R3 = 3;
    sbit  RPD4R3_bit at RPD4R.B3;
sfr unsigned long   volatile RPD5R            absolute 0xBF8015D4;
    const register unsigned short int RPD5R0 = 0;
    sbit  RPD5R0_bit at RPD5R.B0;
    const register unsigned short int RPD5R1 = 1;
    sbit  RPD5R1_bit at RPD5R.B1;
    const register unsigned short int RPD5R2 = 2;
    sbit  RPD5R2_bit at RPD5R.B2;
    const register unsigned short int RPD5R3 = 3;
    sbit  RPD5R3_bit at RPD5R.B3;
sfr unsigned long   volatile RPD6R            absolute 0xBF8015D8;
    const register unsigned short int RPD6R0 = 0;
    sbit  RPD6R0_bit at RPD6R.B0;
    const register unsigned short int RPD6R1 = 1;
    sbit  RPD6R1_bit at RPD6R.B1;
    const register unsigned short int RPD6R2 = 2;
    sbit  RPD6R2_bit at RPD6R.B2;
    const register unsigned short int RPD6R3 = 3;
    sbit  RPD6R3_bit at RPD6R.B3;
sfr unsigned long   volatile RPD7R            absolute 0xBF8015DC;
    const register unsigned short int RPD7R0 = 0;
    sbit  RPD7R0_bit at RPD7R.B0;
    const register unsigned short int RPD7R1 = 1;
    sbit  RPD7R1_bit at RPD7R.B1;
    const register unsigned short int RPD7R2 = 2;
    sbit  RPD7R2_bit at RPD7R.B2;
    const register unsigned short int RPD7R3 = 3;
    sbit  RPD7R3_bit at RPD7R.B3;
sfr unsigned long   volatile RPD9R            absolute 0xBF8015E4;
    const register unsigned short int RPD9R0 = 0;
    sbit  RPD9R0_bit at RPD9R.B0;
    const register unsigned short int RPD9R1 = 1;
    sbit  RPD9R1_bit at RPD9R.B1;
    const register unsigned short int RPD9R2 = 2;
    sbit  RPD9R2_bit at RPD9R.B2;
    const register unsigned short int RPD9R3 = 3;
    sbit  RPD9R3_bit at RPD9R.B3;
sfr unsigned long   volatile RPD10R           absolute 0xBF8015E8;
    const register unsigned short int RPD10R0 = 0;
    sbit  RPD10R0_bit at RPD10R.B0;
    const register unsigned short int RPD10R1 = 1;
    sbit  RPD10R1_bit at RPD10R.B1;
    const register unsigned short int RPD10R2 = 2;
    sbit  RPD10R2_bit at RPD10R.B2;
    const register unsigned short int RPD10R3 = 3;
    sbit  RPD10R3_bit at RPD10R.B3;
sfr unsigned long   volatile RPD11R           absolute 0xBF8015EC;
    const register unsigned short int RPD11R0 = 0;
    sbit  RPD11R0_bit at RPD11R.B0;
    const register unsigned short int RPD11R1 = 1;
    sbit  RPD11R1_bit at RPD11R.B1;
    const register unsigned short int RPD11R2 = 2;
    sbit  RPD11R2_bit at RPD11R.B2;
    const register unsigned short int RPD11R3 = 3;
    sbit  RPD11R3_bit at RPD11R.B3;
sfr unsigned long   volatile RPD12R           absolute 0xBF8015F0;
    const register unsigned short int RPD12R0 = 0;
    sbit  RPD12R0_bit at RPD12R.B0;
    const register unsigned short int RPD12R1 = 1;
    sbit  RPD12R1_bit at RPD12R.B1;
    const register unsigned short int RPD12R2 = 2;
    sbit  RPD12R2_bit at RPD12R.B2;
    const register unsigned short int RPD12R3 = 3;
    sbit  RPD12R3_bit at RPD12R.B3;
sfr unsigned long   volatile RPD14R           absolute 0xBF8015F8;
    const register unsigned short int RPD14R0 = 0;
    sbit  RPD14R0_bit at RPD14R.B0;
    const register unsigned short int RPD14R1 = 1;
    sbit  RPD14R1_bit at RPD14R.B1;
    const register unsigned short int RPD14R2 = 2;
    sbit  RPD14R2_bit at RPD14R.B2;
    const register unsigned short int RPD14R3 = 3;
    sbit  RPD14R3_bit at RPD14R.B3;
sfr unsigned long   volatile RPD15R           absolute 0xBF8015FC;
    const register unsigned short int RPD15R0 = 0;
    sbit  RPD15R0_bit at RPD15R.B0;
    const register unsigned short int RPD15R1 = 1;
    sbit  RPD15R1_bit at RPD15R.B1;
    const register unsigned short int RPD15R2 = 2;
    sbit  RPD15R2_bit at RPD15R.B2;
    const register unsigned short int RPD15R3 = 3;
    sbit  RPD15R3_bit at RPD15R.B3;
sfr unsigned long   volatile RPE3R            absolute 0xBF80160C;
    const register unsigned short int RPE3R0 = 0;
    sbit  RPE3R0_bit at RPE3R.B0;
    const register unsigned short int RPE3R1 = 1;
    sbit  RPE3R1_bit at RPE3R.B1;
    const register unsigned short int RPE3R2 = 2;
    sbit  RPE3R2_bit at RPE3R.B2;
    const register unsigned short int RPE3R3 = 3;
    sbit  RPE3R3_bit at RPE3R.B3;
sfr unsigned long   volatile RPE5R            absolute 0xBF801614;
    const register unsigned short int RPE5R0 = 0;
    sbit  RPE5R0_bit at RPE5R.B0;
    const register unsigned short int RPE5R1 = 1;
    sbit  RPE5R1_bit at RPE5R.B1;
    const register unsigned short int RPE5R2 = 2;
    sbit  RPE5R2_bit at RPE5R.B2;
    const register unsigned short int RPE5R3 = 3;
    sbit  RPE5R3_bit at RPE5R.B3;
sfr unsigned long   volatile RPE8R            absolute 0xBF801620;
    const register unsigned short int RPE8R0 = 0;
    sbit  RPE8R0_bit at RPE8R.B0;
    const register unsigned short int RPE8R1 = 1;
    sbit  RPE8R1_bit at RPE8R.B1;
    const register unsigned short int RPE8R2 = 2;
    sbit  RPE8R2_bit at RPE8R.B2;
    const register unsigned short int RPE8R3 = 3;
    sbit  RPE8R3_bit at RPE8R.B3;
sfr unsigned long   volatile RPE9R            absolute 0xBF801624;
    const register unsigned short int RPE9R0 = 0;
    sbit  RPE9R0_bit at RPE9R.B0;
    const register unsigned short int RPE9R1 = 1;
    sbit  RPE9R1_bit at RPE9R.B1;
    const register unsigned short int RPE9R2 = 2;
    sbit  RPE9R2_bit at RPE9R.B2;
    const register unsigned short int RPE9R3 = 3;
    sbit  RPE9R3_bit at RPE9R.B3;
sfr unsigned long   volatile RPF0R            absolute 0xBF801640;
    const register unsigned short int RPF0R0 = 0;
    sbit  RPF0R0_bit at RPF0R.B0;
    const register unsigned short int RPF0R1 = 1;
    sbit  RPF0R1_bit at RPF0R.B1;
    const register unsigned short int RPF0R2 = 2;
    sbit  RPF0R2_bit at RPF0R.B2;
    const register unsigned short int RPF0R3 = 3;
    sbit  RPF0R3_bit at RPF0R.B3;
sfr unsigned long   volatile RPF1R            absolute 0xBF801644;
    const register unsigned short int RPF1R0 = 0;
    sbit  RPF1R0_bit at RPF1R.B0;
    const register unsigned short int RPF1R1 = 1;
    sbit  RPF1R1_bit at RPF1R.B1;
    const register unsigned short int RPF1R2 = 2;
    sbit  RPF1R2_bit at RPF1R.B2;
    const register unsigned short int RPF1R3 = 3;
    sbit  RPF1R3_bit at RPF1R.B3;
sfr unsigned long   volatile RPF2R            absolute 0xBF801648;
    const register unsigned short int RPF2R0 = 0;
    sbit  RPF2R0_bit at RPF2R.B0;
    const register unsigned short int RPF2R1 = 1;
    sbit  RPF2R1_bit at RPF2R.B1;
    const register unsigned short int RPF2R2 = 2;
    sbit  RPF2R2_bit at RPF2R.B2;
    const register unsigned short int RPF2R3 = 3;
    sbit  RPF2R3_bit at RPF2R.B3;
sfr unsigned long   volatile RPF3R            absolute 0xBF80164C;
    const register unsigned short int RPF3R0 = 0;
    sbit  RPF3R0_bit at RPF3R.B0;
    const register unsigned short int RPF3R1 = 1;
    sbit  RPF3R1_bit at RPF3R.B1;
    const register unsigned short int RPF3R2 = 2;
    sbit  RPF3R2_bit at RPF3R.B2;
    const register unsigned short int RPF3R3 = 3;
    sbit  RPF3R3_bit at RPF3R.B3;
sfr unsigned long   volatile RPF4R            absolute 0xBF801650;
    const register unsigned short int RPF4R0 = 0;
    sbit  RPF4R0_bit at RPF4R.B0;
    const register unsigned short int RPF4R1 = 1;
    sbit  RPF4R1_bit at RPF4R.B1;
    const register unsigned short int RPF4R2 = 2;
    sbit  RPF4R2_bit at RPF4R.B2;
    const register unsigned short int RPF4R3 = 3;
    sbit  RPF4R3_bit at RPF4R.B3;
sfr unsigned long   volatile RPF5R            absolute 0xBF801654;
    const register unsigned short int RPF5R0 = 0;
    sbit  RPF5R0_bit at RPF5R.B0;
    const register unsigned short int RPF5R1 = 1;
    sbit  RPF5R1_bit at RPF5R.B1;
    const register unsigned short int RPF5R2 = 2;
    sbit  RPF5R2_bit at RPF5R.B2;
    const register unsigned short int RPF5R3 = 3;
    sbit  RPF5R3_bit at RPF5R.B3;
sfr unsigned long   volatile RPF8R            absolute 0xBF801660;
    const register unsigned short int RPF8R0 = 0;
    sbit  RPF8R0_bit at RPF8R.B0;
    const register unsigned short int RPF8R1 = 1;
    sbit  RPF8R1_bit at RPF8R.B1;
    const register unsigned short int RPF8R2 = 2;
    sbit  RPF8R2_bit at RPF8R.B2;
    const register unsigned short int RPF8R3 = 3;
    sbit  RPF8R3_bit at RPF8R.B3;
sfr unsigned long   volatile RPF12R           absolute 0xBF801670;
    const register unsigned short int RPF12R0 = 0;
    sbit  RPF12R0_bit at RPF12R.B0;
    const register unsigned short int RPF12R1 = 1;
    sbit  RPF12R1_bit at RPF12R.B1;
    const register unsigned short int RPF12R2 = 2;
    sbit  RPF12R2_bit at RPF12R.B2;
    const register unsigned short int RPF12R3 = 3;
    sbit  RPF12R3_bit at RPF12R.B3;
sfr unsigned long   volatile RPF13R           absolute 0xBF801674;
    const register unsigned short int RPF13R0 = 0;
    sbit  RPF13R0_bit at RPF13R.B0;
    const register unsigned short int RPF13R1 = 1;
    sbit  RPF13R1_bit at RPF13R.B1;
    const register unsigned short int RPF13R2 = 2;
    sbit  RPF13R2_bit at RPF13R.B2;
    const register unsigned short int RPF13R3 = 3;
    sbit  RPF13R3_bit at RPF13R.B3;
sfr unsigned long   volatile RPG0R            absolute 0xBF801680;
    const register unsigned short int RPG0R0 = 0;
    sbit  RPG0R0_bit at RPG0R.B0;
    const register unsigned short int RPG0R1 = 1;
    sbit  RPG0R1_bit at RPG0R.B1;
    const register unsigned short int RPG0R2 = 2;
    sbit  RPG0R2_bit at RPG0R.B2;
    const register unsigned short int RPG0R3 = 3;
    sbit  RPG0R3_bit at RPG0R.B3;
sfr unsigned long   volatile RPG1R            absolute 0xBF801684;
    const register unsigned short int RPG1R0 = 0;
    sbit  RPG1R0_bit at RPG1R.B0;
    const register unsigned short int RPG1R1 = 1;
    sbit  RPG1R1_bit at RPG1R.B1;
    const register unsigned short int RPG1R2 = 2;
    sbit  RPG1R2_bit at RPG1R.B2;
    const register unsigned short int RPG1R3 = 3;
    sbit  RPG1R3_bit at RPG1R.B3;
sfr unsigned long   volatile RPG6R            absolute 0xBF801698;
    const register unsigned short int RPG6R0 = 0;
    sbit  RPG6R0_bit at RPG6R.B0;
    const register unsigned short int RPG6R1 = 1;
    sbit  RPG6R1_bit at RPG6R.B1;
    const register unsigned short int RPG6R2 = 2;
    sbit  RPG6R2_bit at RPG6R.B2;
    const register unsigned short int RPG6R3 = 3;
    sbit  RPG6R3_bit at RPG6R.B3;
sfr unsigned long   volatile RPG7R            absolute 0xBF80169C;
    const register unsigned short int RPG7R0 = 0;
    sbit  RPG7R0_bit at RPG7R.B0;
    const register unsigned short int RPG7R1 = 1;
    sbit  RPG7R1_bit at RPG7R.B1;
    const register unsigned short int RPG7R2 = 2;
    sbit  RPG7R2_bit at RPG7R.B2;
    const register unsigned short int RPG7R3 = 3;
    sbit  RPG7R3_bit at RPG7R.B3;
sfr unsigned long   volatile RPG8R            absolute 0xBF8016A0;
    const register unsigned short int RPG8R0 = 0;
    sbit  RPG8R0_bit at RPG8R.B0;
    const register unsigned short int RPG8R1 = 1;
    sbit  RPG8R1_bit at RPG8R.B1;
    const register unsigned short int RPG8R2 = 2;
    sbit  RPG8R2_bit at RPG8R.B2;
    const register unsigned short int RPG8R3 = 3;
    sbit  RPG8R3_bit at RPG8R.B3;
sfr unsigned long   volatile RPG9R            absolute 0xBF8016A4;
    const register unsigned short int RPG9R0 = 0;
    sbit  RPG9R0_bit at RPG9R.B0;
    const register unsigned short int RPG9R1 = 1;
    sbit  RPG9R1_bit at RPG9R.B1;
    const register unsigned short int RPG9R2 = 2;
    sbit  RPG9R2_bit at RPG9R.B2;
    const register unsigned short int RPG9R3 = 3;
    sbit  RPG9R3_bit at RPG9R.B3;
sfr atomic unsigned long   volatile INTCON           absolute 0xBF810000;
    const register unsigned short int INT0EP = 0;
    sbit  INT0EP_bit at INTCON.B0;
    const register unsigned short int INT1EP = 1;
    sbit  INT1EP_bit at INTCON.B1;
    const register unsigned short int INT2EP = 2;
    sbit  INT2EP_bit at INTCON.B2;
    const register unsigned short int INT3EP = 3;
    sbit  INT3EP_bit at INTCON.B3;
    const register unsigned short int INT4EP = 4;
    sbit  INT4EP_bit at INTCON.B4;
    const register unsigned short int TPC0 = 8;
    sbit  TPC0_bit at INTCON.B8;
    const register unsigned short int TPC1 = 9;
    sbit  TPC1_bit at INTCON.B9;
    const register unsigned short int TPC2 = 10;
    sbit  TPC2_bit at INTCON.B10;
    const register unsigned short int MVEC = 12;
    sbit  MVEC_bit at INTCON.B12;
sfr unsigned long   volatile INTCONCLR        absolute 0xBF810004;
sfr unsigned long   volatile INTCONSET        absolute 0xBF810008;
sfr unsigned long   volatile INTCONINV        absolute 0xBF81000C;
sfr atomic unsigned long   volatile PRISS            absolute 0xBF810010;
    const register unsigned short int SS0 = 0;
    sbit  SS0_bit at PRISS.B0;
    const register unsigned short int PRI1SS0 = 4;
    sbit  PRI1SS0_bit at PRISS.B4;
    const register unsigned short int PRI1SS1 = 5;
    sbit  PRI1SS1_bit at PRISS.B5;
    const register unsigned short int PRI1SS2 = 6;
    sbit  PRI1SS2_bit at PRISS.B6;
    const register unsigned short int PRI1SS3 = 7;
    sbit  PRI1SS3_bit at PRISS.B7;
    const register unsigned short int PRI2SS0 = 8;
    sbit  PRI2SS0_bit at PRISS.B8;
    const register unsigned short int PRI2SS1 = 9;
    sbit  PRI2SS1_bit at PRISS.B9;
    const register unsigned short int PRI2SS2 = 10;
    sbit  PRI2SS2_bit at PRISS.B10;
    const register unsigned short int PRI2SS3 = 11;
    sbit  PRI2SS3_bit at PRISS.B11;
    const register unsigned short int PRI3SS0 = 12;
    sbit  PRI3SS0_bit at PRISS.B12;
    const register unsigned short int PRI3SS1 = 13;
    sbit  PRI3SS1_bit at PRISS.B13;
    const register unsigned short int PRI3SS2 = 14;
    sbit  PRI3SS2_bit at PRISS.B14;
    const register unsigned short int PRI3SS3 = 15;
    sbit  PRI3SS3_bit at PRISS.B15;
    const register unsigned short int PRI4SS0 = 16;
    sbit  PRI4SS0_bit at PRISS.B16;
    const register unsigned short int PRI4SS1 = 17;
    sbit  PRI4SS1_bit at PRISS.B17;
    const register unsigned short int PRI4SS2 = 18;
    sbit  PRI4SS2_bit at PRISS.B18;
    const register unsigned short int PRI4SS3 = 19;
    sbit  PRI4SS3_bit at PRISS.B19;
    const register unsigned short int PRI5SS0 = 20;
    sbit  PRI5SS0_bit at PRISS.B20;
    const register unsigned short int PRI5SS1 = 21;
    sbit  PRI5SS1_bit at PRISS.B21;
    const register unsigned short int PRI5SS2 = 22;
    sbit  PRI5SS2_bit at PRISS.B22;
    const register unsigned short int PRI5SS3 = 23;
    sbit  PRI5SS3_bit at PRISS.B23;
    const register unsigned short int PRI6SS0 = 24;
    sbit  PRI6SS0_bit at PRISS.B24;
    const register unsigned short int PRI6SS1 = 25;
    sbit  PRI6SS1_bit at PRISS.B25;
    const register unsigned short int PRI6SS2 = 26;
    sbit  PRI6SS2_bit at PRISS.B26;
    const register unsigned short int PRI6SS3 = 27;
    sbit  PRI6SS3_bit at PRISS.B27;
    const register unsigned short int PRI7SS0 = 28;
    sbit  PRI7SS0_bit at PRISS.B28;
    const register unsigned short int PRI7SS1 = 29;
    sbit  PRI7SS1_bit at PRISS.B29;
    const register unsigned short int PRI7SS2 = 30;
    sbit  PRI7SS2_bit at PRISS.B30;
    const register unsigned short int PRI7SS3 = 31;
    sbit  PRI7SS3_bit at PRISS.B31;
sfr unsigned long   volatile PRISSCLR         absolute 0xBF810014;
sfr unsigned long   volatile PRISSSET         absolute 0xBF810018;
sfr unsigned long   volatile PRISSINV         absolute 0xBF81001C;
sfr atomic unsigned long   volatile INTSTAT          absolute 0xBF810020;
    const register unsigned short int SIRQ0 = 0;
    sbit  SIRQ0_bit at INTSTAT.B0;
    const register unsigned short int SIRQ1 = 1;
    sbit  SIRQ1_bit at INTSTAT.B1;
    const register unsigned short int SIRQ2 = 2;
    sbit  SIRQ2_bit at INTSTAT.B2;
    const register unsigned short int SIRQ3 = 3;
    sbit  SIRQ3_bit at INTSTAT.B3;
    const register unsigned short int SIRQ4 = 4;
    sbit  SIRQ4_bit at INTSTAT.B4;
    const register unsigned short int SIRQ5 = 5;
    sbit  SIRQ5_bit at INTSTAT.B5;
    const register unsigned short int SIRQ6 = 6;
    sbit  SIRQ6_bit at INTSTAT.B6;
    const register unsigned short int SIRQ7 = 7;
    sbit  SIRQ7_bit at INTSTAT.B7;
    const register unsigned short int SRIPL0 = 8;
    sbit  SRIPL0_bit at INTSTAT.B8;
    const register unsigned short int SRIPL1 = 9;
    sbit  SRIPL1_bit at INTSTAT.B9;
    const register unsigned short int SRIPL2 = 10;
    sbit  SRIPL2_bit at INTSTAT.B10;
sfr unsigned long   volatile INTSTATCLR       absolute 0xBF810024;
sfr unsigned long   volatile INTSTATSET       absolute 0xBF810028;
sfr unsigned long   volatile INTSTATINV       absolute 0xBF81002C;
sfr atomic unsigned long   volatile IPTMR            absolute 0xBF810030;
    const register unsigned short int IPTMR0 = 0;
    sbit  IPTMR0_bit at IPTMR.B0;
    const register unsigned short int IPTMR1 = 1;
    sbit  IPTMR1_bit at IPTMR.B1;
    const register unsigned short int IPTMR2 = 2;
    sbit  IPTMR2_bit at IPTMR.B2;
    const register unsigned short int IPTMR3 = 3;
    sbit  IPTMR3_bit at IPTMR.B3;
    const register unsigned short int IPTMR4 = 4;
    sbit  IPTMR4_bit at IPTMR.B4;
    const register unsigned short int IPTMR5 = 5;
    sbit  IPTMR5_bit at IPTMR.B5;
    const register unsigned short int IPTMR6 = 6;
    sbit  IPTMR6_bit at IPTMR.B6;
    const register unsigned short int IPTMR7 = 7;
    sbit  IPTMR7_bit at IPTMR.B7;
    const register unsigned short int IPTMR8 = 8;
    sbit  IPTMR8_bit at IPTMR.B8;
    const register unsigned short int IPTMR9 = 9;
    sbit  IPTMR9_bit at IPTMR.B9;
    const register unsigned short int IPTMR10 = 10;
    sbit  IPTMR10_bit at IPTMR.B10;
    const register unsigned short int IPTMR11 = 11;
    sbit  IPTMR11_bit at IPTMR.B11;
    const register unsigned short int IPTMR12 = 12;
    sbit  IPTMR12_bit at IPTMR.B12;
    const register unsigned short int IPTMR13 = 13;
    sbit  IPTMR13_bit at IPTMR.B13;
    const register unsigned short int IPTMR14 = 14;
    sbit  IPTMR14_bit at IPTMR.B14;
    const register unsigned short int IPTMR15 = 15;
    sbit  IPTMR15_bit at IPTMR.B15;
    const register unsigned short int IPTMR16 = 16;
    sbit  IPTMR16_bit at IPTMR.B16;
    const register unsigned short int IPTMR17 = 17;
    sbit  IPTMR17_bit at IPTMR.B17;
    const register unsigned short int IPTMR18 = 18;
    sbit  IPTMR18_bit at IPTMR.B18;
    const register unsigned short int IPTMR19 = 19;
    sbit  IPTMR19_bit at IPTMR.B19;
    const register unsigned short int IPTMR20 = 20;
    sbit  IPTMR20_bit at IPTMR.B20;
    const register unsigned short int IPTMR21 = 21;
    sbit  IPTMR21_bit at IPTMR.B21;
    const register unsigned short int IPTMR22 = 22;
    sbit  IPTMR22_bit at IPTMR.B22;
    const register unsigned short int IPTMR23 = 23;
    sbit  IPTMR23_bit at IPTMR.B23;
    const register unsigned short int IPTMR24 = 24;
    sbit  IPTMR24_bit at IPTMR.B24;
    const register unsigned short int IPTMR25 = 25;
    sbit  IPTMR25_bit at IPTMR.B25;
    const register unsigned short int IPTMR26 = 26;
    sbit  IPTMR26_bit at IPTMR.B26;
    const register unsigned short int IPTMR27 = 27;
    sbit  IPTMR27_bit at IPTMR.B27;
    const register unsigned short int IPTMR28 = 28;
    sbit  IPTMR28_bit at IPTMR.B28;
    const register unsigned short int IPTMR29 = 29;
    sbit  IPTMR29_bit at IPTMR.B29;
    const register unsigned short int IPTMR30 = 30;
    sbit  IPTMR30_bit at IPTMR.B30;
    const register unsigned short int IPTMR31 = 31;
    sbit  IPTMR31_bit at IPTMR.B31;
sfr unsigned long   volatile IPTMRCLR         absolute 0xBF810034;
sfr unsigned long   volatile IPTMRSET         absolute 0xBF810038;
sfr unsigned long   volatile IPTMRINV         absolute 0xBF81003C;
sfr atomic unsigned long   volatile IFS0             absolute 0xBF810040;
    const register unsigned short int CTIF = 0;
    sbit  CTIF_bit at IFS0.B0;
    const register unsigned short int CS0IF = 1;
    sbit  CS0IF_bit at IFS0.B1;
    const register unsigned short int CS1IF = 2;
    sbit  CS1IF_bit at IFS0.B2;
    const register unsigned short int INT0IF = 3;
    sbit  INT0IF_bit at IFS0.B3;
    const register unsigned short int T1IF = 4;
    sbit  T1IF_bit at IFS0.B4;
    const register unsigned short int IC1EIF = 5;
    sbit  IC1EIF_bit at IFS0.B5;
    const register unsigned short int IC1IF = 6;
    sbit  IC1IF_bit at IFS0.B6;
    const register unsigned short int OC1IF = 7;
    sbit  OC1IF_bit at IFS0.B7;
    const register unsigned short int INT1IF = 8;
    sbit  INT1IF_bit at IFS0.B8;
    const register unsigned short int T2IF = 9;
    sbit  T2IF_bit at IFS0.B9;
    const register unsigned short int IC2EIF = 10;
    sbit  IC2EIF_bit at IFS0.B10;
    const register unsigned short int IC2IF = 11;
    sbit  IC2IF_bit at IFS0.B11;
    const register unsigned short int OC2IF = 12;
    sbit  OC2IF_bit at IFS0.B12;
    const register unsigned short int INT2IF = 13;
    sbit  INT2IF_bit at IFS0.B13;
    const register unsigned short int T3IF = 14;
    sbit  T3IF_bit at IFS0.B14;
    const register unsigned short int IC3EIF = 15;
    sbit  IC3EIF_bit at IFS0.B15;
    const register unsigned short int IC3IF = 16;
    sbit  IC3IF_bit at IFS0.B16;
    const register unsigned short int OC3IF = 17;
    sbit  OC3IF_bit at IFS0.B17;
    const register unsigned short int INT3IF = 18;
    sbit  INT3IF_bit at IFS0.B18;
    const register unsigned short int T4IF = 19;
    sbit  T4IF_bit at IFS0.B19;
    const register unsigned short int IC4EIF = 20;
    sbit  IC4EIF_bit at IFS0.B20;
    const register unsigned short int IC4IF = 21;
    sbit  IC4IF_bit at IFS0.B21;
    const register unsigned short int OC4IF = 22;
    sbit  OC4IF_bit at IFS0.B22;
    const register unsigned short int INT4IF = 23;
    sbit  INT4IF_bit at IFS0.B23;
    const register unsigned short int T5IF = 24;
    sbit  T5IF_bit at IFS0.B24;
    const register unsigned short int IC5EIF = 25;
    sbit  IC5EIF_bit at IFS0.B25;
    const register unsigned short int IC5IF = 26;
    sbit  IC5IF_bit at IFS0.B26;
    const register unsigned short int OC5IF = 27;
    sbit  OC5IF_bit at IFS0.B27;
    const register unsigned short int T6IF = 28;
    sbit  T6IF_bit at IFS0.B28;
    const register unsigned short int IC6EIF = 29;
    sbit  IC6EIF_bit at IFS0.B29;
    const register unsigned short int IC6IF = 30;
    sbit  IC6IF_bit at IFS0.B30;
    const register unsigned short int OC6IF = 31;
    sbit  OC6IF_bit at IFS0.B31;
sfr unsigned long   volatile IFS0CLR          absolute 0xBF810044;
sfr unsigned long   volatile IFS0SET          absolute 0xBF810048;
sfr unsigned long   volatile IFS0INV          absolute 0xBF81004C;
sfr atomic unsigned long   volatile IFS1             absolute 0xBF810050;
    const register unsigned short int T7IF = 0;
    sbit  T7IF_bit at IFS1.B0;
    const register unsigned short int IC7EIF = 1;
    sbit  IC7EIF_bit at IFS1.B1;
    const register unsigned short int IC7IF = 2;
    sbit  IC7IF_bit at IFS1.B2;
    const register unsigned short int OC7IF = 3;
    sbit  OC7IF_bit at IFS1.B3;
    const register unsigned short int T8IF = 4;
    sbit  T8IF_bit at IFS1.B4;
    const register unsigned short int IC8EIF = 5;
    sbit  IC8EIF_bit at IFS1.B5;
    const register unsigned short int IC8IF = 6;
    sbit  IC8IF_bit at IFS1.B6;
    const register unsigned short int OC8IF = 7;
    sbit  OC8IF_bit at IFS1.B7;
    const register unsigned short int T9IF = 8;
    sbit  T9IF_bit at IFS1.B8;
    const register unsigned short int IC9EIF = 9;
    sbit  IC9EIF_bit at IFS1.B9;
    const register unsigned short int IC9IF = 10;
    sbit  IC9IF_bit at IFS1.B10;
    const register unsigned short int OC9IF = 11;
    sbit  OC9IF_bit at IFS1.B11;
    const register unsigned short int AD1IF = 12;
    sbit  AD1IF_bit at IFS1.B12;
    const register unsigned short int AD1DC1IF = 14;
    sbit  AD1DC1IF_bit at IFS1.B14;
    const register unsigned short int AD1DC2IF = 15;
    sbit  AD1DC2IF_bit at IFS1.B15;
    const register unsigned short int AD1DC3IF = 16;
    sbit  AD1DC3IF_bit at IFS1.B16;
    const register unsigned short int AD1DC4IF = 17;
    sbit  AD1DC4IF_bit at IFS1.B17;
    const register unsigned short int AD1DC5IF = 18;
    sbit  AD1DC5IF_bit at IFS1.B18;
    const register unsigned short int AD1DC6IF = 19;
    sbit  AD1DC6IF_bit at IFS1.B19;
    const register unsigned short int AD1DF1IF = 20;
    sbit  AD1DF1IF_bit at IFS1.B20;
    const register unsigned short int AD1DF2IF = 21;
    sbit  AD1DF2IF_bit at IFS1.B21;
    const register unsigned short int AD1DF3IF = 22;
    sbit  AD1DF3IF_bit at IFS1.B22;
    const register unsigned short int AD1DF4IF = 23;
    sbit  AD1DF4IF_bit at IFS1.B23;
    const register unsigned short int AD1DF5IF = 24;
    sbit  AD1DF5IF_bit at IFS1.B24;
    const register unsigned short int AD1DF6IF = 25;
    sbit  AD1DF6IF_bit at IFS1.B25;
    const register unsigned short int AD1D0IF = 27;
    sbit  AD1D0IF_bit at IFS1.B27;
    const register unsigned short int AD1D1IF = 28;
    sbit  AD1D1IF_bit at IFS1.B28;
    const register unsigned short int AD1D2IF = 29;
    sbit  AD1D2IF_bit at IFS1.B29;
    const register unsigned short int AD1D3IF = 30;
    sbit  AD1D3IF_bit at IFS1.B30;
    const register unsigned short int AD1D4IF = 31;
    sbit  AD1D4IF_bit at IFS1.B31;
sfr unsigned long   volatile IFS1CLR          absolute 0xBF810054;
sfr unsigned long   volatile IFS1SET          absolute 0xBF810058;
sfr unsigned long   volatile IFS1INV          absolute 0xBF81005C;
sfr atomic unsigned long   volatile IFS2             absolute 0xBF810060;
    const register unsigned short int AD1D5IF = 0;
    sbit  AD1D5IF_bit at IFS2.B0;
    const register unsigned short int AD1D6IF = 1;
    sbit  AD1D6IF_bit at IFS2.B1;
    const register unsigned short int AD1D7IF = 2;
    sbit  AD1D7IF_bit at IFS2.B2;
    const register unsigned short int AD1D8IF = 3;
    sbit  AD1D8IF_bit at IFS2.B3;
    const register unsigned short int AD1D9IF = 4;
    sbit  AD1D9IF_bit at IFS2.B4;
    const register unsigned short int AD1D10IF = 5;
    sbit  AD1D10IF_bit at IFS2.B5;
    const register unsigned short int AD1D11IF = 6;
    sbit  AD1D11IF_bit at IFS2.B6;
    const register unsigned short int AD1D12IF = 7;
    sbit  AD1D12IF_bit at IFS2.B7;
    const register unsigned short int AD1D13IF = 8;
    sbit  AD1D13IF_bit at IFS2.B8;
    const register unsigned short int AD1D14IF = 9;
    sbit  AD1D14IF_bit at IFS2.B9;
    const register unsigned short int AD1D15IF = 10;
    sbit  AD1D15IF_bit at IFS2.B10;
    const register unsigned short int AD1D16IF = 11;
    sbit  AD1D16IF_bit at IFS2.B11;
    const register unsigned short int AD1D17IF = 12;
    sbit  AD1D17IF_bit at IFS2.B12;
    const register unsigned short int AD1D18IF = 13;
    sbit  AD1D18IF_bit at IFS2.B13;
    const register unsigned short int AD1D19IF = 14;
    sbit  AD1D19IF_bit at IFS2.B14;
    const register unsigned short int AD1D20IF = 15;
    sbit  AD1D20IF_bit at IFS2.B15;
    const register unsigned short int AD1D21IF = 16;
    sbit  AD1D21IF_bit at IFS2.B16;
    const register unsigned short int AD1D22IF = 17;
    sbit  AD1D22IF_bit at IFS2.B17;
    const register unsigned short int AD1D23IF = 18;
    sbit  AD1D23IF_bit at IFS2.B18;
    const register unsigned short int AD1D24IF = 19;
    sbit  AD1D24IF_bit at IFS2.B19;
    const register unsigned short int AD1D25IF = 20;
    sbit  AD1D25IF_bit at IFS2.B20;
    const register unsigned short int AD1D26IF = 21;
    sbit  AD1D26IF_bit at IFS2.B21;
    const register unsigned short int AD1D27IF = 22;
    sbit  AD1D27IF_bit at IFS2.B22;
    const register unsigned short int AD1D28IF = 23;
    sbit  AD1D28IF_bit at IFS2.B23;
    const register unsigned short int AD1D29IF = 24;
    sbit  AD1D29IF_bit at IFS2.B24;
    const register unsigned short int AD1D30IF = 25;
    sbit  AD1D30IF_bit at IFS2.B25;
    const register unsigned short int AD1D31IF = 26;
    sbit  AD1D31IF_bit at IFS2.B26;
    const register unsigned short int AD1D32IF = 27;
    sbit  AD1D32IF_bit at IFS2.B27;
    const register unsigned short int AD1D33IF = 28;
    sbit  AD1D33IF_bit at IFS2.B28;
    const register unsigned short int AD1D34IF = 29;
    sbit  AD1D34IF_bit at IFS2.B29;
    const register unsigned short int AD1D35IF = 30;
    sbit  AD1D35IF_bit at IFS2.B30;
    const register unsigned short int AD1D36IF = 31;
    sbit  AD1D36IF_bit at IFS2.B31;
sfr unsigned long   volatile IFS2CLR          absolute 0xBF810064;
sfr unsigned long   volatile IFS2SET          absolute 0xBF810068;
sfr unsigned long   volatile IFS2INV          absolute 0xBF81006C;
sfr atomic unsigned long   volatile IFS3             absolute 0xBF810070;
    const register unsigned short int AD1D37IF = 0;
    sbit  AD1D37IF_bit at IFS3.B0;
    const register unsigned short int AD1D38IF = 1;
    sbit  AD1D38IF_bit at IFS3.B1;
    const register unsigned short int AD1D39IF = 2;
    sbit  AD1D39IF_bit at IFS3.B2;
    const register unsigned short int AD1D40IF = 3;
    sbit  AD1D40IF_bit at IFS3.B3;
    const register unsigned short int AD1D41IF = 4;
    sbit  AD1D41IF_bit at IFS3.B4;
    const register unsigned short int AD1D42IF = 5;
    sbit  AD1D42IF_bit at IFS3.B5;
    const register unsigned short int AD1D43IF = 6;
    sbit  AD1D43IF_bit at IFS3.B6;
    const register unsigned short int AD1D44IF = 7;
    sbit  AD1D44IF_bit at IFS3.B7;
    const register unsigned short int CPCIF = 8;
    sbit  CPCIF_bit at IFS3.B8;
    const register unsigned short int CFDCIF = 9;
    sbit  CFDCIF_bit at IFS3.B9;
    const register unsigned short int SBIF = 10;
    sbit  SBIF_bit at IFS3.B10;
    const register unsigned short int SPI1EIF = 13;
    sbit  SPI1EIF_bit at IFS3.B13;
    const register unsigned short int SPI1RXIF = 14;
    sbit  SPI1RXIF_bit at IFS3.B14;
    const register unsigned short int SPI1TXIF = 15;
    sbit  SPI1TXIF_bit at IFS3.B15;
    const register unsigned short int U1EIF = 16;
    sbit  U1EIF_bit at IFS3.B16;
    const register unsigned short int U1RXIF = 17;
    sbit  U1RXIF_bit at IFS3.B17;
    const register unsigned short int U1TXIF = 18;
    sbit  U1TXIF_bit at IFS3.B18;
    const register unsigned short int I2C1BIF = 19;
    sbit  I2C1BIF_bit at IFS3.B19;
    const register unsigned short int I2C1SIF = 20;
    sbit  I2C1SIF_bit at IFS3.B20;
    const register unsigned short int I2C1MIF = 21;
    sbit  I2C1MIF_bit at IFS3.B21;
    const register unsigned short int CNAIF = 22;
    sbit  CNAIF_bit at IFS3.B22;
    const register unsigned short int CNBIF = 23;
    sbit  CNBIF_bit at IFS3.B23;
    const register unsigned short int CNCIF = 24;
    sbit  CNCIF_bit at IFS3.B24;
    const register unsigned short int CNDIF = 25;
    sbit  CNDIF_bit at IFS3.B25;
    const register unsigned short int CNEIF = 26;
    sbit  CNEIF_bit at IFS3.B26;
    const register unsigned short int CNFIF = 27;
    sbit  CNFIF_bit at IFS3.B27;
    const register unsigned short int CNGIF = 28;
    sbit  CNGIF_bit at IFS3.B28;
    const register unsigned short int CNHIF = 29;
    sbit  CNHIF_bit at IFS3.B29;
    const register unsigned short int CNJIF = 30;
    sbit  CNJIF_bit at IFS3.B30;
sfr unsigned long   volatile IFS3CLR          absolute 0xBF810074;
sfr unsigned long   volatile IFS3SET          absolute 0xBF810078;
sfr unsigned long   volatile IFS3INV          absolute 0xBF81007C;
sfr atomic unsigned long   volatile IFS4             absolute 0xBF810080;
    const register unsigned short int PMPIF = 0;
    sbit  PMPIF_bit at IFS4.B0;
    const register unsigned short int PMPEIF = 1;
    sbit  PMPEIF_bit at IFS4.B1;
    const register unsigned short int CMP1IF = 2;
    sbit  CMP1IF_bit at IFS4.B2;
    const register unsigned short int CMP2IF = 3;
    sbit  CMP2IF_bit at IFS4.B3;
    const register unsigned short int USBIF = 4;
    sbit  USBIF_bit at IFS4.B4;
    const register unsigned short int USBDMAIF = 5;
    sbit  USBDMAIF_bit at IFS4.B5;
    const register unsigned short int DMA0IF = 6;
    sbit  DMA0IF_bit at IFS4.B6;
    const register unsigned short int DMA1IF = 7;
    sbit  DMA1IF_bit at IFS4.B7;
    const register unsigned short int DMA2IF = 8;
    sbit  DMA2IF_bit at IFS4.B8;
    const register unsigned short int DMA3IF = 9;
    sbit  DMA3IF_bit at IFS4.B9;
    const register unsigned short int DMA4IF = 10;
    sbit  DMA4IF_bit at IFS4.B10;
    const register unsigned short int DMA5IF = 11;
    sbit  DMA5IF_bit at IFS4.B11;
    const register unsigned short int DMA6IF = 12;
    sbit  DMA6IF_bit at IFS4.B12;
    const register unsigned short int DMA7IF = 13;
    sbit  DMA7IF_bit at IFS4.B13;
    const register unsigned short int SPI2EIF = 14;
    sbit  SPI2EIF_bit at IFS4.B14;
    const register unsigned short int SPI2RXIF = 15;
    sbit  SPI2RXIF_bit at IFS4.B15;
    const register unsigned short int SPI2TXIF = 16;
    sbit  SPI2TXIF_bit at IFS4.B16;
    const register unsigned short int U2EIF = 17;
    sbit  U2EIF_bit at IFS4.B17;
    const register unsigned short int U2RXIF = 18;
    sbit  U2RXIF_bit at IFS4.B18;
    const register unsigned short int U2TXIF = 19;
    sbit  U2TXIF_bit at IFS4.B19;
    const register unsigned short int I2C2BIF = 20;
    sbit  I2C2BIF_bit at IFS4.B20;
    const register unsigned short int I2C2SIF = 21;
    sbit  I2C2SIF_bit at IFS4.B21;
    const register unsigned short int I2C2MIF = 22;
    sbit  I2C2MIF_bit at IFS4.B22;
    const register unsigned short int CAN1IF = 23;
    sbit  CAN1IF_bit at IFS4.B23;
    const register unsigned short int CAN2IF = 24;
    sbit  CAN2IF_bit at IFS4.B24;
    const register unsigned short int ETHIF = 25;
    sbit  ETHIF_bit at IFS4.B25;
    const register unsigned short int SPI3EIF = 26;
    sbit  SPI3EIF_bit at IFS4.B26;
    const register unsigned short int SPI3RXIF = 27;
    sbit  SPI3RXIF_bit at IFS4.B27;
    const register unsigned short int SPI3TXIF = 28;
    sbit  SPI3TXIF_bit at IFS4.B28;
    const register unsigned short int U3EIF = 29;
    sbit  U3EIF_bit at IFS4.B29;
    const register unsigned short int U3RXIF = 30;
    sbit  U3RXIF_bit at IFS4.B30;
    const register unsigned short int U3TXIF = 31;
    sbit  U3TXIF_bit at IFS4.B31;
sfr unsigned long   volatile IFS4CLR          absolute 0xBF810084;
sfr unsigned long   volatile IFS4SET          absolute 0xBF810088;
sfr unsigned long   volatile IFS4INV          absolute 0xBF81008C;
sfr atomic unsigned long   volatile IFS5             absolute 0xBF810090;
    const register unsigned short int I2C3BIF = 0;
    sbit  I2C3BIF_bit at IFS5.B0;
    const register unsigned short int I2C3SIF = 1;
    sbit  I2C3SIF_bit at IFS5.B1;
    const register unsigned short int I2C3MIF = 2;
    sbit  I2C3MIF_bit at IFS5.B2;
    const register unsigned short int SPI4EIF = 3;
    sbit  SPI4EIF_bit at IFS5.B3;
    const register unsigned short int SPI4RXIF = 4;
    sbit  SPI4RXIF_bit at IFS5.B4;
    const register unsigned short int SPI4TXIF = 5;
    sbit  SPI4TXIF_bit at IFS5.B5;
    const register unsigned short int RTCCIF = 6;
    sbit  RTCCIF_bit at IFS5.B6;
    const register unsigned short int FCEIF = 7;
    sbit  FCEIF_bit at IFS5.B7;
    const register unsigned short int PREIF = 8;
    sbit  PREIF_bit at IFS5.B8;
    const register unsigned short int SQI1IF = 9;
    sbit  SQI1IF_bit at IFS5.B9;
    const register unsigned short int U4EIF = 10;
    sbit  U4EIF_bit at IFS5.B10;
    const register unsigned short int U4RXIF = 11;
    sbit  U4RXIF_bit at IFS5.B11;
    const register unsigned short int U4TXIF = 12;
    sbit  U4TXIF_bit at IFS5.B12;
    const register unsigned short int I2C4BIF = 13;
    sbit  I2C4BIF_bit at IFS5.B13;
    const register unsigned short int I2C4SIF = 14;
    sbit  I2C4SIF_bit at IFS5.B14;
    const register unsigned short int I2C4MIF = 15;
    sbit  I2C4MIF_bit at IFS5.B15;
    const register unsigned short int SPI5EIF = 16;
    sbit  SPI5EIF_bit at IFS5.B16;
    const register unsigned short int SPI5RXIF = 17;
    sbit  SPI5RXIF_bit at IFS5.B17;
    const register unsigned short int SPI5TXIF = 18;
    sbit  SPI5TXIF_bit at IFS5.B18;
    const register unsigned short int U5EIF = 19;
    sbit  U5EIF_bit at IFS5.B19;
    const register unsigned short int U5RXIF = 20;
    sbit  U5RXIF_bit at IFS5.B20;
    const register unsigned short int U5TXIF = 21;
    sbit  U5TXIF_bit at IFS5.B21;
    const register unsigned short int I2C5BIF = 22;
    sbit  I2C5BIF_bit at IFS5.B22;
    const register unsigned short int I2C5SIF = 23;
    sbit  I2C5SIF_bit at IFS5.B23;
    const register unsigned short int I2C5MIF = 24;
    sbit  I2C5MIF_bit at IFS5.B24;
    const register unsigned short int SPI6IF = 25;
    sbit  SPI6IF_bit at IFS5.B25;
    const register unsigned short int SPI6RXIF = 26;
    sbit  SPI6RXIF_bit at IFS5.B26;
    const register unsigned short int SPI6TX = 27;
    sbit  SPI6TX_bit at IFS5.B27;
    const register unsigned short int U6EIF = 28;
    sbit  U6EIF_bit at IFS5.B28;
    const register unsigned short int U6RXIF = 29;
    sbit  U6RXIF_bit at IFS5.B29;
    const register unsigned short int U6TXIF = 30;
    sbit  U6TXIF_bit at IFS5.B30;
sfr unsigned long   volatile IFS5CLR          absolute 0xBF810094;
sfr unsigned long   volatile IFS5SET          absolute 0xBF810098;
sfr unsigned long   volatile IFS5INV          absolute 0xBF81009C;
sfr atomic unsigned long            IEC0             absolute 0xBF8100C0;
    const register unsigned short int CTIE = 0;
    sbit  CTIE_bit at IEC0.B0;
    const register unsigned short int CS0IE = 1;
    sbit  CS0IE_bit at IEC0.B1;
    const register unsigned short int CS1IE = 2;
    sbit  CS1IE_bit at IEC0.B2;
    const register unsigned short int INT0IE = 3;
    sbit  INT0IE_bit at IEC0.B3;
    const register unsigned short int T1IE = 4;
    sbit  T1IE_bit at IEC0.B4;
    const register unsigned short int IC1EIE = 5;
    sbit  IC1EIE_bit at IEC0.B5;
    const register unsigned short int IC1IE = 6;
    sbit  IC1IE_bit at IEC0.B6;
    const register unsigned short int OC1IE = 7;
    sbit  OC1IE_bit at IEC0.B7;
    const register unsigned short int INT1IE = 8;
    sbit  INT1IE_bit at IEC0.B8;
    const register unsigned short int T2IE = 9;
    sbit  T2IE_bit at IEC0.B9;
    const register unsigned short int IC2EIE = 10;
    sbit  IC2EIE_bit at IEC0.B10;
    const register unsigned short int IC2IE = 11;
    sbit  IC2IE_bit at IEC0.B11;
    const register unsigned short int OC2IE = 12;
    sbit  OC2IE_bit at IEC0.B12;
    const register unsigned short int INT2IE = 13;
    sbit  INT2IE_bit at IEC0.B13;
    const register unsigned short int T3IE = 14;
    sbit  T3IE_bit at IEC0.B14;
    const register unsigned short int IC3EIE = 15;
    sbit  IC3EIE_bit at IEC0.B15;
    const register unsigned short int IC3IE = 16;
    sbit  IC3IE_bit at IEC0.B16;
    const register unsigned short int OC3IE = 17;
    sbit  OC3IE_bit at IEC0.B17;
    const register unsigned short int INT3IE = 18;
    sbit  INT3IE_bit at IEC0.B18;
    const register unsigned short int T4IE = 19;
    sbit  T4IE_bit at IEC0.B19;
    const register unsigned short int IC4EIE = 20;
    sbit  IC4EIE_bit at IEC0.B20;
    const register unsigned short int IC4IE = 21;
    sbit  IC4IE_bit at IEC0.B21;
    const register unsigned short int OC4IE = 22;
    sbit  OC4IE_bit at IEC0.B22;
    const register unsigned short int INT4IE = 23;
    sbit  INT4IE_bit at IEC0.B23;
    const register unsigned short int T5IE = 24;
    sbit  T5IE_bit at IEC0.B24;
    const register unsigned short int IC5EIE = 25;
    sbit  IC5EIE_bit at IEC0.B25;
    const register unsigned short int IC5IE = 26;
    sbit  IC5IE_bit at IEC0.B26;
    const register unsigned short int OC5IE = 27;
    sbit  OC5IE_bit at IEC0.B27;
    const register unsigned short int T6IE = 28;
    sbit  T6IE_bit at IEC0.B28;
    const register unsigned short int IC6EIE = 29;
    sbit  IC6EIE_bit at IEC0.B29;
    const register unsigned short int IC6IE = 30;
    sbit  IC6IE_bit at IEC0.B30;
    const register unsigned short int OC6IE = 31;
    sbit  OC6IE_bit at IEC0.B31;
sfr unsigned long   volatile IEC0CLR          absolute 0xBF8100C4;
sfr unsigned long   volatile IEC0SET          absolute 0xBF8100C8;
sfr unsigned long   volatile IEC0INV          absolute 0xBF8100CC;
sfr atomic unsigned long            IEC1             absolute 0xBF8100D0;
    const register unsigned short int T7IE = 0;
    sbit  T7IE_bit at IEC1.B0;
    const register unsigned short int IC7EIE = 1;
    sbit  IC7EIE_bit at IEC1.B1;
    const register unsigned short int IC7IE = 2;
    sbit  IC7IE_bit at IEC1.B2;
    const register unsigned short int OC7IE = 3;
    sbit  OC7IE_bit at IEC1.B3;
    const register unsigned short int T8IE = 4;
    sbit  T8IE_bit at IEC1.B4;
    const register unsigned short int IC8EIE = 5;
    sbit  IC8EIE_bit at IEC1.B5;
    const register unsigned short int IC8IE = 6;
    sbit  IC8IE_bit at IEC1.B6;
    const register unsigned short int OC8IE = 7;
    sbit  OC8IE_bit at IEC1.B7;
    const register unsigned short int T9IE = 8;
    sbit  T9IE_bit at IEC1.B8;
    const register unsigned short int IC9EIE = 9;
    sbit  IC9EIE_bit at IEC1.B9;
    const register unsigned short int IC9IE = 10;
    sbit  IC9IE_bit at IEC1.B10;
    const register unsigned short int OC9IE = 11;
    sbit  OC9IE_bit at IEC1.B11;
    const register unsigned short int AD1IE = 12;
    sbit  AD1IE_bit at IEC1.B12;
    const register unsigned short int AD1DC1IE = 14;
    sbit  AD1DC1IE_bit at IEC1.B14;
    const register unsigned short int AD1DC2IE = 15;
    sbit  AD1DC2IE_bit at IEC1.B15;
    const register unsigned short int AD1DC3IE = 16;
    sbit  AD1DC3IE_bit at IEC1.B16;
    const register unsigned short int AD1DC4IE = 17;
    sbit  AD1DC4IE_bit at IEC1.B17;
    const register unsigned short int AD1DC5IE = 18;
    sbit  AD1DC5IE_bit at IEC1.B18;
    const register unsigned short int AD1DC6IE = 19;
    sbit  AD1DC6IE_bit at IEC1.B19;
    const register unsigned short int AD1DF1IE = 20;
    sbit  AD1DF1IE_bit at IEC1.B20;
    const register unsigned short int AD1DF2IE = 21;
    sbit  AD1DF2IE_bit at IEC1.B21;
    const register unsigned short int AD1DF3IE = 22;
    sbit  AD1DF3IE_bit at IEC1.B22;
    const register unsigned short int AD1DF4IE = 23;
    sbit  AD1DF4IE_bit at IEC1.B23;
    const register unsigned short int AD1DF5IE = 24;
    sbit  AD1DF5IE_bit at IEC1.B24;
    const register unsigned short int AD1DF6IE = 25;
    sbit  AD1DF6IE_bit at IEC1.B25;
    const register unsigned short int AD1D0IE = 27;
    sbit  AD1D0IE_bit at IEC1.B27;
    const register unsigned short int AD1D1IE = 28;
    sbit  AD1D1IE_bit at IEC1.B28;
    const register unsigned short int AD1D2IE = 29;
    sbit  AD1D2IE_bit at IEC1.B29;
    const register unsigned short int AD1D3IE = 30;
    sbit  AD1D3IE_bit at IEC1.B30;
    const register unsigned short int AD1D4IE = 31;
    sbit  AD1D4IE_bit at IEC1.B31;
sfr unsigned long   volatile IEC1CLR          absolute 0xBF8100D4;
sfr unsigned long   volatile IEC1SET          absolute 0xBF8100D8;
sfr unsigned long   volatile IEC1INV          absolute 0xBF8100DC;
sfr atomic unsigned long            IEC2             absolute 0xBF8100E0;
    const register unsigned short int AD1D5IE = 0;
    sbit  AD1D5IE_bit at IEC2.B0;
    const register unsigned short int AD1D6IE = 1;
    sbit  AD1D6IE_bit at IEC2.B1;
    const register unsigned short int AD1D7IE = 2;
    sbit  AD1D7IE_bit at IEC2.B2;
    const register unsigned short int AD1D8IE = 3;
    sbit  AD1D8IE_bit at IEC2.B3;
    const register unsigned short int AD1D9IE = 4;
    sbit  AD1D9IE_bit at IEC2.B4;
    const register unsigned short int AD1D10IE = 5;
    sbit  AD1D10IE_bit at IEC2.B5;
    const register unsigned short int AD1D11IE = 6;
    sbit  AD1D11IE_bit at IEC2.B6;
    const register unsigned short int AD1D12IE = 7;
    sbit  AD1D12IE_bit at IEC2.B7;
    const register unsigned short int AD1D13IE = 8;
    sbit  AD1D13IE_bit at IEC2.B8;
    const register unsigned short int AD1D14IE = 9;
    sbit  AD1D14IE_bit at IEC2.B9;
    const register unsigned short int AD1D15IE = 10;
    sbit  AD1D15IE_bit at IEC2.B10;
    const register unsigned short int AD1D16IE = 11;
    sbit  AD1D16IE_bit at IEC2.B11;
    const register unsigned short int AD1D17IE = 12;
    sbit  AD1D17IE_bit at IEC2.B12;
    const register unsigned short int AD1D18IE = 13;
    sbit  AD1D18IE_bit at IEC2.B13;
    const register unsigned short int AD1D19IE = 14;
    sbit  AD1D19IE_bit at IEC2.B14;
    const register unsigned short int AD1D20IE = 15;
    sbit  AD1D20IE_bit at IEC2.B15;
    const register unsigned short int AD1D21IE = 16;
    sbit  AD1D21IE_bit at IEC2.B16;
    const register unsigned short int AD1D22IE = 17;
    sbit  AD1D22IE_bit at IEC2.B17;
    const register unsigned short int AD1D23IE = 18;
    sbit  AD1D23IE_bit at IEC2.B18;
    const register unsigned short int AD1D24IE = 19;
    sbit  AD1D24IE_bit at IEC2.B19;
    const register unsigned short int AD1D25IE = 20;
    sbit  AD1D25IE_bit at IEC2.B20;
    const register unsigned short int AD1D26IE = 21;
    sbit  AD1D26IE_bit at IEC2.B21;
    const register unsigned short int AD1D27IE = 22;
    sbit  AD1D27IE_bit at IEC2.B22;
    const register unsigned short int AD1D28IE = 23;
    sbit  AD1D28IE_bit at IEC2.B23;
    const register unsigned short int AD1D29IE = 24;
    sbit  AD1D29IE_bit at IEC2.B24;
    const register unsigned short int AD1D30IE = 25;
    sbit  AD1D30IE_bit at IEC2.B25;
    const register unsigned short int AD1D31IE = 26;
    sbit  AD1D31IE_bit at IEC2.B26;
    const register unsigned short int AD1D32IE = 27;
    sbit  AD1D32IE_bit at IEC2.B27;
    const register unsigned short int AD1D33IE = 28;
    sbit  AD1D33IE_bit at IEC2.B28;
    const register unsigned short int AD1D34IE = 29;
    sbit  AD1D34IE_bit at IEC2.B29;
    const register unsigned short int AD1D35IE = 30;
    sbit  AD1D35IE_bit at IEC2.B30;
    const register unsigned short int AD1D36IE = 31;
    sbit  AD1D36IE_bit at IEC2.B31;
sfr unsigned long   volatile IEC2CLR          absolute 0xBF8100E4;
sfr unsigned long   volatile IEC2SET          absolute 0xBF8100E8;
sfr unsigned long   volatile IEC2INV          absolute 0xBF8100EC;
sfr atomic unsigned long            IEC3             absolute 0xBF8100F0;
    const register unsigned short int AD1D37IE = 0;
    sbit  AD1D37IE_bit at IEC3.B0;
    const register unsigned short int AD1D38IE = 1;
    sbit  AD1D38IE_bit at IEC3.B1;
    const register unsigned short int AD1D39IE = 2;
    sbit  AD1D39IE_bit at IEC3.B2;
    const register unsigned short int AD1D40IE = 3;
    sbit  AD1D40IE_bit at IEC3.B3;
    const register unsigned short int AD1D41IE = 4;
    sbit  AD1D41IE_bit at IEC3.B4;
    const register unsigned short int AD1D42IE = 5;
    sbit  AD1D42IE_bit at IEC3.B5;
    const register unsigned short int AD1D43IE = 6;
    sbit  AD1D43IE_bit at IEC3.B6;
    const register unsigned short int AD1D44IE = 7;
    sbit  AD1D44IE_bit at IEC3.B7;
    const register unsigned short int CPCIE = 8;
    sbit  CPCIE_bit at IEC3.B8;
    const register unsigned short int CFDCIE = 9;
    sbit  CFDCIE_bit at IEC3.B9;
    const register unsigned short int SBIE = 10;
    sbit  SBIE_bit at IEC3.B10;
    const register unsigned short int SPI1EIE = 13;
    sbit  SPI1EIE_bit at IEC3.B13;
    const register unsigned short int SPI1RXIE = 14;
    sbit  SPI1RXIE_bit at IEC3.B14;
    const register unsigned short int SPI1TXIE = 15;
    sbit  SPI1TXIE_bit at IEC3.B15;
    const register unsigned short int U1EIE = 16;
    sbit  U1EIE_bit at IEC3.B16;
    const register unsigned short int U1RXIE = 17;
    sbit  U1RXIE_bit at IEC3.B17;
    const register unsigned short int U1TXIE = 18;
    sbit  U1TXIE_bit at IEC3.B18;
    const register unsigned short int I2C1BIE = 19;
    sbit  I2C1BIE_bit at IEC3.B19;
    const register unsigned short int I2C1SIE = 20;
    sbit  I2C1SIE_bit at IEC3.B20;
    const register unsigned short int I2C1MIE = 21;
    sbit  I2C1MIE_bit at IEC3.B21;
    const register unsigned short int CNAIE = 22;
    sbit  CNAIE_bit at IEC3.B22;
    const register unsigned short int CNBIE = 23;
    sbit  CNBIE_bit at IEC3.B23;
    const register unsigned short int CNCIE = 24;
    sbit  CNCIE_bit at IEC3.B24;
    const register unsigned short int CNDIE = 25;
    sbit  CNDIE_bit at IEC3.B25;
    const register unsigned short int CNEIE = 26;
    sbit  CNEIE_bit at IEC3.B26;
    const register unsigned short int CNFIE = 27;
    sbit  CNFIE_bit at IEC3.B27;
    const register unsigned short int CNGIE = 28;
    sbit  CNGIE_bit at IEC3.B28;
    const register unsigned short int CNHIE = 29;
    sbit  CNHIE_bit at IEC3.B29;
    const register unsigned short int CNJIE = 30;
    sbit  CNJIE_bit at IEC3.B30;
sfr unsigned long   volatile IEC3CLR          absolute 0xBF8100F4;
sfr unsigned long   volatile IEC3SET          absolute 0xBF8100F8;
sfr unsigned long   volatile IEC3INV          absolute 0xBF8100FC;
sfr atomic unsigned long            IEC4             absolute 0xBF810100;
    const register unsigned short int PMPIE = 0;
    sbit  PMPIE_bit at IEC4.B0;
    const register unsigned short int PMPEIE = 1;
    sbit  PMPEIE_bit at IEC4.B1;
    const register unsigned short int CMP1IE = 2;
    sbit  CMP1IE_bit at IEC4.B2;
    const register unsigned short int CMP2IE = 3;
    sbit  CMP2IE_bit at IEC4.B3;
    const register unsigned short int USBIE = 4;
    sbit  USBIE_bit at IEC4.B4;
    const register unsigned short int USBDMAIE = 5;
    sbit  USBDMAIE_bit at IEC4.B5;
    const register unsigned short int DMA0IE = 6;
    sbit  DMA0IE_bit at IEC4.B6;
    const register unsigned short int DMA1IE = 7;
    sbit  DMA1IE_bit at IEC4.B7;
    const register unsigned short int DMA2IE = 8;
    sbit  DMA2IE_bit at IEC4.B8;
    const register unsigned short int DMA3IE = 9;
    sbit  DMA3IE_bit at IEC4.B9;
    const register unsigned short int DMA4IE = 10;
    sbit  DMA4IE_bit at IEC4.B10;
    const register unsigned short int DMA5IE = 11;
    sbit  DMA5IE_bit at IEC4.B11;
    const register unsigned short int DMA6IE = 12;
    sbit  DMA6IE_bit at IEC4.B12;
    const register unsigned short int DMA7IE = 13;
    sbit  DMA7IE_bit at IEC4.B13;
    const register unsigned short int SPI2EIE = 14;
    sbit  SPI2EIE_bit at IEC4.B14;
    const register unsigned short int SPI2RXIE = 15;
    sbit  SPI2RXIE_bit at IEC4.B15;
    const register unsigned short int SPI2TXIE = 16;
    sbit  SPI2TXIE_bit at IEC4.B16;
    const register unsigned short int U2EIE = 17;
    sbit  U2EIE_bit at IEC4.B17;
    const register unsigned short int U2RXIE = 18;
    sbit  U2RXIE_bit at IEC4.B18;
    const register unsigned short int U2TXIE = 19;
    sbit  U2TXIE_bit at IEC4.B19;
    const register unsigned short int I2C2BIE = 20;
    sbit  I2C2BIE_bit at IEC4.B20;
    const register unsigned short int I2C2SIE = 21;
    sbit  I2C2SIE_bit at IEC4.B21;
    const register unsigned short int I2C2MIE = 22;
    sbit  I2C2MIE_bit at IEC4.B22;
    const register unsigned short int CAN1IE = 23;
    sbit  CAN1IE_bit at IEC4.B23;
    const register unsigned short int CAN2IE = 24;
    sbit  CAN2IE_bit at IEC4.B24;
    const register unsigned short int ETHIE = 25;
    sbit  ETHIE_bit at IEC4.B25;
    const register unsigned short int SPI3EIE = 26;
    sbit  SPI3EIE_bit at IEC4.B26;
    const register unsigned short int SPI3RXIE = 27;
    sbit  SPI3RXIE_bit at IEC4.B27;
    const register unsigned short int SPI3TXIE = 28;
    sbit  SPI3TXIE_bit at IEC4.B28;
    const register unsigned short int U3EIE = 29;
    sbit  U3EIE_bit at IEC4.B29;
    const register unsigned short int U3RXIE = 30;
    sbit  U3RXIE_bit at IEC4.B30;
    const register unsigned short int U3TXIE = 31;
    sbit  U3TXIE_bit at IEC4.B31;
sfr unsigned long   volatile IEC4CLR          absolute 0xBF810104;
sfr unsigned long   volatile IEC4SET          absolute 0xBF810108;
sfr unsigned long   volatile IEC4INV          absolute 0xBF81010C;
sfr atomic unsigned long            IEC5             absolute 0xBF810110;
    const register unsigned short int I2C3BIE = 0;
    sbit  I2C3BIE_bit at IEC5.B0;
    const register unsigned short int I2C3SIE = 1;
    sbit  I2C3SIE_bit at IEC5.B1;
    const register unsigned short int I2C3MIE = 2;
    sbit  I2C3MIE_bit at IEC5.B2;
    const register unsigned short int SPI4EIE = 3;
    sbit  SPI4EIE_bit at IEC5.B3;
    const register unsigned short int SPI4RXIE = 4;
    sbit  SPI4RXIE_bit at IEC5.B4;
    const register unsigned short int SPI4TXIE = 5;
    sbit  SPI4TXIE_bit at IEC5.B5;
    const register unsigned short int RTCCIE = 6;
    sbit  RTCCIE_bit at IEC5.B6;
    const register unsigned short int FCEIE = 7;
    sbit  FCEIE_bit at IEC5.B7;
    const register unsigned short int PREIE = 8;
    sbit  PREIE_bit at IEC5.B8;
    const register unsigned short int SQI1IE = 9;
    sbit  SQI1IE_bit at IEC5.B9;
    const register unsigned short int U4EIE = 10;
    sbit  U4EIE_bit at IEC5.B10;
    const register unsigned short int U4RXIE = 11;
    sbit  U4RXIE_bit at IEC5.B11;
    const register unsigned short int U4TXIE = 12;
    sbit  U4TXIE_bit at IEC5.B12;
    const register unsigned short int I2C4BIE = 13;
    sbit  I2C4BIE_bit at IEC5.B13;
    const register unsigned short int I2C4SIE = 14;
    sbit  I2C4SIE_bit at IEC5.B14;
    const register unsigned short int I2C4MIE = 15;
    sbit  I2C4MIE_bit at IEC5.B15;
    const register unsigned short int SPI5EIE = 16;
    sbit  SPI5EIE_bit at IEC5.B16;
    const register unsigned short int SPI5RXIE = 17;
    sbit  SPI5RXIE_bit at IEC5.B17;
    const register unsigned short int SPI5TXIE = 18;
    sbit  SPI5TXIE_bit at IEC5.B18;
    const register unsigned short int U5EIE = 19;
    sbit  U5EIE_bit at IEC5.B19;
    const register unsigned short int U5RXIE = 20;
    sbit  U5RXIE_bit at IEC5.B20;
    const register unsigned short int U5TXIE = 21;
    sbit  U5TXIE_bit at IEC5.B21;
    const register unsigned short int I2C5BIE = 22;
    sbit  I2C5BIE_bit at IEC5.B22;
    const register unsigned short int I2C5SIE = 23;
    sbit  I2C5SIE_bit at IEC5.B23;
    const register unsigned short int I2C5MIE = 24;
    sbit  I2C5MIE_bit at IEC5.B24;
    const register unsigned short int SPI6IE = 25;
    sbit  SPI6IE_bit at IEC5.B25;
    const register unsigned short int SPI6RXIE = 26;
    sbit  SPI6RXIE_bit at IEC5.B26;
    const register unsigned short int SPI6TXIE = 27;
    sbit  SPI6TXIE_bit at IEC5.B27;
    const register unsigned short int U6EIE = 28;
    sbit  U6EIE_bit at IEC5.B28;
    const register unsigned short int U6RXIE = 29;
    sbit  U6RXIE_bit at IEC5.B29;
    const register unsigned short int U6TXIE = 30;
    sbit  U6TXIE_bit at IEC5.B30;
sfr unsigned long   volatile IEC5CLR          absolute 0xBF810114;
sfr unsigned long   volatile IEC5SET          absolute 0xBF810118;
sfr unsigned long   volatile IEC5INV          absolute 0xBF81011C;
sfr atomic unsigned long            IPC0             absolute 0xBF810140;
    const register unsigned short int CTIS0 = 0;
    sbit  CTIS0_bit at IPC0.B0;
    const register unsigned short int CTIS1 = 1;
    sbit  CTIS1_bit at IPC0.B1;
    const register unsigned short int CTIP0 = 2;
    sbit  CTIP0_bit at IPC0.B2;
    const register unsigned short int CTIP1 = 3;
    sbit  CTIP1_bit at IPC0.B3;
    const register unsigned short int CTIP2 = 4;
    sbit  CTIP2_bit at IPC0.B4;
    const register unsigned short int CS0IS0 = 8;
    sbit  CS0IS0_bit at IPC0.B8;
    const register unsigned short int CS0IS1 = 9;
    sbit  CS0IS1_bit at IPC0.B9;
    const register unsigned short int CS0IP0 = 10;
    sbit  CS0IP0_bit at IPC0.B10;
    const register unsigned short int CS0IP1 = 11;
    sbit  CS0IP1_bit at IPC0.B11;
    const register unsigned short int CS0IP2 = 12;
    sbit  CS0IP2_bit at IPC0.B12;
    const register unsigned short int CS1IS0 = 16;
    sbit  CS1IS0_bit at IPC0.B16;
    const register unsigned short int CS1IS1 = 17;
    sbit  CS1IS1_bit at IPC0.B17;
    const register unsigned short int CS1IP0 = 18;
    sbit  CS1IP0_bit at IPC0.B18;
    const register unsigned short int CS1IP1 = 19;
    sbit  CS1IP1_bit at IPC0.B19;
    const register unsigned short int CS1IP2 = 20;
    sbit  CS1IP2_bit at IPC0.B20;
    const register unsigned short int INT0IS0 = 24;
    sbit  INT0IS0_bit at IPC0.B24;
    const register unsigned short int INT0IS1 = 25;
    sbit  INT0IS1_bit at IPC0.B25;
    const register unsigned short int INT0IP0 = 26;
    sbit  INT0IP0_bit at IPC0.B26;
    const register unsigned short int INT0IP1 = 27;
    sbit  INT0IP1_bit at IPC0.B27;
    const register unsigned short int INT0IP2 = 28;
    sbit  INT0IP2_bit at IPC0.B28;
sfr unsigned long   volatile IPC0CLR          absolute 0xBF810144;
sfr unsigned long   volatile IPC0SET          absolute 0xBF810148;
sfr unsigned long   volatile IPC0INV          absolute 0xBF81014C;
sfr atomic unsigned long            IPC1             absolute 0xBF810150;
    const register unsigned short int T1IS0 = 0;
    sbit  T1IS0_bit at IPC1.B0;
    const register unsigned short int T1IS1 = 1;
    sbit  T1IS1_bit at IPC1.B1;
    const register unsigned short int T1IP0 = 2;
    sbit  T1IP0_bit at IPC1.B2;
    const register unsigned short int T1IP1 = 3;
    sbit  T1IP1_bit at IPC1.B3;
    const register unsigned short int T1IP2 = 4;
    sbit  T1IP2_bit at IPC1.B4;
    const register unsigned short int IC1EIS0 = 8;
    sbit  IC1EIS0_bit at IPC1.B8;
    const register unsigned short int IC1EIS1 = 9;
    sbit  IC1EIS1_bit at IPC1.B9;
    const register unsigned short int IC1EIP0 = 10;
    sbit  IC1EIP0_bit at IPC1.B10;
    const register unsigned short int IC1EIP1 = 11;
    sbit  IC1EIP1_bit at IPC1.B11;
    const register unsigned short int IC1EIP2 = 12;
    sbit  IC1EIP2_bit at IPC1.B12;
    const register unsigned short int IC1IS0 = 16;
    sbit  IC1IS0_bit at IPC1.B16;
    const register unsigned short int IC1IS1 = 17;
    sbit  IC1IS1_bit at IPC1.B17;
    const register unsigned short int IC1IP0 = 18;
    sbit  IC1IP0_bit at IPC1.B18;
    const register unsigned short int IC1IP1 = 19;
    sbit  IC1IP1_bit at IPC1.B19;
    const register unsigned short int IC1IP2 = 20;
    sbit  IC1IP2_bit at IPC1.B20;
    const register unsigned short int OC1IS0 = 24;
    sbit  OC1IS0_bit at IPC1.B24;
    const register unsigned short int OC1IS1 = 25;
    sbit  OC1IS1_bit at IPC1.B25;
    const register unsigned short int OC1IP0 = 26;
    sbit  OC1IP0_bit at IPC1.B26;
    const register unsigned short int OC1IP1 = 27;
    sbit  OC1IP1_bit at IPC1.B27;
    const register unsigned short int OC1IP2 = 28;
    sbit  OC1IP2_bit at IPC1.B28;
sfr unsigned long   volatile IPC1CLR          absolute 0xBF810154;
sfr unsigned long   volatile IPC1SET          absolute 0xBF810158;
sfr unsigned long   volatile IPC1INV          absolute 0xBF81015C;
sfr atomic unsigned long            IPC2             absolute 0xBF810160;
    const register unsigned short int INT1IS0 = 0;
    sbit  INT1IS0_bit at IPC2.B0;
    const register unsigned short int INT1IS1 = 1;
    sbit  INT1IS1_bit at IPC2.B1;
    const register unsigned short int INT1IP0 = 2;
    sbit  INT1IP0_bit at IPC2.B2;
    const register unsigned short int INT1IP1 = 3;
    sbit  INT1IP1_bit at IPC2.B3;
    const register unsigned short int INT1IP2 = 4;
    sbit  INT1IP2_bit at IPC2.B4;
    const register unsigned short int T2IS0 = 8;
    sbit  T2IS0_bit at IPC2.B8;
    const register unsigned short int T2IS1 = 9;
    sbit  T2IS1_bit at IPC2.B9;
    const register unsigned short int T2IP0 = 10;
    sbit  T2IP0_bit at IPC2.B10;
    const register unsigned short int T2IP1 = 11;
    sbit  T2IP1_bit at IPC2.B11;
    const register unsigned short int T2IP2 = 12;
    sbit  T2IP2_bit at IPC2.B12;
    const register unsigned short int IC2EIS0 = 16;
    sbit  IC2EIS0_bit at IPC2.B16;
    const register unsigned short int IC2EIS1 = 17;
    sbit  IC2EIS1_bit at IPC2.B17;
    const register unsigned short int IC2EIP0 = 18;
    sbit  IC2EIP0_bit at IPC2.B18;
    const register unsigned short int IC2EIP1 = 19;
    sbit  IC2EIP1_bit at IPC2.B19;
    const register unsigned short int IC2EIP2 = 20;
    sbit  IC2EIP2_bit at IPC2.B20;
    const register unsigned short int IC2IS0 = 24;
    sbit  IC2IS0_bit at IPC2.B24;
    const register unsigned short int IC2IS1 = 25;
    sbit  IC2IS1_bit at IPC2.B25;
    const register unsigned short int IC2IP0 = 26;
    sbit  IC2IP0_bit at IPC2.B26;
    const register unsigned short int IC2IP1 = 27;
    sbit  IC2IP1_bit at IPC2.B27;
    const register unsigned short int IC2IP2 = 28;
    sbit  IC2IP2_bit at IPC2.B28;
sfr unsigned long   volatile IPC2CLR          absolute 0xBF810164;
sfr unsigned long   volatile IPC2SET          absolute 0xBF810168;
sfr unsigned long   volatile IPC2INV          absolute 0xBF81016C;
sfr atomic unsigned long            IPC3             absolute 0xBF810170;
    const register unsigned short int OC2IS0 = 0;
    sbit  OC2IS0_bit at IPC3.B0;
    const register unsigned short int OC2IS1 = 1;
    sbit  OC2IS1_bit at IPC3.B1;
    const register unsigned short int OC2IP0 = 2;
    sbit  OC2IP0_bit at IPC3.B2;
    const register unsigned short int OC2IP1 = 3;
    sbit  OC2IP1_bit at IPC3.B3;
    const register unsigned short int OC2IP2 = 4;
    sbit  OC2IP2_bit at IPC3.B4;
    const register unsigned short int INT2IS0 = 8;
    sbit  INT2IS0_bit at IPC3.B8;
    const register unsigned short int INT2IS1 = 9;
    sbit  INT2IS1_bit at IPC3.B9;
    const register unsigned short int INT2IP0 = 10;
    sbit  INT2IP0_bit at IPC3.B10;
    const register unsigned short int INT2IP1 = 11;
    sbit  INT2IP1_bit at IPC3.B11;
    const register unsigned short int INT2IP2 = 12;
    sbit  INT2IP2_bit at IPC3.B12;
    const register unsigned short int T3IS0 = 16;
    sbit  T3IS0_bit at IPC3.B16;
    const register unsigned short int T3IS1 = 17;
    sbit  T3IS1_bit at IPC3.B17;
    const register unsigned short int T3IP0 = 18;
    sbit  T3IP0_bit at IPC3.B18;
    const register unsigned short int T3IP1 = 19;
    sbit  T3IP1_bit at IPC3.B19;
    const register unsigned short int T3IP2 = 20;
    sbit  T3IP2_bit at IPC3.B20;
    const register unsigned short int IC3EIS0 = 24;
    sbit  IC3EIS0_bit at IPC3.B24;
    const register unsigned short int IC3EIS1 = 25;
    sbit  IC3EIS1_bit at IPC3.B25;
    const register unsigned short int IC3EIP0 = 26;
    sbit  IC3EIP0_bit at IPC3.B26;
    const register unsigned short int IC3EIP1 = 27;
    sbit  IC3EIP1_bit at IPC3.B27;
    const register unsigned short int IC3EIP2 = 28;
    sbit  IC3EIP2_bit at IPC3.B28;
sfr unsigned long   volatile IPC3CLR          absolute 0xBF810174;
sfr unsigned long   volatile IPC3SET          absolute 0xBF810178;
sfr unsigned long   volatile IPC3INV          absolute 0xBF81017C;
sfr atomic unsigned long            IPC4             absolute 0xBF810180;
    const register unsigned short int IC3IS0 = 0;
    sbit  IC3IS0_bit at IPC4.B0;
    const register unsigned short int IC3IS1 = 1;
    sbit  IC3IS1_bit at IPC4.B1;
    const register unsigned short int IC3IP0 = 2;
    sbit  IC3IP0_bit at IPC4.B2;
    const register unsigned short int IC3IP1 = 3;
    sbit  IC3IP1_bit at IPC4.B3;
    const register unsigned short int IC3IP2 = 4;
    sbit  IC3IP2_bit at IPC4.B4;
    const register unsigned short int OC3IS0 = 8;
    sbit  OC3IS0_bit at IPC4.B8;
    const register unsigned short int OC3IS1 = 9;
    sbit  OC3IS1_bit at IPC4.B9;
    const register unsigned short int OC3IP0 = 10;
    sbit  OC3IP0_bit at IPC4.B10;
    const register unsigned short int OC3IP1 = 11;
    sbit  OC3IP1_bit at IPC4.B11;
    const register unsigned short int OC3IP2 = 12;
    sbit  OC3IP2_bit at IPC4.B12;
    const register unsigned short int INT3IS0 = 16;
    sbit  INT3IS0_bit at IPC4.B16;
    const register unsigned short int INT3IS1 = 17;
    sbit  INT3IS1_bit at IPC4.B17;
    const register unsigned short int INT3IP0 = 18;
    sbit  INT3IP0_bit at IPC4.B18;
    const register unsigned short int INT3IP1 = 19;
    sbit  INT3IP1_bit at IPC4.B19;
    const register unsigned short int INT3IP2 = 20;
    sbit  INT3IP2_bit at IPC4.B20;
    const register unsigned short int T4IS0 = 24;
    sbit  T4IS0_bit at IPC4.B24;
    const register unsigned short int T4IS1 = 25;
    sbit  T4IS1_bit at IPC4.B25;
    const register unsigned short int T4IP0 = 26;
    sbit  T4IP0_bit at IPC4.B26;
    const register unsigned short int T4IP1 = 27;
    sbit  T4IP1_bit at IPC4.B27;
    const register unsigned short int T4IP2 = 28;
    sbit  T4IP2_bit at IPC4.B28;
sfr unsigned long   volatile IPC4CLR          absolute 0xBF810184;
sfr unsigned long   volatile IPC4SET          absolute 0xBF810188;
sfr unsigned long   volatile IPC4INV          absolute 0xBF81018C;
sfr atomic unsigned long            IPC5             absolute 0xBF810190;
    const register unsigned short int IC4EIS0 = 0;
    sbit  IC4EIS0_bit at IPC5.B0;
    const register unsigned short int IC4EIS1 = 1;
    sbit  IC4EIS1_bit at IPC5.B1;
    const register unsigned short int IC4EIP0 = 2;
    sbit  IC4EIP0_bit at IPC5.B2;
    const register unsigned short int IC4EIP1 = 3;
    sbit  IC4EIP1_bit at IPC5.B3;
    const register unsigned short int IC4EIP2 = 4;
    sbit  IC4EIP2_bit at IPC5.B4;
    const register unsigned short int IC4IS0 = 8;
    sbit  IC4IS0_bit at IPC5.B8;
    const register unsigned short int IC4IS1 = 9;
    sbit  IC4IS1_bit at IPC5.B9;
    const register unsigned short int IC4IP0 = 10;
    sbit  IC4IP0_bit at IPC5.B10;
    const register unsigned short int IC4IP1 = 11;
    sbit  IC4IP1_bit at IPC5.B11;
    const register unsigned short int IC4IP2 = 12;
    sbit  IC4IP2_bit at IPC5.B12;
    const register unsigned short int OC4IS0 = 16;
    sbit  OC4IS0_bit at IPC5.B16;
    const register unsigned short int OC4IS1 = 17;
    sbit  OC4IS1_bit at IPC5.B17;
    const register unsigned short int OC4IP0 = 18;
    sbit  OC4IP0_bit at IPC5.B18;
    const register unsigned short int OC4IP1 = 19;
    sbit  OC4IP1_bit at IPC5.B19;
    const register unsigned short int OC4IP2 = 20;
    sbit  OC4IP2_bit at IPC5.B20;
    const register unsigned short int INT4IS0 = 24;
    sbit  INT4IS0_bit at IPC5.B24;
    const register unsigned short int INT4IS1 = 25;
    sbit  INT4IS1_bit at IPC5.B25;
    const register unsigned short int INT4IP0 = 26;
    sbit  INT4IP0_bit at IPC5.B26;
    const register unsigned short int INT4IP1 = 27;
    sbit  INT4IP1_bit at IPC5.B27;
    const register unsigned short int INT4IP2 = 28;
    sbit  INT4IP2_bit at IPC5.B28;
sfr unsigned long   volatile IPC5CLR          absolute 0xBF810194;
sfr unsigned long   volatile IPC5SET          absolute 0xBF810198;
sfr unsigned long   volatile IPC5INV          absolute 0xBF81019C;
sfr atomic unsigned long            IPC6             absolute 0xBF8101A0;
    const register unsigned short int T5IS0 = 0;
    sbit  T5IS0_bit at IPC6.B0;
    const register unsigned short int T5IS1 = 1;
    sbit  T5IS1_bit at IPC6.B1;
    const register unsigned short int T5IP0 = 2;
    sbit  T5IP0_bit at IPC6.B2;
    const register unsigned short int T5IP1 = 3;
    sbit  T5IP1_bit at IPC6.B3;
    const register unsigned short int T5IP2 = 4;
    sbit  T5IP2_bit at IPC6.B4;
    const register unsigned short int IC5EIS0 = 8;
    sbit  IC5EIS0_bit at IPC6.B8;
    const register unsigned short int IC5EIS1 = 9;
    sbit  IC5EIS1_bit at IPC6.B9;
    const register unsigned short int IC5EIP0 = 10;
    sbit  IC5EIP0_bit at IPC6.B10;
    const register unsigned short int IC5EIP1 = 11;
    sbit  IC5EIP1_bit at IPC6.B11;
    const register unsigned short int IC5EIP2 = 12;
    sbit  IC5EIP2_bit at IPC6.B12;
    const register unsigned short int IC5IS0 = 16;
    sbit  IC5IS0_bit at IPC6.B16;
    const register unsigned short int IC5IS1 = 17;
    sbit  IC5IS1_bit at IPC6.B17;
    const register unsigned short int IC5IP0 = 18;
    sbit  IC5IP0_bit at IPC6.B18;
    const register unsigned short int IC5IP1 = 19;
    sbit  IC5IP1_bit at IPC6.B19;
    const register unsigned short int IC5IP2 = 20;
    sbit  IC5IP2_bit at IPC6.B20;
    const register unsigned short int OC5IS0 = 24;
    sbit  OC5IS0_bit at IPC6.B24;
    const register unsigned short int OC5IS1 = 25;
    sbit  OC5IS1_bit at IPC6.B25;
    const register unsigned short int OC5IP0 = 26;
    sbit  OC5IP0_bit at IPC6.B26;
    const register unsigned short int OC5IP1 = 27;
    sbit  OC5IP1_bit at IPC6.B27;
    const register unsigned short int OC5IP2 = 28;
    sbit  OC5IP2_bit at IPC6.B28;
sfr unsigned long   volatile IPC6CLR          absolute 0xBF8101A4;
sfr unsigned long   volatile IPC6SET          absolute 0xBF8101A8;
sfr unsigned long   volatile IPC6INV          absolute 0xBF8101AC;
sfr atomic unsigned long            IPC7             absolute 0xBF8101B0;
    const register unsigned short int T6IS0 = 0;
    sbit  T6IS0_bit at IPC7.B0;
    const register unsigned short int T6IS1 = 1;
    sbit  T6IS1_bit at IPC7.B1;
    const register unsigned short int T6IP0 = 2;
    sbit  T6IP0_bit at IPC7.B2;
    const register unsigned short int T6IP1 = 3;
    sbit  T6IP1_bit at IPC7.B3;
    const register unsigned short int T6IP2 = 4;
    sbit  T6IP2_bit at IPC7.B4;
    const register unsigned short int IC6EIS0 = 8;
    sbit  IC6EIS0_bit at IPC7.B8;
    const register unsigned short int IC6EIS1 = 9;
    sbit  IC6EIS1_bit at IPC7.B9;
    const register unsigned short int IC6EIP0 = 10;
    sbit  IC6EIP0_bit at IPC7.B10;
    const register unsigned short int IC6EIP1 = 11;
    sbit  IC6EIP1_bit at IPC7.B11;
    const register unsigned short int IC6EIP2 = 12;
    sbit  IC6EIP2_bit at IPC7.B12;
    const register unsigned short int IC6IS0 = 16;
    sbit  IC6IS0_bit at IPC7.B16;
    const register unsigned short int IC6IS1 = 17;
    sbit  IC6IS1_bit at IPC7.B17;
    const register unsigned short int IC6IP0 = 18;
    sbit  IC6IP0_bit at IPC7.B18;
    const register unsigned short int IC6IP1 = 19;
    sbit  IC6IP1_bit at IPC7.B19;
    const register unsigned short int IC6IP2 = 20;
    sbit  IC6IP2_bit at IPC7.B20;
    const register unsigned short int OC6IS0 = 24;
    sbit  OC6IS0_bit at IPC7.B24;
    const register unsigned short int OC6IS1 = 25;
    sbit  OC6IS1_bit at IPC7.B25;
    const register unsigned short int OC6IP0 = 26;
    sbit  OC6IP0_bit at IPC7.B26;
    const register unsigned short int OC6IP1 = 27;
    sbit  OC6IP1_bit at IPC7.B27;
    const register unsigned short int OC6IP2 = 28;
    sbit  OC6IP2_bit at IPC7.B28;
sfr unsigned long   volatile IPC7CLR          absolute 0xBF8101B4;
sfr unsigned long   volatile IPC7SET          absolute 0xBF8101B8;
sfr unsigned long   volatile IPC7INV          absolute 0xBF8101BC;
sfr atomic unsigned long            IPC8             absolute 0xBF8101C0;
    const register unsigned short int T7IS0 = 0;
    sbit  T7IS0_bit at IPC8.B0;
    const register unsigned short int T7IS1 = 1;
    sbit  T7IS1_bit at IPC8.B1;
    const register unsigned short int T7IP0 = 2;
    sbit  T7IP0_bit at IPC8.B2;
    const register unsigned short int T7IP1 = 3;
    sbit  T7IP1_bit at IPC8.B3;
    const register unsigned short int T7IP2 = 4;
    sbit  T7IP2_bit at IPC8.B4;
    const register unsigned short int IC7EIS0 = 8;
    sbit  IC7EIS0_bit at IPC8.B8;
    const register unsigned short int IC7EIS1 = 9;
    sbit  IC7EIS1_bit at IPC8.B9;
    const register unsigned short int IC7EIP0 = 10;
    sbit  IC7EIP0_bit at IPC8.B10;
    const register unsigned short int IC7EIP1 = 11;
    sbit  IC7EIP1_bit at IPC8.B11;
    const register unsigned short int IC7EIP2 = 12;
    sbit  IC7EIP2_bit at IPC8.B12;
    const register unsigned short int IC7IS0 = 16;
    sbit  IC7IS0_bit at IPC8.B16;
    const register unsigned short int IC7IS1 = 17;
    sbit  IC7IS1_bit at IPC8.B17;
    const register unsigned short int IC7IP0 = 18;
    sbit  IC7IP0_bit at IPC8.B18;
    const register unsigned short int IC7IP1 = 19;
    sbit  IC7IP1_bit at IPC8.B19;
    const register unsigned short int IC7IP2 = 20;
    sbit  IC7IP2_bit at IPC8.B20;
    const register unsigned short int OC7IS0 = 24;
    sbit  OC7IS0_bit at IPC8.B24;
    const register unsigned short int OC7IS1 = 25;
    sbit  OC7IS1_bit at IPC8.B25;
    const register unsigned short int OC7IP0 = 26;
    sbit  OC7IP0_bit at IPC8.B26;
    const register unsigned short int OC7IP1 = 27;
    sbit  OC7IP1_bit at IPC8.B27;
    const register unsigned short int OC7IP2 = 28;
    sbit  OC7IP2_bit at IPC8.B28;
sfr unsigned long   volatile IPC8CLR          absolute 0xBF8101C4;
sfr unsigned long   volatile IPC8SET          absolute 0xBF8101C8;
sfr unsigned long   volatile IPC8INV          absolute 0xBF8101CC;
sfr atomic unsigned long            IPC9             absolute 0xBF8101D0;
    const register unsigned short int T8IS0 = 0;
    sbit  T8IS0_bit at IPC9.B0;
    const register unsigned short int T8IS1 = 1;
    sbit  T8IS1_bit at IPC9.B1;
    const register unsigned short int T8IP0 = 2;
    sbit  T8IP0_bit at IPC9.B2;
    const register unsigned short int T8IP1 = 3;
    sbit  T8IP1_bit at IPC9.B3;
    const register unsigned short int T8IP2 = 4;
    sbit  T8IP2_bit at IPC9.B4;
    const register unsigned short int IC8EIS0 = 8;
    sbit  IC8EIS0_bit at IPC9.B8;
    const register unsigned short int IC8EIS1 = 9;
    sbit  IC8EIS1_bit at IPC9.B9;
    const register unsigned short int IC8EIP0 = 10;
    sbit  IC8EIP0_bit at IPC9.B10;
    const register unsigned short int IC8EIP1 = 11;
    sbit  IC8EIP1_bit at IPC9.B11;
    const register unsigned short int IC8EIP2 = 12;
    sbit  IC8EIP2_bit at IPC9.B12;
    const register unsigned short int IC8IS0 = 16;
    sbit  IC8IS0_bit at IPC9.B16;
    const register unsigned short int IC8IS1 = 17;
    sbit  IC8IS1_bit at IPC9.B17;
    const register unsigned short int IC8IP0 = 18;
    sbit  IC8IP0_bit at IPC9.B18;
    const register unsigned short int IC8IP1 = 19;
    sbit  IC8IP1_bit at IPC9.B19;
    const register unsigned short int IC8IP2 = 20;
    sbit  IC8IP2_bit at IPC9.B20;
    const register unsigned short int OC8IS0 = 24;
    sbit  OC8IS0_bit at IPC9.B24;
    const register unsigned short int OC8IS1 = 25;
    sbit  OC8IS1_bit at IPC9.B25;
    const register unsigned short int OC8IP0 = 26;
    sbit  OC8IP0_bit at IPC9.B26;
    const register unsigned short int OC8IP1 = 27;
    sbit  OC8IP1_bit at IPC9.B27;
    const register unsigned short int OC8IP2 = 28;
    sbit  OC8IP2_bit at IPC9.B28;
sfr unsigned long   volatile IPC9CLR          absolute 0xBF8101D4;
sfr unsigned long   volatile IPC9SET          absolute 0xBF8101D8;
sfr unsigned long   volatile IPC9INV          absolute 0xBF8101DC;
sfr atomic unsigned long            IPC10            absolute 0xBF8101E0;
    const register unsigned short int T9IS0 = 0;
    sbit  T9IS0_bit at IPC10.B0;
    const register unsigned short int T9IS1 = 1;
    sbit  T9IS1_bit at IPC10.B1;
    const register unsigned short int T9IP0 = 2;
    sbit  T9IP0_bit at IPC10.B2;
    const register unsigned short int T9IP1 = 3;
    sbit  T9IP1_bit at IPC10.B3;
    const register unsigned short int T9IP2 = 4;
    sbit  T9IP2_bit at IPC10.B4;
    const register unsigned short int IC9EIS0 = 8;
    sbit  IC9EIS0_bit at IPC10.B8;
    const register unsigned short int IC9EIS1 = 9;
    sbit  IC9EIS1_bit at IPC10.B9;
    const register unsigned short int IC9EIP0 = 10;
    sbit  IC9EIP0_bit at IPC10.B10;
    const register unsigned short int IC9EIP1 = 11;
    sbit  IC9EIP1_bit at IPC10.B11;
    const register unsigned short int IC9EIP2 = 12;
    sbit  IC9EIP2_bit at IPC10.B12;
    const register unsigned short int IC9IS0 = 16;
    sbit  IC9IS0_bit at IPC10.B16;
    const register unsigned short int IC9IS1 = 17;
    sbit  IC9IS1_bit at IPC10.B17;
    const register unsigned short int IC9IP0 = 18;
    sbit  IC9IP0_bit at IPC10.B18;
    const register unsigned short int IC9IP1 = 19;
    sbit  IC9IP1_bit at IPC10.B19;
    const register unsigned short int IC9IP2 = 20;
    sbit  IC9IP2_bit at IPC10.B20;
    const register unsigned short int OC9IS0 = 24;
    sbit  OC9IS0_bit at IPC10.B24;
    const register unsigned short int OC9IS1 = 25;
    sbit  OC9IS1_bit at IPC10.B25;
    const register unsigned short int OC9IP0 = 26;
    sbit  OC9IP0_bit at IPC10.B26;
    const register unsigned short int OC9IP1 = 27;
    sbit  OC9IP1_bit at IPC10.B27;
    const register unsigned short int OC9IP2 = 28;
    sbit  OC9IP2_bit at IPC10.B28;
sfr unsigned long   volatile IPC10CLR         absolute 0xBF8101E4;
sfr unsigned long   volatile IPC10SET         absolute 0xBF8101E8;
sfr unsigned long   volatile IPC10INV         absolute 0xBF8101EC;
sfr atomic unsigned long            IPC11            absolute 0xBF8101F0;
    const register unsigned short int AD1IS0 = 0;
    sbit  AD1IS0_bit at IPC11.B0;
    const register unsigned short int AD1IS1 = 1;
    sbit  AD1IS1_bit at IPC11.B1;
    const register unsigned short int AD1IP0 = 2;
    sbit  AD1IP0_bit at IPC11.B2;
    const register unsigned short int AD1IP1 = 3;
    sbit  AD1IP1_bit at IPC11.B3;
    const register unsigned short int AD1IP2 = 4;
    sbit  AD1IP2_bit at IPC11.B4;
    const register unsigned short int AD1DC1IS0 = 16;
    sbit  AD1DC1IS0_bit at IPC11.B16;
    const register unsigned short int AD1DC1IS1 = 17;
    sbit  AD1DC1IS1_bit at IPC11.B17;
    const register unsigned short int AD1DC1IP0 = 18;
    sbit  AD1DC1IP0_bit at IPC11.B18;
    const register unsigned short int AD1DC1IP1 = 19;
    sbit  AD1DC1IP1_bit at IPC11.B19;
    const register unsigned short int AD1DC1IP2 = 20;
    sbit  AD1DC1IP2_bit at IPC11.B20;
    const register unsigned short int AD1DC2IS0 = 24;
    sbit  AD1DC2IS0_bit at IPC11.B24;
    const register unsigned short int AD1DC2IS1 = 25;
    sbit  AD1DC2IS1_bit at IPC11.B25;
    const register unsigned short int AD1DC2IP0 = 26;
    sbit  AD1DC2IP0_bit at IPC11.B26;
    const register unsigned short int AD1DC2IP1 = 27;
    sbit  AD1DC2IP1_bit at IPC11.B27;
    const register unsigned short int AD1DC2IP2 = 28;
    sbit  AD1DC2IP2_bit at IPC11.B28;
sfr unsigned long   volatile IPC11CLR         absolute 0xBF8101F4;
sfr unsigned long   volatile IPC11SET         absolute 0xBF8101F8;
sfr unsigned long   volatile IPC11INV         absolute 0xBF8101FC;
sfr atomic unsigned long            IPC12            absolute 0xBF810200;
    const register unsigned short int AD1DC3IS0 = 0;
    sbit  AD1DC3IS0_bit at IPC12.B0;
    const register unsigned short int AD1DC3IS1 = 1;
    sbit  AD1DC3IS1_bit at IPC12.B1;
    const register unsigned short int AD1DC3IP0 = 2;
    sbit  AD1DC3IP0_bit at IPC12.B2;
    const register unsigned short int AD1DC3IP1 = 3;
    sbit  AD1DC3IP1_bit at IPC12.B3;
    const register unsigned short int AD1DC3IP2 = 4;
    sbit  AD1DC3IP2_bit at IPC12.B4;
    const register unsigned short int AD1DC4IS0 = 8;
    sbit  AD1DC4IS0_bit at IPC12.B8;
    const register unsigned short int AD1DC4IS1 = 9;
    sbit  AD1DC4IS1_bit at IPC12.B9;
    const register unsigned short int AD1DC4IP0 = 10;
    sbit  AD1DC4IP0_bit at IPC12.B10;
    const register unsigned short int AD1DC4IP1 = 11;
    sbit  AD1DC4IP1_bit at IPC12.B11;
    const register unsigned short int AD1DC4IP2 = 12;
    sbit  AD1DC4IP2_bit at IPC12.B12;
    const register unsigned short int AD1DC5IS0 = 16;
    sbit  AD1DC5IS0_bit at IPC12.B16;
    const register unsigned short int AD1DC5IS1 = 17;
    sbit  AD1DC5IS1_bit at IPC12.B17;
    const register unsigned short int AD1DC5IP0 = 18;
    sbit  AD1DC5IP0_bit at IPC12.B18;
    const register unsigned short int AD1DC5IP1 = 19;
    sbit  AD1DC5IP1_bit at IPC12.B19;
    const register unsigned short int AD1DC5IP2 = 20;
    sbit  AD1DC5IP2_bit at IPC12.B20;
    const register unsigned short int AD1DC6IS0 = 24;
    sbit  AD1DC6IS0_bit at IPC12.B24;
    const register unsigned short int AD1DC6IS1 = 25;
    sbit  AD1DC6IS1_bit at IPC12.B25;
    const register unsigned short int AD1DC6IP0 = 26;
    sbit  AD1DC6IP0_bit at IPC12.B26;
    const register unsigned short int AD1DC6IP1 = 27;
    sbit  AD1DC6IP1_bit at IPC12.B27;
    const register unsigned short int AD1DC6IP2 = 28;
    sbit  AD1DC6IP2_bit at IPC12.B28;
sfr unsigned long   volatile IPC12CLR         absolute 0xBF810204;
sfr unsigned long   volatile IPC12SET         absolute 0xBF810208;
sfr unsigned long   volatile IPC12INV         absolute 0xBF81020C;
sfr atomic unsigned long            IPC13            absolute 0xBF810210;
    const register unsigned short int AD1DF1IS0 = 0;
    sbit  AD1DF1IS0_bit at IPC13.B0;
    const register unsigned short int AD1DF1IS1 = 1;
    sbit  AD1DF1IS1_bit at IPC13.B1;
    const register unsigned short int AD1DF1IP0 = 2;
    sbit  AD1DF1IP0_bit at IPC13.B2;
    const register unsigned short int AD1DF1IP1 = 3;
    sbit  AD1DF1IP1_bit at IPC13.B3;
    const register unsigned short int AD1DF1IP2 = 4;
    sbit  AD1DF1IP2_bit at IPC13.B4;
    const register unsigned short int AD1DF2IS0 = 8;
    sbit  AD1DF2IS0_bit at IPC13.B8;
    const register unsigned short int AD1DF2IS1 = 9;
    sbit  AD1DF2IS1_bit at IPC13.B9;
    const register unsigned short int AD1DF2IP0 = 10;
    sbit  AD1DF2IP0_bit at IPC13.B10;
    const register unsigned short int AD1DF2IP1 = 11;
    sbit  AD1DF2IP1_bit at IPC13.B11;
    const register unsigned short int AD1DF2IP2 = 12;
    sbit  AD1DF2IP2_bit at IPC13.B12;
    const register unsigned short int AD1DF3IS0 = 16;
    sbit  AD1DF3IS0_bit at IPC13.B16;
    const register unsigned short int AD1DF3IS1 = 17;
    sbit  AD1DF3IS1_bit at IPC13.B17;
    const register unsigned short int AD1DF3IP0 = 18;
    sbit  AD1DF3IP0_bit at IPC13.B18;
    const register unsigned short int AD1DF3IP1 = 19;
    sbit  AD1DF3IP1_bit at IPC13.B19;
    const register unsigned short int AD1DF3IP2 = 20;
    sbit  AD1DF3IP2_bit at IPC13.B20;
    const register unsigned short int AD1DF4IS0 = 24;
    sbit  AD1DF4IS0_bit at IPC13.B24;
    const register unsigned short int AD1DF4IS1 = 25;
    sbit  AD1DF4IS1_bit at IPC13.B25;
    const register unsigned short int AD1DF4IP0 = 26;
    sbit  AD1DF4IP0_bit at IPC13.B26;
    const register unsigned short int AD1DF4IP1 = 27;
    sbit  AD1DF4IP1_bit at IPC13.B27;
    const register unsigned short int AD1DF4IP2 = 28;
    sbit  AD1DF4IP2_bit at IPC13.B28;
sfr unsigned long   volatile IPC13CLR         absolute 0xBF810214;
sfr unsigned long   volatile IPC13SET         absolute 0xBF810218;
sfr unsigned long   volatile IPC13INV         absolute 0xBF81021C;
sfr atomic unsigned long            IPC14            absolute 0xBF810220;
    const register unsigned short int AD1DF5IS0 = 0;
    sbit  AD1DF5IS0_bit at IPC14.B0;
    const register unsigned short int AD1DF5IS1 = 1;
    sbit  AD1DF5IS1_bit at IPC14.B1;
    const register unsigned short int AD1DF5IP0 = 2;
    sbit  AD1DF5IP0_bit at IPC14.B2;
    const register unsigned short int AD1DF5IP1 = 3;
    sbit  AD1DF5IP1_bit at IPC14.B3;
    const register unsigned short int AD1DF5IP2 = 4;
    sbit  AD1DF5IP2_bit at IPC14.B4;
    const register unsigned short int AD1DF6IS0 = 8;
    sbit  AD1DF6IS0_bit at IPC14.B8;
    const register unsigned short int AD1DF6IS1 = 9;
    sbit  AD1DF6IS1_bit at IPC14.B9;
    const register unsigned short int AD1DF6IP0 = 10;
    sbit  AD1DF6IP0_bit at IPC14.B10;
    const register unsigned short int AD1DF6IP1 = 11;
    sbit  AD1DF6IP1_bit at IPC14.B11;
    const register unsigned short int AD1DF6IP2 = 12;
    sbit  AD1DF6IP2_bit at IPC14.B12;
    const register unsigned short int AD1D0IS0 = 24;
    sbit  AD1D0IS0_bit at IPC14.B24;
    const register unsigned short int AD1D0IS1 = 25;
    sbit  AD1D0IS1_bit at IPC14.B25;
    const register unsigned short int AD1D0IP0 = 26;
    sbit  AD1D0IP0_bit at IPC14.B26;
    const register unsigned short int AD1D0IP1 = 27;
    sbit  AD1D0IP1_bit at IPC14.B27;
    const register unsigned short int AD1D0IP2 = 28;
    sbit  AD1D0IP2_bit at IPC14.B28;
sfr unsigned long   volatile IPC14CLR         absolute 0xBF810224;
sfr unsigned long   volatile IPC14SET         absolute 0xBF810228;
sfr unsigned long   volatile IPC14INV         absolute 0xBF81022C;
sfr atomic unsigned long            IPC15            absolute 0xBF810230;
    const register unsigned short int AD1D1IS0 = 0;
    sbit  AD1D1IS0_bit at IPC15.B0;
    const register unsigned short int AD1D1IS1 = 1;
    sbit  AD1D1IS1_bit at IPC15.B1;
    const register unsigned short int AD1D1IP0 = 2;
    sbit  AD1D1IP0_bit at IPC15.B2;
    const register unsigned short int AD1D1IP1 = 3;
    sbit  AD1D1IP1_bit at IPC15.B3;
    const register unsigned short int AD1D1IP2 = 4;
    sbit  AD1D1IP2_bit at IPC15.B4;
    const register unsigned short int AD1D2IS0 = 8;
    sbit  AD1D2IS0_bit at IPC15.B8;
    const register unsigned short int AD1D2IS1 = 9;
    sbit  AD1D2IS1_bit at IPC15.B9;
    const register unsigned short int AD1D2IP0 = 10;
    sbit  AD1D2IP0_bit at IPC15.B10;
    const register unsigned short int AD1D2IP1 = 11;
    sbit  AD1D2IP1_bit at IPC15.B11;
    const register unsigned short int AD1D2IP2 = 12;
    sbit  AD1D2IP2_bit at IPC15.B12;
    const register unsigned short int AD1D3IS0 = 16;
    sbit  AD1D3IS0_bit at IPC15.B16;
    const register unsigned short int AD1D3IS1 = 17;
    sbit  AD1D3IS1_bit at IPC15.B17;
    const register unsigned short int AD1D3IP0 = 18;
    sbit  AD1D3IP0_bit at IPC15.B18;
    const register unsigned short int AD1D3IP1 = 19;
    sbit  AD1D3IP1_bit at IPC15.B19;
    const register unsigned short int AD1D3IP2 = 20;
    sbit  AD1D3IP2_bit at IPC15.B20;
    const register unsigned short int AD1D4IS0 = 24;
    sbit  AD1D4IS0_bit at IPC15.B24;
    const register unsigned short int AD1D4IS1 = 25;
    sbit  AD1D4IS1_bit at IPC15.B25;
    const register unsigned short int AD1D4IP0 = 26;
    sbit  AD1D4IP0_bit at IPC15.B26;
    const register unsigned short int AD1D4IP1 = 27;
    sbit  AD1D4IP1_bit at IPC15.B27;
    const register unsigned short int AD1D4IP2 = 28;
    sbit  AD1D4IP2_bit at IPC15.B28;
sfr unsigned long   volatile IPC15CLR         absolute 0xBF810234;
sfr unsigned long   volatile IPC15SET         absolute 0xBF810238;
sfr unsigned long   volatile IPC15INV         absolute 0xBF81023C;
sfr atomic unsigned long            IPC16            absolute 0xBF810240;
    const register unsigned short int AD1D5IS0 = 0;
    sbit  AD1D5IS0_bit at IPC16.B0;
    const register unsigned short int AD1D5IS1 = 1;
    sbit  AD1D5IS1_bit at IPC16.B1;
    const register unsigned short int AD1D5IP0 = 2;
    sbit  AD1D5IP0_bit at IPC16.B2;
    const register unsigned short int AD1D5IP1 = 3;
    sbit  AD1D5IP1_bit at IPC16.B3;
    const register unsigned short int AD1D5IP2 = 4;
    sbit  AD1D5IP2_bit at IPC16.B4;
    const register unsigned short int AD1D6IS0 = 8;
    sbit  AD1D6IS0_bit at IPC16.B8;
    const register unsigned short int AD1D6IS1 = 9;
    sbit  AD1D6IS1_bit at IPC16.B9;
    const register unsigned short int AD1D6IP0 = 10;
    sbit  AD1D6IP0_bit at IPC16.B10;
    const register unsigned short int AD1D6IP1 = 11;
    sbit  AD1D6IP1_bit at IPC16.B11;
    const register unsigned short int AD1D6IP2 = 12;
    sbit  AD1D6IP2_bit at IPC16.B12;
    const register unsigned short int AD1D7IS0 = 16;
    sbit  AD1D7IS0_bit at IPC16.B16;
    const register unsigned short int AD1D7IS1 = 17;
    sbit  AD1D7IS1_bit at IPC16.B17;
    const register unsigned short int AD1D7IP0 = 18;
    sbit  AD1D7IP0_bit at IPC16.B18;
    const register unsigned short int AD1D7IP1 = 19;
    sbit  AD1D7IP1_bit at IPC16.B19;
    const register unsigned short int AD1D7IP2 = 20;
    sbit  AD1D7IP2_bit at IPC16.B20;
    const register unsigned short int AD1D8IS0 = 24;
    sbit  AD1D8IS0_bit at IPC16.B24;
    const register unsigned short int AD1D8IS1 = 25;
    sbit  AD1D8IS1_bit at IPC16.B25;
    const register unsigned short int AD1D8IP0 = 26;
    sbit  AD1D8IP0_bit at IPC16.B26;
    const register unsigned short int AD1D8IP1 = 27;
    sbit  AD1D8IP1_bit at IPC16.B27;
    const register unsigned short int AD1D8IP2 = 28;
    sbit  AD1D8IP2_bit at IPC16.B28;
sfr unsigned long   volatile IPC16CLR         absolute 0xBF810244;
sfr unsigned long   volatile IPC16SET         absolute 0xBF810248;
sfr unsigned long   volatile IPC16INV         absolute 0xBF81024C;
sfr atomic unsigned long            IPC17            absolute 0xBF810250;
    const register unsigned short int AD1D9IS0 = 0;
    sbit  AD1D9IS0_bit at IPC17.B0;
    const register unsigned short int AD1D9IS1 = 1;
    sbit  AD1D9IS1_bit at IPC17.B1;
    const register unsigned short int AD1D9IP0 = 2;
    sbit  AD1D9IP0_bit at IPC17.B2;
    const register unsigned short int AD1D9IP1 = 3;
    sbit  AD1D9IP1_bit at IPC17.B3;
    const register unsigned short int AD1D9IP2 = 4;
    sbit  AD1D9IP2_bit at IPC17.B4;
    const register unsigned short int AD1D10IS0 = 8;
    sbit  AD1D10IS0_bit at IPC17.B8;
    const register unsigned short int AD1D10IS1 = 9;
    sbit  AD1D10IS1_bit at IPC17.B9;
    const register unsigned short int AD1D10IP0 = 10;
    sbit  AD1D10IP0_bit at IPC17.B10;
    const register unsigned short int AD1D10IP1 = 11;
    sbit  AD1D10IP1_bit at IPC17.B11;
    const register unsigned short int AD1D10IP2 = 12;
    sbit  AD1D10IP2_bit at IPC17.B12;
    const register unsigned short int AD1D11IS0 = 16;
    sbit  AD1D11IS0_bit at IPC17.B16;
    const register unsigned short int AD1D11IS1 = 17;
    sbit  AD1D11IS1_bit at IPC17.B17;
    const register unsigned short int AD1D11IP0 = 18;
    sbit  AD1D11IP0_bit at IPC17.B18;
    const register unsigned short int AD1D11IP1 = 19;
    sbit  AD1D11IP1_bit at IPC17.B19;
    const register unsigned short int AD1D11IP2 = 20;
    sbit  AD1D11IP2_bit at IPC17.B20;
    const register unsigned short int AD1D12IS0 = 24;
    sbit  AD1D12IS0_bit at IPC17.B24;
    const register unsigned short int AD1D12IS1 = 25;
    sbit  AD1D12IS1_bit at IPC17.B25;
    const register unsigned short int AD1D12IP0 = 26;
    sbit  AD1D12IP0_bit at IPC17.B26;
    const register unsigned short int AD1D12IP1 = 27;
    sbit  AD1D12IP1_bit at IPC17.B27;
    const register unsigned short int AD1D12IP2 = 28;
    sbit  AD1D12IP2_bit at IPC17.B28;
sfr unsigned long   volatile IPC17CLR         absolute 0xBF810254;
sfr unsigned long   volatile IPC17SET         absolute 0xBF810258;
sfr unsigned long   volatile IPC17INV         absolute 0xBF81025C;
sfr atomic unsigned long            IPC18            absolute 0xBF810260;
    const register unsigned short int AD1D13IS0 = 0;
    sbit  AD1D13IS0_bit at IPC18.B0;
    const register unsigned short int AD1D13IS1 = 1;
    sbit  AD1D13IS1_bit at IPC18.B1;
    const register unsigned short int AD1D13IP0 = 2;
    sbit  AD1D13IP0_bit at IPC18.B2;
    const register unsigned short int AD1D13IP1 = 3;
    sbit  AD1D13IP1_bit at IPC18.B3;
    const register unsigned short int AD1D13IP2 = 4;
    sbit  AD1D13IP2_bit at IPC18.B4;
    const register unsigned short int AD1D14IS0 = 8;
    sbit  AD1D14IS0_bit at IPC18.B8;
    const register unsigned short int AD1D14IS1 = 9;
    sbit  AD1D14IS1_bit at IPC18.B9;
    const register unsigned short int AD1D14IP0 = 10;
    sbit  AD1D14IP0_bit at IPC18.B10;
    const register unsigned short int AD1D14IP1 = 11;
    sbit  AD1D14IP1_bit at IPC18.B11;
    const register unsigned short int AD1D14IP2 = 12;
    sbit  AD1D14IP2_bit at IPC18.B12;
    const register unsigned short int AD1D15IS0 = 16;
    sbit  AD1D15IS0_bit at IPC18.B16;
    const register unsigned short int AD1D15IS1 = 17;
    sbit  AD1D15IS1_bit at IPC18.B17;
    const register unsigned short int AD1D15IP0 = 18;
    sbit  AD1D15IP0_bit at IPC18.B18;
    const register unsigned short int AD1D15IP1 = 19;
    sbit  AD1D15IP1_bit at IPC18.B19;
    const register unsigned short int AD1D15IP2 = 20;
    sbit  AD1D15IP2_bit at IPC18.B20;
    const register unsigned short int AD1D16IS0 = 24;
    sbit  AD1D16IS0_bit at IPC18.B24;
    const register unsigned short int AD1D16IS1 = 25;
    sbit  AD1D16IS1_bit at IPC18.B25;
    const register unsigned short int AD1D16IP0 = 26;
    sbit  AD1D16IP0_bit at IPC18.B26;
    const register unsigned short int AD1D16IP1 = 27;
    sbit  AD1D16IP1_bit at IPC18.B27;
    const register unsigned short int AD1D16IP2 = 28;
    sbit  AD1D16IP2_bit at IPC18.B28;
sfr unsigned long   volatile IPC18CLR         absolute 0xBF810264;
sfr unsigned long   volatile IPC18SET         absolute 0xBF810268;
sfr unsigned long   volatile IPC18INV         absolute 0xBF81026C;
sfr atomic unsigned long            IPC19            absolute 0xBF810270;
    const register unsigned short int AD1D17IS0 = 0;
    sbit  AD1D17IS0_bit at IPC19.B0;
    const register unsigned short int AD1D17IS1 = 1;
    sbit  AD1D17IS1_bit at IPC19.B1;
    const register unsigned short int AD1D17IP0 = 2;
    sbit  AD1D17IP0_bit at IPC19.B2;
    const register unsigned short int AD1D17IP1 = 3;
    sbit  AD1D17IP1_bit at IPC19.B3;
    const register unsigned short int AD1D17IP2 = 4;
    sbit  AD1D17IP2_bit at IPC19.B4;
    const register unsigned short int AD1D18IS0 = 8;
    sbit  AD1D18IS0_bit at IPC19.B8;
    const register unsigned short int AD1D18IS1 = 9;
    sbit  AD1D18IS1_bit at IPC19.B9;
    const register unsigned short int AD1D18IP0 = 10;
    sbit  AD1D18IP0_bit at IPC19.B10;
    const register unsigned short int AD1D18IP1 = 11;
    sbit  AD1D18IP1_bit at IPC19.B11;
    const register unsigned short int AD1D18IP2 = 12;
    sbit  AD1D18IP2_bit at IPC19.B12;
    const register unsigned short int AD1D19IS0 = 16;
    sbit  AD1D19IS0_bit at IPC19.B16;
    const register unsigned short int AD1D19IS1 = 17;
    sbit  AD1D19IS1_bit at IPC19.B17;
    const register unsigned short int AD1D19IP0 = 18;
    sbit  AD1D19IP0_bit at IPC19.B18;
    const register unsigned short int AD1D19IP1 = 19;
    sbit  AD1D19IP1_bit at IPC19.B19;
    const register unsigned short int AD1D19IP2 = 20;
    sbit  AD1D19IP2_bit at IPC19.B20;
    const register unsigned short int AD1D20IS0 = 24;
    sbit  AD1D20IS0_bit at IPC19.B24;
    const register unsigned short int AD1D20IS1 = 25;
    sbit  AD1D20IS1_bit at IPC19.B25;
    const register unsigned short int AD1D20IP0 = 26;
    sbit  AD1D20IP0_bit at IPC19.B26;
    const register unsigned short int AD1D20IP1 = 27;
    sbit  AD1D20IP1_bit at IPC19.B27;
    const register unsigned short int AD1D20IP2 = 28;
    sbit  AD1D20IP2_bit at IPC19.B28;
sfr unsigned long   volatile IPC19CLR         absolute 0xBF810274;
sfr unsigned long   volatile IPC19SET         absolute 0xBF810278;
sfr unsigned long   volatile IPC19INV         absolute 0xBF81027C;
sfr atomic unsigned long            IPC20            absolute 0xBF810280;
    const register unsigned short int AD1D21IS0 = 0;
    sbit  AD1D21IS0_bit at IPC20.B0;
    const register unsigned short int AD1D21IS1 = 1;
    sbit  AD1D21IS1_bit at IPC20.B1;
    const register unsigned short int AD1D21IP0 = 2;
    sbit  AD1D21IP0_bit at IPC20.B2;
    const register unsigned short int AD1D21IP1 = 3;
    sbit  AD1D21IP1_bit at IPC20.B3;
    const register unsigned short int AD1D21IP2 = 4;
    sbit  AD1D21IP2_bit at IPC20.B4;
    const register unsigned short int AD1D22IS0 = 8;
    sbit  AD1D22IS0_bit at IPC20.B8;
    const register unsigned short int AD1D22IS1 = 9;
    sbit  AD1D22IS1_bit at IPC20.B9;
    const register unsigned short int AD1D22IP0 = 10;
    sbit  AD1D22IP0_bit at IPC20.B10;
    const register unsigned short int AD1D22IP1 = 11;
    sbit  AD1D22IP1_bit at IPC20.B11;
    const register unsigned short int AD1D22IP2 = 12;
    sbit  AD1D22IP2_bit at IPC20.B12;
    const register unsigned short int AD1D23IS0 = 16;
    sbit  AD1D23IS0_bit at IPC20.B16;
    const register unsigned short int AD1D23IS1 = 17;
    sbit  AD1D23IS1_bit at IPC20.B17;
    const register unsigned short int AD1D23IP0 = 18;
    sbit  AD1D23IP0_bit at IPC20.B18;
    const register unsigned short int AD1D23IP1 = 19;
    sbit  AD1D23IP1_bit at IPC20.B19;
    const register unsigned short int AD1D23IP2 = 20;
    sbit  AD1D23IP2_bit at IPC20.B20;
    const register unsigned short int AD1D24IS0 = 24;
    sbit  AD1D24IS0_bit at IPC20.B24;
    const register unsigned short int AD1D24IS1 = 25;
    sbit  AD1D24IS1_bit at IPC20.B25;
    const register unsigned short int AD1D24IP0 = 26;
    sbit  AD1D24IP0_bit at IPC20.B26;
    const register unsigned short int AD1D24IP1 = 27;
    sbit  AD1D24IP1_bit at IPC20.B27;
    const register unsigned short int AD1D24IP2 = 28;
    sbit  AD1D24IP2_bit at IPC20.B28;
sfr unsigned long   volatile IPC20CLR         absolute 0xBF810284;
sfr unsigned long   volatile IPC20SET         absolute 0xBF810288;
sfr unsigned long   volatile IPC20INV         absolute 0xBF81028C;
sfr atomic unsigned long            IPC21            absolute 0xBF810290;
    const register unsigned short int AD1D25IS0 = 0;
    sbit  AD1D25IS0_bit at IPC21.B0;
    const register unsigned short int AD1D25IS1 = 1;
    sbit  AD1D25IS1_bit at IPC21.B1;
    const register unsigned short int AD1D25IP0 = 2;
    sbit  AD1D25IP0_bit at IPC21.B2;
    const register unsigned short int AD1D25IP1 = 3;
    sbit  AD1D25IP1_bit at IPC21.B3;
    const register unsigned short int AD1D25IP2 = 4;
    sbit  AD1D25IP2_bit at IPC21.B4;
    const register unsigned short int AD1D26IS0 = 8;
    sbit  AD1D26IS0_bit at IPC21.B8;
    const register unsigned short int AD1D26IS1 = 9;
    sbit  AD1D26IS1_bit at IPC21.B9;
    const register unsigned short int AD1D26IP0 = 10;
    sbit  AD1D26IP0_bit at IPC21.B10;
    const register unsigned short int AD1D26IP1 = 11;
    sbit  AD1D26IP1_bit at IPC21.B11;
    const register unsigned short int AD1D26IP2 = 12;
    sbit  AD1D26IP2_bit at IPC21.B12;
    const register unsigned short int AD1D27IS0 = 16;
    sbit  AD1D27IS0_bit at IPC21.B16;
    const register unsigned short int AD1D27IS1 = 17;
    sbit  AD1D27IS1_bit at IPC21.B17;
    const register unsigned short int AD1D27IP0 = 18;
    sbit  AD1D27IP0_bit at IPC21.B18;
    const register unsigned short int AD1D27IP1 = 19;
    sbit  AD1D27IP1_bit at IPC21.B19;
    const register unsigned short int AD1D27IP2 = 20;
    sbit  AD1D27IP2_bit at IPC21.B20;
    const register unsigned short int AD1D28IS0 = 24;
    sbit  AD1D28IS0_bit at IPC21.B24;
    const register unsigned short int AD1D28IS1 = 25;
    sbit  AD1D28IS1_bit at IPC21.B25;
    const register unsigned short int AD1D28IP0 = 26;
    sbit  AD1D28IP0_bit at IPC21.B26;
    const register unsigned short int AD1D28IP1 = 27;
    sbit  AD1D28IP1_bit at IPC21.B27;
    const register unsigned short int AD1D28IP2 = 28;
    sbit  AD1D28IP2_bit at IPC21.B28;
sfr unsigned long   volatile IPC21CLR         absolute 0xBF810294;
sfr unsigned long   volatile IPC21SET         absolute 0xBF810298;
sfr unsigned long   volatile IPC21INV         absolute 0xBF81029C;
sfr atomic unsigned long            IPC22            absolute 0xBF8102A0;
    const register unsigned short int AD1D29IS0 = 0;
    sbit  AD1D29IS0_bit at IPC22.B0;
    const register unsigned short int AD1D29IS1 = 1;
    sbit  AD1D29IS1_bit at IPC22.B1;
    const register unsigned short int AD1D29IP0 = 2;
    sbit  AD1D29IP0_bit at IPC22.B2;
    const register unsigned short int AD1D29IP1 = 3;
    sbit  AD1D29IP1_bit at IPC22.B3;
    const register unsigned short int AD1D29IP2 = 4;
    sbit  AD1D29IP2_bit at IPC22.B4;
    const register unsigned short int AD1D30IS0 = 8;
    sbit  AD1D30IS0_bit at IPC22.B8;
    const register unsigned short int AD1D30IS1 = 9;
    sbit  AD1D30IS1_bit at IPC22.B9;
    const register unsigned short int AD1D30IP0 = 10;
    sbit  AD1D30IP0_bit at IPC22.B10;
    const register unsigned short int AD1D30IP1 = 11;
    sbit  AD1D30IP1_bit at IPC22.B11;
    const register unsigned short int AD1D30IP2 = 12;
    sbit  AD1D30IP2_bit at IPC22.B12;
    const register unsigned short int AD1D31IS0 = 16;
    sbit  AD1D31IS0_bit at IPC22.B16;
    const register unsigned short int AD1D31IS1 = 17;
    sbit  AD1D31IS1_bit at IPC22.B17;
    const register unsigned short int AD1D31IP0 = 18;
    sbit  AD1D31IP0_bit at IPC22.B18;
    const register unsigned short int AD1D31IP1 = 19;
    sbit  AD1D31IP1_bit at IPC22.B19;
    const register unsigned short int AD1D31IP2 = 20;
    sbit  AD1D31IP2_bit at IPC22.B20;
    const register unsigned short int AD1D32IS0 = 24;
    sbit  AD1D32IS0_bit at IPC22.B24;
    const register unsigned short int AD1D32IS1 = 25;
    sbit  AD1D32IS1_bit at IPC22.B25;
    const register unsigned short int AD1D32IP0 = 26;
    sbit  AD1D32IP0_bit at IPC22.B26;
    const register unsigned short int AD1D32IP1 = 27;
    sbit  AD1D32IP1_bit at IPC22.B27;
    const register unsigned short int AD1D32IP2 = 28;
    sbit  AD1D32IP2_bit at IPC22.B28;
sfr unsigned long   volatile IPC22CLR         absolute 0xBF8102A4;
sfr unsigned long   volatile IPC22SET         absolute 0xBF8102A8;
sfr unsigned long   volatile IPC22INV         absolute 0xBF8102AC;
sfr atomic unsigned long            IPC23            absolute 0xBF8102B0;
    const register unsigned short int AD1D33IS0 = 0;
    sbit  AD1D33IS0_bit at IPC23.B0;
    const register unsigned short int AD1D33IS1 = 1;
    sbit  AD1D33IS1_bit at IPC23.B1;
    const register unsigned short int AD1D33IP0 = 2;
    sbit  AD1D33IP0_bit at IPC23.B2;
    const register unsigned short int AD1D33IP1 = 3;
    sbit  AD1D33IP1_bit at IPC23.B3;
    const register unsigned short int AD1D33IP2 = 4;
    sbit  AD1D33IP2_bit at IPC23.B4;
    const register unsigned short int AD1D34IS0 = 8;
    sbit  AD1D34IS0_bit at IPC23.B8;
    const register unsigned short int AD1D34IS1 = 9;
    sbit  AD1D34IS1_bit at IPC23.B9;
    const register unsigned short int AD1D34IP0 = 10;
    sbit  AD1D34IP0_bit at IPC23.B10;
    const register unsigned short int AD1D34IP1 = 11;
    sbit  AD1D34IP1_bit at IPC23.B11;
    const register unsigned short int AD1D34IP2 = 12;
    sbit  AD1D34IP2_bit at IPC23.B12;
    const register unsigned short int AD1D35IS0 = 16;
    sbit  AD1D35IS0_bit at IPC23.B16;
    const register unsigned short int AD1D35IS1 = 17;
    sbit  AD1D35IS1_bit at IPC23.B17;
    const register unsigned short int AD1D35IP0 = 18;
    sbit  AD1D35IP0_bit at IPC23.B18;
    const register unsigned short int AD1D35IP1 = 19;
    sbit  AD1D35IP1_bit at IPC23.B19;
    const register unsigned short int AD1D35IP2 = 20;
    sbit  AD1D35IP2_bit at IPC23.B20;
    const register unsigned short int AD1D36IS0 = 24;
    sbit  AD1D36IS0_bit at IPC23.B24;
    const register unsigned short int AD1D36IS1 = 25;
    sbit  AD1D36IS1_bit at IPC23.B25;
    const register unsigned short int AD1D36IP0 = 26;
    sbit  AD1D36IP0_bit at IPC23.B26;
    const register unsigned short int AD1D36IP1 = 27;
    sbit  AD1D36IP1_bit at IPC23.B27;
    const register unsigned short int AD1D36IP2 = 28;
    sbit  AD1D36IP2_bit at IPC23.B28;
sfr unsigned long   volatile IPC23CLR         absolute 0xBF8102B4;
sfr unsigned long   volatile IPC23SET         absolute 0xBF8102B8;
sfr unsigned long   volatile IPC23INV         absolute 0xBF8102BC;
sfr atomic unsigned long   volatile IPC24            absolute 0xBF8102C0;
    const register unsigned short int AD1D37IS0 = 0;
    sbit  AD1D37IS0_bit at IPC24.B0;
    const register unsigned short int AD1D37IS1 = 1;
    sbit  AD1D37IS1_bit at IPC24.B1;
    const register unsigned short int AD1D37IP0 = 2;
    sbit  AD1D37IP0_bit at IPC24.B2;
    const register unsigned short int AD1D37IP1 = 3;
    sbit  AD1D37IP1_bit at IPC24.B3;
    const register unsigned short int AD1D37IP2 = 4;
    sbit  AD1D37IP2_bit at IPC24.B4;
    const register unsigned short int AD1D38IS0 = 8;
    sbit  AD1D38IS0_bit at IPC24.B8;
    const register unsigned short int AD1D38IS1 = 9;
    sbit  AD1D38IS1_bit at IPC24.B9;
    const register unsigned short int AD1D38IP0 = 10;
    sbit  AD1D38IP0_bit at IPC24.B10;
    const register unsigned short int AD1D38IP1 = 11;
    sbit  AD1D38IP1_bit at IPC24.B11;
    const register unsigned short int AD1D38IP2 = 12;
    sbit  AD1D38IP2_bit at IPC24.B12;
    const register unsigned short int AD1D39IS0 = 16;
    sbit  AD1D39IS0_bit at IPC24.B16;
    const register unsigned short int AD1D39IS1 = 17;
    sbit  AD1D39IS1_bit at IPC24.B17;
    const register unsigned short int AD1D39IP0 = 18;
    sbit  AD1D39IP0_bit at IPC24.B18;
    const register unsigned short int AD1D39IP1 = 19;
    sbit  AD1D39IP1_bit at IPC24.B19;
    const register unsigned short int AD1D39IP2 = 20;
    sbit  AD1D39IP2_bit at IPC24.B20;
    const register unsigned short int AD1D40IS0 = 24;
    sbit  AD1D40IS0_bit at IPC24.B24;
    const register unsigned short int AD1D40IS1 = 25;
    sbit  AD1D40IS1_bit at IPC24.B25;
    const register unsigned short int AD1D40IP0 = 26;
    sbit  AD1D40IP0_bit at IPC24.B26;
    const register unsigned short int AD1D40IP1 = 27;
    sbit  AD1D40IP1_bit at IPC24.B27;
    const register unsigned short int AD1D40IP2 = 28;
    sbit  AD1D40IP2_bit at IPC24.B28;
sfr unsigned long   volatile IPC24CLR         absolute 0xBF8102C4;
sfr unsigned long   volatile IPC24SET         absolute 0xBF8102C8;
sfr unsigned long   volatile IPC24INV         absolute 0xBF8102CC;
sfr atomic unsigned long   volatile IPC25            absolute 0xBF8102D0;
    const register unsigned short int AD1D41IS0 = 0;
    sbit  AD1D41IS0_bit at IPC25.B0;
    const register unsigned short int AD1D41IS1 = 1;
    sbit  AD1D41IS1_bit at IPC25.B1;
    const register unsigned short int AD1D41IP0 = 2;
    sbit  AD1D41IP0_bit at IPC25.B2;
    const register unsigned short int AD1D41IP1 = 3;
    sbit  AD1D41IP1_bit at IPC25.B3;
    const register unsigned short int AD1D41IP2 = 4;
    sbit  AD1D41IP2_bit at IPC25.B4;
    const register unsigned short int AD1D42IS0 = 8;
    sbit  AD1D42IS0_bit at IPC25.B8;
    const register unsigned short int AD1D42IS1 = 9;
    sbit  AD1D42IS1_bit at IPC25.B9;
    const register unsigned short int AD1D42IP0 = 10;
    sbit  AD1D42IP0_bit at IPC25.B10;
    const register unsigned short int AD1D42IP1 = 11;
    sbit  AD1D42IP1_bit at IPC25.B11;
    const register unsigned short int AD1D42IP2 = 12;
    sbit  AD1D42IP2_bit at IPC25.B12;
    const register unsigned short int AD1D43IS0 = 16;
    sbit  AD1D43IS0_bit at IPC25.B16;
    const register unsigned short int AD1D43IS1 = 17;
    sbit  AD1D43IS1_bit at IPC25.B17;
    const register unsigned short int AD1D43IP0 = 18;
    sbit  AD1D43IP0_bit at IPC25.B18;
    const register unsigned short int AD1D43IP1 = 19;
    sbit  AD1D43IP1_bit at IPC25.B19;
    const register unsigned short int AD1D43IP2 = 20;
    sbit  AD1D43IP2_bit at IPC25.B20;
    const register unsigned short int AD1D44IS0 = 24;
    sbit  AD1D44IS0_bit at IPC25.B24;
    const register unsigned short int AD1D44IS1 = 25;
    sbit  AD1D44IS1_bit at IPC25.B25;
    const register unsigned short int AD1D44IP0 = 26;
    sbit  AD1D44IP0_bit at IPC25.B26;
    const register unsigned short int AD1D44IP1 = 27;
    sbit  AD1D44IP1_bit at IPC25.B27;
    const register unsigned short int AD1D44IP2 = 28;
    sbit  AD1D44IP2_bit at IPC25.B28;
sfr unsigned long   volatile IPC25CLR         absolute 0xBF8102D4;
sfr unsigned long   volatile IPC25SET         absolute 0xBF8102D8;
sfr unsigned long   volatile IPC25INV         absolute 0xBF8102DC;
sfr atomic unsigned long   volatile IPC26            absolute 0xBF8102E0;
    const register unsigned short int CPCIS0 = 0;
    sbit  CPCIS0_bit at IPC26.B0;
    const register unsigned short int CPCIS1 = 1;
    sbit  CPCIS1_bit at IPC26.B1;
    const register unsigned short int CPCIP0 = 2;
    sbit  CPCIP0_bit at IPC26.B2;
    const register unsigned short int CPCIP1 = 3;
    sbit  CPCIP1_bit at IPC26.B3;
    const register unsigned short int CPCIP2 = 4;
    sbit  CPCIP2_bit at IPC26.B4;
    const register unsigned short int CFDCIS0 = 8;
    sbit  CFDCIS0_bit at IPC26.B8;
    const register unsigned short int CFDCIS1 = 9;
    sbit  CFDCIS1_bit at IPC26.B9;
    const register unsigned short int CFDCIP0 = 10;
    sbit  CFDCIP0_bit at IPC26.B10;
    const register unsigned short int CFDCIP1 = 11;
    sbit  CFDCIP1_bit at IPC26.B11;
    const register unsigned short int CFDCIP2 = 12;
    sbit  CFDCIP2_bit at IPC26.B12;
    const register unsigned short int SBIS0 = 16;
    sbit  SBIS0_bit at IPC26.B16;
    const register unsigned short int SBIS1 = 17;
    sbit  SBIS1_bit at IPC26.B17;
    const register unsigned short int SBIP0 = 18;
    sbit  SBIP0_bit at IPC26.B18;
    const register unsigned short int SBIP1 = 19;
    sbit  SBIP1_bit at IPC26.B19;
    const register unsigned short int SBIP2 = 20;
    sbit  SBIP2_bit at IPC26.B20;
sfr unsigned long   volatile IPC26CLR         absolute 0xBF8102E4;
sfr unsigned long   volatile IPC26SET         absolute 0xBF8102E8;
sfr unsigned long   volatile IPC26INV         absolute 0xBF8102EC;
sfr atomic unsigned long   volatile IPC27            absolute 0xBF8102F0;
    const register unsigned short int SPI1EIS0 = 8;
    sbit  SPI1EIS0_bit at IPC27.B8;
    const register unsigned short int SPI1EIS1 = 9;
    sbit  SPI1EIS1_bit at IPC27.B9;
    const register unsigned short int SPI1EIP0 = 10;
    sbit  SPI1EIP0_bit at IPC27.B10;
    const register unsigned short int SPI1EIP1 = 11;
    sbit  SPI1EIP1_bit at IPC27.B11;
    const register unsigned short int SPI1EIP2 = 12;
    sbit  SPI1EIP2_bit at IPC27.B12;
    const register unsigned short int SPI1RXIS0 = 16;
    sbit  SPI1RXIS0_bit at IPC27.B16;
    const register unsigned short int SPI1RXIS1 = 17;
    sbit  SPI1RXIS1_bit at IPC27.B17;
    const register unsigned short int SPI1RXIP0 = 18;
    sbit  SPI1RXIP0_bit at IPC27.B18;
    const register unsigned short int SPI1RXIP1 = 19;
    sbit  SPI1RXIP1_bit at IPC27.B19;
    const register unsigned short int SPI1RXIP2 = 20;
    sbit  SPI1RXIP2_bit at IPC27.B20;
    const register unsigned short int SPI1TXIS0 = 24;
    sbit  SPI1TXIS0_bit at IPC27.B24;
    const register unsigned short int SPI1TXIS1 = 25;
    sbit  SPI1TXIS1_bit at IPC27.B25;
    const register unsigned short int SPI1TXIP0 = 26;
    sbit  SPI1TXIP0_bit at IPC27.B26;
    const register unsigned short int SPI1TXIP1 = 27;
    sbit  SPI1TXIP1_bit at IPC27.B27;
    const register unsigned short int SPI1TXIP2 = 28;
    sbit  SPI1TXIP2_bit at IPC27.B28;
sfr unsigned long   volatile IPC27CLR         absolute 0xBF8102F4;
sfr unsigned long   volatile IPC27SET         absolute 0xBF8102F8;
sfr unsigned long   volatile IPC27INV         absolute 0xBF8102FC;
sfr atomic unsigned long   volatile IPC28            absolute 0xBF810300;
    const register unsigned short int U1EIS0 = 0;
    sbit  U1EIS0_bit at IPC28.B0;
    const register unsigned short int U1EIS1 = 1;
    sbit  U1EIS1_bit at IPC28.B1;
    const register unsigned short int U1EIP0 = 2;
    sbit  U1EIP0_bit at IPC28.B2;
    const register unsigned short int U1EIP1 = 3;
    sbit  U1EIP1_bit at IPC28.B3;
    const register unsigned short int U1EIP2 = 4;
    sbit  U1EIP2_bit at IPC28.B4;
    const register unsigned short int U1RXIS0 = 8;
    sbit  U1RXIS0_bit at IPC28.B8;
    const register unsigned short int U1RXIS1 = 9;
    sbit  U1RXIS1_bit at IPC28.B9;
    const register unsigned short int U1RXIP0 = 10;
    sbit  U1RXIP0_bit at IPC28.B10;
    const register unsigned short int U1RXIP1 = 11;
    sbit  U1RXIP1_bit at IPC28.B11;
    const register unsigned short int U1RXIP2 = 12;
    sbit  U1RXIP2_bit at IPC28.B12;
    const register unsigned short int U1TXIS0 = 16;
    sbit  U1TXIS0_bit at IPC28.B16;
    const register unsigned short int U1TXIS1 = 17;
    sbit  U1TXIS1_bit at IPC28.B17;
    const register unsigned short int U1TXIP0 = 18;
    sbit  U1TXIP0_bit at IPC28.B18;
    const register unsigned short int U1TXIP1 = 19;
    sbit  U1TXIP1_bit at IPC28.B19;
    const register unsigned short int U1TXIP2 = 20;
    sbit  U1TXIP2_bit at IPC28.B20;
    const register unsigned short int I2C1BIS0 = 24;
    sbit  I2C1BIS0_bit at IPC28.B24;
    const register unsigned short int I2C1BIS1 = 25;
    sbit  I2C1BIS1_bit at IPC28.B25;
    const register unsigned short int I2C1BIP0 = 26;
    sbit  I2C1BIP0_bit at IPC28.B26;
    const register unsigned short int I2C1BIP1 = 27;
    sbit  I2C1BIP1_bit at IPC28.B27;
    const register unsigned short int I2C1BIP2 = 28;
    sbit  I2C1BIP2_bit at IPC28.B28;
sfr unsigned long   volatile IPC28CLR         absolute 0xBF810304;
sfr unsigned long   volatile IPC28SET         absolute 0xBF810308;
sfr unsigned long   volatile IPC28INV         absolute 0xBF81030C;
sfr atomic unsigned long   volatile IPC29            absolute 0xBF810310;
    const register unsigned short int I2C1SIS0 = 0;
    sbit  I2C1SIS0_bit at IPC29.B0;
    const register unsigned short int I2C1SIS1 = 1;
    sbit  I2C1SIS1_bit at IPC29.B1;
    const register unsigned short int I2C1SIP0 = 2;
    sbit  I2C1SIP0_bit at IPC29.B2;
    const register unsigned short int I2C1SIP1 = 3;
    sbit  I2C1SIP1_bit at IPC29.B3;
    const register unsigned short int I2C1SIP2 = 4;
    sbit  I2C1SIP2_bit at IPC29.B4;
    const register unsigned short int I2C1MIS0 = 8;
    sbit  I2C1MIS0_bit at IPC29.B8;
    const register unsigned short int I2C1MIS1 = 9;
    sbit  I2C1MIS1_bit at IPC29.B9;
    const register unsigned short int I2C1MIP0 = 10;
    sbit  I2C1MIP0_bit at IPC29.B10;
    const register unsigned short int I2C1MIP1 = 11;
    sbit  I2C1MIP1_bit at IPC29.B11;
    const register unsigned short int I2C1MIP2 = 12;
    sbit  I2C1MIP2_bit at IPC29.B12;
    const register unsigned short int CNAIS0 = 16;
    sbit  CNAIS0_bit at IPC29.B16;
    const register unsigned short int CNAIS1 = 17;
    sbit  CNAIS1_bit at IPC29.B17;
    const register unsigned short int CNAIP0 = 18;
    sbit  CNAIP0_bit at IPC29.B18;
    const register unsigned short int CNAIP1 = 19;
    sbit  CNAIP1_bit at IPC29.B19;
    const register unsigned short int CNAIP2 = 20;
    sbit  CNAIP2_bit at IPC29.B20;
    const register unsigned short int CNBIS0 = 24;
    sbit  CNBIS0_bit at IPC29.B24;
    const register unsigned short int CNBIS1 = 25;
    sbit  CNBIS1_bit at IPC29.B25;
    const register unsigned short int CNBIP0 = 26;
    sbit  CNBIP0_bit at IPC29.B26;
    const register unsigned short int CNBIP1 = 27;
    sbit  CNBIP1_bit at IPC29.B27;
    const register unsigned short int CNBIP2 = 28;
    sbit  CNBIP2_bit at IPC29.B28;
sfr unsigned long   volatile IPC29CLR         absolute 0xBF810314;
sfr unsigned long   volatile IPC29SET         absolute 0xBF810318;
sfr unsigned long   volatile IPC29INV         absolute 0xBF81031C;
sfr atomic unsigned long   volatile IPC30            absolute 0xBF810320;
    const register unsigned short int CNCIS0 = 0;
    sbit  CNCIS0_bit at IPC30.B0;
    const register unsigned short int CNCIS1 = 1;
    sbit  CNCIS1_bit at IPC30.B1;
    const register unsigned short int CNCIP0 = 2;
    sbit  CNCIP0_bit at IPC30.B2;
    const register unsigned short int CNCIP1 = 3;
    sbit  CNCIP1_bit at IPC30.B3;
    const register unsigned short int CNCIP2 = 4;
    sbit  CNCIP2_bit at IPC30.B4;
    const register unsigned short int CNDIS0 = 8;
    sbit  CNDIS0_bit at IPC30.B8;
    const register unsigned short int CNDIS1 = 9;
    sbit  CNDIS1_bit at IPC30.B9;
    const register unsigned short int CNDIP0 = 10;
    sbit  CNDIP0_bit at IPC30.B10;
    const register unsigned short int CNDIP1 = 11;
    sbit  CNDIP1_bit at IPC30.B11;
    const register unsigned short int CNDIP2 = 12;
    sbit  CNDIP2_bit at IPC30.B12;
    const register unsigned short int CNEIS0 = 16;
    sbit  CNEIS0_bit at IPC30.B16;
    const register unsigned short int CNEIS1 = 17;
    sbit  CNEIS1_bit at IPC30.B17;
    const register unsigned short int CNEIP0 = 18;
    sbit  CNEIP0_bit at IPC30.B18;
    const register unsigned short int CNEIP1 = 19;
    sbit  CNEIP1_bit at IPC30.B19;
    const register unsigned short int CNEIP2 = 20;
    sbit  CNEIP2_bit at IPC30.B20;
    const register unsigned short int CNFIS0 = 24;
    sbit  CNFIS0_bit at IPC30.B24;
    const register unsigned short int CNFIS1 = 25;
    sbit  CNFIS1_bit at IPC30.B25;
    const register unsigned short int CNFIP0 = 26;
    sbit  CNFIP0_bit at IPC30.B26;
    const register unsigned short int CNFIP1 = 27;
    sbit  CNFIP1_bit at IPC30.B27;
    const register unsigned short int CNFIP2 = 28;
    sbit  CNFIP2_bit at IPC30.B28;
sfr unsigned long   volatile IPC30CLR         absolute 0xBF810324;
sfr unsigned long   volatile IPC30SET         absolute 0xBF810328;
sfr unsigned long   volatile IPC30INV         absolute 0xBF81032C;
sfr atomic unsigned long   volatile IPC31            absolute 0xBF810330;
    const register unsigned short int CNGIS0 = 0;
    sbit  CNGIS0_bit at IPC31.B0;
    const register unsigned short int CNGIS1 = 1;
    sbit  CNGIS1_bit at IPC31.B1;
    const register unsigned short int CNGIP0 = 2;
    sbit  CNGIP0_bit at IPC31.B2;
    const register unsigned short int CNGIP1 = 3;
    sbit  CNGIP1_bit at IPC31.B3;
    const register unsigned short int CNGIP2 = 4;
    sbit  CNGIP2_bit at IPC31.B4;
    const register unsigned short int CNHIS0 = 8;
    sbit  CNHIS0_bit at IPC31.B8;
    const register unsigned short int CNHIS1 = 9;
    sbit  CNHIS1_bit at IPC31.B9;
    const register unsigned short int CNHIP0 = 10;
    sbit  CNHIP0_bit at IPC31.B10;
    const register unsigned short int CNHIP1 = 11;
    sbit  CNHIP1_bit at IPC31.B11;
    const register unsigned short int CNHIP2 = 12;
    sbit  CNHIP2_bit at IPC31.B12;
    const register unsigned short int CNJIS0 = 16;
    sbit  CNJIS0_bit at IPC31.B16;
    const register unsigned short int CNJIS1 = 17;
    sbit  CNJIS1_bit at IPC31.B17;
    const register unsigned short int CNJIP0 = 18;
    sbit  CNJIP0_bit at IPC31.B18;
    const register unsigned short int CNJIP1 = 19;
    sbit  CNJIP1_bit at IPC31.B19;
    const register unsigned short int CNJIP2 = 20;
    sbit  CNJIP2_bit at IPC31.B20;
sfr unsigned long   volatile IPC31CLR         absolute 0xBF810334;
sfr unsigned long   volatile IPC31SET         absolute 0xBF810338;
sfr unsigned long   volatile IPC31INV         absolute 0xBF81033C;
sfr atomic unsigned long   volatile IPC32            absolute 0xBF810340;
    const register unsigned short int PMPIS0 = 0;
    sbit  PMPIS0_bit at IPC32.B0;
    const register unsigned short int PMPIS1 = 1;
    sbit  PMPIS1_bit at IPC32.B1;
    const register unsigned short int PMPIP0 = 2;
    sbit  PMPIP0_bit at IPC32.B2;
    const register unsigned short int PMPIP1 = 3;
    sbit  PMPIP1_bit at IPC32.B3;
    const register unsigned short int PMPIP2 = 4;
    sbit  PMPIP2_bit at IPC32.B4;
    const register unsigned short int PMPEIS0 = 8;
    sbit  PMPEIS0_bit at IPC32.B8;
    const register unsigned short int PMPEIS1 = 9;
    sbit  PMPEIS1_bit at IPC32.B9;
    const register unsigned short int PMPEIP0 = 10;
    sbit  PMPEIP0_bit at IPC32.B10;
    const register unsigned short int PMPEIP1 = 11;
    sbit  PMPEIP1_bit at IPC32.B11;
    const register unsigned short int PMPEIP2 = 12;
    sbit  PMPEIP2_bit at IPC32.B12;
    const register unsigned short int CMP1IS0 = 16;
    sbit  CMP1IS0_bit at IPC32.B16;
    const register unsigned short int CMP1IS1 = 17;
    sbit  CMP1IS1_bit at IPC32.B17;
    const register unsigned short int CMP1IP0 = 18;
    sbit  CMP1IP0_bit at IPC32.B18;
    const register unsigned short int CMP1IP1 = 19;
    sbit  CMP1IP1_bit at IPC32.B19;
    const register unsigned short int CMP1IP2 = 20;
    sbit  CMP1IP2_bit at IPC32.B20;
    const register unsigned short int CMP2IS0 = 24;
    sbit  CMP2IS0_bit at IPC32.B24;
    const register unsigned short int CMP2IS1 = 25;
    sbit  CMP2IS1_bit at IPC32.B25;
    const register unsigned short int CMP2IP0 = 26;
    sbit  CMP2IP0_bit at IPC32.B26;
    const register unsigned short int CMP2IP1 = 27;
    sbit  CMP2IP1_bit at IPC32.B27;
    const register unsigned short int CMP2IP2 = 28;
    sbit  CMP2IP2_bit at IPC32.B28;
sfr unsigned long   volatile IPC32CLR         absolute 0xBF810344;
sfr unsigned long   volatile IPC32SET         absolute 0xBF810348;
sfr unsigned long   volatile IPC32INV         absolute 0xBF81034C;
sfr atomic unsigned long   volatile IPC33            absolute 0xBF810350;
    const register unsigned short int USBIS0 = 0;
    sbit  USBIS0_bit at IPC33.B0;
    const register unsigned short int USBIS1 = 1;
    sbit  USBIS1_bit at IPC33.B1;
    const register unsigned short int USBIP0 = 2;
    sbit  USBIP0_bit at IPC33.B2;
    const register unsigned short int USBIP1 = 3;
    sbit  USBIP1_bit at IPC33.B3;
    const register unsigned short int USBIP2 = 4;
    sbit  USBIP2_bit at IPC33.B4;
    const register unsigned short int USBDMAIS0 = 8;
    sbit  USBDMAIS0_bit at IPC33.B8;
    const register unsigned short int USBDMAIS1 = 9;
    sbit  USBDMAIS1_bit at IPC33.B9;
    const register unsigned short int USBDMAIP0 = 10;
    sbit  USBDMAIP0_bit at IPC33.B10;
    const register unsigned short int USBDMAIP1 = 11;
    sbit  USBDMAIP1_bit at IPC33.B11;
    const register unsigned short int USBDMAIP2 = 12;
    sbit  USBDMAIP2_bit at IPC33.B12;
    const register unsigned short int DMA0IS0 = 16;
    sbit  DMA0IS0_bit at IPC33.B16;
    const register unsigned short int DMA0IS1 = 17;
    sbit  DMA0IS1_bit at IPC33.B17;
    const register unsigned short int DMA0IP0 = 18;
    sbit  DMA0IP0_bit at IPC33.B18;
    const register unsigned short int DMA0IP1 = 19;
    sbit  DMA0IP1_bit at IPC33.B19;
    const register unsigned short int DMA0IP2 = 20;
    sbit  DMA0IP2_bit at IPC33.B20;
    const register unsigned short int DMA1IS0 = 24;
    sbit  DMA1IS0_bit at IPC33.B24;
    const register unsigned short int DMA1IS1 = 25;
    sbit  DMA1IS1_bit at IPC33.B25;
    const register unsigned short int DMA1IP0 = 26;
    sbit  DMA1IP0_bit at IPC33.B26;
    const register unsigned short int DMA1IP1 = 27;
    sbit  DMA1IP1_bit at IPC33.B27;
    const register unsigned short int DMA1IP2 = 28;
    sbit  DMA1IP2_bit at IPC33.B28;
sfr unsigned long   volatile IPC33CLR         absolute 0xBF810354;
sfr unsigned long   volatile IPC33SET         absolute 0xBF810358;
sfr unsigned long   volatile IPC33INV         absolute 0xBF81035C;
sfr atomic unsigned long   volatile IPC34            absolute 0xBF810360;
    const register unsigned short int DMA2IS0 = 0;
    sbit  DMA2IS0_bit at IPC34.B0;
    const register unsigned short int DMA2IS1 = 1;
    sbit  DMA2IS1_bit at IPC34.B1;
    const register unsigned short int DMA2IP0 = 2;
    sbit  DMA2IP0_bit at IPC34.B2;
    const register unsigned short int DMA2IP1 = 3;
    sbit  DMA2IP1_bit at IPC34.B3;
    const register unsigned short int DMA2IP2 = 4;
    sbit  DMA2IP2_bit at IPC34.B4;
    const register unsigned short int DMA3IS0 = 8;
    sbit  DMA3IS0_bit at IPC34.B8;
    const register unsigned short int DMA3IS1 = 9;
    sbit  DMA3IS1_bit at IPC34.B9;
    const register unsigned short int DMA3IP0 = 10;
    sbit  DMA3IP0_bit at IPC34.B10;
    const register unsigned short int DMA3IP1 = 11;
    sbit  DMA3IP1_bit at IPC34.B11;
    const register unsigned short int DMA3IP2 = 12;
    sbit  DMA3IP2_bit at IPC34.B12;
    const register unsigned short int DMA4IS0 = 16;
    sbit  DMA4IS0_bit at IPC34.B16;
    const register unsigned short int DMA4IS1 = 17;
    sbit  DMA4IS1_bit at IPC34.B17;
    const register unsigned short int DMA4IP0 = 18;
    sbit  DMA4IP0_bit at IPC34.B18;
    const register unsigned short int DMA4IP1 = 19;
    sbit  DMA4IP1_bit at IPC34.B19;
    const register unsigned short int DMA4IP2 = 20;
    sbit  DMA4IP2_bit at IPC34.B20;
    const register unsigned short int DMA5IS0 = 24;
    sbit  DMA5IS0_bit at IPC34.B24;
    const register unsigned short int DMA5IS1 = 25;
    sbit  DMA5IS1_bit at IPC34.B25;
    const register unsigned short int DMA5IP0 = 26;
    sbit  DMA5IP0_bit at IPC34.B26;
    const register unsigned short int DMA5IP1 = 27;
    sbit  DMA5IP1_bit at IPC34.B27;
    const register unsigned short int DMA5IP2 = 28;
    sbit  DMA5IP2_bit at IPC34.B28;
sfr unsigned long   volatile IPC34CLR         absolute 0xBF810364;
sfr unsigned long   volatile IPC34SET         absolute 0xBF810368;
sfr unsigned long   volatile IPC34INV         absolute 0xBF81036C;
sfr atomic unsigned long   volatile IPC35            absolute 0xBF810370;
    const register unsigned short int DMA6IS0 = 0;
    sbit  DMA6IS0_bit at IPC35.B0;
    const register unsigned short int DMA6IS1 = 1;
    sbit  DMA6IS1_bit at IPC35.B1;
    const register unsigned short int DMA6IP0 = 2;
    sbit  DMA6IP0_bit at IPC35.B2;
    const register unsigned short int DMA6IP1 = 3;
    sbit  DMA6IP1_bit at IPC35.B3;
    const register unsigned short int DMA6IP2 = 4;
    sbit  DMA6IP2_bit at IPC35.B4;
    const register unsigned short int DMA7IS0 = 8;
    sbit  DMA7IS0_bit at IPC35.B8;
    const register unsigned short int DMA7IS1 = 9;
    sbit  DMA7IS1_bit at IPC35.B9;
    const register unsigned short int DMA7IP0 = 10;
    sbit  DMA7IP0_bit at IPC35.B10;
    const register unsigned short int DMA7IP1 = 11;
    sbit  DMA7IP1_bit at IPC35.B11;
    const register unsigned short int DMA7IP2 = 12;
    sbit  DMA7IP2_bit at IPC35.B12;
    const register unsigned short int SPI2EIS0 = 16;
    sbit  SPI2EIS0_bit at IPC35.B16;
    const register unsigned short int SPI2EIS1 = 17;
    sbit  SPI2EIS1_bit at IPC35.B17;
    const register unsigned short int SPI2EIP0 = 18;
    sbit  SPI2EIP0_bit at IPC35.B18;
    const register unsigned short int SPI2EIP1 = 19;
    sbit  SPI2EIP1_bit at IPC35.B19;
    const register unsigned short int SPI2EIP2 = 20;
    sbit  SPI2EIP2_bit at IPC35.B20;
    const register unsigned short int SPI2RXIS0 = 24;
    sbit  SPI2RXIS0_bit at IPC35.B24;
    const register unsigned short int SPI2RXIS1 = 25;
    sbit  SPI2RXIS1_bit at IPC35.B25;
    const register unsigned short int SPI2RXIP0 = 26;
    sbit  SPI2RXIP0_bit at IPC35.B26;
    const register unsigned short int SPI2RXIP1 = 27;
    sbit  SPI2RXIP1_bit at IPC35.B27;
    const register unsigned short int SPI2RXIP2 = 28;
    sbit  SPI2RXIP2_bit at IPC35.B28;
sfr unsigned long   volatile IPC35CLR         absolute 0xBF810374;
sfr unsigned long   volatile IPC35SET         absolute 0xBF810378;
sfr unsigned long   volatile IPC35INV         absolute 0xBF81037C;
sfr atomic unsigned long   volatile IPC36            absolute 0xBF810380;
    const register unsigned short int SPI2TXIS0 = 0;
    sbit  SPI2TXIS0_bit at IPC36.B0;
    const register unsigned short int SPI2TXIS1 = 1;
    sbit  SPI2TXIS1_bit at IPC36.B1;
    const register unsigned short int SPI2TXIP0 = 2;
    sbit  SPI2TXIP0_bit at IPC36.B2;
    const register unsigned short int SPI2TXIP1 = 3;
    sbit  SPI2TXIP1_bit at IPC36.B3;
    const register unsigned short int SPI2TXIP2 = 4;
    sbit  SPI2TXIP2_bit at IPC36.B4;
    const register unsigned short int U2EIS0 = 8;
    sbit  U2EIS0_bit at IPC36.B8;
    const register unsigned short int U2EIS1 = 9;
    sbit  U2EIS1_bit at IPC36.B9;
    const register unsigned short int U2EIP0 = 10;
    sbit  U2EIP0_bit at IPC36.B10;
    const register unsigned short int U2EIP1 = 11;
    sbit  U2EIP1_bit at IPC36.B11;
    const register unsigned short int U2EIP2 = 12;
    sbit  U2EIP2_bit at IPC36.B12;
    const register unsigned short int U2RXIS0 = 16;
    sbit  U2RXIS0_bit at IPC36.B16;
    const register unsigned short int U2RXIS1 = 17;
    sbit  U2RXIS1_bit at IPC36.B17;
    const register unsigned short int U2RXIP0 = 18;
    sbit  U2RXIP0_bit at IPC36.B18;
    const register unsigned short int U2RXIP1 = 19;
    sbit  U2RXIP1_bit at IPC36.B19;
    const register unsigned short int U2RXIP2 = 20;
    sbit  U2RXIP2_bit at IPC36.B20;
    const register unsigned short int U2TXIS0 = 24;
    sbit  U2TXIS0_bit at IPC36.B24;
    const register unsigned short int U2TXIS1 = 25;
    sbit  U2TXIS1_bit at IPC36.B25;
    const register unsigned short int U2TXIP0 = 26;
    sbit  U2TXIP0_bit at IPC36.B26;
    const register unsigned short int U2TXIP1 = 27;
    sbit  U2TXIP1_bit at IPC36.B27;
    const register unsigned short int U2TXIP2 = 28;
    sbit  U2TXIP2_bit at IPC36.B28;
sfr unsigned long   volatile IPC36CLR         absolute 0xBF810384;
sfr unsigned long   volatile IPC36SET         absolute 0xBF810388;
sfr unsigned long   volatile IPC36INV         absolute 0xBF81038C;
sfr atomic unsigned long   volatile IPC37            absolute 0xBF810390;
    const register unsigned short int I2C2BIS0 = 0;
    sbit  I2C2BIS0_bit at IPC37.B0;
    const register unsigned short int I2C2BIS1 = 1;
    sbit  I2C2BIS1_bit at IPC37.B1;
    const register unsigned short int I2C2BIP0 = 2;
    sbit  I2C2BIP0_bit at IPC37.B2;
    const register unsigned short int I2C2BIP1 = 3;
    sbit  I2C2BIP1_bit at IPC37.B3;
    const register unsigned short int I2C2BIP2 = 4;
    sbit  I2C2BIP2_bit at IPC37.B4;
    const register unsigned short int I2C2SIS0 = 8;
    sbit  I2C2SIS0_bit at IPC37.B8;
    const register unsigned short int I2C2SIS1 = 9;
    sbit  I2C2SIS1_bit at IPC37.B9;
    const register unsigned short int I2C2SIP0 = 10;
    sbit  I2C2SIP0_bit at IPC37.B10;
    const register unsigned short int I2C2SIP1 = 11;
    sbit  I2C2SIP1_bit at IPC37.B11;
    const register unsigned short int I2C2SIP2 = 12;
    sbit  I2C2SIP2_bit at IPC37.B12;
    const register unsigned short int I2C2MIS0 = 16;
    sbit  I2C2MIS0_bit at IPC37.B16;
    const register unsigned short int I2C2MIS1 = 17;
    sbit  I2C2MIS1_bit at IPC37.B17;
    const register unsigned short int I2C2MIP0 = 18;
    sbit  I2C2MIP0_bit at IPC37.B18;
    const register unsigned short int I2C2MIP1 = 19;
    sbit  I2C2MIP1_bit at IPC37.B19;
    const register unsigned short int I2C2MIP2 = 20;
    sbit  I2C2MIP2_bit at IPC37.B20;
    const register unsigned short int CAN1IS0 = 24;
    sbit  CAN1IS0_bit at IPC37.B24;
    const register unsigned short int CAN1IS1 = 25;
    sbit  CAN1IS1_bit at IPC37.B25;
    const register unsigned short int CAN1IP0 = 26;
    sbit  CAN1IP0_bit at IPC37.B26;
    const register unsigned short int CAN1IP1 = 27;
    sbit  CAN1IP1_bit at IPC37.B27;
    const register unsigned short int CAN1IP2 = 28;
    sbit  CAN1IP2_bit at IPC37.B28;
sfr unsigned long   volatile IPC37CLR         absolute 0xBF810394;
sfr unsigned long   volatile IPC37SET         absolute 0xBF810398;
sfr unsigned long   volatile IPC37INV         absolute 0xBF81039C;
sfr atomic unsigned long   volatile IPC38            absolute 0xBF8103A0;
    const register unsigned short int CAN2IS0 = 0;
    sbit  CAN2IS0_bit at IPC38.B0;
    const register unsigned short int CAN2IS1 = 1;
    sbit  CAN2IS1_bit at IPC38.B1;
    const register unsigned short int CAN2IP0 = 2;
    sbit  CAN2IP0_bit at IPC38.B2;
    const register unsigned short int CAN2IP1 = 3;
    sbit  CAN2IP1_bit at IPC38.B3;
    const register unsigned short int CAN2IP2 = 4;
    sbit  CAN2IP2_bit at IPC38.B4;
    const register unsigned short int ETHIS0 = 8;
    sbit  ETHIS0_bit at IPC38.B8;
    const register unsigned short int ETHIS1 = 9;
    sbit  ETHIS1_bit at IPC38.B9;
    const register unsigned short int ETHIP0 = 10;
    sbit  ETHIP0_bit at IPC38.B10;
    const register unsigned short int ETHIP1 = 11;
    sbit  ETHIP1_bit at IPC38.B11;
    const register unsigned short int ETHIP2 = 12;
    sbit  ETHIP2_bit at IPC38.B12;
    const register unsigned short int SPI3EIS0 = 16;
    sbit  SPI3EIS0_bit at IPC38.B16;
    const register unsigned short int SPI3EIS1 = 17;
    sbit  SPI3EIS1_bit at IPC38.B17;
    const register unsigned short int SPI3EIP0 = 18;
    sbit  SPI3EIP0_bit at IPC38.B18;
    const register unsigned short int SPI3EIP1 = 19;
    sbit  SPI3EIP1_bit at IPC38.B19;
    const register unsigned short int SPI3EIP2 = 20;
    sbit  SPI3EIP2_bit at IPC38.B20;
    const register unsigned short int SPI3RXIS0 = 24;
    sbit  SPI3RXIS0_bit at IPC38.B24;
    const register unsigned short int SPI3RXIS1 = 25;
    sbit  SPI3RXIS1_bit at IPC38.B25;
    const register unsigned short int SPI3RXIP0 = 26;
    sbit  SPI3RXIP0_bit at IPC38.B26;
    const register unsigned short int SPI3RXIP1 = 27;
    sbit  SPI3RXIP1_bit at IPC38.B27;
    const register unsigned short int SPI3RXIP2 = 28;
    sbit  SPI3RXIP2_bit at IPC38.B28;
sfr unsigned long   volatile IPC38CLR         absolute 0xBF8103A4;
sfr unsigned long   volatile IPC38SET         absolute 0xBF8103A8;
sfr unsigned long   volatile IPC38INV         absolute 0xBF8103AC;
sfr atomic unsigned long   volatile IPC39            absolute 0xBF8103B0;
    const register unsigned short int SPI3TXIS0 = 0;
    sbit  SPI3TXIS0_bit at IPC39.B0;
    const register unsigned short int SPI3TXIS1 = 1;
    sbit  SPI3TXIS1_bit at IPC39.B1;
    const register unsigned short int SPI3TXIP0 = 2;
    sbit  SPI3TXIP0_bit at IPC39.B2;
    const register unsigned short int SPI3TXIP1 = 3;
    sbit  SPI3TXIP1_bit at IPC39.B3;
    const register unsigned short int SPI3TXIP2 = 4;
    sbit  SPI3TXIP2_bit at IPC39.B4;
    const register unsigned short int U3EIS0 = 8;
    sbit  U3EIS0_bit at IPC39.B8;
    const register unsigned short int U3EIS1 = 9;
    sbit  U3EIS1_bit at IPC39.B9;
    const register unsigned short int U3EIP0 = 10;
    sbit  U3EIP0_bit at IPC39.B10;
    const register unsigned short int U3EIP1 = 11;
    sbit  U3EIP1_bit at IPC39.B11;
    const register unsigned short int U3EIP2 = 12;
    sbit  U3EIP2_bit at IPC39.B12;
    const register unsigned short int U3RXIS0 = 16;
    sbit  U3RXIS0_bit at IPC39.B16;
    const register unsigned short int U3RXIS1 = 17;
    sbit  U3RXIS1_bit at IPC39.B17;
    const register unsigned short int U3RXIP0 = 18;
    sbit  U3RXIP0_bit at IPC39.B18;
    const register unsigned short int U3RXIP1 = 19;
    sbit  U3RXIP1_bit at IPC39.B19;
    const register unsigned short int U3RXIP2 = 20;
    sbit  U3RXIP2_bit at IPC39.B20;
    const register unsigned short int U3TXIS0 = 24;
    sbit  U3TXIS0_bit at IPC39.B24;
    const register unsigned short int U3TXIS1 = 25;
    sbit  U3TXIS1_bit at IPC39.B25;
    const register unsigned short int U3TXIP0 = 26;
    sbit  U3TXIP0_bit at IPC39.B26;
    const register unsigned short int U3TXIP1 = 27;
    sbit  U3TXIP1_bit at IPC39.B27;
    const register unsigned short int U3TXIP2 = 28;
    sbit  U3TXIP2_bit at IPC39.B28;
sfr unsigned long   volatile IPC39CLR         absolute 0xBF8103B4;
sfr unsigned long   volatile IPC39SET         absolute 0xBF8103B8;
sfr unsigned long   volatile IPC39INV         absolute 0xBF8103BC;
sfr atomic unsigned long   volatile IPC40            absolute 0xBF8103C0;
    const register unsigned short int I2C3BIS0 = 0;
    sbit  I2C3BIS0_bit at IPC40.B0;
    const register unsigned short int I2C3BIS1 = 1;
    sbit  I2C3BIS1_bit at IPC40.B1;
    const register unsigned short int I2C3BIP0 = 2;
    sbit  I2C3BIP0_bit at IPC40.B2;
    const register unsigned short int I2C3BIP1 = 3;
    sbit  I2C3BIP1_bit at IPC40.B3;
    const register unsigned short int I2C3BIP2 = 4;
    sbit  I2C3BIP2_bit at IPC40.B4;
    const register unsigned short int I2C3SIS0 = 8;
    sbit  I2C3SIS0_bit at IPC40.B8;
    const register unsigned short int I2C3SIS1 = 9;
    sbit  I2C3SIS1_bit at IPC40.B9;
    const register unsigned short int I2C3SIP0 = 10;
    sbit  I2C3SIP0_bit at IPC40.B10;
    const register unsigned short int I2C3SIP1 = 11;
    sbit  I2C3SIP1_bit at IPC40.B11;
    const register unsigned short int I2C3SIP2 = 12;
    sbit  I2C3SIP2_bit at IPC40.B12;
    const register unsigned short int I2C3MIS0 = 16;
    sbit  I2C3MIS0_bit at IPC40.B16;
    const register unsigned short int I2C3MIS1 = 17;
    sbit  I2C3MIS1_bit at IPC40.B17;
    const register unsigned short int I2C3MIP0 = 18;
    sbit  I2C3MIP0_bit at IPC40.B18;
    const register unsigned short int I2C3MIP1 = 19;
    sbit  I2C3MIP1_bit at IPC40.B19;
    const register unsigned short int I2C3MIP2 = 20;
    sbit  I2C3MIP2_bit at IPC40.B20;
    const register unsigned short int SPI4EIS0 = 24;
    sbit  SPI4EIS0_bit at IPC40.B24;
    const register unsigned short int SPI4EIS1 = 25;
    sbit  SPI4EIS1_bit at IPC40.B25;
    const register unsigned short int SPI4EIP0 = 26;
    sbit  SPI4EIP0_bit at IPC40.B26;
    const register unsigned short int SPI4EIP1 = 27;
    sbit  SPI4EIP1_bit at IPC40.B27;
    const register unsigned short int SPI4EIP2 = 28;
    sbit  SPI4EIP2_bit at IPC40.B28;
sfr unsigned long   volatile IPC40CLR         absolute 0xBF8103C4;
sfr unsigned long   volatile IPC40SET         absolute 0xBF8103C8;
sfr unsigned long   volatile IPC40INV         absolute 0xBF8103CC;
sfr atomic unsigned long   volatile IPC41            absolute 0xBF8103D0;
    const register unsigned short int SPI4RXIS0 = 0;
    sbit  SPI4RXIS0_bit at IPC41.B0;
    const register unsigned short int SPI4RXIS1 = 1;
    sbit  SPI4RXIS1_bit at IPC41.B1;
    const register unsigned short int SPI4RXIP0 = 2;
    sbit  SPI4RXIP0_bit at IPC41.B2;
    const register unsigned short int SPI4RXIP1 = 3;
    sbit  SPI4RXIP1_bit at IPC41.B3;
    const register unsigned short int SPI4RXIP2 = 4;
    sbit  SPI4RXIP2_bit at IPC41.B4;
    const register unsigned short int SPI4TXIS0 = 8;
    sbit  SPI4TXIS0_bit at IPC41.B8;
    const register unsigned short int SPI4TXIS1 = 9;
    sbit  SPI4TXIS1_bit at IPC41.B9;
    const register unsigned short int SPI4TXIP0 = 10;
    sbit  SPI4TXIP0_bit at IPC41.B10;
    const register unsigned short int SPI4TXIP1 = 11;
    sbit  SPI4TXIP1_bit at IPC41.B11;
    const register unsigned short int SPI4TXIP2 = 12;
    sbit  SPI4TXIP2_bit at IPC41.B12;
    const register unsigned short int RTCCIS0 = 16;
    sbit  RTCCIS0_bit at IPC41.B16;
    const register unsigned short int RTCCIS1 = 17;
    sbit  RTCCIS1_bit at IPC41.B17;
    const register unsigned short int RTCCIP0 = 18;
    sbit  RTCCIP0_bit at IPC41.B18;
    const register unsigned short int RTCCIP1 = 19;
    sbit  RTCCIP1_bit at IPC41.B19;
    const register unsigned short int RTCCIP2 = 20;
    sbit  RTCCIP2_bit at IPC41.B20;
    const register unsigned short int FCEIS0 = 24;
    sbit  FCEIS0_bit at IPC41.B24;
    const register unsigned short int FCEIS1 = 25;
    sbit  FCEIS1_bit at IPC41.B25;
    const register unsigned short int FCEIP0 = 26;
    sbit  FCEIP0_bit at IPC41.B26;
    const register unsigned short int FCEIP1 = 27;
    sbit  FCEIP1_bit at IPC41.B27;
    const register unsigned short int FCEIP2 = 28;
    sbit  FCEIP2_bit at IPC41.B28;
sfr unsigned long   volatile IPC41CLR         absolute 0xBF8103D4;
sfr unsigned long   volatile IPC41SET         absolute 0xBF8103D8;
sfr unsigned long   volatile IPC41INV         absolute 0xBF8103DC;
sfr atomic unsigned long   volatile IPC42            absolute 0xBF8103E0;
    const register unsigned short int PREIS0 = 0;
    sbit  PREIS0_bit at IPC42.B0;
    const register unsigned short int PREIS1 = 1;
    sbit  PREIS1_bit at IPC42.B1;
    const register unsigned short int PREIP0 = 2;
    sbit  PREIP0_bit at IPC42.B2;
    const register unsigned short int PREIP1 = 3;
    sbit  PREIP1_bit at IPC42.B3;
    const register unsigned short int PREIP2 = 4;
    sbit  PREIP2_bit at IPC42.B4;
    const register unsigned short int SQI1IS0 = 8;
    sbit  SQI1IS0_bit at IPC42.B8;
    const register unsigned short int SQI1IS1 = 9;
    sbit  SQI1IS1_bit at IPC42.B9;
    const register unsigned short int SQI1IP0 = 10;
    sbit  SQI1IP0_bit at IPC42.B10;
    const register unsigned short int SQI1IP1 = 11;
    sbit  SQI1IP1_bit at IPC42.B11;
    const register unsigned short int SQI1IP2 = 12;
    sbit  SQI1IP2_bit at IPC42.B12;
    const register unsigned short int U4EIS0 = 16;
    sbit  U4EIS0_bit at IPC42.B16;
    const register unsigned short int U4EIS1 = 17;
    sbit  U4EIS1_bit at IPC42.B17;
    const register unsigned short int U4EIP0 = 18;
    sbit  U4EIP0_bit at IPC42.B18;
    const register unsigned short int U4EIP1 = 19;
    sbit  U4EIP1_bit at IPC42.B19;
    const register unsigned short int U4EIP2 = 20;
    sbit  U4EIP2_bit at IPC42.B20;
    const register unsigned short int U4RXIS0 = 24;
    sbit  U4RXIS0_bit at IPC42.B24;
    const register unsigned short int U4RXIS1 = 25;
    sbit  U4RXIS1_bit at IPC42.B25;
    const register unsigned short int U4RXIP0 = 26;
    sbit  U4RXIP0_bit at IPC42.B26;
    const register unsigned short int U4RXIP1 = 27;
    sbit  U4RXIP1_bit at IPC42.B27;
    const register unsigned short int U4RXIP2 = 28;
    sbit  U4RXIP2_bit at IPC42.B28;
sfr unsigned long   volatile IPC42CLR         absolute 0xBF8103E4;
sfr unsigned long   volatile IPC42SET         absolute 0xBF8103E8;
sfr unsigned long   volatile IPC42INV         absolute 0xBF8103EC;
sfr atomic unsigned long   volatile IPC43            absolute 0xBF8103F0;
    const register unsigned short int U4TXIS0 = 0;
    sbit  U4TXIS0_bit at IPC43.B0;
    const register unsigned short int U4TXIS1 = 1;
    sbit  U4TXIS1_bit at IPC43.B1;
    const register unsigned short int U4TXIP0 = 2;
    sbit  U4TXIP0_bit at IPC43.B2;
    const register unsigned short int U4TXIP1 = 3;
    sbit  U4TXIP1_bit at IPC43.B3;
    const register unsigned short int U4TXIP2 = 4;
    sbit  U4TXIP2_bit at IPC43.B4;
    const register unsigned short int I2C4BIS0 = 8;
    sbit  I2C4BIS0_bit at IPC43.B8;
    const register unsigned short int I2C4BIS1 = 9;
    sbit  I2C4BIS1_bit at IPC43.B9;
    const register unsigned short int I2C4BIP0 = 10;
    sbit  I2C4BIP0_bit at IPC43.B10;
    const register unsigned short int I2C4BIP1 = 11;
    sbit  I2C4BIP1_bit at IPC43.B11;
    const register unsigned short int I2C4BIP2 = 12;
    sbit  I2C4BIP2_bit at IPC43.B12;
    const register unsigned short int I2C4SIS0 = 16;
    sbit  I2C4SIS0_bit at IPC43.B16;
    const register unsigned short int I2C4SIS1 = 17;
    sbit  I2C4SIS1_bit at IPC43.B17;
    const register unsigned short int I2C4SIP0 = 18;
    sbit  I2C4SIP0_bit at IPC43.B18;
    const register unsigned short int I2C4SIP1 = 19;
    sbit  I2C4SIP1_bit at IPC43.B19;
    const register unsigned short int I2C4SIP2 = 20;
    sbit  I2C4SIP2_bit at IPC43.B20;
    const register unsigned short int I2C4MIS0 = 24;
    sbit  I2C4MIS0_bit at IPC43.B24;
    const register unsigned short int I2C4MIS1 = 25;
    sbit  I2C4MIS1_bit at IPC43.B25;
    const register unsigned short int I2C4MIP0 = 26;
    sbit  I2C4MIP0_bit at IPC43.B26;
    const register unsigned short int I2C4MIP1 = 27;
    sbit  I2C4MIP1_bit at IPC43.B27;
    const register unsigned short int I2C4MIP2 = 28;
    sbit  I2C4MIP2_bit at IPC43.B28;
sfr unsigned long   volatile IPC43CLR         absolute 0xBF8103F4;
sfr unsigned long   volatile IPC43SET         absolute 0xBF8103F8;
sfr unsigned long   volatile IPC43INV         absolute 0xBF8103FC;
sfr atomic unsigned long   volatile IPC44            absolute 0xBF810400;
    const register unsigned short int SPI5EIS0 = 0;
    sbit  SPI5EIS0_bit at IPC44.B0;
    const register unsigned short int SPI5EIS1 = 1;
    sbit  SPI5EIS1_bit at IPC44.B1;
    const register unsigned short int SPI5EIP0 = 2;
    sbit  SPI5EIP0_bit at IPC44.B2;
    const register unsigned short int SPI5EIP1 = 3;
    sbit  SPI5EIP1_bit at IPC44.B3;
    const register unsigned short int SPI5EIP2 = 4;
    sbit  SPI5EIP2_bit at IPC44.B4;
    const register unsigned short int SPI5RXIS0 = 8;
    sbit  SPI5RXIS0_bit at IPC44.B8;
    const register unsigned short int SPI5RXIS1 = 9;
    sbit  SPI5RXIS1_bit at IPC44.B9;
    const register unsigned short int SPI5RXIP0 = 10;
    sbit  SPI5RXIP0_bit at IPC44.B10;
    const register unsigned short int SPI5RXIP1 = 11;
    sbit  SPI5RXIP1_bit at IPC44.B11;
    const register unsigned short int SPI5RXIP2 = 12;
    sbit  SPI5RXIP2_bit at IPC44.B12;
    const register unsigned short int SPI5TXIS0 = 16;
    sbit  SPI5TXIS0_bit at IPC44.B16;
    const register unsigned short int SPI5TXIS1 = 17;
    sbit  SPI5TXIS1_bit at IPC44.B17;
    const register unsigned short int SPI5TXIP0 = 18;
    sbit  SPI5TXIP0_bit at IPC44.B18;
    const register unsigned short int SPI5TXIP1 = 19;
    sbit  SPI5TXIP1_bit at IPC44.B19;
    const register unsigned short int SPI5TXIP2 = 20;
    sbit  SPI5TXIP2_bit at IPC44.B20;
    const register unsigned short int U5EIS0 = 24;
    sbit  U5EIS0_bit at IPC44.B24;
    const register unsigned short int U5EIS1 = 25;
    sbit  U5EIS1_bit at IPC44.B25;
    const register unsigned short int U5EIP0 = 26;
    sbit  U5EIP0_bit at IPC44.B26;
    const register unsigned short int U5EIP1 = 27;
    sbit  U5EIP1_bit at IPC44.B27;
    const register unsigned short int U5EIP2 = 28;
    sbit  U5EIP2_bit at IPC44.B28;
sfr unsigned long   volatile IPC44CLR         absolute 0xBF810404;
sfr unsigned long   volatile IPC44SET         absolute 0xBF810408;
sfr unsigned long   volatile IPC44INV         absolute 0xBF81040C;
sfr atomic unsigned long   volatile IPC45            absolute 0xBF810410;
    const register unsigned short int U5RXIS0 = 0;
    sbit  U5RXIS0_bit at IPC45.B0;
    const register unsigned short int U5RXIS1 = 1;
    sbit  U5RXIS1_bit at IPC45.B1;
    const register unsigned short int U5RXIP0 = 2;
    sbit  U5RXIP0_bit at IPC45.B2;
    const register unsigned short int U5RXIP1 = 3;
    sbit  U5RXIP1_bit at IPC45.B3;
    const register unsigned short int U5RXIP2 = 4;
    sbit  U5RXIP2_bit at IPC45.B4;
    const register unsigned short int U5TXIS0 = 8;
    sbit  U5TXIS0_bit at IPC45.B8;
    const register unsigned short int U5TXIS1 = 9;
    sbit  U5TXIS1_bit at IPC45.B9;
    const register unsigned short int U5TXIP0 = 10;
    sbit  U5TXIP0_bit at IPC45.B10;
    const register unsigned short int U5TXIP1 = 11;
    sbit  U5TXIP1_bit at IPC45.B11;
    const register unsigned short int U5TXIP2 = 12;
    sbit  U5TXIP2_bit at IPC45.B12;
    const register unsigned short int I2C5BIS0 = 16;
    sbit  I2C5BIS0_bit at IPC45.B16;
    const register unsigned short int I2C5BIS1 = 17;
    sbit  I2C5BIS1_bit at IPC45.B17;
    const register unsigned short int I2C5BIP0 = 18;
    sbit  I2C5BIP0_bit at IPC45.B18;
    const register unsigned short int I2C5BIP1 = 19;
    sbit  I2C5BIP1_bit at IPC45.B19;
    const register unsigned short int I2C5BIP2 = 20;
    sbit  I2C5BIP2_bit at IPC45.B20;
    const register unsigned short int I2C5SIS0 = 24;
    sbit  I2C5SIS0_bit at IPC45.B24;
    const register unsigned short int I2C5SIS1 = 25;
    sbit  I2C5SIS1_bit at IPC45.B25;
    const register unsigned short int I2C5SIP0 = 26;
    sbit  I2C5SIP0_bit at IPC45.B26;
    const register unsigned short int I2C5SIP1 = 27;
    sbit  I2C5SIP1_bit at IPC45.B27;
    const register unsigned short int I2C5SIP2 = 28;
    sbit  I2C5SIP2_bit at IPC45.B28;
sfr unsigned long   volatile IPC45CLR         absolute 0xBF810414;
sfr unsigned long   volatile IPC45SET         absolute 0xBF810418;
sfr unsigned long   volatile IPC45INV         absolute 0xBF81041C;
sfr atomic unsigned long   volatile IPC46            absolute 0xBF810420;
    const register unsigned short int I2C5MIS0 = 0;
    sbit  I2C5MIS0_bit at IPC46.B0;
    const register unsigned short int I2C5MIS1 = 1;
    sbit  I2C5MIS1_bit at IPC46.B1;
    const register unsigned short int I2C5MIP0 = 2;
    sbit  I2C5MIP0_bit at IPC46.B2;
    const register unsigned short int I2C5MIP1 = 3;
    sbit  I2C5MIP1_bit at IPC46.B3;
    const register unsigned short int I2C5MIP2 = 4;
    sbit  I2C5MIP2_bit at IPC46.B4;
    const register unsigned short int SPI6EIS0 = 8;
    sbit  SPI6EIS0_bit at IPC46.B8;
    const register unsigned short int SPI6EIS1 = 9;
    sbit  SPI6EIS1_bit at IPC46.B9;
    const register unsigned short int SPI6EIP0 = 10;
    sbit  SPI6EIP0_bit at IPC46.B10;
    const register unsigned short int SPI6EIP1 = 11;
    sbit  SPI6EIP1_bit at IPC46.B11;
    const register unsigned short int SPI6EIP2 = 12;
    sbit  SPI6EIP2_bit at IPC46.B12;
    const register unsigned short int SPI6RXIS0 = 16;
    sbit  SPI6RXIS0_bit at IPC46.B16;
    const register unsigned short int SPI6RXIS1 = 17;
    sbit  SPI6RXIS1_bit at IPC46.B17;
    const register unsigned short int SPI6RXIP0 = 18;
    sbit  SPI6RXIP0_bit at IPC46.B18;
    const register unsigned short int SPI6RXIP1 = 19;
    sbit  SPI6RXIP1_bit at IPC46.B19;
    const register unsigned short int SPI6RXIP2 = 20;
    sbit  SPI6RXIP2_bit at IPC46.B20;
    const register unsigned short int SPI6TXIS0 = 24;
    sbit  SPI6TXIS0_bit at IPC46.B24;
    const register unsigned short int SPI6TXIS1 = 25;
    sbit  SPI6TXIS1_bit at IPC46.B25;
    const register unsigned short int SPI6TXIP0 = 26;
    sbit  SPI6TXIP0_bit at IPC46.B26;
    const register unsigned short int SPI6TXIP1 = 27;
    sbit  SPI6TXIP1_bit at IPC46.B27;
    const register unsigned short int SPI6TXIP2 = 28;
    sbit  SPI6TXIP2_bit at IPC46.B28;
sfr unsigned long   volatile IPC46CLR         absolute 0xBF810424;
sfr unsigned long   volatile IPC46SET         absolute 0xBF810428;
sfr unsigned long   volatile IPC46INV         absolute 0xBF81042C;
sfr atomic unsigned long   volatile IPC47            absolute 0xBF810430;
    const register unsigned short int U6EIS0 = 0;
    sbit  U6EIS0_bit at IPC47.B0;
    const register unsigned short int U6EIS1 = 1;
    sbit  U6EIS1_bit at IPC47.B1;
    const register unsigned short int U6EIP0 = 2;
    sbit  U6EIP0_bit at IPC47.B2;
    const register unsigned short int U6EIP1 = 3;
    sbit  U6EIP1_bit at IPC47.B3;
    const register unsigned short int U6EIP2 = 4;
    sbit  U6EIP2_bit at IPC47.B4;
    const register unsigned short int U6RXIS0 = 8;
    sbit  U6RXIS0_bit at IPC47.B8;
    const register unsigned short int U6RXIS1 = 9;
    sbit  U6RXIS1_bit at IPC47.B9;
    const register unsigned short int U6RXIP0 = 10;
    sbit  U6RXIP0_bit at IPC47.B10;
    const register unsigned short int U6RXIP1 = 11;
    sbit  U6RXIP1_bit at IPC47.B11;
    const register unsigned short int U6RXIP2 = 12;
    sbit  U6RXIP2_bit at IPC47.B12;
    const register unsigned short int U6TXIS0 = 16;
    sbit  U6TXIS0_bit at IPC47.B16;
    const register unsigned short int U6TXIS1 = 17;
    sbit  U6TXIS1_bit at IPC47.B17;
    const register unsigned short int U6TXIP0 = 18;
    sbit  U6TXIP0_bit at IPC47.B18;
    const register unsigned short int U6TXIP1 = 19;
    sbit  U6TXIP1_bit at IPC47.B19;
    const register unsigned short int U6TXIP2 = 20;
    sbit  U6TXIP2_bit at IPC47.B20;
sfr unsigned long   volatile IPC47CLR         absolute 0xBF810434;
sfr unsigned long   volatile IPC47SET         absolute 0xBF810438;
sfr unsigned long   volatile IPC47INV         absolute 0xBF81043C;
sfr unsigned long   volatile OFF000           absolute 0xBF810540;
    const register unsigned short int VOFF0 = 1;
    sbit  VOFF0_bit at OFF000.B1;
    const register unsigned short int VOFF1 = 2;
    sbit  VOFF1_bit at OFF000.B2;
    const register unsigned short int VOFF2 = 3;
    sbit  VOFF2_bit at OFF000.B3;
    const register unsigned short int VOFF3 = 4;
    sbit  VOFF3_bit at OFF000.B4;
    const register unsigned short int VOFF4 = 5;
    sbit  VOFF4_bit at OFF000.B5;
    const register unsigned short int VOFF5 = 6;
    sbit  VOFF5_bit at OFF000.B6;
    const register unsigned short int VOFF6 = 7;
    sbit  VOFF6_bit at OFF000.B7;
    const register unsigned short int VOFF7 = 8;
    sbit  VOFF7_bit at OFF000.B8;
    const register unsigned short int VOFF8 = 9;
    sbit  VOFF8_bit at OFF000.B9;
    const register unsigned short int VOFF9 = 10;
    sbit  VOFF9_bit at OFF000.B10;
    const register unsigned short int VOFF10 = 11;
    sbit  VOFF10_bit at OFF000.B11;
    const register unsigned short int VOFF11 = 12;
    sbit  VOFF11_bit at OFF000.B12;
    const register unsigned short int VOFF12 = 13;
    sbit  VOFF12_bit at OFF000.B13;
    const register unsigned short int VOFF13 = 14;
    sbit  VOFF13_bit at OFF000.B14;
    const register unsigned short int VOFF14 = 15;
    sbit  VOFF14_bit at OFF000.B15;
    const register unsigned short int VOFF15 = 16;
    sbit  VOFF15_bit at OFF000.B16;
    const register unsigned short int VOFF16 = 17;
    sbit  VOFF16_bit at OFF000.B17;
sfr unsigned long   volatile OFF001           absolute 0xBF810544;
    sbit  VOFF0_OFF001_bit at OFF001.B1;
    sbit  VOFF1_OFF001_bit at OFF001.B2;
    sbit  VOFF2_OFF001_bit at OFF001.B3;
    sbit  VOFF3_OFF001_bit at OFF001.B4;
    sbit  VOFF4_OFF001_bit at OFF001.B5;
    sbit  VOFF5_OFF001_bit at OFF001.B6;
    sbit  VOFF6_OFF001_bit at OFF001.B7;
    sbit  VOFF7_OFF001_bit at OFF001.B8;
    sbit  VOFF8_OFF001_bit at OFF001.B9;
    sbit  VOFF9_OFF001_bit at OFF001.B10;
    sbit  VOFF10_OFF001_bit at OFF001.B11;
    sbit  VOFF11_OFF001_bit at OFF001.B12;
    sbit  VOFF12_OFF001_bit at OFF001.B13;
    sbit  VOFF13_OFF001_bit at OFF001.B14;
    sbit  VOFF14_OFF001_bit at OFF001.B15;
    sbit  VOFF15_OFF001_bit at OFF001.B16;
    sbit  VOFF16_OFF001_bit at OFF001.B17;
sfr unsigned long   volatile OFF002           absolute 0xBF810548;
    sbit  VOFF0_OFF002_bit at OFF002.B1;
    sbit  VOFF1_OFF002_bit at OFF002.B2;
    sbit  VOFF2_OFF002_bit at OFF002.B3;
    sbit  VOFF3_OFF002_bit at OFF002.B4;
    sbit  VOFF4_OFF002_bit at OFF002.B5;
    sbit  VOFF5_OFF002_bit at OFF002.B6;
    sbit  VOFF6_OFF002_bit at OFF002.B7;
    sbit  VOFF7_OFF002_bit at OFF002.B8;
    sbit  VOFF8_OFF002_bit at OFF002.B9;
    sbit  VOFF9_OFF002_bit at OFF002.B10;
    sbit  VOFF10_OFF002_bit at OFF002.B11;
    sbit  VOFF11_OFF002_bit at OFF002.B12;
    sbit  VOFF12_OFF002_bit at OFF002.B13;
    sbit  VOFF13_OFF002_bit at OFF002.B14;
    sbit  VOFF14_OFF002_bit at OFF002.B15;
    sbit  VOFF15_OFF002_bit at OFF002.B16;
    sbit  VOFF16_OFF002_bit at OFF002.B17;
sfr unsigned long   volatile OFF003           absolute 0xBF81054C;
    sbit  VOFF0_OFF003_bit at OFF003.B1;
    sbit  VOFF1_OFF003_bit at OFF003.B2;
    sbit  VOFF2_OFF003_bit at OFF003.B3;
    sbit  VOFF3_OFF003_bit at OFF003.B4;
    sbit  VOFF4_OFF003_bit at OFF003.B5;
    sbit  VOFF5_OFF003_bit at OFF003.B6;
    sbit  VOFF6_OFF003_bit at OFF003.B7;
    sbit  VOFF7_OFF003_bit at OFF003.B8;
    sbit  VOFF8_OFF003_bit at OFF003.B9;
    sbit  VOFF9_OFF003_bit at OFF003.B10;
    sbit  VOFF10_OFF003_bit at OFF003.B11;
    sbit  VOFF11_OFF003_bit at OFF003.B12;
    sbit  VOFF12_OFF003_bit at OFF003.B13;
    sbit  VOFF13_OFF003_bit at OFF003.B14;
    sbit  VOFF14_OFF003_bit at OFF003.B15;
    sbit  VOFF15_OFF003_bit at OFF003.B16;
    sbit  VOFF16_OFF003_bit at OFF003.B17;
sfr unsigned long   volatile OFF004           absolute 0xBF810550;
    sbit  VOFF0_OFF004_bit at OFF004.B1;
    sbit  VOFF1_OFF004_bit at OFF004.B2;
    sbit  VOFF2_OFF004_bit at OFF004.B3;
    sbit  VOFF3_OFF004_bit at OFF004.B4;
    sbit  VOFF4_OFF004_bit at OFF004.B5;
    sbit  VOFF5_OFF004_bit at OFF004.B6;
    sbit  VOFF6_OFF004_bit at OFF004.B7;
    sbit  VOFF7_OFF004_bit at OFF004.B8;
    sbit  VOFF8_OFF004_bit at OFF004.B9;
    sbit  VOFF9_OFF004_bit at OFF004.B10;
    sbit  VOFF10_OFF004_bit at OFF004.B11;
    sbit  VOFF11_OFF004_bit at OFF004.B12;
    sbit  VOFF12_OFF004_bit at OFF004.B13;
    sbit  VOFF13_OFF004_bit at OFF004.B14;
    sbit  VOFF14_OFF004_bit at OFF004.B15;
    sbit  VOFF15_OFF004_bit at OFF004.B16;
    sbit  VOFF16_OFF004_bit at OFF004.B17;
sfr unsigned long   volatile OFF005           absolute 0xBF810554;
    sbit  VOFF0_OFF005_bit at OFF005.B1;
    sbit  VOFF1_OFF005_bit at OFF005.B2;
    sbit  VOFF2_OFF005_bit at OFF005.B3;
    sbit  VOFF3_OFF005_bit at OFF005.B4;
    sbit  VOFF4_OFF005_bit at OFF005.B5;
    sbit  VOFF5_OFF005_bit at OFF005.B6;
    sbit  VOFF6_OFF005_bit at OFF005.B7;
    sbit  VOFF7_OFF005_bit at OFF005.B8;
    sbit  VOFF8_OFF005_bit at OFF005.B9;
    sbit  VOFF9_OFF005_bit at OFF005.B10;
    sbit  VOFF10_OFF005_bit at OFF005.B11;
    sbit  VOFF11_OFF005_bit at OFF005.B12;
    sbit  VOFF12_OFF005_bit at OFF005.B13;
    sbit  VOFF13_OFF005_bit at OFF005.B14;
    sbit  VOFF14_OFF005_bit at OFF005.B15;
    sbit  VOFF15_OFF005_bit at OFF005.B16;
    sbit  VOFF16_OFF005_bit at OFF005.B17;
sfr unsigned long   volatile OFF006           absolute 0xBF810558;
    sbit  VOFF0_OFF006_bit at OFF006.B1;
    sbit  VOFF1_OFF006_bit at OFF006.B2;
    sbit  VOFF2_OFF006_bit at OFF006.B3;
    sbit  VOFF3_OFF006_bit at OFF006.B4;
    sbit  VOFF4_OFF006_bit at OFF006.B5;
    sbit  VOFF5_OFF006_bit at OFF006.B6;
    sbit  VOFF6_OFF006_bit at OFF006.B7;
    sbit  VOFF7_OFF006_bit at OFF006.B8;
    sbit  VOFF8_OFF006_bit at OFF006.B9;
    sbit  VOFF9_OFF006_bit at OFF006.B10;
    sbit  VOFF10_OFF006_bit at OFF006.B11;
    sbit  VOFF11_OFF006_bit at OFF006.B12;
    sbit  VOFF12_OFF006_bit at OFF006.B13;
    sbit  VOFF13_OFF006_bit at OFF006.B14;
    sbit  VOFF14_OFF006_bit at OFF006.B15;
    sbit  VOFF15_OFF006_bit at OFF006.B16;
    sbit  VOFF16_OFF006_bit at OFF006.B17;
sfr unsigned long   volatile OFF007           absolute 0xBF81055C;
    sbit  VOFF0_OFF007_bit at OFF007.B1;
    sbit  VOFF1_OFF007_bit at OFF007.B2;
    sbit  VOFF2_OFF007_bit at OFF007.B3;
    sbit  VOFF3_OFF007_bit at OFF007.B4;
    sbit  VOFF4_OFF007_bit at OFF007.B5;
    sbit  VOFF5_OFF007_bit at OFF007.B6;
    sbit  VOFF6_OFF007_bit at OFF007.B7;
    sbit  VOFF7_OFF007_bit at OFF007.B8;
    sbit  VOFF8_OFF007_bit at OFF007.B9;
    sbit  VOFF9_OFF007_bit at OFF007.B10;
    sbit  VOFF10_OFF007_bit at OFF007.B11;
    sbit  VOFF11_OFF007_bit at OFF007.B12;
    sbit  VOFF12_OFF007_bit at OFF007.B13;
    sbit  VOFF13_OFF007_bit at OFF007.B14;
    sbit  VOFF14_OFF007_bit at OFF007.B15;
    sbit  VOFF15_OFF007_bit at OFF007.B16;
    sbit  VOFF16_OFF007_bit at OFF007.B17;
sfr unsigned long   volatile OFF008           absolute 0xBF810560;
    sbit  VOFF0_OFF008_bit at OFF008.B1;
    sbit  VOFF1_OFF008_bit at OFF008.B2;
    sbit  VOFF2_OFF008_bit at OFF008.B3;
    sbit  VOFF3_OFF008_bit at OFF008.B4;
    sbit  VOFF4_OFF008_bit at OFF008.B5;
    sbit  VOFF5_OFF008_bit at OFF008.B6;
    sbit  VOFF6_OFF008_bit at OFF008.B7;
    sbit  VOFF7_OFF008_bit at OFF008.B8;
    sbit  VOFF8_OFF008_bit at OFF008.B9;
    sbit  VOFF9_OFF008_bit at OFF008.B10;
    sbit  VOFF10_OFF008_bit at OFF008.B11;
    sbit  VOFF11_OFF008_bit at OFF008.B12;
    sbit  VOFF12_OFF008_bit at OFF008.B13;
    sbit  VOFF13_OFF008_bit at OFF008.B14;
    sbit  VOFF14_OFF008_bit at OFF008.B15;
    sbit  VOFF15_OFF008_bit at OFF008.B16;
    sbit  VOFF16_OFF008_bit at OFF008.B17;
sfr unsigned long   volatile OFF009           absolute 0xBF810564;
    sbit  VOFF0_OFF009_bit at OFF009.B1;
    sbit  VOFF1_OFF009_bit at OFF009.B2;
    sbit  VOFF2_OFF009_bit at OFF009.B3;
    sbit  VOFF3_OFF009_bit at OFF009.B4;
    sbit  VOFF4_OFF009_bit at OFF009.B5;
    sbit  VOFF5_OFF009_bit at OFF009.B6;
    sbit  VOFF6_OFF009_bit at OFF009.B7;
    sbit  VOFF7_OFF009_bit at OFF009.B8;
    sbit  VOFF8_OFF009_bit at OFF009.B9;
    sbit  VOFF9_OFF009_bit at OFF009.B10;
    sbit  VOFF10_OFF009_bit at OFF009.B11;
    sbit  VOFF11_OFF009_bit at OFF009.B12;
    sbit  VOFF12_OFF009_bit at OFF009.B13;
    sbit  VOFF13_OFF009_bit at OFF009.B14;
    sbit  VOFF14_OFF009_bit at OFF009.B15;
    sbit  VOFF15_OFF009_bit at OFF009.B16;
    sbit  VOFF16_OFF009_bit at OFF009.B17;
sfr unsigned long   volatile OFF010           absolute 0xBF810568;
    sbit  VOFF0_OFF010_bit at OFF010.B1;
    sbit  VOFF1_OFF010_bit at OFF010.B2;
    sbit  VOFF2_OFF010_bit at OFF010.B3;
    sbit  VOFF3_OFF010_bit at OFF010.B4;
    sbit  VOFF4_OFF010_bit at OFF010.B5;
    sbit  VOFF5_OFF010_bit at OFF010.B6;
    sbit  VOFF6_OFF010_bit at OFF010.B7;
    sbit  VOFF7_OFF010_bit at OFF010.B8;
    sbit  VOFF8_OFF010_bit at OFF010.B9;
    sbit  VOFF9_OFF010_bit at OFF010.B10;
    sbit  VOFF10_OFF010_bit at OFF010.B11;
    sbit  VOFF11_OFF010_bit at OFF010.B12;
    sbit  VOFF12_OFF010_bit at OFF010.B13;
    sbit  VOFF13_OFF010_bit at OFF010.B14;
    sbit  VOFF14_OFF010_bit at OFF010.B15;
    sbit  VOFF15_OFF010_bit at OFF010.B16;
    sbit  VOFF16_OFF010_bit at OFF010.B17;
sfr unsigned long   volatile OFF011           absolute 0xBF81056C;
    sbit  VOFF0_OFF011_bit at OFF011.B1;
    sbit  VOFF1_OFF011_bit at OFF011.B2;
    sbit  VOFF2_OFF011_bit at OFF011.B3;
    sbit  VOFF3_OFF011_bit at OFF011.B4;
    sbit  VOFF4_OFF011_bit at OFF011.B5;
    sbit  VOFF5_OFF011_bit at OFF011.B6;
    sbit  VOFF6_OFF011_bit at OFF011.B7;
    sbit  VOFF7_OFF011_bit at OFF011.B8;
    sbit  VOFF8_OFF011_bit at OFF011.B9;
    sbit  VOFF9_OFF011_bit at OFF011.B10;
    sbit  VOFF10_OFF011_bit at OFF011.B11;
    sbit  VOFF11_OFF011_bit at OFF011.B12;
    sbit  VOFF12_OFF011_bit at OFF011.B13;
    sbit  VOFF13_OFF011_bit at OFF011.B14;
    sbit  VOFF14_OFF011_bit at OFF011.B15;
    sbit  VOFF15_OFF011_bit at OFF011.B16;
    sbit  VOFF16_OFF011_bit at OFF011.B17;
sfr unsigned long   volatile OFF012           absolute 0xBF810570;
    sbit  VOFF0_OFF012_bit at OFF012.B1;
    sbit  VOFF1_OFF012_bit at OFF012.B2;
    sbit  VOFF2_OFF012_bit at OFF012.B3;
    sbit  VOFF3_OFF012_bit at OFF012.B4;
    sbit  VOFF4_OFF012_bit at OFF012.B5;
    sbit  VOFF5_OFF012_bit at OFF012.B6;
    sbit  VOFF6_OFF012_bit at OFF012.B7;
    sbit  VOFF7_OFF012_bit at OFF012.B8;
    sbit  VOFF8_OFF012_bit at OFF012.B9;
    sbit  VOFF9_OFF012_bit at OFF012.B10;
    sbit  VOFF10_OFF012_bit at OFF012.B11;
    sbit  VOFF11_OFF012_bit at OFF012.B12;
    sbit  VOFF12_OFF012_bit at OFF012.B13;
    sbit  VOFF13_OFF012_bit at OFF012.B14;
    sbit  VOFF14_OFF012_bit at OFF012.B15;
    sbit  VOFF15_OFF012_bit at OFF012.B16;
    sbit  VOFF16_OFF012_bit at OFF012.B17;
sfr unsigned long   volatile OFF013           absolute 0xBF810574;
    sbit  VOFF0_OFF013_bit at OFF013.B1;
    sbit  VOFF1_OFF013_bit at OFF013.B2;
    sbit  VOFF2_OFF013_bit at OFF013.B3;
    sbit  VOFF3_OFF013_bit at OFF013.B4;
    sbit  VOFF4_OFF013_bit at OFF013.B5;
    sbit  VOFF5_OFF013_bit at OFF013.B6;
    sbit  VOFF6_OFF013_bit at OFF013.B7;
    sbit  VOFF7_OFF013_bit at OFF013.B8;
    sbit  VOFF8_OFF013_bit at OFF013.B9;
    sbit  VOFF9_OFF013_bit at OFF013.B10;
    sbit  VOFF10_OFF013_bit at OFF013.B11;
    sbit  VOFF11_OFF013_bit at OFF013.B12;
    sbit  VOFF12_OFF013_bit at OFF013.B13;
    sbit  VOFF13_OFF013_bit at OFF013.B14;
    sbit  VOFF14_OFF013_bit at OFF013.B15;
    sbit  VOFF15_OFF013_bit at OFF013.B16;
    sbit  VOFF16_OFF013_bit at OFF013.B17;
sfr unsigned long   volatile OFF014           absolute 0xBF810578;
    sbit  VOFF0_OFF014_bit at OFF014.B1;
    sbit  VOFF1_OFF014_bit at OFF014.B2;
    sbit  VOFF2_OFF014_bit at OFF014.B3;
    sbit  VOFF3_OFF014_bit at OFF014.B4;
    sbit  VOFF4_OFF014_bit at OFF014.B5;
    sbit  VOFF5_OFF014_bit at OFF014.B6;
    sbit  VOFF6_OFF014_bit at OFF014.B7;
    sbit  VOFF7_OFF014_bit at OFF014.B8;
    sbit  VOFF8_OFF014_bit at OFF014.B9;
    sbit  VOFF9_OFF014_bit at OFF014.B10;
    sbit  VOFF10_OFF014_bit at OFF014.B11;
    sbit  VOFF11_OFF014_bit at OFF014.B12;
    sbit  VOFF12_OFF014_bit at OFF014.B13;
    sbit  VOFF13_OFF014_bit at OFF014.B14;
    sbit  VOFF14_OFF014_bit at OFF014.B15;
    sbit  VOFF15_OFF014_bit at OFF014.B16;
    sbit  VOFF16_OFF014_bit at OFF014.B17;
sfr unsigned long   volatile OFF015           absolute 0xBF81057C;
    sbit  VOFF0_OFF015_bit at OFF015.B1;
    sbit  VOFF1_OFF015_bit at OFF015.B2;
    sbit  VOFF2_OFF015_bit at OFF015.B3;
    sbit  VOFF3_OFF015_bit at OFF015.B4;
    sbit  VOFF4_OFF015_bit at OFF015.B5;
    sbit  VOFF5_OFF015_bit at OFF015.B6;
    sbit  VOFF6_OFF015_bit at OFF015.B7;
    sbit  VOFF7_OFF015_bit at OFF015.B8;
    sbit  VOFF8_OFF015_bit at OFF015.B9;
    sbit  VOFF9_OFF015_bit at OFF015.B10;
    sbit  VOFF10_OFF015_bit at OFF015.B11;
    sbit  VOFF11_OFF015_bit at OFF015.B12;
    sbit  VOFF12_OFF015_bit at OFF015.B13;
    sbit  VOFF13_OFF015_bit at OFF015.B14;
    sbit  VOFF14_OFF015_bit at OFF015.B15;
    sbit  VOFF15_OFF015_bit at OFF015.B16;
    sbit  VOFF16_OFF015_bit at OFF015.B17;
sfr unsigned long   volatile OFF016           absolute 0xBF810580;
    sbit  VOFF0_OFF016_bit at OFF016.B1;
    sbit  VOFF1_OFF016_bit at OFF016.B2;
    sbit  VOFF2_OFF016_bit at OFF016.B3;
    sbit  VOFF3_OFF016_bit at OFF016.B4;
    sbit  VOFF4_OFF016_bit at OFF016.B5;
    sbit  VOFF5_OFF016_bit at OFF016.B6;
    sbit  VOFF6_OFF016_bit at OFF016.B7;
    sbit  VOFF7_OFF016_bit at OFF016.B8;
    sbit  VOFF8_OFF016_bit at OFF016.B9;
    sbit  VOFF9_OFF016_bit at OFF016.B10;
    sbit  VOFF10_OFF016_bit at OFF016.B11;
    sbit  VOFF11_OFF016_bit at OFF016.B12;
    sbit  VOFF12_OFF016_bit at OFF016.B13;
    sbit  VOFF13_OFF016_bit at OFF016.B14;
    sbit  VOFF14_OFF016_bit at OFF016.B15;
    sbit  VOFF15_OFF016_bit at OFF016.B16;
    sbit  VOFF16_OFF016_bit at OFF016.B17;
sfr unsigned long   volatile OFF017           absolute 0xBF810584;
    sbit  VOFF0_OFF017_bit at OFF017.B1;
    sbit  VOFF1_OFF017_bit at OFF017.B2;
    sbit  VOFF2_OFF017_bit at OFF017.B3;
    sbit  VOFF3_OFF017_bit at OFF017.B4;
    sbit  VOFF4_OFF017_bit at OFF017.B5;
    sbit  VOFF5_OFF017_bit at OFF017.B6;
    sbit  VOFF6_OFF017_bit at OFF017.B7;
    sbit  VOFF7_OFF017_bit at OFF017.B8;
    sbit  VOFF8_OFF017_bit at OFF017.B9;
    sbit  VOFF9_OFF017_bit at OFF017.B10;
    sbit  VOFF10_OFF017_bit at OFF017.B11;
    sbit  VOFF11_OFF017_bit at OFF017.B12;
    sbit  VOFF12_OFF017_bit at OFF017.B13;
    sbit  VOFF13_OFF017_bit at OFF017.B14;
    sbit  VOFF14_OFF017_bit at OFF017.B15;
    sbit  VOFF15_OFF017_bit at OFF017.B16;
    sbit  VOFF16_OFF017_bit at OFF017.B17;
sfr unsigned long   volatile OFF018           absolute 0xBF810588;
    sbit  VOFF0_OFF018_bit at OFF018.B1;
    sbit  VOFF1_OFF018_bit at OFF018.B2;
    sbit  VOFF2_OFF018_bit at OFF018.B3;
    sbit  VOFF3_OFF018_bit at OFF018.B4;
    sbit  VOFF4_OFF018_bit at OFF018.B5;
    sbit  VOFF5_OFF018_bit at OFF018.B6;
    sbit  VOFF6_OFF018_bit at OFF018.B7;
    sbit  VOFF7_OFF018_bit at OFF018.B8;
    sbit  VOFF8_OFF018_bit at OFF018.B9;
    sbit  VOFF9_OFF018_bit at OFF018.B10;
    sbit  VOFF10_OFF018_bit at OFF018.B11;
    sbit  VOFF11_OFF018_bit at OFF018.B12;
    sbit  VOFF12_OFF018_bit at OFF018.B13;
    sbit  VOFF13_OFF018_bit at OFF018.B14;
    sbit  VOFF14_OFF018_bit at OFF018.B15;
    sbit  VOFF15_OFF018_bit at OFF018.B16;
    sbit  VOFF16_OFF018_bit at OFF018.B17;
sfr unsigned long   volatile OFF019           absolute 0xBF81058C;
    sbit  VOFF0_OFF019_bit at OFF019.B1;
    sbit  VOFF1_OFF019_bit at OFF019.B2;
    sbit  VOFF2_OFF019_bit at OFF019.B3;
    sbit  VOFF3_OFF019_bit at OFF019.B4;
    sbit  VOFF4_OFF019_bit at OFF019.B5;
    sbit  VOFF5_OFF019_bit at OFF019.B6;
    sbit  VOFF6_OFF019_bit at OFF019.B7;
    sbit  VOFF7_OFF019_bit at OFF019.B8;
    sbit  VOFF8_OFF019_bit at OFF019.B9;
    sbit  VOFF9_OFF019_bit at OFF019.B10;
    sbit  VOFF10_OFF019_bit at OFF019.B11;
    sbit  VOFF11_OFF019_bit at OFF019.B12;
    sbit  VOFF12_OFF019_bit at OFF019.B13;
    sbit  VOFF13_OFF019_bit at OFF019.B14;
    sbit  VOFF14_OFF019_bit at OFF019.B15;
    sbit  VOFF15_OFF019_bit at OFF019.B16;
    sbit  VOFF16_OFF019_bit at OFF019.B17;
sfr unsigned long   volatile OFF020           absolute 0xBF810590;
    sbit  VOFF0_OFF020_bit at OFF020.B1;
    sbit  VOFF1_OFF020_bit at OFF020.B2;
    sbit  VOFF2_OFF020_bit at OFF020.B3;
    sbit  VOFF3_OFF020_bit at OFF020.B4;
    sbit  VOFF4_OFF020_bit at OFF020.B5;
    sbit  VOFF5_OFF020_bit at OFF020.B6;
    sbit  VOFF6_OFF020_bit at OFF020.B7;
    sbit  VOFF7_OFF020_bit at OFF020.B8;
    sbit  VOFF8_OFF020_bit at OFF020.B9;
    sbit  VOFF9_OFF020_bit at OFF020.B10;
    sbit  VOFF10_OFF020_bit at OFF020.B11;
    sbit  VOFF11_OFF020_bit at OFF020.B12;
    sbit  VOFF12_OFF020_bit at OFF020.B13;
    sbit  VOFF13_OFF020_bit at OFF020.B14;
    sbit  VOFF14_OFF020_bit at OFF020.B15;
    sbit  VOFF15_OFF020_bit at OFF020.B16;
    sbit  VOFF16_OFF020_bit at OFF020.B17;
sfr unsigned long   volatile OFF021           absolute 0xBF810594;
    sbit  VOFF0_OFF021_bit at OFF021.B1;
    sbit  VOFF1_OFF021_bit at OFF021.B2;
    sbit  VOFF2_OFF021_bit at OFF021.B3;
    sbit  VOFF3_OFF021_bit at OFF021.B4;
    sbit  VOFF4_OFF021_bit at OFF021.B5;
    sbit  VOFF5_OFF021_bit at OFF021.B6;
    sbit  VOFF6_OFF021_bit at OFF021.B7;
    sbit  VOFF7_OFF021_bit at OFF021.B8;
    sbit  VOFF8_OFF021_bit at OFF021.B9;
    sbit  VOFF9_OFF021_bit at OFF021.B10;
    sbit  VOFF10_OFF021_bit at OFF021.B11;
    sbit  VOFF11_OFF021_bit at OFF021.B12;
    sbit  VOFF12_OFF021_bit at OFF021.B13;
    sbit  VOFF13_OFF021_bit at OFF021.B14;
    sbit  VOFF14_OFF021_bit at OFF021.B15;
    sbit  VOFF15_OFF021_bit at OFF021.B16;
    sbit  VOFF16_OFF021_bit at OFF021.B17;
sfr unsigned long   volatile OFF022           absolute 0xBF810598;
    sbit  VOFF0_OFF022_bit at OFF022.B1;
    sbit  VOFF1_OFF022_bit at OFF022.B2;
    sbit  VOFF2_OFF022_bit at OFF022.B3;
    sbit  VOFF3_OFF022_bit at OFF022.B4;
    sbit  VOFF4_OFF022_bit at OFF022.B5;
    sbit  VOFF5_OFF022_bit at OFF022.B6;
    sbit  VOFF6_OFF022_bit at OFF022.B7;
    sbit  VOFF7_OFF022_bit at OFF022.B8;
    sbit  VOFF8_OFF022_bit at OFF022.B9;
    sbit  VOFF9_OFF022_bit at OFF022.B10;
    sbit  VOFF10_OFF022_bit at OFF022.B11;
    sbit  VOFF11_OFF022_bit at OFF022.B12;
    sbit  VOFF12_OFF022_bit at OFF022.B13;
    sbit  VOFF13_OFF022_bit at OFF022.B14;
    sbit  VOFF14_OFF022_bit at OFF022.B15;
    sbit  VOFF15_OFF022_bit at OFF022.B16;
    sbit  VOFF16_OFF022_bit at OFF022.B17;
sfr unsigned long   volatile OFF023           absolute 0xBF81059C;
    sbit  VOFF0_OFF023_bit at OFF023.B1;
    sbit  VOFF1_OFF023_bit at OFF023.B2;
    sbit  VOFF2_OFF023_bit at OFF023.B3;
    sbit  VOFF3_OFF023_bit at OFF023.B4;
    sbit  VOFF4_OFF023_bit at OFF023.B5;
    sbit  VOFF5_OFF023_bit at OFF023.B6;
    sbit  VOFF6_OFF023_bit at OFF023.B7;
    sbit  VOFF7_OFF023_bit at OFF023.B8;
    sbit  VOFF8_OFF023_bit at OFF023.B9;
    sbit  VOFF9_OFF023_bit at OFF023.B10;
    sbit  VOFF10_OFF023_bit at OFF023.B11;
    sbit  VOFF11_OFF023_bit at OFF023.B12;
    sbit  VOFF12_OFF023_bit at OFF023.B13;
    sbit  VOFF13_OFF023_bit at OFF023.B14;
    sbit  VOFF14_OFF023_bit at OFF023.B15;
    sbit  VOFF15_OFF023_bit at OFF023.B16;
    sbit  VOFF16_OFF023_bit at OFF023.B17;
sfr unsigned long   volatile OFF024           absolute 0xBF8105A0;
    sbit  VOFF0_OFF024_bit at OFF024.B1;
    sbit  VOFF1_OFF024_bit at OFF024.B2;
    sbit  VOFF2_OFF024_bit at OFF024.B3;
    sbit  VOFF3_OFF024_bit at OFF024.B4;
    sbit  VOFF4_OFF024_bit at OFF024.B5;
    sbit  VOFF5_OFF024_bit at OFF024.B6;
    sbit  VOFF6_OFF024_bit at OFF024.B7;
    sbit  VOFF7_OFF024_bit at OFF024.B8;
    sbit  VOFF8_OFF024_bit at OFF024.B9;
    sbit  VOFF9_OFF024_bit at OFF024.B10;
    sbit  VOFF10_OFF024_bit at OFF024.B11;
    sbit  VOFF11_OFF024_bit at OFF024.B12;
    sbit  VOFF12_OFF024_bit at OFF024.B13;
    sbit  VOFF13_OFF024_bit at OFF024.B14;
    sbit  VOFF14_OFF024_bit at OFF024.B15;
    sbit  VOFF15_OFF024_bit at OFF024.B16;
    sbit  VOFF16_OFF024_bit at OFF024.B17;
sfr unsigned long   volatile OFF025           absolute 0xBF8105A4;
    sbit  VOFF0_OFF025_bit at OFF025.B1;
    sbit  VOFF1_OFF025_bit at OFF025.B2;
    sbit  VOFF2_OFF025_bit at OFF025.B3;
    sbit  VOFF3_OFF025_bit at OFF025.B4;
    sbit  VOFF4_OFF025_bit at OFF025.B5;
    sbit  VOFF5_OFF025_bit at OFF025.B6;
    sbit  VOFF6_OFF025_bit at OFF025.B7;
    sbit  VOFF7_OFF025_bit at OFF025.B8;
    sbit  VOFF8_OFF025_bit at OFF025.B9;
    sbit  VOFF9_OFF025_bit at OFF025.B10;
    sbit  VOFF10_OFF025_bit at OFF025.B11;
    sbit  VOFF11_OFF025_bit at OFF025.B12;
    sbit  VOFF12_OFF025_bit at OFF025.B13;
    sbit  VOFF13_OFF025_bit at OFF025.B14;
    sbit  VOFF14_OFF025_bit at OFF025.B15;
    sbit  VOFF15_OFF025_bit at OFF025.B16;
    sbit  VOFF16_OFF025_bit at OFF025.B17;
sfr unsigned long   volatile OFF026           absolute 0xBF8105A8;
    sbit  VOFF0_OFF026_bit at OFF026.B1;
    sbit  VOFF1_OFF026_bit at OFF026.B2;
    sbit  VOFF2_OFF026_bit at OFF026.B3;
    sbit  VOFF3_OFF026_bit at OFF026.B4;
    sbit  VOFF4_OFF026_bit at OFF026.B5;
    sbit  VOFF5_OFF026_bit at OFF026.B6;
    sbit  VOFF6_OFF026_bit at OFF026.B7;
    sbit  VOFF7_OFF026_bit at OFF026.B8;
    sbit  VOFF8_OFF026_bit at OFF026.B9;
    sbit  VOFF9_OFF026_bit at OFF026.B10;
    sbit  VOFF10_OFF026_bit at OFF026.B11;
    sbit  VOFF11_OFF026_bit at OFF026.B12;
    sbit  VOFF12_OFF026_bit at OFF026.B13;
    sbit  VOFF13_OFF026_bit at OFF026.B14;
    sbit  VOFF14_OFF026_bit at OFF026.B15;
    sbit  VOFF15_OFF026_bit at OFF026.B16;
    sbit  VOFF16_OFF026_bit at OFF026.B17;
sfr unsigned long   volatile OFF027           absolute 0xBF8105AC;
    sbit  VOFF0_OFF027_bit at OFF027.B1;
    sbit  VOFF1_OFF027_bit at OFF027.B2;
    sbit  VOFF2_OFF027_bit at OFF027.B3;
    sbit  VOFF3_OFF027_bit at OFF027.B4;
    sbit  VOFF4_OFF027_bit at OFF027.B5;
    sbit  VOFF5_OFF027_bit at OFF027.B6;
    sbit  VOFF6_OFF027_bit at OFF027.B7;
    sbit  VOFF7_OFF027_bit at OFF027.B8;
    sbit  VOFF8_OFF027_bit at OFF027.B9;
    sbit  VOFF9_OFF027_bit at OFF027.B10;
    sbit  VOFF10_OFF027_bit at OFF027.B11;
    sbit  VOFF11_OFF027_bit at OFF027.B12;
    sbit  VOFF12_OFF027_bit at OFF027.B13;
    sbit  VOFF13_OFF027_bit at OFF027.B14;
    sbit  VOFF14_OFF027_bit at OFF027.B15;
    sbit  VOFF15_OFF027_bit at OFF027.B16;
    sbit  VOFF16_OFF027_bit at OFF027.B17;
sfr unsigned long   volatile OFF028           absolute 0xBF8105B0;
    sbit  VOFF0_OFF028_bit at OFF028.B1;
    sbit  VOFF1_OFF028_bit at OFF028.B2;
    sbit  VOFF2_OFF028_bit at OFF028.B3;
    sbit  VOFF3_OFF028_bit at OFF028.B4;
    sbit  VOFF4_OFF028_bit at OFF028.B5;
    sbit  VOFF5_OFF028_bit at OFF028.B6;
    sbit  VOFF6_OFF028_bit at OFF028.B7;
    sbit  VOFF7_OFF028_bit at OFF028.B8;
    sbit  VOFF8_OFF028_bit at OFF028.B9;
    sbit  VOFF9_OFF028_bit at OFF028.B10;
    sbit  VOFF10_OFF028_bit at OFF028.B11;
    sbit  VOFF11_OFF028_bit at OFF028.B12;
    sbit  VOFF12_OFF028_bit at OFF028.B13;
    sbit  VOFF13_OFF028_bit at OFF028.B14;
    sbit  VOFF14_OFF028_bit at OFF028.B15;
    sbit  VOFF15_OFF028_bit at OFF028.B16;
    sbit  VOFF16_OFF028_bit at OFF028.B17;
sfr unsigned long   volatile OFF029           absolute 0xBF8105B4;
    sbit  VOFF0_OFF029_bit at OFF029.B1;
    sbit  VOFF1_OFF029_bit at OFF029.B2;
    sbit  VOFF2_OFF029_bit at OFF029.B3;
    sbit  VOFF3_OFF029_bit at OFF029.B4;
    sbit  VOFF4_OFF029_bit at OFF029.B5;
    sbit  VOFF5_OFF029_bit at OFF029.B6;
    sbit  VOFF6_OFF029_bit at OFF029.B7;
    sbit  VOFF7_OFF029_bit at OFF029.B8;
    sbit  VOFF8_OFF029_bit at OFF029.B9;
    sbit  VOFF9_OFF029_bit at OFF029.B10;
    sbit  VOFF10_OFF029_bit at OFF029.B11;
    sbit  VOFF11_OFF029_bit at OFF029.B12;
    sbit  VOFF12_OFF029_bit at OFF029.B13;
    sbit  VOFF13_OFF029_bit at OFF029.B14;
    sbit  VOFF14_OFF029_bit at OFF029.B15;
    sbit  VOFF15_OFF029_bit at OFF029.B16;
    sbit  VOFF16_OFF029_bit at OFF029.B17;
sfr unsigned long   volatile OFF030           absolute 0xBF8105B8;
    sbit  VOFF0_OFF030_bit at OFF030.B1;
    sbit  VOFF1_OFF030_bit at OFF030.B2;
    sbit  VOFF2_OFF030_bit at OFF030.B3;
    sbit  VOFF3_OFF030_bit at OFF030.B4;
    sbit  VOFF4_OFF030_bit at OFF030.B5;
    sbit  VOFF5_OFF030_bit at OFF030.B6;
    sbit  VOFF6_OFF030_bit at OFF030.B7;
    sbit  VOFF7_OFF030_bit at OFF030.B8;
    sbit  VOFF8_OFF030_bit at OFF030.B9;
    sbit  VOFF9_OFF030_bit at OFF030.B10;
    sbit  VOFF10_OFF030_bit at OFF030.B11;
    sbit  VOFF11_OFF030_bit at OFF030.B12;
    sbit  VOFF12_OFF030_bit at OFF030.B13;
    sbit  VOFF13_OFF030_bit at OFF030.B14;
    sbit  VOFF14_OFF030_bit at OFF030.B15;
    sbit  VOFF15_OFF030_bit at OFF030.B16;
    sbit  VOFF16_OFF030_bit at OFF030.B17;
sfr unsigned long   volatile OFF031           absolute 0xBF8105BC;
    sbit  VOFF0_OFF031_bit at OFF031.B1;
    sbit  VOFF1_OFF031_bit at OFF031.B2;
    sbit  VOFF2_OFF031_bit at OFF031.B3;
    sbit  VOFF3_OFF031_bit at OFF031.B4;
    sbit  VOFF4_OFF031_bit at OFF031.B5;
    sbit  VOFF5_OFF031_bit at OFF031.B6;
    sbit  VOFF6_OFF031_bit at OFF031.B7;
    sbit  VOFF7_OFF031_bit at OFF031.B8;
    sbit  VOFF8_OFF031_bit at OFF031.B9;
    sbit  VOFF9_OFF031_bit at OFF031.B10;
    sbit  VOFF10_OFF031_bit at OFF031.B11;
    sbit  VOFF11_OFF031_bit at OFF031.B12;
    sbit  VOFF12_OFF031_bit at OFF031.B13;
    sbit  VOFF13_OFF031_bit at OFF031.B14;
    sbit  VOFF14_OFF031_bit at OFF031.B15;
    sbit  VOFF15_OFF031_bit at OFF031.B16;
    sbit  VOFF16_OFF031_bit at OFF031.B17;
sfr unsigned long   volatile OFF032           absolute 0xBF8105C0;
    sbit  VOFF0_OFF032_bit at OFF032.B1;
    sbit  VOFF1_OFF032_bit at OFF032.B2;
    sbit  VOFF2_OFF032_bit at OFF032.B3;
    sbit  VOFF3_OFF032_bit at OFF032.B4;
    sbit  VOFF4_OFF032_bit at OFF032.B5;
    sbit  VOFF5_OFF032_bit at OFF032.B6;
    sbit  VOFF6_OFF032_bit at OFF032.B7;
    sbit  VOFF7_OFF032_bit at OFF032.B8;
    sbit  VOFF8_OFF032_bit at OFF032.B9;
    sbit  VOFF9_OFF032_bit at OFF032.B10;
    sbit  VOFF10_OFF032_bit at OFF032.B11;
    sbit  VOFF11_OFF032_bit at OFF032.B12;
    sbit  VOFF12_OFF032_bit at OFF032.B13;
    sbit  VOFF13_OFF032_bit at OFF032.B14;
    sbit  VOFF14_OFF032_bit at OFF032.B15;
    sbit  VOFF15_OFF032_bit at OFF032.B16;
    sbit  VOFF16_OFF032_bit at OFF032.B17;
sfr unsigned long   volatile OFF033           absolute 0xBF8105C4;
    sbit  VOFF0_OFF033_bit at OFF033.B1;
    sbit  VOFF1_OFF033_bit at OFF033.B2;
    sbit  VOFF2_OFF033_bit at OFF033.B3;
    sbit  VOFF3_OFF033_bit at OFF033.B4;
    sbit  VOFF4_OFF033_bit at OFF033.B5;
    sbit  VOFF5_OFF033_bit at OFF033.B6;
    sbit  VOFF6_OFF033_bit at OFF033.B7;
    sbit  VOFF7_OFF033_bit at OFF033.B8;
    sbit  VOFF8_OFF033_bit at OFF033.B9;
    sbit  VOFF9_OFF033_bit at OFF033.B10;
    sbit  VOFF10_OFF033_bit at OFF033.B11;
    sbit  VOFF11_OFF033_bit at OFF033.B12;
    sbit  VOFF12_OFF033_bit at OFF033.B13;
    sbit  VOFF13_OFF033_bit at OFF033.B14;
    sbit  VOFF14_OFF033_bit at OFF033.B15;
    sbit  VOFF15_OFF033_bit at OFF033.B16;
    sbit  VOFF16_OFF033_bit at OFF033.B17;
sfr unsigned long   volatile OFF034           absolute 0xBF8105C8;
    sbit  VOFF0_OFF034_bit at OFF034.B1;
    sbit  VOFF1_OFF034_bit at OFF034.B2;
    sbit  VOFF2_OFF034_bit at OFF034.B3;
    sbit  VOFF3_OFF034_bit at OFF034.B4;
    sbit  VOFF4_OFF034_bit at OFF034.B5;
    sbit  VOFF5_OFF034_bit at OFF034.B6;
    sbit  VOFF6_OFF034_bit at OFF034.B7;
    sbit  VOFF7_OFF034_bit at OFF034.B8;
    sbit  VOFF8_OFF034_bit at OFF034.B9;
    sbit  VOFF9_OFF034_bit at OFF034.B10;
    sbit  VOFF10_OFF034_bit at OFF034.B11;
    sbit  VOFF11_OFF034_bit at OFF034.B12;
    sbit  VOFF12_OFF034_bit at OFF034.B13;
    sbit  VOFF13_OFF034_bit at OFF034.B14;
    sbit  VOFF14_OFF034_bit at OFF034.B15;
    sbit  VOFF15_OFF034_bit at OFF034.B16;
    sbit  VOFF16_OFF034_bit at OFF034.B17;
sfr unsigned long   volatile OFF035           absolute 0xBF8105CC;
    sbit  VOFF0_OFF035_bit at OFF035.B1;
    sbit  VOFF1_OFF035_bit at OFF035.B2;
    sbit  VOFF2_OFF035_bit at OFF035.B3;
    sbit  VOFF3_OFF035_bit at OFF035.B4;
    sbit  VOFF4_OFF035_bit at OFF035.B5;
    sbit  VOFF5_OFF035_bit at OFF035.B6;
    sbit  VOFF6_OFF035_bit at OFF035.B7;
    sbit  VOFF7_OFF035_bit at OFF035.B8;
    sbit  VOFF8_OFF035_bit at OFF035.B9;
    sbit  VOFF9_OFF035_bit at OFF035.B10;
    sbit  VOFF10_OFF035_bit at OFF035.B11;
    sbit  VOFF11_OFF035_bit at OFF035.B12;
    sbit  VOFF12_OFF035_bit at OFF035.B13;
    sbit  VOFF13_OFF035_bit at OFF035.B14;
    sbit  VOFF14_OFF035_bit at OFF035.B15;
    sbit  VOFF15_OFF035_bit at OFF035.B16;
    sbit  VOFF16_OFF035_bit at OFF035.B17;
sfr unsigned long   volatile OFF036           absolute 0xBF8105D0;
    sbit  VOFF0_OFF036_bit at OFF036.B1;
    sbit  VOFF1_OFF036_bit at OFF036.B2;
    sbit  VOFF2_OFF036_bit at OFF036.B3;
    sbit  VOFF3_OFF036_bit at OFF036.B4;
    sbit  VOFF4_OFF036_bit at OFF036.B5;
    sbit  VOFF5_OFF036_bit at OFF036.B6;
    sbit  VOFF6_OFF036_bit at OFF036.B7;
    sbit  VOFF7_OFF036_bit at OFF036.B8;
    sbit  VOFF8_OFF036_bit at OFF036.B9;
    sbit  VOFF9_OFF036_bit at OFF036.B10;
    sbit  VOFF10_OFF036_bit at OFF036.B11;
    sbit  VOFF11_OFF036_bit at OFF036.B12;
    sbit  VOFF12_OFF036_bit at OFF036.B13;
    sbit  VOFF13_OFF036_bit at OFF036.B14;
    sbit  VOFF14_OFF036_bit at OFF036.B15;
    sbit  VOFF15_OFF036_bit at OFF036.B16;
    sbit  VOFF16_OFF036_bit at OFF036.B17;
sfr unsigned long   volatile OFF037           absolute 0xBF8105D4;
    sbit  VOFF0_OFF037_bit at OFF037.B1;
    sbit  VOFF1_OFF037_bit at OFF037.B2;
    sbit  VOFF2_OFF037_bit at OFF037.B3;
    sbit  VOFF3_OFF037_bit at OFF037.B4;
    sbit  VOFF4_OFF037_bit at OFF037.B5;
    sbit  VOFF5_OFF037_bit at OFF037.B6;
    sbit  VOFF6_OFF037_bit at OFF037.B7;
    sbit  VOFF7_OFF037_bit at OFF037.B8;
    sbit  VOFF8_OFF037_bit at OFF037.B9;
    sbit  VOFF9_OFF037_bit at OFF037.B10;
    sbit  VOFF10_OFF037_bit at OFF037.B11;
    sbit  VOFF11_OFF037_bit at OFF037.B12;
    sbit  VOFF12_OFF037_bit at OFF037.B13;
    sbit  VOFF13_OFF037_bit at OFF037.B14;
    sbit  VOFF14_OFF037_bit at OFF037.B15;
    sbit  VOFF15_OFF037_bit at OFF037.B16;
    sbit  VOFF16_OFF037_bit at OFF037.B17;
sfr unsigned long   volatile OFF038           absolute 0xBF8105D8;
    sbit  VOFF0_OFF038_bit at OFF038.B1;
    sbit  VOFF1_OFF038_bit at OFF038.B2;
    sbit  VOFF2_OFF038_bit at OFF038.B3;
    sbit  VOFF3_OFF038_bit at OFF038.B4;
    sbit  VOFF4_OFF038_bit at OFF038.B5;
    sbit  VOFF5_OFF038_bit at OFF038.B6;
    sbit  VOFF6_OFF038_bit at OFF038.B7;
    sbit  VOFF7_OFF038_bit at OFF038.B8;
    sbit  VOFF8_OFF038_bit at OFF038.B9;
    sbit  VOFF9_OFF038_bit at OFF038.B10;
    sbit  VOFF10_OFF038_bit at OFF038.B11;
    sbit  VOFF11_OFF038_bit at OFF038.B12;
    sbit  VOFF12_OFF038_bit at OFF038.B13;
    sbit  VOFF13_OFF038_bit at OFF038.B14;
    sbit  VOFF14_OFF038_bit at OFF038.B15;
    sbit  VOFF15_OFF038_bit at OFF038.B16;
    sbit  VOFF16_OFF038_bit at OFF038.B17;
sfr unsigned long   volatile OFF039           absolute 0xBF8105DC;
    sbit  VOFF0_OFF039_bit at OFF039.B1;
    sbit  VOFF1_OFF039_bit at OFF039.B2;
    sbit  VOFF2_OFF039_bit at OFF039.B3;
    sbit  VOFF3_OFF039_bit at OFF039.B4;
    sbit  VOFF4_OFF039_bit at OFF039.B5;
    sbit  VOFF5_OFF039_bit at OFF039.B6;
    sbit  VOFF6_OFF039_bit at OFF039.B7;
    sbit  VOFF7_OFF039_bit at OFF039.B8;
    sbit  VOFF8_OFF039_bit at OFF039.B9;
    sbit  VOFF9_OFF039_bit at OFF039.B10;
    sbit  VOFF10_OFF039_bit at OFF039.B11;
    sbit  VOFF11_OFF039_bit at OFF039.B12;
    sbit  VOFF12_OFF039_bit at OFF039.B13;
    sbit  VOFF13_OFF039_bit at OFF039.B14;
    sbit  VOFF14_OFF039_bit at OFF039.B15;
    sbit  VOFF15_OFF039_bit at OFF039.B16;
    sbit  VOFF16_OFF039_bit at OFF039.B17;
sfr unsigned long   volatile OFF040           absolute 0xBF8105E0;
    sbit  VOFF0_OFF040_bit at OFF040.B1;
    sbit  VOFF1_OFF040_bit at OFF040.B2;
    sbit  VOFF2_OFF040_bit at OFF040.B3;
    sbit  VOFF3_OFF040_bit at OFF040.B4;
    sbit  VOFF4_OFF040_bit at OFF040.B5;
    sbit  VOFF5_OFF040_bit at OFF040.B6;
    sbit  VOFF6_OFF040_bit at OFF040.B7;
    sbit  VOFF7_OFF040_bit at OFF040.B8;
    sbit  VOFF8_OFF040_bit at OFF040.B9;
    sbit  VOFF9_OFF040_bit at OFF040.B10;
    sbit  VOFF10_OFF040_bit at OFF040.B11;
    sbit  VOFF11_OFF040_bit at OFF040.B12;
    sbit  VOFF12_OFF040_bit at OFF040.B13;
    sbit  VOFF13_OFF040_bit at OFF040.B14;
    sbit  VOFF14_OFF040_bit at OFF040.B15;
    sbit  VOFF15_OFF040_bit at OFF040.B16;
    sbit  VOFF16_OFF040_bit at OFF040.B17;
sfr unsigned long   volatile OFF041           absolute 0xBF8105E4;
    sbit  VOFF0_OFF041_bit at OFF041.B1;
    sbit  VOFF1_OFF041_bit at OFF041.B2;
    sbit  VOFF2_OFF041_bit at OFF041.B3;
    sbit  VOFF3_OFF041_bit at OFF041.B4;
    sbit  VOFF4_OFF041_bit at OFF041.B5;
    sbit  VOFF5_OFF041_bit at OFF041.B6;
    sbit  VOFF6_OFF041_bit at OFF041.B7;
    sbit  VOFF7_OFF041_bit at OFF041.B8;
    sbit  VOFF8_OFF041_bit at OFF041.B9;
    sbit  VOFF9_OFF041_bit at OFF041.B10;
    sbit  VOFF10_OFF041_bit at OFF041.B11;
    sbit  VOFF11_OFF041_bit at OFF041.B12;
    sbit  VOFF12_OFF041_bit at OFF041.B13;
    sbit  VOFF13_OFF041_bit at OFF041.B14;
    sbit  VOFF14_OFF041_bit at OFF041.B15;
    sbit  VOFF15_OFF041_bit at OFF041.B16;
    sbit  VOFF16_OFF041_bit at OFF041.B17;
sfr unsigned long   volatile OFF042           absolute 0xBF8105E8;
    sbit  VOFF0_OFF042_bit at OFF042.B1;
    sbit  VOFF1_OFF042_bit at OFF042.B2;
    sbit  VOFF2_OFF042_bit at OFF042.B3;
    sbit  VOFF3_OFF042_bit at OFF042.B4;
    sbit  VOFF4_OFF042_bit at OFF042.B5;
    sbit  VOFF5_OFF042_bit at OFF042.B6;
    sbit  VOFF6_OFF042_bit at OFF042.B7;
    sbit  VOFF7_OFF042_bit at OFF042.B8;
    sbit  VOFF8_OFF042_bit at OFF042.B9;
    sbit  VOFF9_OFF042_bit at OFF042.B10;
    sbit  VOFF10_OFF042_bit at OFF042.B11;
    sbit  VOFF11_OFF042_bit at OFF042.B12;
    sbit  VOFF12_OFF042_bit at OFF042.B13;
    sbit  VOFF13_OFF042_bit at OFF042.B14;
    sbit  VOFF14_OFF042_bit at OFF042.B15;
    sbit  VOFF15_OFF042_bit at OFF042.B16;
    sbit  VOFF16_OFF042_bit at OFF042.B17;
sfr unsigned long   volatile OFF043           absolute 0xBF8105EC;
    sbit  VOFF0_OFF043_bit at OFF043.B1;
    sbit  VOFF1_OFF043_bit at OFF043.B2;
    sbit  VOFF2_OFF043_bit at OFF043.B3;
    sbit  VOFF3_OFF043_bit at OFF043.B4;
    sbit  VOFF4_OFF043_bit at OFF043.B5;
    sbit  VOFF5_OFF043_bit at OFF043.B6;
    sbit  VOFF6_OFF043_bit at OFF043.B7;
    sbit  VOFF7_OFF043_bit at OFF043.B8;
    sbit  VOFF8_OFF043_bit at OFF043.B9;
    sbit  VOFF9_OFF043_bit at OFF043.B10;
    sbit  VOFF10_OFF043_bit at OFF043.B11;
    sbit  VOFF11_OFF043_bit at OFF043.B12;
    sbit  VOFF12_OFF043_bit at OFF043.B13;
    sbit  VOFF13_OFF043_bit at OFF043.B14;
    sbit  VOFF14_OFF043_bit at OFF043.B15;
    sbit  VOFF15_OFF043_bit at OFF043.B16;
    sbit  VOFF16_OFF043_bit at OFF043.B17;
sfr unsigned long   volatile OFF044           absolute 0xBF8105F0;
    sbit  VOFF0_OFF044_bit at OFF044.B1;
    sbit  VOFF1_OFF044_bit at OFF044.B2;
    sbit  VOFF2_OFF044_bit at OFF044.B3;
    sbit  VOFF3_OFF044_bit at OFF044.B4;
    sbit  VOFF4_OFF044_bit at OFF044.B5;
    sbit  VOFF5_OFF044_bit at OFF044.B6;
    sbit  VOFF6_OFF044_bit at OFF044.B7;
    sbit  VOFF7_OFF044_bit at OFF044.B8;
    sbit  VOFF8_OFF044_bit at OFF044.B9;
    sbit  VOFF9_OFF044_bit at OFF044.B10;
    sbit  VOFF10_OFF044_bit at OFF044.B11;
    sbit  VOFF11_OFF044_bit at OFF044.B12;
    sbit  VOFF12_OFF044_bit at OFF044.B13;
    sbit  VOFF13_OFF044_bit at OFF044.B14;
    sbit  VOFF14_OFF044_bit at OFF044.B15;
    sbit  VOFF15_OFF044_bit at OFF044.B16;
    sbit  VOFF16_OFF044_bit at OFF044.B17;
sfr unsigned long   volatile OFF046           absolute 0xBF8105F8;
    sbit  VOFF0_OFF046_bit at OFF046.B1;
    sbit  VOFF1_OFF046_bit at OFF046.B2;
    sbit  VOFF2_OFF046_bit at OFF046.B3;
    sbit  VOFF3_OFF046_bit at OFF046.B4;
    sbit  VOFF4_OFF046_bit at OFF046.B5;
    sbit  VOFF5_OFF046_bit at OFF046.B6;
    sbit  VOFF6_OFF046_bit at OFF046.B7;
    sbit  VOFF7_OFF046_bit at OFF046.B8;
    sbit  VOFF8_OFF046_bit at OFF046.B9;
    sbit  VOFF9_OFF046_bit at OFF046.B10;
    sbit  VOFF10_OFF046_bit at OFF046.B11;
    sbit  VOFF11_OFF046_bit at OFF046.B12;
    sbit  VOFF12_OFF046_bit at OFF046.B13;
    sbit  VOFF13_OFF046_bit at OFF046.B14;
    sbit  VOFF14_OFF046_bit at OFF046.B15;
    sbit  VOFF15_OFF046_bit at OFF046.B16;
    sbit  VOFF16_OFF046_bit at OFF046.B17;
sfr unsigned long   volatile OFF047           absolute 0xBF8105FC;
    sbit  VOFF0_OFF047_bit at OFF047.B1;
    sbit  VOFF1_OFF047_bit at OFF047.B2;
    sbit  VOFF2_OFF047_bit at OFF047.B3;
    sbit  VOFF3_OFF047_bit at OFF047.B4;
    sbit  VOFF4_OFF047_bit at OFF047.B5;
    sbit  VOFF5_OFF047_bit at OFF047.B6;
    sbit  VOFF6_OFF047_bit at OFF047.B7;
    sbit  VOFF7_OFF047_bit at OFF047.B8;
    sbit  VOFF8_OFF047_bit at OFF047.B9;
    sbit  VOFF9_OFF047_bit at OFF047.B10;
    sbit  VOFF10_OFF047_bit at OFF047.B11;
    sbit  VOFF11_OFF047_bit at OFF047.B12;
    sbit  VOFF12_OFF047_bit at OFF047.B13;
    sbit  VOFF13_OFF047_bit at OFF047.B14;
    sbit  VOFF14_OFF047_bit at OFF047.B15;
    sbit  VOFF15_OFF047_bit at OFF047.B16;
    sbit  VOFF16_OFF047_bit at OFF047.B17;
sfr unsigned long   volatile OFF048           absolute 0xBF810600;
    sbit  VOFF0_OFF048_bit at OFF048.B1;
    sbit  VOFF1_OFF048_bit at OFF048.B2;
    sbit  VOFF2_OFF048_bit at OFF048.B3;
    sbit  VOFF3_OFF048_bit at OFF048.B4;
    sbit  VOFF4_OFF048_bit at OFF048.B5;
    sbit  VOFF5_OFF048_bit at OFF048.B6;
    sbit  VOFF6_OFF048_bit at OFF048.B7;
    sbit  VOFF7_OFF048_bit at OFF048.B8;
    sbit  VOFF8_OFF048_bit at OFF048.B9;
    sbit  VOFF9_OFF048_bit at OFF048.B10;
    sbit  VOFF10_OFF048_bit at OFF048.B11;
    sbit  VOFF11_OFF048_bit at OFF048.B12;
    sbit  VOFF12_OFF048_bit at OFF048.B13;
    sbit  VOFF13_OFF048_bit at OFF048.B14;
    sbit  VOFF14_OFF048_bit at OFF048.B15;
    sbit  VOFF15_OFF048_bit at OFF048.B16;
    sbit  VOFF16_OFF048_bit at OFF048.B17;
sfr unsigned long   volatile OFF049           absolute 0xBF810604;
    sbit  VOFF0_OFF049_bit at OFF049.B1;
    sbit  VOFF1_OFF049_bit at OFF049.B2;
    sbit  VOFF2_OFF049_bit at OFF049.B3;
    sbit  VOFF3_OFF049_bit at OFF049.B4;
    sbit  VOFF4_OFF049_bit at OFF049.B5;
    sbit  VOFF5_OFF049_bit at OFF049.B6;
    sbit  VOFF6_OFF049_bit at OFF049.B7;
    sbit  VOFF7_OFF049_bit at OFF049.B8;
    sbit  VOFF8_OFF049_bit at OFF049.B9;
    sbit  VOFF9_OFF049_bit at OFF049.B10;
    sbit  VOFF10_OFF049_bit at OFF049.B11;
    sbit  VOFF11_OFF049_bit at OFF049.B12;
    sbit  VOFF12_OFF049_bit at OFF049.B13;
    sbit  VOFF13_OFF049_bit at OFF049.B14;
    sbit  VOFF14_OFF049_bit at OFF049.B15;
    sbit  VOFF15_OFF049_bit at OFF049.B16;
    sbit  VOFF16_OFF049_bit at OFF049.B17;
sfr unsigned long   volatile OFF050           absolute 0xBF810608;
    sbit  VOFF0_OFF050_bit at OFF050.B1;
    sbit  VOFF1_OFF050_bit at OFF050.B2;
    sbit  VOFF2_OFF050_bit at OFF050.B3;
    sbit  VOFF3_OFF050_bit at OFF050.B4;
    sbit  VOFF4_OFF050_bit at OFF050.B5;
    sbit  VOFF5_OFF050_bit at OFF050.B6;
    sbit  VOFF6_OFF050_bit at OFF050.B7;
    sbit  VOFF7_OFF050_bit at OFF050.B8;
    sbit  VOFF8_OFF050_bit at OFF050.B9;
    sbit  VOFF9_OFF050_bit at OFF050.B10;
    sbit  VOFF10_OFF050_bit at OFF050.B11;
    sbit  VOFF11_OFF050_bit at OFF050.B12;
    sbit  VOFF12_OFF050_bit at OFF050.B13;
    sbit  VOFF13_OFF050_bit at OFF050.B14;
    sbit  VOFF14_OFF050_bit at OFF050.B15;
    sbit  VOFF15_OFF050_bit at OFF050.B16;
    sbit  VOFF16_OFF050_bit at OFF050.B17;
sfr unsigned long   volatile OFF051           absolute 0xBF81060C;
    sbit  VOFF0_OFF051_bit at OFF051.B1;
    sbit  VOFF1_OFF051_bit at OFF051.B2;
    sbit  VOFF2_OFF051_bit at OFF051.B3;
    sbit  VOFF3_OFF051_bit at OFF051.B4;
    sbit  VOFF4_OFF051_bit at OFF051.B5;
    sbit  VOFF5_OFF051_bit at OFF051.B6;
    sbit  VOFF6_OFF051_bit at OFF051.B7;
    sbit  VOFF7_OFF051_bit at OFF051.B8;
    sbit  VOFF8_OFF051_bit at OFF051.B9;
    sbit  VOFF9_OFF051_bit at OFF051.B10;
    sbit  VOFF10_OFF051_bit at OFF051.B11;
    sbit  VOFF11_OFF051_bit at OFF051.B12;
    sbit  VOFF12_OFF051_bit at OFF051.B13;
    sbit  VOFF13_OFF051_bit at OFF051.B14;
    sbit  VOFF14_OFF051_bit at OFF051.B15;
    sbit  VOFF15_OFF051_bit at OFF051.B16;
    sbit  VOFF16_OFF051_bit at OFF051.B17;
sfr unsigned long   volatile OFF052           absolute 0xBF810610;
    sbit  VOFF0_OFF052_bit at OFF052.B1;
    sbit  VOFF1_OFF052_bit at OFF052.B2;
    sbit  VOFF2_OFF052_bit at OFF052.B3;
    sbit  VOFF3_OFF052_bit at OFF052.B4;
    sbit  VOFF4_OFF052_bit at OFF052.B5;
    sbit  VOFF5_OFF052_bit at OFF052.B6;
    sbit  VOFF6_OFF052_bit at OFF052.B7;
    sbit  VOFF7_OFF052_bit at OFF052.B8;
    sbit  VOFF8_OFF052_bit at OFF052.B9;
    sbit  VOFF9_OFF052_bit at OFF052.B10;
    sbit  VOFF10_OFF052_bit at OFF052.B11;
    sbit  VOFF11_OFF052_bit at OFF052.B12;
    sbit  VOFF12_OFF052_bit at OFF052.B13;
    sbit  VOFF13_OFF052_bit at OFF052.B14;
    sbit  VOFF14_OFF052_bit at OFF052.B15;
    sbit  VOFF15_OFF052_bit at OFF052.B16;
    sbit  VOFF16_OFF052_bit at OFF052.B17;
sfr unsigned long   volatile OFF053           absolute 0xBF810614;
    sbit  VOFF0_OFF053_bit at OFF053.B1;
    sbit  VOFF1_OFF053_bit at OFF053.B2;
    sbit  VOFF2_OFF053_bit at OFF053.B3;
    sbit  VOFF3_OFF053_bit at OFF053.B4;
    sbit  VOFF4_OFF053_bit at OFF053.B5;
    sbit  VOFF5_OFF053_bit at OFF053.B6;
    sbit  VOFF6_OFF053_bit at OFF053.B7;
    sbit  VOFF7_OFF053_bit at OFF053.B8;
    sbit  VOFF8_OFF053_bit at OFF053.B9;
    sbit  VOFF9_OFF053_bit at OFF053.B10;
    sbit  VOFF10_OFF053_bit at OFF053.B11;
    sbit  VOFF11_OFF053_bit at OFF053.B12;
    sbit  VOFF12_OFF053_bit at OFF053.B13;
    sbit  VOFF13_OFF053_bit at OFF053.B14;
    sbit  VOFF14_OFF053_bit at OFF053.B15;
    sbit  VOFF15_OFF053_bit at OFF053.B16;
    sbit  VOFF16_OFF053_bit at OFF053.B17;
sfr unsigned long   volatile OFF054           absolute 0xBF810618;
    sbit  VOFF0_OFF054_bit at OFF054.B1;
    sbit  VOFF1_OFF054_bit at OFF054.B2;
    sbit  VOFF2_OFF054_bit at OFF054.B3;
    sbit  VOFF3_OFF054_bit at OFF054.B4;
    sbit  VOFF4_OFF054_bit at OFF054.B5;
    sbit  VOFF5_OFF054_bit at OFF054.B6;
    sbit  VOFF6_OFF054_bit at OFF054.B7;
    sbit  VOFF7_OFF054_bit at OFF054.B8;
    sbit  VOFF8_OFF054_bit at OFF054.B9;
    sbit  VOFF9_OFF054_bit at OFF054.B10;
    sbit  VOFF10_OFF054_bit at OFF054.B11;
    sbit  VOFF11_OFF054_bit at OFF054.B12;
    sbit  VOFF12_OFF054_bit at OFF054.B13;
    sbit  VOFF13_OFF054_bit at OFF054.B14;
    sbit  VOFF14_OFF054_bit at OFF054.B15;
    sbit  VOFF15_OFF054_bit at OFF054.B16;
    sbit  VOFF16_OFF054_bit at OFF054.B17;
sfr unsigned long   volatile OFF055           absolute 0xBF81061C;
    sbit  VOFF0_OFF055_bit at OFF055.B1;
    sbit  VOFF1_OFF055_bit at OFF055.B2;
    sbit  VOFF2_OFF055_bit at OFF055.B3;
    sbit  VOFF3_OFF055_bit at OFF055.B4;
    sbit  VOFF4_OFF055_bit at OFF055.B5;
    sbit  VOFF5_OFF055_bit at OFF055.B6;
    sbit  VOFF6_OFF055_bit at OFF055.B7;
    sbit  VOFF7_OFF055_bit at OFF055.B8;
    sbit  VOFF8_OFF055_bit at OFF055.B9;
    sbit  VOFF9_OFF055_bit at OFF055.B10;
    sbit  VOFF10_OFF055_bit at OFF055.B11;
    sbit  VOFF11_OFF055_bit at OFF055.B12;
    sbit  VOFF12_OFF055_bit at OFF055.B13;
    sbit  VOFF13_OFF055_bit at OFF055.B14;
    sbit  VOFF14_OFF055_bit at OFF055.B15;
    sbit  VOFF15_OFF055_bit at OFF055.B16;
    sbit  VOFF16_OFF055_bit at OFF055.B17;
sfr unsigned long   volatile OFF056           absolute 0xBF810620;
    sbit  VOFF0_OFF056_bit at OFF056.B1;
    sbit  VOFF1_OFF056_bit at OFF056.B2;
    sbit  VOFF2_OFF056_bit at OFF056.B3;
    sbit  VOFF3_OFF056_bit at OFF056.B4;
    sbit  VOFF4_OFF056_bit at OFF056.B5;
    sbit  VOFF5_OFF056_bit at OFF056.B6;
    sbit  VOFF6_OFF056_bit at OFF056.B7;
    sbit  VOFF7_OFF056_bit at OFF056.B8;
    sbit  VOFF8_OFF056_bit at OFF056.B9;
    sbit  VOFF9_OFF056_bit at OFF056.B10;
    sbit  VOFF10_OFF056_bit at OFF056.B11;
    sbit  VOFF11_OFF056_bit at OFF056.B12;
    sbit  VOFF12_OFF056_bit at OFF056.B13;
    sbit  VOFF13_OFF056_bit at OFF056.B14;
    sbit  VOFF14_OFF056_bit at OFF056.B15;
    sbit  VOFF15_OFF056_bit at OFF056.B16;
    sbit  VOFF16_OFF056_bit at OFF056.B17;
sfr unsigned long   volatile OFF057           absolute 0xBF810624;
    sbit  VOFF0_OFF057_bit at OFF057.B1;
    sbit  VOFF1_OFF057_bit at OFF057.B2;
    sbit  VOFF2_OFF057_bit at OFF057.B3;
    sbit  VOFF3_OFF057_bit at OFF057.B4;
    sbit  VOFF4_OFF057_bit at OFF057.B5;
    sbit  VOFF5_OFF057_bit at OFF057.B6;
    sbit  VOFF6_OFF057_bit at OFF057.B7;
    sbit  VOFF7_OFF057_bit at OFF057.B8;
    sbit  VOFF8_OFF057_bit at OFF057.B9;
    sbit  VOFF9_OFF057_bit at OFF057.B10;
    sbit  VOFF10_OFF057_bit at OFF057.B11;
    sbit  VOFF11_OFF057_bit at OFF057.B12;
    sbit  VOFF12_OFF057_bit at OFF057.B13;
    sbit  VOFF13_OFF057_bit at OFF057.B14;
    sbit  VOFF14_OFF057_bit at OFF057.B15;
    sbit  VOFF15_OFF057_bit at OFF057.B16;
    sbit  VOFF16_OFF057_bit at OFF057.B17;
sfr unsigned long   volatile OFF059           absolute 0xBF81062C;
    sbit  VOFF0_OFF059_bit at OFF059.B1;
    sbit  VOFF1_OFF059_bit at OFF059.B2;
    sbit  VOFF2_OFF059_bit at OFF059.B3;
    sbit  VOFF3_OFF059_bit at OFF059.B4;
    sbit  VOFF4_OFF059_bit at OFF059.B5;
    sbit  VOFF5_OFF059_bit at OFF059.B6;
    sbit  VOFF6_OFF059_bit at OFF059.B7;
    sbit  VOFF7_OFF059_bit at OFF059.B8;
    sbit  VOFF8_OFF059_bit at OFF059.B9;
    sbit  VOFF9_OFF059_bit at OFF059.B10;
    sbit  VOFF10_OFF059_bit at OFF059.B11;
    sbit  VOFF11_OFF059_bit at OFF059.B12;
    sbit  VOFF12_OFF059_bit at OFF059.B13;
    sbit  VOFF13_OFF059_bit at OFF059.B14;
    sbit  VOFF14_OFF059_bit at OFF059.B15;
    sbit  VOFF15_OFF059_bit at OFF059.B16;
    sbit  VOFF16_OFF059_bit at OFF059.B17;
sfr unsigned long   volatile OFF060           absolute 0xBF810630;
    sbit  VOFF0_OFF060_bit at OFF060.B1;
    sbit  VOFF1_OFF060_bit at OFF060.B2;
    sbit  VOFF2_OFF060_bit at OFF060.B3;
    sbit  VOFF3_OFF060_bit at OFF060.B4;
    sbit  VOFF4_OFF060_bit at OFF060.B5;
    sbit  VOFF5_OFF060_bit at OFF060.B6;
    sbit  VOFF6_OFF060_bit at OFF060.B7;
    sbit  VOFF7_OFF060_bit at OFF060.B8;
    sbit  VOFF8_OFF060_bit at OFF060.B9;
    sbit  VOFF9_OFF060_bit at OFF060.B10;
    sbit  VOFF10_OFF060_bit at OFF060.B11;
    sbit  VOFF11_OFF060_bit at OFF060.B12;
    sbit  VOFF12_OFF060_bit at OFF060.B13;
    sbit  VOFF13_OFF060_bit at OFF060.B14;
    sbit  VOFF14_OFF060_bit at OFF060.B15;
    sbit  VOFF15_OFF060_bit at OFF060.B16;
    sbit  VOFF16_OFF060_bit at OFF060.B17;
sfr unsigned long   volatile OFF061           absolute 0xBF810634;
    sbit  VOFF0_OFF061_bit at OFF061.B1;
    sbit  VOFF1_OFF061_bit at OFF061.B2;
    sbit  VOFF2_OFF061_bit at OFF061.B3;
    sbit  VOFF3_OFF061_bit at OFF061.B4;
    sbit  VOFF4_OFF061_bit at OFF061.B5;
    sbit  VOFF5_OFF061_bit at OFF061.B6;
    sbit  VOFF6_OFF061_bit at OFF061.B7;
    sbit  VOFF7_OFF061_bit at OFF061.B8;
    sbit  VOFF8_OFF061_bit at OFF061.B9;
    sbit  VOFF9_OFF061_bit at OFF061.B10;
    sbit  VOFF10_OFF061_bit at OFF061.B11;
    sbit  VOFF11_OFF061_bit at OFF061.B12;
    sbit  VOFF12_OFF061_bit at OFF061.B13;
    sbit  VOFF13_OFF061_bit at OFF061.B14;
    sbit  VOFF14_OFF061_bit at OFF061.B15;
    sbit  VOFF15_OFF061_bit at OFF061.B16;
    sbit  VOFF16_OFF061_bit at OFF061.B17;
sfr unsigned long   volatile OFF062           absolute 0xBF810638;
    sbit  VOFF0_OFF062_bit at OFF062.B1;
    sbit  VOFF1_OFF062_bit at OFF062.B2;
    sbit  VOFF2_OFF062_bit at OFF062.B3;
    sbit  VOFF3_OFF062_bit at OFF062.B4;
    sbit  VOFF4_OFF062_bit at OFF062.B5;
    sbit  VOFF5_OFF062_bit at OFF062.B6;
    sbit  VOFF6_OFF062_bit at OFF062.B7;
    sbit  VOFF7_OFF062_bit at OFF062.B8;
    sbit  VOFF8_OFF062_bit at OFF062.B9;
    sbit  VOFF9_OFF062_bit at OFF062.B10;
    sbit  VOFF10_OFF062_bit at OFF062.B11;
    sbit  VOFF11_OFF062_bit at OFF062.B12;
    sbit  VOFF12_OFF062_bit at OFF062.B13;
    sbit  VOFF13_OFF062_bit at OFF062.B14;
    sbit  VOFF14_OFF062_bit at OFF062.B15;
    sbit  VOFF15_OFF062_bit at OFF062.B16;
    sbit  VOFF16_OFF062_bit at OFF062.B17;
sfr unsigned long   volatile OFF063           absolute 0xBF81063C;
    sbit  VOFF0_OFF063_bit at OFF063.B1;
    sbit  VOFF1_OFF063_bit at OFF063.B2;
    sbit  VOFF2_OFF063_bit at OFF063.B3;
    sbit  VOFF3_OFF063_bit at OFF063.B4;
    sbit  VOFF4_OFF063_bit at OFF063.B5;
    sbit  VOFF5_OFF063_bit at OFF063.B6;
    sbit  VOFF6_OFF063_bit at OFF063.B7;
    sbit  VOFF7_OFF063_bit at OFF063.B8;
    sbit  VOFF8_OFF063_bit at OFF063.B9;
    sbit  VOFF9_OFF063_bit at OFF063.B10;
    sbit  VOFF10_OFF063_bit at OFF063.B11;
    sbit  VOFF11_OFF063_bit at OFF063.B12;
    sbit  VOFF12_OFF063_bit at OFF063.B13;
    sbit  VOFF13_OFF063_bit at OFF063.B14;
    sbit  VOFF14_OFF063_bit at OFF063.B15;
    sbit  VOFF15_OFF063_bit at OFF063.B16;
    sbit  VOFF16_OFF063_bit at OFF063.B17;
sfr unsigned long   volatile OFF064           absolute 0xBF810640;
    sbit  VOFF0_OFF064_bit at OFF064.B1;
    sbit  VOFF1_OFF064_bit at OFF064.B2;
    sbit  VOFF2_OFF064_bit at OFF064.B3;
    sbit  VOFF3_OFF064_bit at OFF064.B4;
    sbit  VOFF4_OFF064_bit at OFF064.B5;
    sbit  VOFF5_OFF064_bit at OFF064.B6;
    sbit  VOFF6_OFF064_bit at OFF064.B7;
    sbit  VOFF7_OFF064_bit at OFF064.B8;
    sbit  VOFF8_OFF064_bit at OFF064.B9;
    sbit  VOFF9_OFF064_bit at OFF064.B10;
    sbit  VOFF10_OFF064_bit at OFF064.B11;
    sbit  VOFF11_OFF064_bit at OFF064.B12;
    sbit  VOFF12_OFF064_bit at OFF064.B13;
    sbit  VOFF13_OFF064_bit at OFF064.B14;
    sbit  VOFF14_OFF064_bit at OFF064.B15;
    sbit  VOFF15_OFF064_bit at OFF064.B16;
    sbit  VOFF16_OFF064_bit at OFF064.B17;
sfr unsigned long   volatile OFF065           absolute 0xBF810644;
    sbit  VOFF0_OFF065_bit at OFF065.B1;
    sbit  VOFF1_OFF065_bit at OFF065.B2;
    sbit  VOFF2_OFF065_bit at OFF065.B3;
    sbit  VOFF3_OFF065_bit at OFF065.B4;
    sbit  VOFF4_OFF065_bit at OFF065.B5;
    sbit  VOFF5_OFF065_bit at OFF065.B6;
    sbit  VOFF6_OFF065_bit at OFF065.B7;
    sbit  VOFF7_OFF065_bit at OFF065.B8;
    sbit  VOFF8_OFF065_bit at OFF065.B9;
    sbit  VOFF9_OFF065_bit at OFF065.B10;
    sbit  VOFF10_OFF065_bit at OFF065.B11;
    sbit  VOFF11_OFF065_bit at OFF065.B12;
    sbit  VOFF12_OFF065_bit at OFF065.B13;
    sbit  VOFF13_OFF065_bit at OFF065.B14;
    sbit  VOFF14_OFF065_bit at OFF065.B15;
    sbit  VOFF15_OFF065_bit at OFF065.B16;
    sbit  VOFF16_OFF065_bit at OFF065.B17;
sfr unsigned long   volatile OFF066           absolute 0xBF810648;
    sbit  VOFF0_OFF066_bit at OFF066.B1;
    sbit  VOFF1_OFF066_bit at OFF066.B2;
    sbit  VOFF2_OFF066_bit at OFF066.B3;
    sbit  VOFF3_OFF066_bit at OFF066.B4;
    sbit  VOFF4_OFF066_bit at OFF066.B5;
    sbit  VOFF5_OFF066_bit at OFF066.B6;
    sbit  VOFF6_OFF066_bit at OFF066.B7;
    sbit  VOFF7_OFF066_bit at OFF066.B8;
    sbit  VOFF8_OFF066_bit at OFF066.B9;
    sbit  VOFF9_OFF066_bit at OFF066.B10;
    sbit  VOFF10_OFF066_bit at OFF066.B11;
    sbit  VOFF11_OFF066_bit at OFF066.B12;
    sbit  VOFF12_OFF066_bit at OFF066.B13;
    sbit  VOFF13_OFF066_bit at OFF066.B14;
    sbit  VOFF14_OFF066_bit at OFF066.B15;
    sbit  VOFF15_OFF066_bit at OFF066.B16;
    sbit  VOFF16_OFF066_bit at OFF066.B17;
sfr unsigned long   volatile OFF067           absolute 0xBF81064C;
    sbit  VOFF0_OFF067_bit at OFF067.B1;
    sbit  VOFF1_OFF067_bit at OFF067.B2;
    sbit  VOFF2_OFF067_bit at OFF067.B3;
    sbit  VOFF3_OFF067_bit at OFF067.B4;
    sbit  VOFF4_OFF067_bit at OFF067.B5;
    sbit  VOFF5_OFF067_bit at OFF067.B6;
    sbit  VOFF6_OFF067_bit at OFF067.B7;
    sbit  VOFF7_OFF067_bit at OFF067.B8;
    sbit  VOFF8_OFF067_bit at OFF067.B9;
    sbit  VOFF9_OFF067_bit at OFF067.B10;
    sbit  VOFF10_OFF067_bit at OFF067.B11;
    sbit  VOFF11_OFF067_bit at OFF067.B12;
    sbit  VOFF12_OFF067_bit at OFF067.B13;
    sbit  VOFF13_OFF067_bit at OFF067.B14;
    sbit  VOFF14_OFF067_bit at OFF067.B15;
    sbit  VOFF15_OFF067_bit at OFF067.B16;
    sbit  VOFF16_OFF067_bit at OFF067.B17;
sfr unsigned long   volatile OFF068           absolute 0xBF810650;
    sbit  VOFF0_OFF068_bit at OFF068.B1;
    sbit  VOFF1_OFF068_bit at OFF068.B2;
    sbit  VOFF2_OFF068_bit at OFF068.B3;
    sbit  VOFF3_OFF068_bit at OFF068.B4;
    sbit  VOFF4_OFF068_bit at OFF068.B5;
    sbit  VOFF5_OFF068_bit at OFF068.B6;
    sbit  VOFF6_OFF068_bit at OFF068.B7;
    sbit  VOFF7_OFF068_bit at OFF068.B8;
    sbit  VOFF8_OFF068_bit at OFF068.B9;
    sbit  VOFF9_OFF068_bit at OFF068.B10;
    sbit  VOFF10_OFF068_bit at OFF068.B11;
    sbit  VOFF11_OFF068_bit at OFF068.B12;
    sbit  VOFF12_OFF068_bit at OFF068.B13;
    sbit  VOFF13_OFF068_bit at OFF068.B14;
    sbit  VOFF14_OFF068_bit at OFF068.B15;
    sbit  VOFF15_OFF068_bit at OFF068.B16;
    sbit  VOFF16_OFF068_bit at OFF068.B17;
sfr unsigned long   volatile OFF069           absolute 0xBF810654;
    sbit  VOFF0_OFF069_bit at OFF069.B1;
    sbit  VOFF1_OFF069_bit at OFF069.B2;
    sbit  VOFF2_OFF069_bit at OFF069.B3;
    sbit  VOFF3_OFF069_bit at OFF069.B4;
    sbit  VOFF4_OFF069_bit at OFF069.B5;
    sbit  VOFF5_OFF069_bit at OFF069.B6;
    sbit  VOFF6_OFF069_bit at OFF069.B7;
    sbit  VOFF7_OFF069_bit at OFF069.B8;
    sbit  VOFF8_OFF069_bit at OFF069.B9;
    sbit  VOFF9_OFF069_bit at OFF069.B10;
    sbit  VOFF10_OFF069_bit at OFF069.B11;
    sbit  VOFF11_OFF069_bit at OFF069.B12;
    sbit  VOFF12_OFF069_bit at OFF069.B13;
    sbit  VOFF13_OFF069_bit at OFF069.B14;
    sbit  VOFF14_OFF069_bit at OFF069.B15;
    sbit  VOFF15_OFF069_bit at OFF069.B16;
    sbit  VOFF16_OFF069_bit at OFF069.B17;
sfr unsigned long   volatile OFF070           absolute 0xBF810658;
    sbit  VOFF0_OFF070_bit at OFF070.B1;
    sbit  VOFF1_OFF070_bit at OFF070.B2;
    sbit  VOFF2_OFF070_bit at OFF070.B3;
    sbit  VOFF3_OFF070_bit at OFF070.B4;
    sbit  VOFF4_OFF070_bit at OFF070.B5;
    sbit  VOFF5_OFF070_bit at OFF070.B6;
    sbit  VOFF6_OFF070_bit at OFF070.B7;
    sbit  VOFF7_OFF070_bit at OFF070.B8;
    sbit  VOFF8_OFF070_bit at OFF070.B9;
    sbit  VOFF9_OFF070_bit at OFF070.B10;
    sbit  VOFF10_OFF070_bit at OFF070.B11;
    sbit  VOFF11_OFF070_bit at OFF070.B12;
    sbit  VOFF12_OFF070_bit at OFF070.B13;
    sbit  VOFF13_OFF070_bit at OFF070.B14;
    sbit  VOFF14_OFF070_bit at OFF070.B15;
    sbit  VOFF15_OFF070_bit at OFF070.B16;
    sbit  VOFF16_OFF070_bit at OFF070.B17;
sfr unsigned long   volatile OFF071           absolute 0xBF81065C;
    sbit  VOFF0_OFF071_bit at OFF071.B1;
    sbit  VOFF1_OFF071_bit at OFF071.B2;
    sbit  VOFF2_OFF071_bit at OFF071.B3;
    sbit  VOFF3_OFF071_bit at OFF071.B4;
    sbit  VOFF4_OFF071_bit at OFF071.B5;
    sbit  VOFF5_OFF071_bit at OFF071.B6;
    sbit  VOFF6_OFF071_bit at OFF071.B7;
    sbit  VOFF7_OFF071_bit at OFF071.B8;
    sbit  VOFF8_OFF071_bit at OFF071.B9;
    sbit  VOFF9_OFF071_bit at OFF071.B10;
    sbit  VOFF10_OFF071_bit at OFF071.B11;
    sbit  VOFF11_OFF071_bit at OFF071.B12;
    sbit  VOFF12_OFF071_bit at OFF071.B13;
    sbit  VOFF13_OFF071_bit at OFF071.B14;
    sbit  VOFF14_OFF071_bit at OFF071.B15;
    sbit  VOFF15_OFF071_bit at OFF071.B16;
    sbit  VOFF16_OFF071_bit at OFF071.B17;
sfr unsigned long   volatile OFF072           absolute 0xBF810660;
    sbit  VOFF0_OFF072_bit at OFF072.B1;
    sbit  VOFF1_OFF072_bit at OFF072.B2;
    sbit  VOFF2_OFF072_bit at OFF072.B3;
    sbit  VOFF3_OFF072_bit at OFF072.B4;
    sbit  VOFF4_OFF072_bit at OFF072.B5;
    sbit  VOFF5_OFF072_bit at OFF072.B6;
    sbit  VOFF6_OFF072_bit at OFF072.B7;
    sbit  VOFF7_OFF072_bit at OFF072.B8;
    sbit  VOFF8_OFF072_bit at OFF072.B9;
    sbit  VOFF9_OFF072_bit at OFF072.B10;
    sbit  VOFF10_OFF072_bit at OFF072.B11;
    sbit  VOFF11_OFF072_bit at OFF072.B12;
    sbit  VOFF12_OFF072_bit at OFF072.B13;
    sbit  VOFF13_OFF072_bit at OFF072.B14;
    sbit  VOFF14_OFF072_bit at OFF072.B15;
    sbit  VOFF15_OFF072_bit at OFF072.B16;
    sbit  VOFF16_OFF072_bit at OFF072.B17;
sfr unsigned long   volatile OFF073           absolute 0xBF810664;
    sbit  VOFF0_OFF073_bit at OFF073.B1;
    sbit  VOFF1_OFF073_bit at OFF073.B2;
    sbit  VOFF2_OFF073_bit at OFF073.B3;
    sbit  VOFF3_OFF073_bit at OFF073.B4;
    sbit  VOFF4_OFF073_bit at OFF073.B5;
    sbit  VOFF5_OFF073_bit at OFF073.B6;
    sbit  VOFF6_OFF073_bit at OFF073.B7;
    sbit  VOFF7_OFF073_bit at OFF073.B8;
    sbit  VOFF8_OFF073_bit at OFF073.B9;
    sbit  VOFF9_OFF073_bit at OFF073.B10;
    sbit  VOFF10_OFF073_bit at OFF073.B11;
    sbit  VOFF11_OFF073_bit at OFF073.B12;
    sbit  VOFF12_OFF073_bit at OFF073.B13;
    sbit  VOFF13_OFF073_bit at OFF073.B14;
    sbit  VOFF14_OFF073_bit at OFF073.B15;
    sbit  VOFF15_OFF073_bit at OFF073.B16;
    sbit  VOFF16_OFF073_bit at OFF073.B17;
sfr unsigned long   volatile OFF074           absolute 0xBF810668;
    sbit  VOFF0_OFF074_bit at OFF074.B1;
    sbit  VOFF1_OFF074_bit at OFF074.B2;
    sbit  VOFF2_OFF074_bit at OFF074.B3;
    sbit  VOFF3_OFF074_bit at OFF074.B4;
    sbit  VOFF4_OFF074_bit at OFF074.B5;
    sbit  VOFF5_OFF074_bit at OFF074.B6;
    sbit  VOFF6_OFF074_bit at OFF074.B7;
    sbit  VOFF7_OFF074_bit at OFF074.B8;
    sbit  VOFF8_OFF074_bit at OFF074.B9;
    sbit  VOFF9_OFF074_bit at OFF074.B10;
    sbit  VOFF10_OFF074_bit at OFF074.B11;
    sbit  VOFF11_OFF074_bit at OFF074.B12;
    sbit  VOFF12_OFF074_bit at OFF074.B13;
    sbit  VOFF13_OFF074_bit at OFF074.B14;
    sbit  VOFF14_OFF074_bit at OFF074.B15;
    sbit  VOFF15_OFF074_bit at OFF074.B16;
    sbit  VOFF16_OFF074_bit at OFF074.B17;
sfr unsigned long   volatile OFF075           absolute 0xBF81066C;
    sbit  VOFF0_OFF075_bit at OFF075.B1;
    sbit  VOFF1_OFF075_bit at OFF075.B2;
    sbit  VOFF2_OFF075_bit at OFF075.B3;
    sbit  VOFF3_OFF075_bit at OFF075.B4;
    sbit  VOFF4_OFF075_bit at OFF075.B5;
    sbit  VOFF5_OFF075_bit at OFF075.B6;
    sbit  VOFF6_OFF075_bit at OFF075.B7;
    sbit  VOFF7_OFF075_bit at OFF075.B8;
    sbit  VOFF8_OFF075_bit at OFF075.B9;
    sbit  VOFF9_OFF075_bit at OFF075.B10;
    sbit  VOFF10_OFF075_bit at OFF075.B11;
    sbit  VOFF11_OFF075_bit at OFF075.B12;
    sbit  VOFF12_OFF075_bit at OFF075.B13;
    sbit  VOFF13_OFF075_bit at OFF075.B14;
    sbit  VOFF14_OFF075_bit at OFF075.B15;
    sbit  VOFF15_OFF075_bit at OFF075.B16;
    sbit  VOFF16_OFF075_bit at OFF075.B17;
sfr unsigned long   volatile OFF076           absolute 0xBF810670;
    sbit  VOFF0_OFF076_bit at OFF076.B1;
    sbit  VOFF1_OFF076_bit at OFF076.B2;
    sbit  VOFF2_OFF076_bit at OFF076.B3;
    sbit  VOFF3_OFF076_bit at OFF076.B4;
    sbit  VOFF4_OFF076_bit at OFF076.B5;
    sbit  VOFF5_OFF076_bit at OFF076.B6;
    sbit  VOFF6_OFF076_bit at OFF076.B7;
    sbit  VOFF7_OFF076_bit at OFF076.B8;
    sbit  VOFF8_OFF076_bit at OFF076.B9;
    sbit  VOFF9_OFF076_bit at OFF076.B10;
    sbit  VOFF10_OFF076_bit at OFF076.B11;
    sbit  VOFF11_OFF076_bit at OFF076.B12;
    sbit  VOFF12_OFF076_bit at OFF076.B13;
    sbit  VOFF13_OFF076_bit at OFF076.B14;
    sbit  VOFF14_OFF076_bit at OFF076.B15;
    sbit  VOFF15_OFF076_bit at OFF076.B16;
    sbit  VOFF16_OFF076_bit at OFF076.B17;
sfr unsigned long   volatile OFF077           absolute 0xBF810674;
    sbit  VOFF0_OFF077_bit at OFF077.B1;
    sbit  VOFF1_OFF077_bit at OFF077.B2;
    sbit  VOFF2_OFF077_bit at OFF077.B3;
    sbit  VOFF3_OFF077_bit at OFF077.B4;
    sbit  VOFF4_OFF077_bit at OFF077.B5;
    sbit  VOFF5_OFF077_bit at OFF077.B6;
    sbit  VOFF6_OFF077_bit at OFF077.B7;
    sbit  VOFF7_OFF077_bit at OFF077.B8;
    sbit  VOFF8_OFF077_bit at OFF077.B9;
    sbit  VOFF9_OFF077_bit at OFF077.B10;
    sbit  VOFF10_OFF077_bit at OFF077.B11;
    sbit  VOFF11_OFF077_bit at OFF077.B12;
    sbit  VOFF12_OFF077_bit at OFF077.B13;
    sbit  VOFF13_OFF077_bit at OFF077.B14;
    sbit  VOFF14_OFF077_bit at OFF077.B15;
    sbit  VOFF15_OFF077_bit at OFF077.B16;
    sbit  VOFF16_OFF077_bit at OFF077.B17;
sfr unsigned long   volatile OFF078           absolute 0xBF810678;
    sbit  VOFF0_OFF078_bit at OFF078.B1;
    sbit  VOFF1_OFF078_bit at OFF078.B2;
    sbit  VOFF2_OFF078_bit at OFF078.B3;
    sbit  VOFF3_OFF078_bit at OFF078.B4;
    sbit  VOFF4_OFF078_bit at OFF078.B5;
    sbit  VOFF5_OFF078_bit at OFF078.B6;
    sbit  VOFF6_OFF078_bit at OFF078.B7;
    sbit  VOFF7_OFF078_bit at OFF078.B8;
    sbit  VOFF8_OFF078_bit at OFF078.B9;
    sbit  VOFF9_OFF078_bit at OFF078.B10;
    sbit  VOFF10_OFF078_bit at OFF078.B11;
    sbit  VOFF11_OFF078_bit at OFF078.B12;
    sbit  VOFF12_OFF078_bit at OFF078.B13;
    sbit  VOFF13_OFF078_bit at OFF078.B14;
    sbit  VOFF14_OFF078_bit at OFF078.B15;
    sbit  VOFF15_OFF078_bit at OFF078.B16;
    sbit  VOFF16_OFF078_bit at OFF078.B17;
sfr unsigned long   volatile OFF079           absolute 0xBF81067C;
    sbit  VOFF0_OFF079_bit at OFF079.B1;
    sbit  VOFF1_OFF079_bit at OFF079.B2;
    sbit  VOFF2_OFF079_bit at OFF079.B3;
    sbit  VOFF3_OFF079_bit at OFF079.B4;
    sbit  VOFF4_OFF079_bit at OFF079.B5;
    sbit  VOFF5_OFF079_bit at OFF079.B6;
    sbit  VOFF6_OFF079_bit at OFF079.B7;
    sbit  VOFF7_OFF079_bit at OFF079.B8;
    sbit  VOFF8_OFF079_bit at OFF079.B9;
    sbit  VOFF9_OFF079_bit at OFF079.B10;
    sbit  VOFF10_OFF079_bit at OFF079.B11;
    sbit  VOFF11_OFF079_bit at OFF079.B12;
    sbit  VOFF12_OFF079_bit at OFF079.B13;
    sbit  VOFF13_OFF079_bit at OFF079.B14;
    sbit  VOFF14_OFF079_bit at OFF079.B15;
    sbit  VOFF15_OFF079_bit at OFF079.B16;
    sbit  VOFF16_OFF079_bit at OFF079.B17;
sfr unsigned long   volatile OFF080           absolute 0xBF810680;
    sbit  VOFF0_OFF080_bit at OFF080.B1;
    sbit  VOFF1_OFF080_bit at OFF080.B2;
    sbit  VOFF2_OFF080_bit at OFF080.B3;
    sbit  VOFF3_OFF080_bit at OFF080.B4;
    sbit  VOFF4_OFF080_bit at OFF080.B5;
    sbit  VOFF5_OFF080_bit at OFF080.B6;
    sbit  VOFF6_OFF080_bit at OFF080.B7;
    sbit  VOFF7_OFF080_bit at OFF080.B8;
    sbit  VOFF8_OFF080_bit at OFF080.B9;
    sbit  VOFF9_OFF080_bit at OFF080.B10;
    sbit  VOFF10_OFF080_bit at OFF080.B11;
    sbit  VOFF11_OFF080_bit at OFF080.B12;
    sbit  VOFF12_OFF080_bit at OFF080.B13;
    sbit  VOFF13_OFF080_bit at OFF080.B14;
    sbit  VOFF14_OFF080_bit at OFF080.B15;
    sbit  VOFF15_OFF080_bit at OFF080.B16;
    sbit  VOFF16_OFF080_bit at OFF080.B17;
sfr unsigned long   volatile OFF081           absolute 0xBF810684;
    sbit  VOFF0_OFF081_bit at OFF081.B1;
    sbit  VOFF1_OFF081_bit at OFF081.B2;
    sbit  VOFF2_OFF081_bit at OFF081.B3;
    sbit  VOFF3_OFF081_bit at OFF081.B4;
    sbit  VOFF4_OFF081_bit at OFF081.B5;
    sbit  VOFF5_OFF081_bit at OFF081.B6;
    sbit  VOFF6_OFF081_bit at OFF081.B7;
    sbit  VOFF7_OFF081_bit at OFF081.B8;
    sbit  VOFF8_OFF081_bit at OFF081.B9;
    sbit  VOFF9_OFF081_bit at OFF081.B10;
    sbit  VOFF10_OFF081_bit at OFF081.B11;
    sbit  VOFF11_OFF081_bit at OFF081.B12;
    sbit  VOFF12_OFF081_bit at OFF081.B13;
    sbit  VOFF13_OFF081_bit at OFF081.B14;
    sbit  VOFF14_OFF081_bit at OFF081.B15;
    sbit  VOFF15_OFF081_bit at OFF081.B16;
    sbit  VOFF16_OFF081_bit at OFF081.B17;
sfr unsigned long   volatile OFF082           absolute 0xBF810688;
    sbit  VOFF0_OFF082_bit at OFF082.B1;
    sbit  VOFF1_OFF082_bit at OFF082.B2;
    sbit  VOFF2_OFF082_bit at OFF082.B3;
    sbit  VOFF3_OFF082_bit at OFF082.B4;
    sbit  VOFF4_OFF082_bit at OFF082.B5;
    sbit  VOFF5_OFF082_bit at OFF082.B6;
    sbit  VOFF6_OFF082_bit at OFF082.B7;
    sbit  VOFF7_OFF082_bit at OFF082.B8;
    sbit  VOFF8_OFF082_bit at OFF082.B9;
    sbit  VOFF9_OFF082_bit at OFF082.B10;
    sbit  VOFF10_OFF082_bit at OFF082.B11;
    sbit  VOFF11_OFF082_bit at OFF082.B12;
    sbit  VOFF12_OFF082_bit at OFF082.B13;
    sbit  VOFF13_OFF082_bit at OFF082.B14;
    sbit  VOFF14_OFF082_bit at OFF082.B15;
    sbit  VOFF15_OFF082_bit at OFF082.B16;
    sbit  VOFF16_OFF082_bit at OFF082.B17;
sfr unsigned long   volatile OFF083           absolute 0xBF81068C;
    sbit  VOFF0_OFF083_bit at OFF083.B1;
    sbit  VOFF1_OFF083_bit at OFF083.B2;
    sbit  VOFF2_OFF083_bit at OFF083.B3;
    sbit  VOFF3_OFF083_bit at OFF083.B4;
    sbit  VOFF4_OFF083_bit at OFF083.B5;
    sbit  VOFF5_OFF083_bit at OFF083.B6;
    sbit  VOFF6_OFF083_bit at OFF083.B7;
    sbit  VOFF7_OFF083_bit at OFF083.B8;
    sbit  VOFF8_OFF083_bit at OFF083.B9;
    sbit  VOFF9_OFF083_bit at OFF083.B10;
    sbit  VOFF10_OFF083_bit at OFF083.B11;
    sbit  VOFF11_OFF083_bit at OFF083.B12;
    sbit  VOFF12_OFF083_bit at OFF083.B13;
    sbit  VOFF13_OFF083_bit at OFF083.B14;
    sbit  VOFF14_OFF083_bit at OFF083.B15;
    sbit  VOFF15_OFF083_bit at OFF083.B16;
    sbit  VOFF16_OFF083_bit at OFF083.B17;
sfr unsigned long   volatile OFF084           absolute 0xBF810690;
    sbit  VOFF0_OFF084_bit at OFF084.B1;
    sbit  VOFF1_OFF084_bit at OFF084.B2;
    sbit  VOFF2_OFF084_bit at OFF084.B3;
    sbit  VOFF3_OFF084_bit at OFF084.B4;
    sbit  VOFF4_OFF084_bit at OFF084.B5;
    sbit  VOFF5_OFF084_bit at OFF084.B6;
    sbit  VOFF6_OFF084_bit at OFF084.B7;
    sbit  VOFF7_OFF084_bit at OFF084.B8;
    sbit  VOFF8_OFF084_bit at OFF084.B9;
    sbit  VOFF9_OFF084_bit at OFF084.B10;
    sbit  VOFF10_OFF084_bit at OFF084.B11;
    sbit  VOFF11_OFF084_bit at OFF084.B12;
    sbit  VOFF12_OFF084_bit at OFF084.B13;
    sbit  VOFF13_OFF084_bit at OFF084.B14;
    sbit  VOFF14_OFF084_bit at OFF084.B15;
    sbit  VOFF15_OFF084_bit at OFF084.B16;
    sbit  VOFF16_OFF084_bit at OFF084.B17;
sfr unsigned long   volatile OFF085           absolute 0xBF810694;
    sbit  VOFF0_OFF085_bit at OFF085.B1;
    sbit  VOFF1_OFF085_bit at OFF085.B2;
    sbit  VOFF2_OFF085_bit at OFF085.B3;
    sbit  VOFF3_OFF085_bit at OFF085.B4;
    sbit  VOFF4_OFF085_bit at OFF085.B5;
    sbit  VOFF5_OFF085_bit at OFF085.B6;
    sbit  VOFF6_OFF085_bit at OFF085.B7;
    sbit  VOFF7_OFF085_bit at OFF085.B8;
    sbit  VOFF8_OFF085_bit at OFF085.B9;
    sbit  VOFF9_OFF085_bit at OFF085.B10;
    sbit  VOFF10_OFF085_bit at OFF085.B11;
    sbit  VOFF11_OFF085_bit at OFF085.B12;
    sbit  VOFF12_OFF085_bit at OFF085.B13;
    sbit  VOFF13_OFF085_bit at OFF085.B14;
    sbit  VOFF14_OFF085_bit at OFF085.B15;
    sbit  VOFF15_OFF085_bit at OFF085.B16;
    sbit  VOFF16_OFF085_bit at OFF085.B17;
sfr unsigned long   volatile OFF086           absolute 0xBF810698;
    sbit  VOFF0_OFF086_bit at OFF086.B1;
    sbit  VOFF1_OFF086_bit at OFF086.B2;
    sbit  VOFF2_OFF086_bit at OFF086.B3;
    sbit  VOFF3_OFF086_bit at OFF086.B4;
    sbit  VOFF4_OFF086_bit at OFF086.B5;
    sbit  VOFF5_OFF086_bit at OFF086.B6;
    sbit  VOFF6_OFF086_bit at OFF086.B7;
    sbit  VOFF7_OFF086_bit at OFF086.B8;
    sbit  VOFF8_OFF086_bit at OFF086.B9;
    sbit  VOFF9_OFF086_bit at OFF086.B10;
    sbit  VOFF10_OFF086_bit at OFF086.B11;
    sbit  VOFF11_OFF086_bit at OFF086.B12;
    sbit  VOFF12_OFF086_bit at OFF086.B13;
    sbit  VOFF13_OFF086_bit at OFF086.B14;
    sbit  VOFF14_OFF086_bit at OFF086.B15;
    sbit  VOFF15_OFF086_bit at OFF086.B16;
    sbit  VOFF16_OFF086_bit at OFF086.B17;
sfr unsigned long   volatile OFF087           absolute 0xBF81069C;
    sbit  VOFF0_OFF087_bit at OFF087.B1;
    sbit  VOFF1_OFF087_bit at OFF087.B2;
    sbit  VOFF2_OFF087_bit at OFF087.B3;
    sbit  VOFF3_OFF087_bit at OFF087.B4;
    sbit  VOFF4_OFF087_bit at OFF087.B5;
    sbit  VOFF5_OFF087_bit at OFF087.B6;
    sbit  VOFF6_OFF087_bit at OFF087.B7;
    sbit  VOFF7_OFF087_bit at OFF087.B8;
    sbit  VOFF8_OFF087_bit at OFF087.B9;
    sbit  VOFF9_OFF087_bit at OFF087.B10;
    sbit  VOFF10_OFF087_bit at OFF087.B11;
    sbit  VOFF11_OFF087_bit at OFF087.B12;
    sbit  VOFF12_OFF087_bit at OFF087.B13;
    sbit  VOFF13_OFF087_bit at OFF087.B14;
    sbit  VOFF14_OFF087_bit at OFF087.B15;
    sbit  VOFF15_OFF087_bit at OFF087.B16;
    sbit  VOFF16_OFF087_bit at OFF087.B17;
sfr unsigned long   volatile OFF088           absolute 0xBF8106A0;
    sbit  VOFF0_OFF088_bit at OFF088.B1;
    sbit  VOFF1_OFF088_bit at OFF088.B2;
    sbit  VOFF2_OFF088_bit at OFF088.B3;
    sbit  VOFF3_OFF088_bit at OFF088.B4;
    sbit  VOFF4_OFF088_bit at OFF088.B5;
    sbit  VOFF5_OFF088_bit at OFF088.B6;
    sbit  VOFF6_OFF088_bit at OFF088.B7;
    sbit  VOFF7_OFF088_bit at OFF088.B8;
    sbit  VOFF8_OFF088_bit at OFF088.B9;
    sbit  VOFF9_OFF088_bit at OFF088.B10;
    sbit  VOFF10_OFF088_bit at OFF088.B11;
    sbit  VOFF11_OFF088_bit at OFF088.B12;
    sbit  VOFF12_OFF088_bit at OFF088.B13;
    sbit  VOFF13_OFF088_bit at OFF088.B14;
    sbit  VOFF14_OFF088_bit at OFF088.B15;
    sbit  VOFF15_OFF088_bit at OFF088.B16;
    sbit  VOFF16_OFF088_bit at OFF088.B17;
sfr unsigned long   volatile OFF089           absolute 0xBF8106A4;
    sbit  VOFF0_OFF089_bit at OFF089.B1;
    sbit  VOFF1_OFF089_bit at OFF089.B2;
    sbit  VOFF2_OFF089_bit at OFF089.B3;
    sbit  VOFF3_OFF089_bit at OFF089.B4;
    sbit  VOFF4_OFF089_bit at OFF089.B5;
    sbit  VOFF5_OFF089_bit at OFF089.B6;
    sbit  VOFF6_OFF089_bit at OFF089.B7;
    sbit  VOFF7_OFF089_bit at OFF089.B8;
    sbit  VOFF8_OFF089_bit at OFF089.B9;
    sbit  VOFF9_OFF089_bit at OFF089.B10;
    sbit  VOFF10_OFF089_bit at OFF089.B11;
    sbit  VOFF11_OFF089_bit at OFF089.B12;
    sbit  VOFF12_OFF089_bit at OFF089.B13;
    sbit  VOFF13_OFF089_bit at OFF089.B14;
    sbit  VOFF14_OFF089_bit at OFF089.B15;
    sbit  VOFF15_OFF089_bit at OFF089.B16;
    sbit  VOFF16_OFF089_bit at OFF089.B17;
sfr unsigned long   volatile OFF090           absolute 0xBF8106A8;
    sbit  VOFF0_OFF090_bit at OFF090.B1;
    sbit  VOFF1_OFF090_bit at OFF090.B2;
    sbit  VOFF2_OFF090_bit at OFF090.B3;
    sbit  VOFF3_OFF090_bit at OFF090.B4;
    sbit  VOFF4_OFF090_bit at OFF090.B5;
    sbit  VOFF5_OFF090_bit at OFF090.B6;
    sbit  VOFF6_OFF090_bit at OFF090.B7;
    sbit  VOFF7_OFF090_bit at OFF090.B8;
    sbit  VOFF8_OFF090_bit at OFF090.B9;
    sbit  VOFF9_OFF090_bit at OFF090.B10;
    sbit  VOFF10_OFF090_bit at OFF090.B11;
    sbit  VOFF11_OFF090_bit at OFF090.B12;
    sbit  VOFF12_OFF090_bit at OFF090.B13;
    sbit  VOFF13_OFF090_bit at OFF090.B14;
    sbit  VOFF14_OFF090_bit at OFF090.B15;
    sbit  VOFF15_OFF090_bit at OFF090.B16;
    sbit  VOFF16_OFF090_bit at OFF090.B17;
sfr unsigned long   volatile OFF091           absolute 0xBF8106AC;
    sbit  VOFF0_OFF091_bit at OFF091.B1;
    sbit  VOFF1_OFF091_bit at OFF091.B2;
    sbit  VOFF2_OFF091_bit at OFF091.B3;
    sbit  VOFF3_OFF091_bit at OFF091.B4;
    sbit  VOFF4_OFF091_bit at OFF091.B5;
    sbit  VOFF5_OFF091_bit at OFF091.B6;
    sbit  VOFF6_OFF091_bit at OFF091.B7;
    sbit  VOFF7_OFF091_bit at OFF091.B8;
    sbit  VOFF8_OFF091_bit at OFF091.B9;
    sbit  VOFF9_OFF091_bit at OFF091.B10;
    sbit  VOFF10_OFF091_bit at OFF091.B11;
    sbit  VOFF11_OFF091_bit at OFF091.B12;
    sbit  VOFF12_OFF091_bit at OFF091.B13;
    sbit  VOFF13_OFF091_bit at OFF091.B14;
    sbit  VOFF14_OFF091_bit at OFF091.B15;
    sbit  VOFF15_OFF091_bit at OFF091.B16;
    sbit  VOFF16_OFF091_bit at OFF091.B17;
sfr unsigned long   volatile OFF092           absolute 0xBF8106B0;
    sbit  VOFF0_OFF092_bit at OFF092.B1;
    sbit  VOFF1_OFF092_bit at OFF092.B2;
    sbit  VOFF2_OFF092_bit at OFF092.B3;
    sbit  VOFF3_OFF092_bit at OFF092.B4;
    sbit  VOFF4_OFF092_bit at OFF092.B5;
    sbit  VOFF5_OFF092_bit at OFF092.B6;
    sbit  VOFF6_OFF092_bit at OFF092.B7;
    sbit  VOFF7_OFF092_bit at OFF092.B8;
    sbit  VOFF8_OFF092_bit at OFF092.B9;
    sbit  VOFF9_OFF092_bit at OFF092.B10;
    sbit  VOFF10_OFF092_bit at OFF092.B11;
    sbit  VOFF11_OFF092_bit at OFF092.B12;
    sbit  VOFF12_OFF092_bit at OFF092.B13;
    sbit  VOFF13_OFF092_bit at OFF092.B14;
    sbit  VOFF14_OFF092_bit at OFF092.B15;
    sbit  VOFF15_OFF092_bit at OFF092.B16;
    sbit  VOFF16_OFF092_bit at OFF092.B17;
sfr unsigned long   volatile OFF093           absolute 0xBF8106B4;
    sbit  VOFF0_OFF093_bit at OFF093.B1;
    sbit  VOFF1_OFF093_bit at OFF093.B2;
    sbit  VOFF2_OFF093_bit at OFF093.B3;
    sbit  VOFF3_OFF093_bit at OFF093.B4;
    sbit  VOFF4_OFF093_bit at OFF093.B5;
    sbit  VOFF5_OFF093_bit at OFF093.B6;
    sbit  VOFF6_OFF093_bit at OFF093.B7;
    sbit  VOFF7_OFF093_bit at OFF093.B8;
    sbit  VOFF8_OFF093_bit at OFF093.B9;
    sbit  VOFF9_OFF093_bit at OFF093.B10;
    sbit  VOFF10_OFF093_bit at OFF093.B11;
    sbit  VOFF11_OFF093_bit at OFF093.B12;
    sbit  VOFF12_OFF093_bit at OFF093.B13;
    sbit  VOFF13_OFF093_bit at OFF093.B14;
    sbit  VOFF14_OFF093_bit at OFF093.B15;
    sbit  VOFF15_OFF093_bit at OFF093.B16;
    sbit  VOFF16_OFF093_bit at OFF093.B17;
sfr unsigned long   volatile OFF094           absolute 0xBF8106B8;
    sbit  VOFF0_OFF094_bit at OFF094.B1;
    sbit  VOFF1_OFF094_bit at OFF094.B2;
    sbit  VOFF2_OFF094_bit at OFF094.B3;
    sbit  VOFF3_OFF094_bit at OFF094.B4;
    sbit  VOFF4_OFF094_bit at OFF094.B5;
    sbit  VOFF5_OFF094_bit at OFF094.B6;
    sbit  VOFF6_OFF094_bit at OFF094.B7;
    sbit  VOFF7_OFF094_bit at OFF094.B8;
    sbit  VOFF8_OFF094_bit at OFF094.B9;
    sbit  VOFF9_OFF094_bit at OFF094.B10;
    sbit  VOFF10_OFF094_bit at OFF094.B11;
    sbit  VOFF11_OFF094_bit at OFF094.B12;
    sbit  VOFF12_OFF094_bit at OFF094.B13;
    sbit  VOFF13_OFF094_bit at OFF094.B14;
    sbit  VOFF14_OFF094_bit at OFF094.B15;
    sbit  VOFF15_OFF094_bit at OFF094.B16;
    sbit  VOFF16_OFF094_bit at OFF094.B17;
sfr unsigned long   volatile OFF095           absolute 0xBF8106BC;
    sbit  VOFF0_OFF095_bit at OFF095.B1;
    sbit  VOFF1_OFF095_bit at OFF095.B2;
    sbit  VOFF2_OFF095_bit at OFF095.B3;
    sbit  VOFF3_OFF095_bit at OFF095.B4;
    sbit  VOFF4_OFF095_bit at OFF095.B5;
    sbit  VOFF5_OFF095_bit at OFF095.B6;
    sbit  VOFF6_OFF095_bit at OFF095.B7;
    sbit  VOFF7_OFF095_bit at OFF095.B8;
    sbit  VOFF8_OFF095_bit at OFF095.B9;
    sbit  VOFF9_OFF095_bit at OFF095.B10;
    sbit  VOFF10_OFF095_bit at OFF095.B11;
    sbit  VOFF11_OFF095_bit at OFF095.B12;
    sbit  VOFF12_OFF095_bit at OFF095.B13;
    sbit  VOFF13_OFF095_bit at OFF095.B14;
    sbit  VOFF14_OFF095_bit at OFF095.B15;
    sbit  VOFF15_OFF095_bit at OFF095.B16;
    sbit  VOFF16_OFF095_bit at OFF095.B17;
sfr unsigned long   volatile OFF096           absolute 0xBF8106C0;
    sbit  VOFF0_OFF096_bit at OFF096.B1;
    sbit  VOFF1_OFF096_bit at OFF096.B2;
    sbit  VOFF2_OFF096_bit at OFF096.B3;
    sbit  VOFF3_OFF096_bit at OFF096.B4;
    sbit  VOFF4_OFF096_bit at OFF096.B5;
    sbit  VOFF5_OFF096_bit at OFF096.B6;
    sbit  VOFF6_OFF096_bit at OFF096.B7;
    sbit  VOFF7_OFF096_bit at OFF096.B8;
    sbit  VOFF8_OFF096_bit at OFF096.B9;
    sbit  VOFF9_OFF096_bit at OFF096.B10;
    sbit  VOFF10_OFF096_bit at OFF096.B11;
    sbit  VOFF11_OFF096_bit at OFF096.B12;
    sbit  VOFF12_OFF096_bit at OFF096.B13;
    sbit  VOFF13_OFF096_bit at OFF096.B14;
    sbit  VOFF14_OFF096_bit at OFF096.B15;
    sbit  VOFF15_OFF096_bit at OFF096.B16;
    sbit  VOFF16_OFF096_bit at OFF096.B17;
sfr unsigned long   volatile OFF097           absolute 0xBF8106C4;
    sbit  VOFF0_OFF097_bit at OFF097.B1;
    sbit  VOFF1_OFF097_bit at OFF097.B2;
    sbit  VOFF2_OFF097_bit at OFF097.B3;
    sbit  VOFF3_OFF097_bit at OFF097.B4;
    sbit  VOFF4_OFF097_bit at OFF097.B5;
    sbit  VOFF5_OFF097_bit at OFF097.B6;
    sbit  VOFF6_OFF097_bit at OFF097.B7;
    sbit  VOFF7_OFF097_bit at OFF097.B8;
    sbit  VOFF8_OFF097_bit at OFF097.B9;
    sbit  VOFF9_OFF097_bit at OFF097.B10;
    sbit  VOFF10_OFF097_bit at OFF097.B11;
    sbit  VOFF11_OFF097_bit at OFF097.B12;
    sbit  VOFF12_OFF097_bit at OFF097.B13;
    sbit  VOFF13_OFF097_bit at OFF097.B14;
    sbit  VOFF14_OFF097_bit at OFF097.B15;
    sbit  VOFF15_OFF097_bit at OFF097.B16;
    sbit  VOFF16_OFF097_bit at OFF097.B17;
sfr unsigned long   volatile OFF098           absolute 0xBF8106C8;
    sbit  VOFF0_OFF098_bit at OFF098.B1;
    sbit  VOFF1_OFF098_bit at OFF098.B2;
    sbit  VOFF2_OFF098_bit at OFF098.B3;
    sbit  VOFF3_OFF098_bit at OFF098.B4;
    sbit  VOFF4_OFF098_bit at OFF098.B5;
    sbit  VOFF5_OFF098_bit at OFF098.B6;
    sbit  VOFF6_OFF098_bit at OFF098.B7;
    sbit  VOFF7_OFF098_bit at OFF098.B8;
    sbit  VOFF8_OFF098_bit at OFF098.B9;
    sbit  VOFF9_OFF098_bit at OFF098.B10;
    sbit  VOFF10_OFF098_bit at OFF098.B11;
    sbit  VOFF11_OFF098_bit at OFF098.B12;
    sbit  VOFF12_OFF098_bit at OFF098.B13;
    sbit  VOFF13_OFF098_bit at OFF098.B14;
    sbit  VOFF14_OFF098_bit at OFF098.B15;
    sbit  VOFF15_OFF098_bit at OFF098.B16;
    sbit  VOFF16_OFF098_bit at OFF098.B17;
sfr unsigned long   volatile OFF099           absolute 0xBF8106CC;
    sbit  VOFF0_OFF099_bit at OFF099.B1;
    sbit  VOFF1_OFF099_bit at OFF099.B2;
    sbit  VOFF2_OFF099_bit at OFF099.B3;
    sbit  VOFF3_OFF099_bit at OFF099.B4;
    sbit  VOFF4_OFF099_bit at OFF099.B5;
    sbit  VOFF5_OFF099_bit at OFF099.B6;
    sbit  VOFF6_OFF099_bit at OFF099.B7;
    sbit  VOFF7_OFF099_bit at OFF099.B8;
    sbit  VOFF8_OFF099_bit at OFF099.B9;
    sbit  VOFF9_OFF099_bit at OFF099.B10;
    sbit  VOFF10_OFF099_bit at OFF099.B11;
    sbit  VOFF11_OFF099_bit at OFF099.B12;
    sbit  VOFF12_OFF099_bit at OFF099.B13;
    sbit  VOFF13_OFF099_bit at OFF099.B14;
    sbit  VOFF14_OFF099_bit at OFF099.B15;
    sbit  VOFF15_OFF099_bit at OFF099.B16;
    sbit  VOFF16_OFF099_bit at OFF099.B17;
sfr unsigned long   volatile OFF100           absolute 0xBF8106D0;
    sbit  VOFF0_OFF100_bit at OFF100.B1;
    sbit  VOFF1_OFF100_bit at OFF100.B2;
    sbit  VOFF2_OFF100_bit at OFF100.B3;
    sbit  VOFF3_OFF100_bit at OFF100.B4;
    sbit  VOFF4_OFF100_bit at OFF100.B5;
    sbit  VOFF5_OFF100_bit at OFF100.B6;
    sbit  VOFF6_OFF100_bit at OFF100.B7;
    sbit  VOFF7_OFF100_bit at OFF100.B8;
    sbit  VOFF8_OFF100_bit at OFF100.B9;
    sbit  VOFF9_OFF100_bit at OFF100.B10;
    sbit  VOFF10_OFF100_bit at OFF100.B11;
    sbit  VOFF11_OFF100_bit at OFF100.B12;
    sbit  VOFF12_OFF100_bit at OFF100.B13;
    sbit  VOFF13_OFF100_bit at OFF100.B14;
    sbit  VOFF14_OFF100_bit at OFF100.B15;
    sbit  VOFF15_OFF100_bit at OFF100.B16;
    sbit  VOFF16_OFF100_bit at OFF100.B17;
sfr unsigned long   volatile OFF101           absolute 0xBF8106D4;
    sbit  VOFF0_OFF101_bit at OFF101.B1;
    sbit  VOFF1_OFF101_bit at OFF101.B2;
    sbit  VOFF2_OFF101_bit at OFF101.B3;
    sbit  VOFF3_OFF101_bit at OFF101.B4;
    sbit  VOFF4_OFF101_bit at OFF101.B5;
    sbit  VOFF5_OFF101_bit at OFF101.B6;
    sbit  VOFF6_OFF101_bit at OFF101.B7;
    sbit  VOFF7_OFF101_bit at OFF101.B8;
    sbit  VOFF8_OFF101_bit at OFF101.B9;
    sbit  VOFF9_OFF101_bit at OFF101.B10;
    sbit  VOFF10_OFF101_bit at OFF101.B11;
    sbit  VOFF11_OFF101_bit at OFF101.B12;
    sbit  VOFF12_OFF101_bit at OFF101.B13;
    sbit  VOFF13_OFF101_bit at OFF101.B14;
    sbit  VOFF14_OFF101_bit at OFF101.B15;
    sbit  VOFF15_OFF101_bit at OFF101.B16;
    sbit  VOFF16_OFF101_bit at OFF101.B17;
sfr unsigned long   volatile OFF102           absolute 0xBF8106D8;
    sbit  VOFF0_OFF102_bit at OFF102.B1;
    sbit  VOFF1_OFF102_bit at OFF102.B2;
    sbit  VOFF2_OFF102_bit at OFF102.B3;
    sbit  VOFF3_OFF102_bit at OFF102.B4;
    sbit  VOFF4_OFF102_bit at OFF102.B5;
    sbit  VOFF5_OFF102_bit at OFF102.B6;
    sbit  VOFF6_OFF102_bit at OFF102.B7;
    sbit  VOFF7_OFF102_bit at OFF102.B8;
    sbit  VOFF8_OFF102_bit at OFF102.B9;
    sbit  VOFF9_OFF102_bit at OFF102.B10;
    sbit  VOFF10_OFF102_bit at OFF102.B11;
    sbit  VOFF11_OFF102_bit at OFF102.B12;
    sbit  VOFF12_OFF102_bit at OFF102.B13;
    sbit  VOFF13_OFF102_bit at OFF102.B14;
    sbit  VOFF14_OFF102_bit at OFF102.B15;
    sbit  VOFF15_OFF102_bit at OFF102.B16;
    sbit  VOFF16_OFF102_bit at OFF102.B17;
sfr unsigned long   volatile OFF103           absolute 0xBF8106DC;
    sbit  VOFF0_OFF103_bit at OFF103.B1;
    sbit  VOFF1_OFF103_bit at OFF103.B2;
    sbit  VOFF2_OFF103_bit at OFF103.B3;
    sbit  VOFF3_OFF103_bit at OFF103.B4;
    sbit  VOFF4_OFF103_bit at OFF103.B5;
    sbit  VOFF5_OFF103_bit at OFF103.B6;
    sbit  VOFF6_OFF103_bit at OFF103.B7;
    sbit  VOFF7_OFF103_bit at OFF103.B8;
    sbit  VOFF8_OFF103_bit at OFF103.B9;
    sbit  VOFF9_OFF103_bit at OFF103.B10;
    sbit  VOFF10_OFF103_bit at OFF103.B11;
    sbit  VOFF11_OFF103_bit at OFF103.B12;
    sbit  VOFF12_OFF103_bit at OFF103.B13;
    sbit  VOFF13_OFF103_bit at OFF103.B14;
    sbit  VOFF14_OFF103_bit at OFF103.B15;
    sbit  VOFF15_OFF103_bit at OFF103.B16;
    sbit  VOFF16_OFF103_bit at OFF103.B17;
sfr unsigned long   volatile OFF104           absolute 0xBF8106E0;
    sbit  VOFF0_OFF104_bit at OFF104.B1;
    sbit  VOFF1_OFF104_bit at OFF104.B2;
    sbit  VOFF2_OFF104_bit at OFF104.B3;
    sbit  VOFF3_OFF104_bit at OFF104.B4;
    sbit  VOFF4_OFF104_bit at OFF104.B5;
    sbit  VOFF5_OFF104_bit at OFF104.B6;
    sbit  VOFF6_OFF104_bit at OFF104.B7;
    sbit  VOFF7_OFF104_bit at OFF104.B8;
    sbit  VOFF8_OFF104_bit at OFF104.B9;
    sbit  VOFF9_OFF104_bit at OFF104.B10;
    sbit  VOFF10_OFF104_bit at OFF104.B11;
    sbit  VOFF11_OFF104_bit at OFF104.B12;
    sbit  VOFF12_OFF104_bit at OFF104.B13;
    sbit  VOFF13_OFF104_bit at OFF104.B14;
    sbit  VOFF14_OFF104_bit at OFF104.B15;
    sbit  VOFF15_OFF104_bit at OFF104.B16;
    sbit  VOFF16_OFF104_bit at OFF104.B17;
sfr unsigned long   volatile OFF105           absolute 0xBF8106E4;
    sbit  VOFF0_OFF105_bit at OFF105.B1;
    sbit  VOFF1_OFF105_bit at OFF105.B2;
    sbit  VOFF2_OFF105_bit at OFF105.B3;
    sbit  VOFF3_OFF105_bit at OFF105.B4;
    sbit  VOFF4_OFF105_bit at OFF105.B5;
    sbit  VOFF5_OFF105_bit at OFF105.B6;
    sbit  VOFF6_OFF105_bit at OFF105.B7;
    sbit  VOFF7_OFF105_bit at OFF105.B8;
    sbit  VOFF8_OFF105_bit at OFF105.B9;
    sbit  VOFF9_OFF105_bit at OFF105.B10;
    sbit  VOFF10_OFF105_bit at OFF105.B11;
    sbit  VOFF11_OFF105_bit at OFF105.B12;
    sbit  VOFF12_OFF105_bit at OFF105.B13;
    sbit  VOFF13_OFF105_bit at OFF105.B14;
    sbit  VOFF14_OFF105_bit at OFF105.B15;
    sbit  VOFF15_OFF105_bit at OFF105.B16;
    sbit  VOFF16_OFF105_bit at OFF105.B17;
sfr unsigned long   volatile OFF106           absolute 0xBF8106E8;
    sbit  VOFF0_OFF106_bit at OFF106.B1;
    sbit  VOFF1_OFF106_bit at OFF106.B2;
    sbit  VOFF2_OFF106_bit at OFF106.B3;
    sbit  VOFF3_OFF106_bit at OFF106.B4;
    sbit  VOFF4_OFF106_bit at OFF106.B5;
    sbit  VOFF5_OFF106_bit at OFF106.B6;
    sbit  VOFF6_OFF106_bit at OFF106.B7;
    sbit  VOFF7_OFF106_bit at OFF106.B8;
    sbit  VOFF8_OFF106_bit at OFF106.B9;
    sbit  VOFF9_OFF106_bit at OFF106.B10;
    sbit  VOFF10_OFF106_bit at OFF106.B11;
    sbit  VOFF11_OFF106_bit at OFF106.B12;
    sbit  VOFF12_OFF106_bit at OFF106.B13;
    sbit  VOFF13_OFF106_bit at OFF106.B14;
    sbit  VOFF14_OFF106_bit at OFF106.B15;
    sbit  VOFF15_OFF106_bit at OFF106.B16;
    sbit  VOFF16_OFF106_bit at OFF106.B17;
sfr unsigned long   volatile OFF109           absolute 0xBF8106F4;
    sbit  VOFF0_OFF109_bit at OFF109.B1;
    sbit  VOFF1_OFF109_bit at OFF109.B2;
    sbit  VOFF2_OFF109_bit at OFF109.B3;
    sbit  VOFF3_OFF109_bit at OFF109.B4;
    sbit  VOFF4_OFF109_bit at OFF109.B5;
    sbit  VOFF5_OFF109_bit at OFF109.B6;
    sbit  VOFF6_OFF109_bit at OFF109.B7;
    sbit  VOFF7_OFF109_bit at OFF109.B8;
    sbit  VOFF8_OFF109_bit at OFF109.B9;
    sbit  VOFF9_OFF109_bit at OFF109.B10;
    sbit  VOFF10_OFF109_bit at OFF109.B11;
    sbit  VOFF11_OFF109_bit at OFF109.B12;
    sbit  VOFF12_OFF109_bit at OFF109.B13;
    sbit  VOFF13_OFF109_bit at OFF109.B14;
    sbit  VOFF14_OFF109_bit at OFF109.B15;
    sbit  VOFF15_OFF109_bit at OFF109.B16;
    sbit  VOFF16_OFF109_bit at OFF109.B17;
sfr unsigned long   volatile OFF110           absolute 0xBF8106F8;
    sbit  VOFF0_OFF110_bit at OFF110.B1;
    sbit  VOFF1_OFF110_bit at OFF110.B2;
    sbit  VOFF2_OFF110_bit at OFF110.B3;
    sbit  VOFF3_OFF110_bit at OFF110.B4;
    sbit  VOFF4_OFF110_bit at OFF110.B5;
    sbit  VOFF5_OFF110_bit at OFF110.B6;
    sbit  VOFF6_OFF110_bit at OFF110.B7;
    sbit  VOFF7_OFF110_bit at OFF110.B8;
    sbit  VOFF8_OFF110_bit at OFF110.B9;
    sbit  VOFF9_OFF110_bit at OFF110.B10;
    sbit  VOFF10_OFF110_bit at OFF110.B11;
    sbit  VOFF11_OFF110_bit at OFF110.B12;
    sbit  VOFF12_OFF110_bit at OFF110.B13;
    sbit  VOFF13_OFF110_bit at OFF110.B14;
    sbit  VOFF14_OFF110_bit at OFF110.B15;
    sbit  VOFF15_OFF110_bit at OFF110.B16;
    sbit  VOFF16_OFF110_bit at OFF110.B17;
sfr unsigned long   volatile OFF111           absolute 0xBF8106FC;
    sbit  VOFF0_OFF111_bit at OFF111.B1;
    sbit  VOFF1_OFF111_bit at OFF111.B2;
    sbit  VOFF2_OFF111_bit at OFF111.B3;
    sbit  VOFF3_OFF111_bit at OFF111.B4;
    sbit  VOFF4_OFF111_bit at OFF111.B5;
    sbit  VOFF5_OFF111_bit at OFF111.B6;
    sbit  VOFF6_OFF111_bit at OFF111.B7;
    sbit  VOFF7_OFF111_bit at OFF111.B8;
    sbit  VOFF8_OFF111_bit at OFF111.B9;
    sbit  VOFF9_OFF111_bit at OFF111.B10;
    sbit  VOFF10_OFF111_bit at OFF111.B11;
    sbit  VOFF11_OFF111_bit at OFF111.B12;
    sbit  VOFF12_OFF111_bit at OFF111.B13;
    sbit  VOFF13_OFF111_bit at OFF111.B14;
    sbit  VOFF14_OFF111_bit at OFF111.B15;
    sbit  VOFF15_OFF111_bit at OFF111.B16;
    sbit  VOFF16_OFF111_bit at OFF111.B17;
sfr unsigned long   volatile OFF112           absolute 0xBF810700;
    sbit  VOFF0_OFF112_bit at OFF112.B1;
    sbit  VOFF1_OFF112_bit at OFF112.B2;
    sbit  VOFF2_OFF112_bit at OFF112.B3;
    sbit  VOFF3_OFF112_bit at OFF112.B4;
    sbit  VOFF4_OFF112_bit at OFF112.B5;
    sbit  VOFF5_OFF112_bit at OFF112.B6;
    sbit  VOFF6_OFF112_bit at OFF112.B7;
    sbit  VOFF7_OFF112_bit at OFF112.B8;
    sbit  VOFF8_OFF112_bit at OFF112.B9;
    sbit  VOFF9_OFF112_bit at OFF112.B10;
    sbit  VOFF10_OFF112_bit at OFF112.B11;
    sbit  VOFF11_OFF112_bit at OFF112.B12;
    sbit  VOFF12_OFF112_bit at OFF112.B13;
    sbit  VOFF13_OFF112_bit at OFF112.B14;
    sbit  VOFF14_OFF112_bit at OFF112.B15;
    sbit  VOFF15_OFF112_bit at OFF112.B16;
    sbit  VOFF16_OFF112_bit at OFF112.B17;
sfr unsigned long   volatile OFF113           absolute 0xBF810704;
    sbit  VOFF0_OFF113_bit at OFF113.B1;
    sbit  VOFF1_OFF113_bit at OFF113.B2;
    sbit  VOFF2_OFF113_bit at OFF113.B3;
    sbit  VOFF3_OFF113_bit at OFF113.B4;
    sbit  VOFF4_OFF113_bit at OFF113.B5;
    sbit  VOFF5_OFF113_bit at OFF113.B6;
    sbit  VOFF6_OFF113_bit at OFF113.B7;
    sbit  VOFF7_OFF113_bit at OFF113.B8;
    sbit  VOFF8_OFF113_bit at OFF113.B9;
    sbit  VOFF9_OFF113_bit at OFF113.B10;
    sbit  VOFF10_OFF113_bit at OFF113.B11;
    sbit  VOFF11_OFF113_bit at OFF113.B12;
    sbit  VOFF12_OFF113_bit at OFF113.B13;
    sbit  VOFF13_OFF113_bit at OFF113.B14;
    sbit  VOFF14_OFF113_bit at OFF113.B15;
    sbit  VOFF15_OFF113_bit at OFF113.B16;
    sbit  VOFF16_OFF113_bit at OFF113.B17;
sfr unsigned long   volatile OFF114           absolute 0xBF810708;
    sbit  VOFF0_OFF114_bit at OFF114.B1;
    sbit  VOFF1_OFF114_bit at OFF114.B2;
    sbit  VOFF2_OFF114_bit at OFF114.B3;
    sbit  VOFF3_OFF114_bit at OFF114.B4;
    sbit  VOFF4_OFF114_bit at OFF114.B5;
    sbit  VOFF5_OFF114_bit at OFF114.B6;
    sbit  VOFF6_OFF114_bit at OFF114.B7;
    sbit  VOFF7_OFF114_bit at OFF114.B8;
    sbit  VOFF8_OFF114_bit at OFF114.B9;
    sbit  VOFF9_OFF114_bit at OFF114.B10;
    sbit  VOFF10_OFF114_bit at OFF114.B11;
    sbit  VOFF11_OFF114_bit at OFF114.B12;
    sbit  VOFF12_OFF114_bit at OFF114.B13;
    sbit  VOFF13_OFF114_bit at OFF114.B14;
    sbit  VOFF14_OFF114_bit at OFF114.B15;
    sbit  VOFF15_OFF114_bit at OFF114.B16;
    sbit  VOFF16_OFF114_bit at OFF114.B17;
sfr unsigned long   volatile OFF115           absolute 0xBF81070C;
    sbit  VOFF0_OFF115_bit at OFF115.B1;
    sbit  VOFF1_OFF115_bit at OFF115.B2;
    sbit  VOFF2_OFF115_bit at OFF115.B3;
    sbit  VOFF3_OFF115_bit at OFF115.B4;
    sbit  VOFF4_OFF115_bit at OFF115.B5;
    sbit  VOFF5_OFF115_bit at OFF115.B6;
    sbit  VOFF6_OFF115_bit at OFF115.B7;
    sbit  VOFF7_OFF115_bit at OFF115.B8;
    sbit  VOFF8_OFF115_bit at OFF115.B9;
    sbit  VOFF9_OFF115_bit at OFF115.B10;
    sbit  VOFF10_OFF115_bit at OFF115.B11;
    sbit  VOFF11_OFF115_bit at OFF115.B12;
    sbit  VOFF12_OFF115_bit at OFF115.B13;
    sbit  VOFF13_OFF115_bit at OFF115.B14;
    sbit  VOFF14_OFF115_bit at OFF115.B15;
    sbit  VOFF15_OFF115_bit at OFF115.B16;
    sbit  VOFF16_OFF115_bit at OFF115.B17;
sfr unsigned long   volatile OFF116           absolute 0xBF810710;
    sbit  VOFF0_OFF116_bit at OFF116.B1;
    sbit  VOFF1_OFF116_bit at OFF116.B2;
    sbit  VOFF2_OFF116_bit at OFF116.B3;
    sbit  VOFF3_OFF116_bit at OFF116.B4;
    sbit  VOFF4_OFF116_bit at OFF116.B5;
    sbit  VOFF5_OFF116_bit at OFF116.B6;
    sbit  VOFF6_OFF116_bit at OFF116.B7;
    sbit  VOFF7_OFF116_bit at OFF116.B8;
    sbit  VOFF8_OFF116_bit at OFF116.B9;
    sbit  VOFF9_OFF116_bit at OFF116.B10;
    sbit  VOFF10_OFF116_bit at OFF116.B11;
    sbit  VOFF11_OFF116_bit at OFF116.B12;
    sbit  VOFF12_OFF116_bit at OFF116.B13;
    sbit  VOFF13_OFF116_bit at OFF116.B14;
    sbit  VOFF14_OFF116_bit at OFF116.B15;
    sbit  VOFF15_OFF116_bit at OFF116.B16;
    sbit  VOFF16_OFF116_bit at OFF116.B17;
sfr unsigned long   volatile OFF117           absolute 0xBF810714;
    sbit  VOFF0_OFF117_bit at OFF117.B1;
    sbit  VOFF1_OFF117_bit at OFF117.B2;
    sbit  VOFF2_OFF117_bit at OFF117.B3;
    sbit  VOFF3_OFF117_bit at OFF117.B4;
    sbit  VOFF4_OFF117_bit at OFF117.B5;
    sbit  VOFF5_OFF117_bit at OFF117.B6;
    sbit  VOFF6_OFF117_bit at OFF117.B7;
    sbit  VOFF7_OFF117_bit at OFF117.B8;
    sbit  VOFF8_OFF117_bit at OFF117.B9;
    sbit  VOFF9_OFF117_bit at OFF117.B10;
    sbit  VOFF10_OFF117_bit at OFF117.B11;
    sbit  VOFF11_OFF117_bit at OFF117.B12;
    sbit  VOFF12_OFF117_bit at OFF117.B13;
    sbit  VOFF13_OFF117_bit at OFF117.B14;
    sbit  VOFF14_OFF117_bit at OFF117.B15;
    sbit  VOFF15_OFF117_bit at OFF117.B16;
    sbit  VOFF16_OFF117_bit at OFF117.B17;
sfr unsigned long   volatile OFF118           absolute 0xBF810718;
    sbit  VOFF0_OFF118_bit at OFF118.B1;
    sbit  VOFF1_OFF118_bit at OFF118.B2;
    sbit  VOFF2_OFF118_bit at OFF118.B3;
    sbit  VOFF3_OFF118_bit at OFF118.B4;
    sbit  VOFF4_OFF118_bit at OFF118.B5;
    sbit  VOFF5_OFF118_bit at OFF118.B6;
    sbit  VOFF6_OFF118_bit at OFF118.B7;
    sbit  VOFF7_OFF118_bit at OFF118.B8;
    sbit  VOFF8_OFF118_bit at OFF118.B9;
    sbit  VOFF9_OFF118_bit at OFF118.B10;
    sbit  VOFF10_OFF118_bit at OFF118.B11;
    sbit  VOFF11_OFF118_bit at OFF118.B12;
    sbit  VOFF12_OFF118_bit at OFF118.B13;
    sbit  VOFF13_OFF118_bit at OFF118.B14;
    sbit  VOFF14_OFF118_bit at OFF118.B15;
    sbit  VOFF15_OFF118_bit at OFF118.B16;
    sbit  VOFF16_OFF118_bit at OFF118.B17;
sfr unsigned long   volatile OFF119           absolute 0xBF81071C;
    sbit  VOFF0_OFF119_bit at OFF119.B1;
    sbit  VOFF1_OFF119_bit at OFF119.B2;
    sbit  VOFF2_OFF119_bit at OFF119.B3;
    sbit  VOFF3_OFF119_bit at OFF119.B4;
    sbit  VOFF4_OFF119_bit at OFF119.B5;
    sbit  VOFF5_OFF119_bit at OFF119.B6;
    sbit  VOFF6_OFF119_bit at OFF119.B7;
    sbit  VOFF7_OFF119_bit at OFF119.B8;
    sbit  VOFF8_OFF119_bit at OFF119.B9;
    sbit  VOFF9_OFF119_bit at OFF119.B10;
    sbit  VOFF10_OFF119_bit at OFF119.B11;
    sbit  VOFF11_OFF119_bit at OFF119.B12;
    sbit  VOFF12_OFF119_bit at OFF119.B13;
    sbit  VOFF13_OFF119_bit at OFF119.B14;
    sbit  VOFF14_OFF119_bit at OFF119.B15;
    sbit  VOFF15_OFF119_bit at OFF119.B16;
    sbit  VOFF16_OFF119_bit at OFF119.B17;
sfr unsigned long   volatile OFF120           absolute 0xBF810720;
    sbit  VOFF0_OFF120_bit at OFF120.B1;
    sbit  VOFF1_OFF120_bit at OFF120.B2;
    sbit  VOFF2_OFF120_bit at OFF120.B3;
    sbit  VOFF3_OFF120_bit at OFF120.B4;
    sbit  VOFF4_OFF120_bit at OFF120.B5;
    sbit  VOFF5_OFF120_bit at OFF120.B6;
    sbit  VOFF6_OFF120_bit at OFF120.B7;
    sbit  VOFF7_OFF120_bit at OFF120.B8;
    sbit  VOFF8_OFF120_bit at OFF120.B9;
    sbit  VOFF9_OFF120_bit at OFF120.B10;
    sbit  VOFF10_OFF120_bit at OFF120.B11;
    sbit  VOFF11_OFF120_bit at OFF120.B12;
    sbit  VOFF12_OFF120_bit at OFF120.B13;
    sbit  VOFF13_OFF120_bit at OFF120.B14;
    sbit  VOFF14_OFF120_bit at OFF120.B15;
    sbit  VOFF15_OFF120_bit at OFF120.B16;
    sbit  VOFF16_OFF120_bit at OFF120.B17;
sfr unsigned long   volatile OFF121           absolute 0xBF810724;
    sbit  VOFF0_OFF121_bit at OFF121.B1;
    sbit  VOFF1_OFF121_bit at OFF121.B2;
    sbit  VOFF2_OFF121_bit at OFF121.B3;
    sbit  VOFF3_OFF121_bit at OFF121.B4;
    sbit  VOFF4_OFF121_bit at OFF121.B5;
    sbit  VOFF5_OFF121_bit at OFF121.B6;
    sbit  VOFF6_OFF121_bit at OFF121.B7;
    sbit  VOFF7_OFF121_bit at OFF121.B8;
    sbit  VOFF8_OFF121_bit at OFF121.B9;
    sbit  VOFF9_OFF121_bit at OFF121.B10;
    sbit  VOFF10_OFF121_bit at OFF121.B11;
    sbit  VOFF11_OFF121_bit at OFF121.B12;
    sbit  VOFF12_OFF121_bit at OFF121.B13;
    sbit  VOFF13_OFF121_bit at OFF121.B14;
    sbit  VOFF14_OFF121_bit at OFF121.B15;
    sbit  VOFF15_OFF121_bit at OFF121.B16;
    sbit  VOFF16_OFF121_bit at OFF121.B17;
sfr unsigned long   volatile OFF122           absolute 0xBF810728;
    sbit  VOFF0_OFF122_bit at OFF122.B1;
    sbit  VOFF1_OFF122_bit at OFF122.B2;
    sbit  VOFF2_OFF122_bit at OFF122.B3;
    sbit  VOFF3_OFF122_bit at OFF122.B4;
    sbit  VOFF4_OFF122_bit at OFF122.B5;
    sbit  VOFF5_OFF122_bit at OFF122.B6;
    sbit  VOFF6_OFF122_bit at OFF122.B7;
    sbit  VOFF7_OFF122_bit at OFF122.B8;
    sbit  VOFF8_OFF122_bit at OFF122.B9;
    sbit  VOFF9_OFF122_bit at OFF122.B10;
    sbit  VOFF10_OFF122_bit at OFF122.B11;
    sbit  VOFF11_OFF122_bit at OFF122.B12;
    sbit  VOFF12_OFF122_bit at OFF122.B13;
    sbit  VOFF13_OFF122_bit at OFF122.B14;
    sbit  VOFF14_OFF122_bit at OFF122.B15;
    sbit  VOFF15_OFF122_bit at OFF122.B16;
    sbit  VOFF16_OFF122_bit at OFF122.B17;
sfr unsigned long   volatile OFF123           absolute 0xBF81072C;
    sbit  VOFF0_OFF123_bit at OFF123.B1;
    sbit  VOFF1_OFF123_bit at OFF123.B2;
    sbit  VOFF2_OFF123_bit at OFF123.B3;
    sbit  VOFF3_OFF123_bit at OFF123.B4;
    sbit  VOFF4_OFF123_bit at OFF123.B5;
    sbit  VOFF5_OFF123_bit at OFF123.B6;
    sbit  VOFF6_OFF123_bit at OFF123.B7;
    sbit  VOFF7_OFF123_bit at OFF123.B8;
    sbit  VOFF8_OFF123_bit at OFF123.B9;
    sbit  VOFF9_OFF123_bit at OFF123.B10;
    sbit  VOFF10_OFF123_bit at OFF123.B11;
    sbit  VOFF11_OFF123_bit at OFF123.B12;
    sbit  VOFF12_OFF123_bit at OFF123.B13;
    sbit  VOFF13_OFF123_bit at OFF123.B14;
    sbit  VOFF14_OFF123_bit at OFF123.B15;
    sbit  VOFF15_OFF123_bit at OFF123.B16;
    sbit  VOFF16_OFF123_bit at OFF123.B17;
sfr unsigned long   volatile OFF124           absolute 0xBF810730;
    sbit  VOFF0_OFF124_bit at OFF124.B1;
    sbit  VOFF1_OFF124_bit at OFF124.B2;
    sbit  VOFF2_OFF124_bit at OFF124.B3;
    sbit  VOFF3_OFF124_bit at OFF124.B4;
    sbit  VOFF4_OFF124_bit at OFF124.B5;
    sbit  VOFF5_OFF124_bit at OFF124.B6;
    sbit  VOFF6_OFF124_bit at OFF124.B7;
    sbit  VOFF7_OFF124_bit at OFF124.B8;
    sbit  VOFF8_OFF124_bit at OFF124.B9;
    sbit  VOFF9_OFF124_bit at OFF124.B10;
    sbit  VOFF10_OFF124_bit at OFF124.B11;
    sbit  VOFF11_OFF124_bit at OFF124.B12;
    sbit  VOFF12_OFF124_bit at OFF124.B13;
    sbit  VOFF13_OFF124_bit at OFF124.B14;
    sbit  VOFF14_OFF124_bit at OFF124.B15;
    sbit  VOFF15_OFF124_bit at OFF124.B16;
    sbit  VOFF16_OFF124_bit at OFF124.B17;
sfr unsigned long   volatile OFF125           absolute 0xBF810734;
    sbit  VOFF0_OFF125_bit at OFF125.B1;
    sbit  VOFF1_OFF125_bit at OFF125.B2;
    sbit  VOFF2_OFF125_bit at OFF125.B3;
    sbit  VOFF3_OFF125_bit at OFF125.B4;
    sbit  VOFF4_OFF125_bit at OFF125.B5;
    sbit  VOFF5_OFF125_bit at OFF125.B6;
    sbit  VOFF6_OFF125_bit at OFF125.B7;
    sbit  VOFF7_OFF125_bit at OFF125.B8;
    sbit  VOFF8_OFF125_bit at OFF125.B9;
    sbit  VOFF9_OFF125_bit at OFF125.B10;
    sbit  VOFF10_OFF125_bit at OFF125.B11;
    sbit  VOFF11_OFF125_bit at OFF125.B12;
    sbit  VOFF12_OFF125_bit at OFF125.B13;
    sbit  VOFF13_OFF125_bit at OFF125.B14;
    sbit  VOFF14_OFF125_bit at OFF125.B15;
    sbit  VOFF15_OFF125_bit at OFF125.B16;
    sbit  VOFF16_OFF125_bit at OFF125.B17;
sfr unsigned long   volatile OFF126           absolute 0xBF810738;
    sbit  VOFF0_OFF126_bit at OFF126.B1;
    sbit  VOFF1_OFF126_bit at OFF126.B2;
    sbit  VOFF2_OFF126_bit at OFF126.B3;
    sbit  VOFF3_OFF126_bit at OFF126.B4;
    sbit  VOFF4_OFF126_bit at OFF126.B5;
    sbit  VOFF5_OFF126_bit at OFF126.B6;
    sbit  VOFF6_OFF126_bit at OFF126.B7;
    sbit  VOFF7_OFF126_bit at OFF126.B8;
    sbit  VOFF8_OFF126_bit at OFF126.B9;
    sbit  VOFF9_OFF126_bit at OFF126.B10;
    sbit  VOFF10_OFF126_bit at OFF126.B11;
    sbit  VOFF11_OFF126_bit at OFF126.B12;
    sbit  VOFF12_OFF126_bit at OFF126.B13;
    sbit  VOFF13_OFF126_bit at OFF126.B14;
    sbit  VOFF14_OFF126_bit at OFF126.B15;
    sbit  VOFF15_OFF126_bit at OFF126.B16;
    sbit  VOFF16_OFF126_bit at OFF126.B17;
sfr unsigned long   volatile OFF128           absolute 0xBF810740;
    sbit  VOFF0_OFF128_bit at OFF128.B1;
    sbit  VOFF1_OFF128_bit at OFF128.B2;
    sbit  VOFF2_OFF128_bit at OFF128.B3;
    sbit  VOFF3_OFF128_bit at OFF128.B4;
    sbit  VOFF4_OFF128_bit at OFF128.B5;
    sbit  VOFF5_OFF128_bit at OFF128.B6;
    sbit  VOFF6_OFF128_bit at OFF128.B7;
    sbit  VOFF7_OFF128_bit at OFF128.B8;
    sbit  VOFF8_OFF128_bit at OFF128.B9;
    sbit  VOFF9_OFF128_bit at OFF128.B10;
    sbit  VOFF10_OFF128_bit at OFF128.B11;
    sbit  VOFF11_OFF128_bit at OFF128.B12;
    sbit  VOFF12_OFF128_bit at OFF128.B13;
    sbit  VOFF13_OFF128_bit at OFF128.B14;
    sbit  VOFF14_OFF128_bit at OFF128.B15;
    sbit  VOFF15_OFF128_bit at OFF128.B16;
    sbit  VOFF16_OFF128_bit at OFF128.B17;
sfr unsigned long   volatile OFF129           absolute 0xBF810744;
    sbit  VOFF0_OFF129_bit at OFF129.B1;
    sbit  VOFF1_OFF129_bit at OFF129.B2;
    sbit  VOFF2_OFF129_bit at OFF129.B3;
    sbit  VOFF3_OFF129_bit at OFF129.B4;
    sbit  VOFF4_OFF129_bit at OFF129.B5;
    sbit  VOFF5_OFF129_bit at OFF129.B6;
    sbit  VOFF6_OFF129_bit at OFF129.B7;
    sbit  VOFF7_OFF129_bit at OFF129.B8;
    sbit  VOFF8_OFF129_bit at OFF129.B9;
    sbit  VOFF9_OFF129_bit at OFF129.B10;
    sbit  VOFF10_OFF129_bit at OFF129.B11;
    sbit  VOFF11_OFF129_bit at OFF129.B12;
    sbit  VOFF12_OFF129_bit at OFF129.B13;
    sbit  VOFF13_OFF129_bit at OFF129.B14;
    sbit  VOFF14_OFF129_bit at OFF129.B15;
    sbit  VOFF15_OFF129_bit at OFF129.B16;
    sbit  VOFF16_OFF129_bit at OFF129.B17;
sfr unsigned long   volatile OFF130           absolute 0xBF810748;
    sbit  VOFF0_OFF130_bit at OFF130.B1;
    sbit  VOFF1_OFF130_bit at OFF130.B2;
    sbit  VOFF2_OFF130_bit at OFF130.B3;
    sbit  VOFF3_OFF130_bit at OFF130.B4;
    sbit  VOFF4_OFF130_bit at OFF130.B5;
    sbit  VOFF5_OFF130_bit at OFF130.B6;
    sbit  VOFF6_OFF130_bit at OFF130.B7;
    sbit  VOFF7_OFF130_bit at OFF130.B8;
    sbit  VOFF8_OFF130_bit at OFF130.B9;
    sbit  VOFF9_OFF130_bit at OFF130.B10;
    sbit  VOFF10_OFF130_bit at OFF130.B11;
    sbit  VOFF11_OFF130_bit at OFF130.B12;
    sbit  VOFF12_OFF130_bit at OFF130.B13;
    sbit  VOFF13_OFF130_bit at OFF130.B14;
    sbit  VOFF14_OFF130_bit at OFF130.B15;
    sbit  VOFF15_OFF130_bit at OFF130.B16;
    sbit  VOFF16_OFF130_bit at OFF130.B17;
sfr unsigned long   volatile OFF131           absolute 0xBF81074C;
    sbit  VOFF0_OFF131_bit at OFF131.B1;
    sbit  VOFF1_OFF131_bit at OFF131.B2;
    sbit  VOFF2_OFF131_bit at OFF131.B3;
    sbit  VOFF3_OFF131_bit at OFF131.B4;
    sbit  VOFF4_OFF131_bit at OFF131.B5;
    sbit  VOFF5_OFF131_bit at OFF131.B6;
    sbit  VOFF6_OFF131_bit at OFF131.B7;
    sbit  VOFF7_OFF131_bit at OFF131.B8;
    sbit  VOFF8_OFF131_bit at OFF131.B9;
    sbit  VOFF9_OFF131_bit at OFF131.B10;
    sbit  VOFF10_OFF131_bit at OFF131.B11;
    sbit  VOFF11_OFF131_bit at OFF131.B12;
    sbit  VOFF12_OFF131_bit at OFF131.B13;
    sbit  VOFF13_OFF131_bit at OFF131.B14;
    sbit  VOFF14_OFF131_bit at OFF131.B15;
    sbit  VOFF15_OFF131_bit at OFF131.B16;
    sbit  VOFF16_OFF131_bit at OFF131.B17;
sfr unsigned long   volatile OFF132           absolute 0xBF810750;
    sbit  VOFF0_OFF132_bit at OFF132.B1;
    sbit  VOFF1_OFF132_bit at OFF132.B2;
    sbit  VOFF2_OFF132_bit at OFF132.B3;
    sbit  VOFF3_OFF132_bit at OFF132.B4;
    sbit  VOFF4_OFF132_bit at OFF132.B5;
    sbit  VOFF5_OFF132_bit at OFF132.B6;
    sbit  VOFF6_OFF132_bit at OFF132.B7;
    sbit  VOFF7_OFF132_bit at OFF132.B8;
    sbit  VOFF8_OFF132_bit at OFF132.B9;
    sbit  VOFF9_OFF132_bit at OFF132.B10;
    sbit  VOFF10_OFF132_bit at OFF132.B11;
    sbit  VOFF11_OFF132_bit at OFF132.B12;
    sbit  VOFF12_OFF132_bit at OFF132.B13;
    sbit  VOFF13_OFF132_bit at OFF132.B14;
    sbit  VOFF14_OFF132_bit at OFF132.B15;
    sbit  VOFF15_OFF132_bit at OFF132.B16;
    sbit  VOFF16_OFF132_bit at OFF132.B17;
sfr unsigned long   volatile OFF133           absolute 0xBF810754;
    sbit  VOFF0_OFF133_bit at OFF133.B1;
    sbit  VOFF1_OFF133_bit at OFF133.B2;
    sbit  VOFF2_OFF133_bit at OFF133.B3;
    sbit  VOFF3_OFF133_bit at OFF133.B4;
    sbit  VOFF4_OFF133_bit at OFF133.B5;
    sbit  VOFF5_OFF133_bit at OFF133.B6;
    sbit  VOFF6_OFF133_bit at OFF133.B7;
    sbit  VOFF7_OFF133_bit at OFF133.B8;
    sbit  VOFF8_OFF133_bit at OFF133.B9;
    sbit  VOFF9_OFF133_bit at OFF133.B10;
    sbit  VOFF10_OFF133_bit at OFF133.B11;
    sbit  VOFF11_OFF133_bit at OFF133.B12;
    sbit  VOFF12_OFF133_bit at OFF133.B13;
    sbit  VOFF13_OFF133_bit at OFF133.B14;
    sbit  VOFF14_OFF133_bit at OFF133.B15;
    sbit  VOFF15_OFF133_bit at OFF133.B16;
    sbit  VOFF16_OFF133_bit at OFF133.B17;
sfr unsigned long   volatile OFF134           absolute 0xBF810758;
    sbit  VOFF0_OFF134_bit at OFF134.B1;
    sbit  VOFF1_OFF134_bit at OFF134.B2;
    sbit  VOFF2_OFF134_bit at OFF134.B3;
    sbit  VOFF3_OFF134_bit at OFF134.B4;
    sbit  VOFF4_OFF134_bit at OFF134.B5;
    sbit  VOFF5_OFF134_bit at OFF134.B6;
    sbit  VOFF6_OFF134_bit at OFF134.B7;
    sbit  VOFF7_OFF134_bit at OFF134.B8;
    sbit  VOFF8_OFF134_bit at OFF134.B9;
    sbit  VOFF9_OFF134_bit at OFF134.B10;
    sbit  VOFF10_OFF134_bit at OFF134.B11;
    sbit  VOFF11_OFF134_bit at OFF134.B12;
    sbit  VOFF12_OFF134_bit at OFF134.B13;
    sbit  VOFF13_OFF134_bit at OFF134.B14;
    sbit  VOFF14_OFF134_bit at OFF134.B15;
    sbit  VOFF15_OFF134_bit at OFF134.B16;
    sbit  VOFF16_OFF134_bit at OFF134.B17;
sfr unsigned long   volatile OFF135           absolute 0xBF81075C;
    sbit  VOFF0_OFF135_bit at OFF135.B1;
    sbit  VOFF1_OFF135_bit at OFF135.B2;
    sbit  VOFF2_OFF135_bit at OFF135.B3;
    sbit  VOFF3_OFF135_bit at OFF135.B4;
    sbit  VOFF4_OFF135_bit at OFF135.B5;
    sbit  VOFF5_OFF135_bit at OFF135.B6;
    sbit  VOFF6_OFF135_bit at OFF135.B7;
    sbit  VOFF7_OFF135_bit at OFF135.B8;
    sbit  VOFF8_OFF135_bit at OFF135.B9;
    sbit  VOFF9_OFF135_bit at OFF135.B10;
    sbit  VOFF10_OFF135_bit at OFF135.B11;
    sbit  VOFF11_OFF135_bit at OFF135.B12;
    sbit  VOFF12_OFF135_bit at OFF135.B13;
    sbit  VOFF13_OFF135_bit at OFF135.B14;
    sbit  VOFF14_OFF135_bit at OFF135.B15;
    sbit  VOFF15_OFF135_bit at OFF135.B16;
    sbit  VOFF16_OFF135_bit at OFF135.B17;
sfr unsigned long   volatile OFF136           absolute 0xBF810760;
    sbit  VOFF0_OFF136_bit at OFF136.B1;
    sbit  VOFF1_OFF136_bit at OFF136.B2;
    sbit  VOFF2_OFF136_bit at OFF136.B3;
    sbit  VOFF3_OFF136_bit at OFF136.B4;
    sbit  VOFF4_OFF136_bit at OFF136.B5;
    sbit  VOFF5_OFF136_bit at OFF136.B6;
    sbit  VOFF6_OFF136_bit at OFF136.B7;
    sbit  VOFF7_OFF136_bit at OFF136.B8;
    sbit  VOFF8_OFF136_bit at OFF136.B9;
    sbit  VOFF9_OFF136_bit at OFF136.B10;
    sbit  VOFF10_OFF136_bit at OFF136.B11;
    sbit  VOFF11_OFF136_bit at OFF136.B12;
    sbit  VOFF12_OFF136_bit at OFF136.B13;
    sbit  VOFF13_OFF136_bit at OFF136.B14;
    sbit  VOFF14_OFF136_bit at OFF136.B15;
    sbit  VOFF15_OFF136_bit at OFF136.B16;
    sbit  VOFF16_OFF136_bit at OFF136.B17;
sfr unsigned long   volatile OFF137           absolute 0xBF810764;
    sbit  VOFF0_OFF137_bit at OFF137.B1;
    sbit  VOFF1_OFF137_bit at OFF137.B2;
    sbit  VOFF2_OFF137_bit at OFF137.B3;
    sbit  VOFF3_OFF137_bit at OFF137.B4;
    sbit  VOFF4_OFF137_bit at OFF137.B5;
    sbit  VOFF5_OFF137_bit at OFF137.B6;
    sbit  VOFF6_OFF137_bit at OFF137.B7;
    sbit  VOFF7_OFF137_bit at OFF137.B8;
    sbit  VOFF8_OFF137_bit at OFF137.B9;
    sbit  VOFF9_OFF137_bit at OFF137.B10;
    sbit  VOFF10_OFF137_bit at OFF137.B11;
    sbit  VOFF11_OFF137_bit at OFF137.B12;
    sbit  VOFF12_OFF137_bit at OFF137.B13;
    sbit  VOFF13_OFF137_bit at OFF137.B14;
    sbit  VOFF14_OFF137_bit at OFF137.B15;
    sbit  VOFF15_OFF137_bit at OFF137.B16;
    sbit  VOFF16_OFF137_bit at OFF137.B17;
sfr unsigned long   volatile OFF138           absolute 0xBF810768;
    sbit  VOFF0_OFF138_bit at OFF138.B1;
    sbit  VOFF1_OFF138_bit at OFF138.B2;
    sbit  VOFF2_OFF138_bit at OFF138.B3;
    sbit  VOFF3_OFF138_bit at OFF138.B4;
    sbit  VOFF4_OFF138_bit at OFF138.B5;
    sbit  VOFF5_OFF138_bit at OFF138.B6;
    sbit  VOFF6_OFF138_bit at OFF138.B7;
    sbit  VOFF7_OFF138_bit at OFF138.B8;
    sbit  VOFF8_OFF138_bit at OFF138.B9;
    sbit  VOFF9_OFF138_bit at OFF138.B10;
    sbit  VOFF10_OFF138_bit at OFF138.B11;
    sbit  VOFF11_OFF138_bit at OFF138.B12;
    sbit  VOFF12_OFF138_bit at OFF138.B13;
    sbit  VOFF13_OFF138_bit at OFF138.B14;
    sbit  VOFF14_OFF138_bit at OFF138.B15;
    sbit  VOFF15_OFF138_bit at OFF138.B16;
    sbit  VOFF16_OFF138_bit at OFF138.B17;
sfr unsigned long   volatile OFF139           absolute 0xBF81076C;
    sbit  VOFF0_OFF139_bit at OFF139.B1;
    sbit  VOFF1_OFF139_bit at OFF139.B2;
    sbit  VOFF2_OFF139_bit at OFF139.B3;
    sbit  VOFF3_OFF139_bit at OFF139.B4;
    sbit  VOFF4_OFF139_bit at OFF139.B5;
    sbit  VOFF5_OFF139_bit at OFF139.B6;
    sbit  VOFF6_OFF139_bit at OFF139.B7;
    sbit  VOFF7_OFF139_bit at OFF139.B8;
    sbit  VOFF8_OFF139_bit at OFF139.B9;
    sbit  VOFF9_OFF139_bit at OFF139.B10;
    sbit  VOFF10_OFF139_bit at OFF139.B11;
    sbit  VOFF11_OFF139_bit at OFF139.B12;
    sbit  VOFF12_OFF139_bit at OFF139.B13;
    sbit  VOFF13_OFF139_bit at OFF139.B14;
    sbit  VOFF14_OFF139_bit at OFF139.B15;
    sbit  VOFF15_OFF139_bit at OFF139.B16;
    sbit  VOFF16_OFF139_bit at OFF139.B17;
sfr unsigned long   volatile OFF140           absolute 0xBF810770;
    sbit  VOFF0_OFF140_bit at OFF140.B1;
    sbit  VOFF1_OFF140_bit at OFF140.B2;
    sbit  VOFF2_OFF140_bit at OFF140.B3;
    sbit  VOFF3_OFF140_bit at OFF140.B4;
    sbit  VOFF4_OFF140_bit at OFF140.B5;
    sbit  VOFF5_OFF140_bit at OFF140.B6;
    sbit  VOFF6_OFF140_bit at OFF140.B7;
    sbit  VOFF7_OFF140_bit at OFF140.B8;
    sbit  VOFF8_OFF140_bit at OFF140.B9;
    sbit  VOFF9_OFF140_bit at OFF140.B10;
    sbit  VOFF10_OFF140_bit at OFF140.B11;
    sbit  VOFF11_OFF140_bit at OFF140.B12;
    sbit  VOFF12_OFF140_bit at OFF140.B13;
    sbit  VOFF13_OFF140_bit at OFF140.B14;
    sbit  VOFF14_OFF140_bit at OFF140.B15;
    sbit  VOFF15_OFF140_bit at OFF140.B16;
    sbit  VOFF16_OFF140_bit at OFF140.B17;
sfr unsigned long   volatile OFF141           absolute 0xBF810774;
    sbit  VOFF0_OFF141_bit at OFF141.B1;
    sbit  VOFF1_OFF141_bit at OFF141.B2;
    sbit  VOFF2_OFF141_bit at OFF141.B3;
    sbit  VOFF3_OFF141_bit at OFF141.B4;
    sbit  VOFF4_OFF141_bit at OFF141.B5;
    sbit  VOFF5_OFF141_bit at OFF141.B6;
    sbit  VOFF6_OFF141_bit at OFF141.B7;
    sbit  VOFF7_OFF141_bit at OFF141.B8;
    sbit  VOFF8_OFF141_bit at OFF141.B9;
    sbit  VOFF9_OFF141_bit at OFF141.B10;
    sbit  VOFF10_OFF141_bit at OFF141.B11;
    sbit  VOFF11_OFF141_bit at OFF141.B12;
    sbit  VOFF12_OFF141_bit at OFF141.B13;
    sbit  VOFF13_OFF141_bit at OFF141.B14;
    sbit  VOFF14_OFF141_bit at OFF141.B15;
    sbit  VOFF15_OFF141_bit at OFF141.B16;
    sbit  VOFF16_OFF141_bit at OFF141.B17;
sfr unsigned long   volatile OFF142           absolute 0xBF810778;
    sbit  VOFF0_OFF142_bit at OFF142.B1;
    sbit  VOFF1_OFF142_bit at OFF142.B2;
    sbit  VOFF2_OFF142_bit at OFF142.B3;
    sbit  VOFF3_OFF142_bit at OFF142.B4;
    sbit  VOFF4_OFF142_bit at OFF142.B5;
    sbit  VOFF5_OFF142_bit at OFF142.B6;
    sbit  VOFF6_OFF142_bit at OFF142.B7;
    sbit  VOFF7_OFF142_bit at OFF142.B8;
    sbit  VOFF8_OFF142_bit at OFF142.B9;
    sbit  VOFF9_OFF142_bit at OFF142.B10;
    sbit  VOFF10_OFF142_bit at OFF142.B11;
    sbit  VOFF11_OFF142_bit at OFF142.B12;
    sbit  VOFF12_OFF142_bit at OFF142.B13;
    sbit  VOFF13_OFF142_bit at OFF142.B14;
    sbit  VOFF14_OFF142_bit at OFF142.B15;
    sbit  VOFF15_OFF142_bit at OFF142.B16;
    sbit  VOFF16_OFF142_bit at OFF142.B17;
sfr unsigned long   volatile OFF143           absolute 0xBF81077C;
    sbit  VOFF0_OFF143_bit at OFF143.B1;
    sbit  VOFF1_OFF143_bit at OFF143.B2;
    sbit  VOFF2_OFF143_bit at OFF143.B3;
    sbit  VOFF3_OFF143_bit at OFF143.B4;
    sbit  VOFF4_OFF143_bit at OFF143.B5;
    sbit  VOFF5_OFF143_bit at OFF143.B6;
    sbit  VOFF6_OFF143_bit at OFF143.B7;
    sbit  VOFF7_OFF143_bit at OFF143.B8;
    sbit  VOFF8_OFF143_bit at OFF143.B9;
    sbit  VOFF9_OFF143_bit at OFF143.B10;
    sbit  VOFF10_OFF143_bit at OFF143.B11;
    sbit  VOFF11_OFF143_bit at OFF143.B12;
    sbit  VOFF12_OFF143_bit at OFF143.B13;
    sbit  VOFF13_OFF143_bit at OFF143.B14;
    sbit  VOFF14_OFF143_bit at OFF143.B15;
    sbit  VOFF15_OFF143_bit at OFF143.B16;
    sbit  VOFF16_OFF143_bit at OFF143.B17;
sfr unsigned long   volatile OFF144           absolute 0xBF810780;
    sbit  VOFF0_OFF144_bit at OFF144.B1;
    sbit  VOFF1_OFF144_bit at OFF144.B2;
    sbit  VOFF2_OFF144_bit at OFF144.B3;
    sbit  VOFF3_OFF144_bit at OFF144.B4;
    sbit  VOFF4_OFF144_bit at OFF144.B5;
    sbit  VOFF5_OFF144_bit at OFF144.B6;
    sbit  VOFF6_OFF144_bit at OFF144.B7;
    sbit  VOFF7_OFF144_bit at OFF144.B8;
    sbit  VOFF8_OFF144_bit at OFF144.B9;
    sbit  VOFF9_OFF144_bit at OFF144.B10;
    sbit  VOFF10_OFF144_bit at OFF144.B11;
    sbit  VOFF11_OFF144_bit at OFF144.B12;
    sbit  VOFF12_OFF144_bit at OFF144.B13;
    sbit  VOFF13_OFF144_bit at OFF144.B14;
    sbit  VOFF14_OFF144_bit at OFF144.B15;
    sbit  VOFF15_OFF144_bit at OFF144.B16;
    sbit  VOFF16_OFF144_bit at OFF144.B17;
sfr unsigned long   volatile OFF145           absolute 0xBF810784;
    sbit  VOFF0_OFF145_bit at OFF145.B1;
    sbit  VOFF1_OFF145_bit at OFF145.B2;
    sbit  VOFF2_OFF145_bit at OFF145.B3;
    sbit  VOFF3_OFF145_bit at OFF145.B4;
    sbit  VOFF4_OFF145_bit at OFF145.B5;
    sbit  VOFF5_OFF145_bit at OFF145.B6;
    sbit  VOFF6_OFF145_bit at OFF145.B7;
    sbit  VOFF7_OFF145_bit at OFF145.B8;
    sbit  VOFF8_OFF145_bit at OFF145.B9;
    sbit  VOFF9_OFF145_bit at OFF145.B10;
    sbit  VOFF10_OFF145_bit at OFF145.B11;
    sbit  VOFF11_OFF145_bit at OFF145.B12;
    sbit  VOFF12_OFF145_bit at OFF145.B13;
    sbit  VOFF13_OFF145_bit at OFF145.B14;
    sbit  VOFF14_OFF145_bit at OFF145.B15;
    sbit  VOFF15_OFF145_bit at OFF145.B16;
    sbit  VOFF16_OFF145_bit at OFF145.B17;
sfr unsigned long   volatile OFF146           absolute 0xBF810788;
    sbit  VOFF0_OFF146_bit at OFF146.B1;
    sbit  VOFF1_OFF146_bit at OFF146.B2;
    sbit  VOFF2_OFF146_bit at OFF146.B3;
    sbit  VOFF3_OFF146_bit at OFF146.B4;
    sbit  VOFF4_OFF146_bit at OFF146.B5;
    sbit  VOFF5_OFF146_bit at OFF146.B6;
    sbit  VOFF6_OFF146_bit at OFF146.B7;
    sbit  VOFF7_OFF146_bit at OFF146.B8;
    sbit  VOFF8_OFF146_bit at OFF146.B9;
    sbit  VOFF9_OFF146_bit at OFF146.B10;
    sbit  VOFF10_OFF146_bit at OFF146.B11;
    sbit  VOFF11_OFF146_bit at OFF146.B12;
    sbit  VOFF12_OFF146_bit at OFF146.B13;
    sbit  VOFF13_OFF146_bit at OFF146.B14;
    sbit  VOFF14_OFF146_bit at OFF146.B15;
    sbit  VOFF15_OFF146_bit at OFF146.B16;
    sbit  VOFF16_OFF146_bit at OFF146.B17;
sfr unsigned long   volatile OFF147           absolute 0xBF81078C;
    sbit  VOFF0_OFF147_bit at OFF147.B1;
    sbit  VOFF1_OFF147_bit at OFF147.B2;
    sbit  VOFF2_OFF147_bit at OFF147.B3;
    sbit  VOFF3_OFF147_bit at OFF147.B4;
    sbit  VOFF4_OFF147_bit at OFF147.B5;
    sbit  VOFF5_OFF147_bit at OFF147.B6;
    sbit  VOFF6_OFF147_bit at OFF147.B7;
    sbit  VOFF7_OFF147_bit at OFF147.B8;
    sbit  VOFF8_OFF147_bit at OFF147.B9;
    sbit  VOFF9_OFF147_bit at OFF147.B10;
    sbit  VOFF10_OFF147_bit at OFF147.B11;
    sbit  VOFF11_OFF147_bit at OFF147.B12;
    sbit  VOFF12_OFF147_bit at OFF147.B13;
    sbit  VOFF13_OFF147_bit at OFF147.B14;
    sbit  VOFF14_OFF147_bit at OFF147.B15;
    sbit  VOFF15_OFF147_bit at OFF147.B16;
    sbit  VOFF16_OFF147_bit at OFF147.B17;
sfr unsigned long   volatile OFF148           absolute 0xBF810790;
    sbit  VOFF0_OFF148_bit at OFF148.B1;
    sbit  VOFF1_OFF148_bit at OFF148.B2;
    sbit  VOFF2_OFF148_bit at OFF148.B3;
    sbit  VOFF3_OFF148_bit at OFF148.B4;
    sbit  VOFF4_OFF148_bit at OFF148.B5;
    sbit  VOFF5_OFF148_bit at OFF148.B6;
    sbit  VOFF6_OFF148_bit at OFF148.B7;
    sbit  VOFF7_OFF148_bit at OFF148.B8;
    sbit  VOFF8_OFF148_bit at OFF148.B9;
    sbit  VOFF9_OFF148_bit at OFF148.B10;
    sbit  VOFF10_OFF148_bit at OFF148.B11;
    sbit  VOFF11_OFF148_bit at OFF148.B12;
    sbit  VOFF12_OFF148_bit at OFF148.B13;
    sbit  VOFF13_OFF148_bit at OFF148.B14;
    sbit  VOFF14_OFF148_bit at OFF148.B15;
    sbit  VOFF15_OFF148_bit at OFF148.B16;
    sbit  VOFF16_OFF148_bit at OFF148.B17;
sfr unsigned long   volatile OFF149           absolute 0xBF810794;
    sbit  VOFF0_OFF149_bit at OFF149.B1;
    sbit  VOFF1_OFF149_bit at OFF149.B2;
    sbit  VOFF2_OFF149_bit at OFF149.B3;
    sbit  VOFF3_OFF149_bit at OFF149.B4;
    sbit  VOFF4_OFF149_bit at OFF149.B5;
    sbit  VOFF5_OFF149_bit at OFF149.B6;
    sbit  VOFF6_OFF149_bit at OFF149.B7;
    sbit  VOFF7_OFF149_bit at OFF149.B8;
    sbit  VOFF8_OFF149_bit at OFF149.B9;
    sbit  VOFF9_OFF149_bit at OFF149.B10;
    sbit  VOFF10_OFF149_bit at OFF149.B11;
    sbit  VOFF11_OFF149_bit at OFF149.B12;
    sbit  VOFF12_OFF149_bit at OFF149.B13;
    sbit  VOFF13_OFF149_bit at OFF149.B14;
    sbit  VOFF14_OFF149_bit at OFF149.B15;
    sbit  VOFF15_OFF149_bit at OFF149.B16;
    sbit  VOFF16_OFF149_bit at OFF149.B17;
sfr unsigned long   volatile OFF150           absolute 0xBF810798;
    sbit  VOFF0_OFF150_bit at OFF150.B1;
    sbit  VOFF1_OFF150_bit at OFF150.B2;
    sbit  VOFF2_OFF150_bit at OFF150.B3;
    sbit  VOFF3_OFF150_bit at OFF150.B4;
    sbit  VOFF4_OFF150_bit at OFF150.B5;
    sbit  VOFF5_OFF150_bit at OFF150.B6;
    sbit  VOFF6_OFF150_bit at OFF150.B7;
    sbit  VOFF7_OFF150_bit at OFF150.B8;
    sbit  VOFF8_OFF150_bit at OFF150.B9;
    sbit  VOFF9_OFF150_bit at OFF150.B10;
    sbit  VOFF10_OFF150_bit at OFF150.B11;
    sbit  VOFF11_OFF150_bit at OFF150.B12;
    sbit  VOFF12_OFF150_bit at OFF150.B13;
    sbit  VOFF13_OFF150_bit at OFF150.B14;
    sbit  VOFF14_OFF150_bit at OFF150.B15;
    sbit  VOFF15_OFF150_bit at OFF150.B16;
    sbit  VOFF16_OFF150_bit at OFF150.B17;
sfr unsigned long   volatile OFF151           absolute 0xBF81079C;
    sbit  VOFF0_OFF151_bit at OFF151.B1;
    sbit  VOFF1_OFF151_bit at OFF151.B2;
    sbit  VOFF2_OFF151_bit at OFF151.B3;
    sbit  VOFF3_OFF151_bit at OFF151.B4;
    sbit  VOFF4_OFF151_bit at OFF151.B5;
    sbit  VOFF5_OFF151_bit at OFF151.B6;
    sbit  VOFF6_OFF151_bit at OFF151.B7;
    sbit  VOFF7_OFF151_bit at OFF151.B8;
    sbit  VOFF8_OFF151_bit at OFF151.B9;
    sbit  VOFF9_OFF151_bit at OFF151.B10;
    sbit  VOFF10_OFF151_bit at OFF151.B11;
    sbit  VOFF11_OFF151_bit at OFF151.B12;
    sbit  VOFF12_OFF151_bit at OFF151.B13;
    sbit  VOFF13_OFF151_bit at OFF151.B14;
    sbit  VOFF14_OFF151_bit at OFF151.B15;
    sbit  VOFF15_OFF151_bit at OFF151.B16;
    sbit  VOFF16_OFF151_bit at OFF151.B17;
sfr unsigned long   volatile OFF152           absolute 0xBF8107A0;
    sbit  VOFF0_OFF152_bit at OFF152.B1;
    sbit  VOFF1_OFF152_bit at OFF152.B2;
    sbit  VOFF2_OFF152_bit at OFF152.B3;
    sbit  VOFF3_OFF152_bit at OFF152.B4;
    sbit  VOFF4_OFF152_bit at OFF152.B5;
    sbit  VOFF5_OFF152_bit at OFF152.B6;
    sbit  VOFF6_OFF152_bit at OFF152.B7;
    sbit  VOFF7_OFF152_bit at OFF152.B8;
    sbit  VOFF8_OFF152_bit at OFF152.B9;
    sbit  VOFF9_OFF152_bit at OFF152.B10;
    sbit  VOFF10_OFF152_bit at OFF152.B11;
    sbit  VOFF11_OFF152_bit at OFF152.B12;
    sbit  VOFF12_OFF152_bit at OFF152.B13;
    sbit  VOFF13_OFF152_bit at OFF152.B14;
    sbit  VOFF14_OFF152_bit at OFF152.B15;
    sbit  VOFF15_OFF152_bit at OFF152.B16;
    sbit  VOFF16_OFF152_bit at OFF152.B17;
sfr unsigned long   volatile OFF153           absolute 0xBF8107A4;
    sbit  VOFF0_OFF153_bit at OFF153.B1;
    sbit  VOFF1_OFF153_bit at OFF153.B2;
    sbit  VOFF2_OFF153_bit at OFF153.B3;
    sbit  VOFF3_OFF153_bit at OFF153.B4;
    sbit  VOFF4_OFF153_bit at OFF153.B5;
    sbit  VOFF5_OFF153_bit at OFF153.B6;
    sbit  VOFF6_OFF153_bit at OFF153.B7;
    sbit  VOFF7_OFF153_bit at OFF153.B8;
    sbit  VOFF8_OFF153_bit at OFF153.B9;
    sbit  VOFF9_OFF153_bit at OFF153.B10;
    sbit  VOFF10_OFF153_bit at OFF153.B11;
    sbit  VOFF11_OFF153_bit at OFF153.B12;
    sbit  VOFF12_OFF153_bit at OFF153.B13;
    sbit  VOFF13_OFF153_bit at OFF153.B14;
    sbit  VOFF14_OFF153_bit at OFF153.B15;
    sbit  VOFF15_OFF153_bit at OFF153.B16;
    sbit  VOFF16_OFF153_bit at OFF153.B17;
sfr unsigned long   volatile OFF154           absolute 0xBF8107A8;
    sbit  VOFF0_OFF154_bit at OFF154.B1;
    sbit  VOFF1_OFF154_bit at OFF154.B2;
    sbit  VOFF2_OFF154_bit at OFF154.B3;
    sbit  VOFF3_OFF154_bit at OFF154.B4;
    sbit  VOFF4_OFF154_bit at OFF154.B5;
    sbit  VOFF5_OFF154_bit at OFF154.B6;
    sbit  VOFF6_OFF154_bit at OFF154.B7;
    sbit  VOFF7_OFF154_bit at OFF154.B8;
    sbit  VOFF8_OFF154_bit at OFF154.B9;
    sbit  VOFF9_OFF154_bit at OFF154.B10;
    sbit  VOFF10_OFF154_bit at OFF154.B11;
    sbit  VOFF11_OFF154_bit at OFF154.B12;
    sbit  VOFF12_OFF154_bit at OFF154.B13;
    sbit  VOFF13_OFF154_bit at OFF154.B14;
    sbit  VOFF14_OFF154_bit at OFF154.B15;
    sbit  VOFF15_OFF154_bit at OFF154.B16;
    sbit  VOFF16_OFF154_bit at OFF154.B17;
sfr unsigned long   volatile OFF155           absolute 0xBF8107AC;
    sbit  VOFF0_OFF155_bit at OFF155.B1;
    sbit  VOFF1_OFF155_bit at OFF155.B2;
    sbit  VOFF2_OFF155_bit at OFF155.B3;
    sbit  VOFF3_OFF155_bit at OFF155.B4;
    sbit  VOFF4_OFF155_bit at OFF155.B5;
    sbit  VOFF5_OFF155_bit at OFF155.B6;
    sbit  VOFF6_OFF155_bit at OFF155.B7;
    sbit  VOFF7_OFF155_bit at OFF155.B8;
    sbit  VOFF8_OFF155_bit at OFF155.B9;
    sbit  VOFF9_OFF155_bit at OFF155.B10;
    sbit  VOFF10_OFF155_bit at OFF155.B11;
    sbit  VOFF11_OFF155_bit at OFF155.B12;
    sbit  VOFF12_OFF155_bit at OFF155.B13;
    sbit  VOFF13_OFF155_bit at OFF155.B14;
    sbit  VOFF14_OFF155_bit at OFF155.B15;
    sbit  VOFF15_OFF155_bit at OFF155.B16;
    sbit  VOFF16_OFF155_bit at OFF155.B17;
sfr unsigned long   volatile OFF156           absolute 0xBF8107B0;
    sbit  VOFF0_OFF156_bit at OFF156.B1;
    sbit  VOFF1_OFF156_bit at OFF156.B2;
    sbit  VOFF2_OFF156_bit at OFF156.B3;
    sbit  VOFF3_OFF156_bit at OFF156.B4;
    sbit  VOFF4_OFF156_bit at OFF156.B5;
    sbit  VOFF5_OFF156_bit at OFF156.B6;
    sbit  VOFF6_OFF156_bit at OFF156.B7;
    sbit  VOFF7_OFF156_bit at OFF156.B8;
    sbit  VOFF8_OFF156_bit at OFF156.B9;
    sbit  VOFF9_OFF156_bit at OFF156.B10;
    sbit  VOFF10_OFF156_bit at OFF156.B11;
    sbit  VOFF11_OFF156_bit at OFF156.B12;
    sbit  VOFF12_OFF156_bit at OFF156.B13;
    sbit  VOFF13_OFF156_bit at OFF156.B14;
    sbit  VOFF14_OFF156_bit at OFF156.B15;
    sbit  VOFF15_OFF156_bit at OFF156.B16;
    sbit  VOFF16_OFF156_bit at OFF156.B17;
sfr unsigned long   volatile OFF157           absolute 0xBF8107B4;
    sbit  VOFF0_OFF157_bit at OFF157.B1;
    sbit  VOFF1_OFF157_bit at OFF157.B2;
    sbit  VOFF2_OFF157_bit at OFF157.B3;
    sbit  VOFF3_OFF157_bit at OFF157.B4;
    sbit  VOFF4_OFF157_bit at OFF157.B5;
    sbit  VOFF5_OFF157_bit at OFF157.B6;
    sbit  VOFF6_OFF157_bit at OFF157.B7;
    sbit  VOFF7_OFF157_bit at OFF157.B8;
    sbit  VOFF8_OFF157_bit at OFF157.B9;
    sbit  VOFF9_OFF157_bit at OFF157.B10;
    sbit  VOFF10_OFF157_bit at OFF157.B11;
    sbit  VOFF11_OFF157_bit at OFF157.B12;
    sbit  VOFF12_OFF157_bit at OFF157.B13;
    sbit  VOFF13_OFF157_bit at OFF157.B14;
    sbit  VOFF14_OFF157_bit at OFF157.B15;
    sbit  VOFF15_OFF157_bit at OFF157.B16;
    sbit  VOFF16_OFF157_bit at OFF157.B17;
sfr unsigned long   volatile OFF158           absolute 0xBF8107B8;
    sbit  VOFF0_OFF158_bit at OFF158.B1;
    sbit  VOFF1_OFF158_bit at OFF158.B2;
    sbit  VOFF2_OFF158_bit at OFF158.B3;
    sbit  VOFF3_OFF158_bit at OFF158.B4;
    sbit  VOFF4_OFF158_bit at OFF158.B5;
    sbit  VOFF5_OFF158_bit at OFF158.B6;
    sbit  VOFF6_OFF158_bit at OFF158.B7;
    sbit  VOFF7_OFF158_bit at OFF158.B8;
    sbit  VOFF8_OFF158_bit at OFF158.B9;
    sbit  VOFF9_OFF158_bit at OFF158.B10;
    sbit  VOFF10_OFF158_bit at OFF158.B11;
    sbit  VOFF11_OFF158_bit at OFF158.B12;
    sbit  VOFF12_OFF158_bit at OFF158.B13;
    sbit  VOFF13_OFF158_bit at OFF158.B14;
    sbit  VOFF14_OFF158_bit at OFF158.B15;
    sbit  VOFF15_OFF158_bit at OFF158.B16;
    sbit  VOFF16_OFF158_bit at OFF158.B17;
sfr unsigned long   volatile OFF159           absolute 0xBF8107BC;
    sbit  VOFF0_OFF159_bit at OFF159.B1;
    sbit  VOFF1_OFF159_bit at OFF159.B2;
    sbit  VOFF2_OFF159_bit at OFF159.B3;
    sbit  VOFF3_OFF159_bit at OFF159.B4;
    sbit  VOFF4_OFF159_bit at OFF159.B5;
    sbit  VOFF5_OFF159_bit at OFF159.B6;
    sbit  VOFF6_OFF159_bit at OFF159.B7;
    sbit  VOFF7_OFF159_bit at OFF159.B8;
    sbit  VOFF8_OFF159_bit at OFF159.B9;
    sbit  VOFF9_OFF159_bit at OFF159.B10;
    sbit  VOFF10_OFF159_bit at OFF159.B11;
    sbit  VOFF11_OFF159_bit at OFF159.B12;
    sbit  VOFF12_OFF159_bit at OFF159.B13;
    sbit  VOFF13_OFF159_bit at OFF159.B14;
    sbit  VOFF14_OFF159_bit at OFF159.B15;
    sbit  VOFF15_OFF159_bit at OFF159.B16;
    sbit  VOFF16_OFF159_bit at OFF159.B17;
sfr unsigned long   volatile OFF160           absolute 0xBF8107C0;
    sbit  VOFF0_OFF160_bit at OFF160.B1;
    sbit  VOFF1_OFF160_bit at OFF160.B2;
    sbit  VOFF2_OFF160_bit at OFF160.B3;
    sbit  VOFF3_OFF160_bit at OFF160.B4;
    sbit  VOFF4_OFF160_bit at OFF160.B5;
    sbit  VOFF5_OFF160_bit at OFF160.B6;
    sbit  VOFF6_OFF160_bit at OFF160.B7;
    sbit  VOFF7_OFF160_bit at OFF160.B8;
    sbit  VOFF8_OFF160_bit at OFF160.B9;
    sbit  VOFF9_OFF160_bit at OFF160.B10;
    sbit  VOFF10_OFF160_bit at OFF160.B11;
    sbit  VOFF11_OFF160_bit at OFF160.B12;
    sbit  VOFF12_OFF160_bit at OFF160.B13;
    sbit  VOFF13_OFF160_bit at OFF160.B14;
    sbit  VOFF14_OFF160_bit at OFF160.B15;
    sbit  VOFF15_OFF160_bit at OFF160.B16;
    sbit  VOFF16_OFF160_bit at OFF160.B17;
sfr unsigned long   volatile OFF161           absolute 0xBF8107C4;
    sbit  VOFF0_OFF161_bit at OFF161.B1;
    sbit  VOFF1_OFF161_bit at OFF161.B2;
    sbit  VOFF2_OFF161_bit at OFF161.B3;
    sbit  VOFF3_OFF161_bit at OFF161.B4;
    sbit  VOFF4_OFF161_bit at OFF161.B5;
    sbit  VOFF5_OFF161_bit at OFF161.B6;
    sbit  VOFF6_OFF161_bit at OFF161.B7;
    sbit  VOFF7_OFF161_bit at OFF161.B8;
    sbit  VOFF8_OFF161_bit at OFF161.B9;
    sbit  VOFF9_OFF161_bit at OFF161.B10;
    sbit  VOFF10_OFF161_bit at OFF161.B11;
    sbit  VOFF11_OFF161_bit at OFF161.B12;
    sbit  VOFF12_OFF161_bit at OFF161.B13;
    sbit  VOFF13_OFF161_bit at OFF161.B14;
    sbit  VOFF14_OFF161_bit at OFF161.B15;
    sbit  VOFF15_OFF161_bit at OFF161.B16;
    sbit  VOFF16_OFF161_bit at OFF161.B17;
sfr unsigned long   volatile OFF162           absolute 0xBF8107C8;
    sbit  VOFF0_OFF162_bit at OFF162.B1;
    sbit  VOFF1_OFF162_bit at OFF162.B2;
    sbit  VOFF2_OFF162_bit at OFF162.B3;
    sbit  VOFF3_OFF162_bit at OFF162.B4;
    sbit  VOFF4_OFF162_bit at OFF162.B5;
    sbit  VOFF5_OFF162_bit at OFF162.B6;
    sbit  VOFF6_OFF162_bit at OFF162.B7;
    sbit  VOFF7_OFF162_bit at OFF162.B8;
    sbit  VOFF8_OFF162_bit at OFF162.B9;
    sbit  VOFF9_OFF162_bit at OFF162.B10;
    sbit  VOFF10_OFF162_bit at OFF162.B11;
    sbit  VOFF11_OFF162_bit at OFF162.B12;
    sbit  VOFF12_OFF162_bit at OFF162.B13;
    sbit  VOFF13_OFF162_bit at OFF162.B14;
    sbit  VOFF14_OFF162_bit at OFF162.B15;
    sbit  VOFF15_OFF162_bit at OFF162.B16;
    sbit  VOFF16_OFF162_bit at OFF162.B17;
sfr unsigned long   volatile OFF163           absolute 0xBF8107CC;
    sbit  VOFF0_OFF163_bit at OFF163.B1;
    sbit  VOFF1_OFF163_bit at OFF163.B2;
    sbit  VOFF2_OFF163_bit at OFF163.B3;
    sbit  VOFF3_OFF163_bit at OFF163.B4;
    sbit  VOFF4_OFF163_bit at OFF163.B5;
    sbit  VOFF5_OFF163_bit at OFF163.B6;
    sbit  VOFF6_OFF163_bit at OFF163.B7;
    sbit  VOFF7_OFF163_bit at OFF163.B8;
    sbit  VOFF8_OFF163_bit at OFF163.B9;
    sbit  VOFF9_OFF163_bit at OFF163.B10;
    sbit  VOFF10_OFF163_bit at OFF163.B11;
    sbit  VOFF11_OFF163_bit at OFF163.B12;
    sbit  VOFF12_OFF163_bit at OFF163.B13;
    sbit  VOFF13_OFF163_bit at OFF163.B14;
    sbit  VOFF14_OFF163_bit at OFF163.B15;
    sbit  VOFF15_OFF163_bit at OFF163.B16;
    sbit  VOFF16_OFF163_bit at OFF163.B17;
sfr unsigned long   volatile OFF164           absolute 0xBF8107D0;
    sbit  VOFF0_OFF164_bit at OFF164.B1;
    sbit  VOFF1_OFF164_bit at OFF164.B2;
    sbit  VOFF2_OFF164_bit at OFF164.B3;
    sbit  VOFF3_OFF164_bit at OFF164.B4;
    sbit  VOFF4_OFF164_bit at OFF164.B5;
    sbit  VOFF5_OFF164_bit at OFF164.B6;
    sbit  VOFF6_OFF164_bit at OFF164.B7;
    sbit  VOFF7_OFF164_bit at OFF164.B8;
    sbit  VOFF8_OFF164_bit at OFF164.B9;
    sbit  VOFF9_OFF164_bit at OFF164.B10;
    sbit  VOFF10_OFF164_bit at OFF164.B11;
    sbit  VOFF11_OFF164_bit at OFF164.B12;
    sbit  VOFF12_OFF164_bit at OFF164.B13;
    sbit  VOFF13_OFF164_bit at OFF164.B14;
    sbit  VOFF14_OFF164_bit at OFF164.B15;
    sbit  VOFF15_OFF164_bit at OFF164.B16;
    sbit  VOFF16_OFF164_bit at OFF164.B17;
sfr unsigned long   volatile OFF165           absolute 0xBF8107D4;
    sbit  VOFF0_OFF165_bit at OFF165.B1;
    sbit  VOFF1_OFF165_bit at OFF165.B2;
    sbit  VOFF2_OFF165_bit at OFF165.B3;
    sbit  VOFF3_OFF165_bit at OFF165.B4;
    sbit  VOFF4_OFF165_bit at OFF165.B5;
    sbit  VOFF5_OFF165_bit at OFF165.B6;
    sbit  VOFF6_OFF165_bit at OFF165.B7;
    sbit  VOFF7_OFF165_bit at OFF165.B8;
    sbit  VOFF8_OFF165_bit at OFF165.B9;
    sbit  VOFF9_OFF165_bit at OFF165.B10;
    sbit  VOFF10_OFF165_bit at OFF165.B11;
    sbit  VOFF11_OFF165_bit at OFF165.B12;
    sbit  VOFF12_OFF165_bit at OFF165.B13;
    sbit  VOFF13_OFF165_bit at OFF165.B14;
    sbit  VOFF14_OFF165_bit at OFF165.B15;
    sbit  VOFF15_OFF165_bit at OFF165.B16;
    sbit  VOFF16_OFF165_bit at OFF165.B17;
sfr unsigned long   volatile OFF166           absolute 0xBF8107D8;
    sbit  VOFF0_OFF166_bit at OFF166.B1;
    sbit  VOFF1_OFF166_bit at OFF166.B2;
    sbit  VOFF2_OFF166_bit at OFF166.B3;
    sbit  VOFF3_OFF166_bit at OFF166.B4;
    sbit  VOFF4_OFF166_bit at OFF166.B5;
    sbit  VOFF5_OFF166_bit at OFF166.B6;
    sbit  VOFF6_OFF166_bit at OFF166.B7;
    sbit  VOFF7_OFF166_bit at OFF166.B8;
    sbit  VOFF8_OFF166_bit at OFF166.B9;
    sbit  VOFF9_OFF166_bit at OFF166.B10;
    sbit  VOFF10_OFF166_bit at OFF166.B11;
    sbit  VOFF11_OFF166_bit at OFF166.B12;
    sbit  VOFF12_OFF166_bit at OFF166.B13;
    sbit  VOFF13_OFF166_bit at OFF166.B14;
    sbit  VOFF14_OFF166_bit at OFF166.B15;
    sbit  VOFF15_OFF166_bit at OFF166.B16;
    sbit  VOFF16_OFF166_bit at OFF166.B17;
sfr unsigned long   volatile OFF167           absolute 0xBF8107DC;
    sbit  VOFF0_OFF167_bit at OFF167.B1;
    sbit  VOFF1_OFF167_bit at OFF167.B2;
    sbit  VOFF2_OFF167_bit at OFF167.B3;
    sbit  VOFF3_OFF167_bit at OFF167.B4;
    sbit  VOFF4_OFF167_bit at OFF167.B5;
    sbit  VOFF5_OFF167_bit at OFF167.B6;
    sbit  VOFF6_OFF167_bit at OFF167.B7;
    sbit  VOFF7_OFF167_bit at OFF167.B8;
    sbit  VOFF8_OFF167_bit at OFF167.B9;
    sbit  VOFF9_OFF167_bit at OFF167.B10;
    sbit  VOFF10_OFF167_bit at OFF167.B11;
    sbit  VOFF11_OFF167_bit at OFF167.B12;
    sbit  VOFF12_OFF167_bit at OFF167.B13;
    sbit  VOFF13_OFF167_bit at OFF167.B14;
    sbit  VOFF14_OFF167_bit at OFF167.B15;
    sbit  VOFF15_OFF167_bit at OFF167.B16;
    sbit  VOFF16_OFF167_bit at OFF167.B17;
sfr unsigned long   volatile OFF168           absolute 0xBF8107E0;
    sbit  VOFF0_OFF168_bit at OFF168.B1;
    sbit  VOFF1_OFF168_bit at OFF168.B2;
    sbit  VOFF2_OFF168_bit at OFF168.B3;
    sbit  VOFF3_OFF168_bit at OFF168.B4;
    sbit  VOFF4_OFF168_bit at OFF168.B5;
    sbit  VOFF5_OFF168_bit at OFF168.B6;
    sbit  VOFF6_OFF168_bit at OFF168.B7;
    sbit  VOFF7_OFF168_bit at OFF168.B8;
    sbit  VOFF8_OFF168_bit at OFF168.B9;
    sbit  VOFF9_OFF168_bit at OFF168.B10;
    sbit  VOFF10_OFF168_bit at OFF168.B11;
    sbit  VOFF11_OFF168_bit at OFF168.B12;
    sbit  VOFF12_OFF168_bit at OFF168.B13;
    sbit  VOFF13_OFF168_bit at OFF168.B14;
    sbit  VOFF14_OFF168_bit at OFF168.B15;
    sbit  VOFF15_OFF168_bit at OFF168.B16;
    sbit  VOFF16_OFF168_bit at OFF168.B17;
sfr unsigned long   volatile OFF169           absolute 0xBF8107E4;
    sbit  VOFF0_OFF169_bit at OFF169.B1;
    sbit  VOFF1_OFF169_bit at OFF169.B2;
    sbit  VOFF2_OFF169_bit at OFF169.B3;
    sbit  VOFF3_OFF169_bit at OFF169.B4;
    sbit  VOFF4_OFF169_bit at OFF169.B5;
    sbit  VOFF5_OFF169_bit at OFF169.B6;
    sbit  VOFF6_OFF169_bit at OFF169.B7;
    sbit  VOFF7_OFF169_bit at OFF169.B8;
    sbit  VOFF8_OFF169_bit at OFF169.B9;
    sbit  VOFF9_OFF169_bit at OFF169.B10;
    sbit  VOFF10_OFF169_bit at OFF169.B11;
    sbit  VOFF11_OFF169_bit at OFF169.B12;
    sbit  VOFF12_OFF169_bit at OFF169.B13;
    sbit  VOFF13_OFF169_bit at OFF169.B14;
    sbit  VOFF14_OFF169_bit at OFF169.B15;
    sbit  VOFF15_OFF169_bit at OFF169.B16;
    sbit  VOFF16_OFF169_bit at OFF169.B17;
sfr unsigned long   volatile OFF170           absolute 0xBF8107E8;
    sbit  VOFF0_OFF170_bit at OFF170.B1;
    sbit  VOFF1_OFF170_bit at OFF170.B2;
    sbit  VOFF2_OFF170_bit at OFF170.B3;
    sbit  VOFF3_OFF170_bit at OFF170.B4;
    sbit  VOFF4_OFF170_bit at OFF170.B5;
    sbit  VOFF5_OFF170_bit at OFF170.B6;
    sbit  VOFF6_OFF170_bit at OFF170.B7;
    sbit  VOFF7_OFF170_bit at OFF170.B8;
    sbit  VOFF8_OFF170_bit at OFF170.B9;
    sbit  VOFF9_OFF170_bit at OFF170.B10;
    sbit  VOFF10_OFF170_bit at OFF170.B11;
    sbit  VOFF11_OFF170_bit at OFF170.B12;
    sbit  VOFF12_OFF170_bit at OFF170.B13;
    sbit  VOFF13_OFF170_bit at OFF170.B14;
    sbit  VOFF14_OFF170_bit at OFF170.B15;
    sbit  VOFF15_OFF170_bit at OFF170.B16;
    sbit  VOFF16_OFF170_bit at OFF170.B17;
sfr unsigned long   volatile OFF171           absolute 0xBF8107EC;
    sbit  VOFF0_OFF171_bit at OFF171.B1;
    sbit  VOFF1_OFF171_bit at OFF171.B2;
    sbit  VOFF2_OFF171_bit at OFF171.B3;
    sbit  VOFF3_OFF171_bit at OFF171.B4;
    sbit  VOFF4_OFF171_bit at OFF171.B5;
    sbit  VOFF5_OFF171_bit at OFF171.B6;
    sbit  VOFF6_OFF171_bit at OFF171.B7;
    sbit  VOFF7_OFF171_bit at OFF171.B8;
    sbit  VOFF8_OFF171_bit at OFF171.B9;
    sbit  VOFF9_OFF171_bit at OFF171.B10;
    sbit  VOFF10_OFF171_bit at OFF171.B11;
    sbit  VOFF11_OFF171_bit at OFF171.B12;
    sbit  VOFF12_OFF171_bit at OFF171.B13;
    sbit  VOFF13_OFF171_bit at OFF171.B14;
    sbit  VOFF14_OFF171_bit at OFF171.B15;
    sbit  VOFF15_OFF171_bit at OFF171.B16;
    sbit  VOFF16_OFF171_bit at OFF171.B17;
sfr unsigned long   volatile OFF172           absolute 0xBF8107F0;
    sbit  VOFF0_OFF172_bit at OFF172.B1;
    sbit  VOFF1_OFF172_bit at OFF172.B2;
    sbit  VOFF2_OFF172_bit at OFF172.B3;
    sbit  VOFF3_OFF172_bit at OFF172.B4;
    sbit  VOFF4_OFF172_bit at OFF172.B5;
    sbit  VOFF5_OFF172_bit at OFF172.B6;
    sbit  VOFF6_OFF172_bit at OFF172.B7;
    sbit  VOFF7_OFF172_bit at OFF172.B8;
    sbit  VOFF8_OFF172_bit at OFF172.B9;
    sbit  VOFF9_OFF172_bit at OFF172.B10;
    sbit  VOFF10_OFF172_bit at OFF172.B11;
    sbit  VOFF11_OFF172_bit at OFF172.B12;
    sbit  VOFF12_OFF172_bit at OFF172.B13;
    sbit  VOFF13_OFF172_bit at OFF172.B14;
    sbit  VOFF14_OFF172_bit at OFF172.B15;
    sbit  VOFF15_OFF172_bit at OFF172.B16;
    sbit  VOFF16_OFF172_bit at OFF172.B17;
sfr unsigned long   volatile OFF173           absolute 0xBF8107F4;
    sbit  VOFF0_OFF173_bit at OFF173.B1;
    sbit  VOFF1_OFF173_bit at OFF173.B2;
    sbit  VOFF2_OFF173_bit at OFF173.B3;
    sbit  VOFF3_OFF173_bit at OFF173.B4;
    sbit  VOFF4_OFF173_bit at OFF173.B5;
    sbit  VOFF5_OFF173_bit at OFF173.B6;
    sbit  VOFF6_OFF173_bit at OFF173.B7;
    sbit  VOFF7_OFF173_bit at OFF173.B8;
    sbit  VOFF8_OFF173_bit at OFF173.B9;
    sbit  VOFF9_OFF173_bit at OFF173.B10;
    sbit  VOFF10_OFF173_bit at OFF173.B11;
    sbit  VOFF11_OFF173_bit at OFF173.B12;
    sbit  VOFF12_OFF173_bit at OFF173.B13;
    sbit  VOFF13_OFF173_bit at OFF173.B14;
    sbit  VOFF14_OFF173_bit at OFF173.B15;
    sbit  VOFF15_OFF173_bit at OFF173.B16;
    sbit  VOFF16_OFF173_bit at OFF173.B17;
sfr unsigned long   volatile OFF174           absolute 0xBF8107F8;
    sbit  VOFF0_OFF174_bit at OFF174.B1;
    sbit  VOFF1_OFF174_bit at OFF174.B2;
    sbit  VOFF2_OFF174_bit at OFF174.B3;
    sbit  VOFF3_OFF174_bit at OFF174.B4;
    sbit  VOFF4_OFF174_bit at OFF174.B5;
    sbit  VOFF5_OFF174_bit at OFF174.B6;
    sbit  VOFF6_OFF174_bit at OFF174.B7;
    sbit  VOFF7_OFF174_bit at OFF174.B8;
    sbit  VOFF8_OFF174_bit at OFF174.B9;
    sbit  VOFF9_OFF174_bit at OFF174.B10;
    sbit  VOFF10_OFF174_bit at OFF174.B11;
    sbit  VOFF11_OFF174_bit at OFF174.B12;
    sbit  VOFF12_OFF174_bit at OFF174.B13;
    sbit  VOFF13_OFF174_bit at OFF174.B14;
    sbit  VOFF14_OFF174_bit at OFF174.B15;
    sbit  VOFF15_OFF174_bit at OFF174.B16;
    sbit  VOFF16_OFF174_bit at OFF174.B17;
sfr unsigned long   volatile OFF175           absolute 0xBF8107FC;
    sbit  VOFF0_OFF175_bit at OFF175.B1;
    sbit  VOFF1_OFF175_bit at OFF175.B2;
    sbit  VOFF2_OFF175_bit at OFF175.B3;
    sbit  VOFF3_OFF175_bit at OFF175.B4;
    sbit  VOFF4_OFF175_bit at OFF175.B5;
    sbit  VOFF5_OFF175_bit at OFF175.B6;
    sbit  VOFF6_OFF175_bit at OFF175.B7;
    sbit  VOFF7_OFF175_bit at OFF175.B8;
    sbit  VOFF8_OFF175_bit at OFF175.B9;
    sbit  VOFF9_OFF175_bit at OFF175.B10;
    sbit  VOFF10_OFF175_bit at OFF175.B11;
    sbit  VOFF11_OFF175_bit at OFF175.B12;
    sbit  VOFF12_OFF175_bit at OFF175.B13;
    sbit  VOFF13_OFF175_bit at OFF175.B14;
    sbit  VOFF14_OFF175_bit at OFF175.B15;
    sbit  VOFF15_OFF175_bit at OFF175.B16;
    sbit  VOFF16_OFF175_bit at OFF175.B17;
sfr unsigned long   volatile OFF176           absolute 0xBF810800;
    sbit  VOFF0_OFF176_bit at OFF176.B1;
    sbit  VOFF1_OFF176_bit at OFF176.B2;
    sbit  VOFF2_OFF176_bit at OFF176.B3;
    sbit  VOFF3_OFF176_bit at OFF176.B4;
    sbit  VOFF4_OFF176_bit at OFF176.B5;
    sbit  VOFF5_OFF176_bit at OFF176.B6;
    sbit  VOFF6_OFF176_bit at OFF176.B7;
    sbit  VOFF7_OFF176_bit at OFF176.B8;
    sbit  VOFF8_OFF176_bit at OFF176.B9;
    sbit  VOFF9_OFF176_bit at OFF176.B10;
    sbit  VOFF10_OFF176_bit at OFF176.B11;
    sbit  VOFF11_OFF176_bit at OFF176.B12;
    sbit  VOFF12_OFF176_bit at OFF176.B13;
    sbit  VOFF13_OFF176_bit at OFF176.B14;
    sbit  VOFF14_OFF176_bit at OFF176.B15;
    sbit  VOFF15_OFF176_bit at OFF176.B16;
    sbit  VOFF16_OFF176_bit at OFF176.B17;
sfr unsigned long   volatile OFF177           absolute 0xBF810804;
    sbit  VOFF0_OFF177_bit at OFF177.B1;
    sbit  VOFF1_OFF177_bit at OFF177.B2;
    sbit  VOFF2_OFF177_bit at OFF177.B3;
    sbit  VOFF3_OFF177_bit at OFF177.B4;
    sbit  VOFF4_OFF177_bit at OFF177.B5;
    sbit  VOFF5_OFF177_bit at OFF177.B6;
    sbit  VOFF6_OFF177_bit at OFF177.B7;
    sbit  VOFF7_OFF177_bit at OFF177.B8;
    sbit  VOFF8_OFF177_bit at OFF177.B9;
    sbit  VOFF9_OFF177_bit at OFF177.B10;
    sbit  VOFF10_OFF177_bit at OFF177.B11;
    sbit  VOFF11_OFF177_bit at OFF177.B12;
    sbit  VOFF12_OFF177_bit at OFF177.B13;
    sbit  VOFF13_OFF177_bit at OFF177.B14;
    sbit  VOFF14_OFF177_bit at OFF177.B15;
    sbit  VOFF15_OFF177_bit at OFF177.B16;
    sbit  VOFF16_OFF177_bit at OFF177.B17;
sfr unsigned long   volatile OFF178           absolute 0xBF810808;
    sbit  VOFF0_OFF178_bit at OFF178.B1;
    sbit  VOFF1_OFF178_bit at OFF178.B2;
    sbit  VOFF2_OFF178_bit at OFF178.B3;
    sbit  VOFF3_OFF178_bit at OFF178.B4;
    sbit  VOFF4_OFF178_bit at OFF178.B5;
    sbit  VOFF5_OFF178_bit at OFF178.B6;
    sbit  VOFF6_OFF178_bit at OFF178.B7;
    sbit  VOFF7_OFF178_bit at OFF178.B8;
    sbit  VOFF8_OFF178_bit at OFF178.B9;
    sbit  VOFF9_OFF178_bit at OFF178.B10;
    sbit  VOFF10_OFF178_bit at OFF178.B11;
    sbit  VOFF11_OFF178_bit at OFF178.B12;
    sbit  VOFF12_OFF178_bit at OFF178.B13;
    sbit  VOFF13_OFF178_bit at OFF178.B14;
    sbit  VOFF14_OFF178_bit at OFF178.B15;
    sbit  VOFF15_OFF178_bit at OFF178.B16;
    sbit  VOFF16_OFF178_bit at OFF178.B17;
sfr unsigned long   volatile OFF179           absolute 0xBF81080C;
    sbit  VOFF0_OFF179_bit at OFF179.B1;
    sbit  VOFF1_OFF179_bit at OFF179.B2;
    sbit  VOFF2_OFF179_bit at OFF179.B3;
    sbit  VOFF3_OFF179_bit at OFF179.B4;
    sbit  VOFF4_OFF179_bit at OFF179.B5;
    sbit  VOFF5_OFF179_bit at OFF179.B6;
    sbit  VOFF6_OFF179_bit at OFF179.B7;
    sbit  VOFF7_OFF179_bit at OFF179.B8;
    sbit  VOFF8_OFF179_bit at OFF179.B9;
    sbit  VOFF9_OFF179_bit at OFF179.B10;
    sbit  VOFF10_OFF179_bit at OFF179.B11;
    sbit  VOFF11_OFF179_bit at OFF179.B12;
    sbit  VOFF12_OFF179_bit at OFF179.B13;
    sbit  VOFF13_OFF179_bit at OFF179.B14;
    sbit  VOFF14_OFF179_bit at OFF179.B15;
    sbit  VOFF15_OFF179_bit at OFF179.B16;
    sbit  VOFF16_OFF179_bit at OFF179.B17;
sfr unsigned long   volatile OFF180           absolute 0xBF810810;
    sbit  VOFF0_OFF180_bit at OFF180.B1;
    sbit  VOFF1_OFF180_bit at OFF180.B2;
    sbit  VOFF2_OFF180_bit at OFF180.B3;
    sbit  VOFF3_OFF180_bit at OFF180.B4;
    sbit  VOFF4_OFF180_bit at OFF180.B5;
    sbit  VOFF5_OFF180_bit at OFF180.B6;
    sbit  VOFF6_OFF180_bit at OFF180.B7;
    sbit  VOFF7_OFF180_bit at OFF180.B8;
    sbit  VOFF8_OFF180_bit at OFF180.B9;
    sbit  VOFF9_OFF180_bit at OFF180.B10;
    sbit  VOFF10_OFF180_bit at OFF180.B11;
    sbit  VOFF11_OFF180_bit at OFF180.B12;
    sbit  VOFF12_OFF180_bit at OFF180.B13;
    sbit  VOFF13_OFF180_bit at OFF180.B14;
    sbit  VOFF14_OFF180_bit at OFF180.B15;
    sbit  VOFF15_OFF180_bit at OFF180.B16;
    sbit  VOFF16_OFF180_bit at OFF180.B17;
sfr unsigned long   volatile OFF181           absolute 0xBF810814;
    sbit  VOFF0_OFF181_bit at OFF181.B1;
    sbit  VOFF1_OFF181_bit at OFF181.B2;
    sbit  VOFF2_OFF181_bit at OFF181.B3;
    sbit  VOFF3_OFF181_bit at OFF181.B4;
    sbit  VOFF4_OFF181_bit at OFF181.B5;
    sbit  VOFF5_OFF181_bit at OFF181.B6;
    sbit  VOFF6_OFF181_bit at OFF181.B7;
    sbit  VOFF7_OFF181_bit at OFF181.B8;
    sbit  VOFF8_OFF181_bit at OFF181.B9;
    sbit  VOFF9_OFF181_bit at OFF181.B10;
    sbit  VOFF10_OFF181_bit at OFF181.B11;
    sbit  VOFF11_OFF181_bit at OFF181.B12;
    sbit  VOFF12_OFF181_bit at OFF181.B13;
    sbit  VOFF13_OFF181_bit at OFF181.B14;
    sbit  VOFF14_OFF181_bit at OFF181.B15;
    sbit  VOFF15_OFF181_bit at OFF181.B16;
    sbit  VOFF16_OFF181_bit at OFF181.B17;
sfr unsigned long   volatile OFF182           absolute 0xBF810818;
    sbit  VOFF0_OFF182_bit at OFF182.B1;
    sbit  VOFF1_OFF182_bit at OFF182.B2;
    sbit  VOFF2_OFF182_bit at OFF182.B3;
    sbit  VOFF3_OFF182_bit at OFF182.B4;
    sbit  VOFF4_OFF182_bit at OFF182.B5;
    sbit  VOFF5_OFF182_bit at OFF182.B6;
    sbit  VOFF6_OFF182_bit at OFF182.B7;
    sbit  VOFF7_OFF182_bit at OFF182.B8;
    sbit  VOFF8_OFF182_bit at OFF182.B9;
    sbit  VOFF9_OFF182_bit at OFF182.B10;
    sbit  VOFF10_OFF182_bit at OFF182.B11;
    sbit  VOFF11_OFF182_bit at OFF182.B12;
    sbit  VOFF12_OFF182_bit at OFF182.B13;
    sbit  VOFF13_OFF182_bit at OFF182.B14;
    sbit  VOFF14_OFF182_bit at OFF182.B15;
    sbit  VOFF15_OFF182_bit at OFF182.B16;
    sbit  VOFF16_OFF182_bit at OFF182.B17;
sfr unsigned long   volatile OFF183           absolute 0xBF81081C;
    sbit  VOFF0_OFF183_bit at OFF183.B1;
    sbit  VOFF1_OFF183_bit at OFF183.B2;
    sbit  VOFF2_OFF183_bit at OFF183.B3;
    sbit  VOFF3_OFF183_bit at OFF183.B4;
    sbit  VOFF4_OFF183_bit at OFF183.B5;
    sbit  VOFF5_OFF183_bit at OFF183.B6;
    sbit  VOFF6_OFF183_bit at OFF183.B7;
    sbit  VOFF7_OFF183_bit at OFF183.B8;
    sbit  VOFF8_OFF183_bit at OFF183.B9;
    sbit  VOFF9_OFF183_bit at OFF183.B10;
    sbit  VOFF10_OFF183_bit at OFF183.B11;
    sbit  VOFF11_OFF183_bit at OFF183.B12;
    sbit  VOFF12_OFF183_bit at OFF183.B13;
    sbit  VOFF13_OFF183_bit at OFF183.B14;
    sbit  VOFF14_OFF183_bit at OFF183.B15;
    sbit  VOFF15_OFF183_bit at OFF183.B16;
    sbit  VOFF16_OFF183_bit at OFF183.B17;
sfr unsigned long   volatile OFF184           absolute 0xBF810820;
    sbit  VOFF0_OFF184_bit at OFF184.B1;
    sbit  VOFF1_OFF184_bit at OFF184.B2;
    sbit  VOFF2_OFF184_bit at OFF184.B3;
    sbit  VOFF3_OFF184_bit at OFF184.B4;
    sbit  VOFF4_OFF184_bit at OFF184.B5;
    sbit  VOFF5_OFF184_bit at OFF184.B6;
    sbit  VOFF6_OFF184_bit at OFF184.B7;
    sbit  VOFF7_OFF184_bit at OFF184.B8;
    sbit  VOFF8_OFF184_bit at OFF184.B9;
    sbit  VOFF9_OFF184_bit at OFF184.B10;
    sbit  VOFF10_OFF184_bit at OFF184.B11;
    sbit  VOFF11_OFF184_bit at OFF184.B12;
    sbit  VOFF12_OFF184_bit at OFF184.B13;
    sbit  VOFF13_OFF184_bit at OFF184.B14;
    sbit  VOFF14_OFF184_bit at OFF184.B15;
    sbit  VOFF15_OFF184_bit at OFF184.B16;
    sbit  VOFF16_OFF184_bit at OFF184.B17;
sfr unsigned long   volatile OFF185           absolute 0xBF810824;
    sbit  VOFF0_OFF185_bit at OFF185.B1;
    sbit  VOFF1_OFF185_bit at OFF185.B2;
    sbit  VOFF2_OFF185_bit at OFF185.B3;
    sbit  VOFF3_OFF185_bit at OFF185.B4;
    sbit  VOFF4_OFF185_bit at OFF185.B5;
    sbit  VOFF5_OFF185_bit at OFF185.B6;
    sbit  VOFF6_OFF185_bit at OFF185.B7;
    sbit  VOFF7_OFF185_bit at OFF185.B8;
    sbit  VOFF8_OFF185_bit at OFF185.B9;
    sbit  VOFF9_OFF185_bit at OFF185.B10;
    sbit  VOFF10_OFF185_bit at OFF185.B11;
    sbit  VOFF11_OFF185_bit at OFF185.B12;
    sbit  VOFF12_OFF185_bit at OFF185.B13;
    sbit  VOFF13_OFF185_bit at OFF185.B14;
    sbit  VOFF14_OFF185_bit at OFF185.B15;
    sbit  VOFF15_OFF185_bit at OFF185.B16;
    sbit  VOFF16_OFF185_bit at OFF185.B17;
sfr unsigned long   volatile OFF186           absolute 0xBF810828;
    sbit  VOFF0_OFF186_bit at OFF186.B1;
    sbit  VOFF1_OFF186_bit at OFF186.B2;
    sbit  VOFF2_OFF186_bit at OFF186.B3;
    sbit  VOFF3_OFF186_bit at OFF186.B4;
    sbit  VOFF4_OFF186_bit at OFF186.B5;
    sbit  VOFF5_OFF186_bit at OFF186.B6;
    sbit  VOFF6_OFF186_bit at OFF186.B7;
    sbit  VOFF7_OFF186_bit at OFF186.B8;
    sbit  VOFF8_OFF186_bit at OFF186.B9;
    sbit  VOFF9_OFF186_bit at OFF186.B10;
    sbit  VOFF10_OFF186_bit at OFF186.B11;
    sbit  VOFF11_OFF186_bit at OFF186.B12;
    sbit  VOFF12_OFF186_bit at OFF186.B13;
    sbit  VOFF13_OFF186_bit at OFF186.B14;
    sbit  VOFF14_OFF186_bit at OFF186.B15;
    sbit  VOFF15_OFF186_bit at OFF186.B16;
    sbit  VOFF16_OFF186_bit at OFF186.B17;
sfr unsigned long   volatile OFF187           absolute 0xBF81082C;
    sbit  VOFF0_OFF187_bit at OFF187.B1;
    sbit  VOFF1_OFF187_bit at OFF187.B2;
    sbit  VOFF2_OFF187_bit at OFF187.B3;
    sbit  VOFF3_OFF187_bit at OFF187.B4;
    sbit  VOFF4_OFF187_bit at OFF187.B5;
    sbit  VOFF5_OFF187_bit at OFF187.B6;
    sbit  VOFF6_OFF187_bit at OFF187.B7;
    sbit  VOFF7_OFF187_bit at OFF187.B8;
    sbit  VOFF8_OFF187_bit at OFF187.B9;
    sbit  VOFF9_OFF187_bit at OFF187.B10;
    sbit  VOFF10_OFF187_bit at OFF187.B11;
    sbit  VOFF11_OFF187_bit at OFF187.B12;
    sbit  VOFF12_OFF187_bit at OFF187.B13;
    sbit  VOFF13_OFF187_bit at OFF187.B14;
    sbit  VOFF14_OFF187_bit at OFF187.B15;
    sbit  VOFF15_OFF187_bit at OFF187.B16;
    sbit  VOFF16_OFF187_bit at OFF187.B17;
sfr unsigned long   volatile OFF188           absolute 0xBF810830;
    sbit  VOFF0_OFF188_bit at OFF188.B1;
    sbit  VOFF1_OFF188_bit at OFF188.B2;
    sbit  VOFF2_OFF188_bit at OFF188.B3;
    sbit  VOFF3_OFF188_bit at OFF188.B4;
    sbit  VOFF4_OFF188_bit at OFF188.B5;
    sbit  VOFF5_OFF188_bit at OFF188.B6;
    sbit  VOFF6_OFF188_bit at OFF188.B7;
    sbit  VOFF7_OFF188_bit at OFF188.B8;
    sbit  VOFF8_OFF188_bit at OFF188.B9;
    sbit  VOFF9_OFF188_bit at OFF188.B10;
    sbit  VOFF10_OFF188_bit at OFF188.B11;
    sbit  VOFF11_OFF188_bit at OFF188.B12;
    sbit  VOFF12_OFF188_bit at OFF188.B13;
    sbit  VOFF13_OFF188_bit at OFF188.B14;
    sbit  VOFF14_OFF188_bit at OFF188.B15;
    sbit  VOFF15_OFF188_bit at OFF188.B16;
    sbit  VOFF16_OFF188_bit at OFF188.B17;
sfr unsigned long   volatile OFF189           absolute 0xBF810834;
    sbit  VOFF0_OFF189_bit at OFF189.B1;
    sbit  VOFF1_OFF189_bit at OFF189.B2;
    sbit  VOFF2_OFF189_bit at OFF189.B3;
    sbit  VOFF3_OFF189_bit at OFF189.B4;
    sbit  VOFF4_OFF189_bit at OFF189.B5;
    sbit  VOFF5_OFF189_bit at OFF189.B6;
    sbit  VOFF6_OFF189_bit at OFF189.B7;
    sbit  VOFF7_OFF189_bit at OFF189.B8;
    sbit  VOFF8_OFF189_bit at OFF189.B9;
    sbit  VOFF9_OFF189_bit at OFF189.B10;
    sbit  VOFF10_OFF189_bit at OFF189.B11;
    sbit  VOFF11_OFF189_bit at OFF189.B12;
    sbit  VOFF12_OFF189_bit at OFF189.B13;
    sbit  VOFF13_OFF189_bit at OFF189.B14;
    sbit  VOFF14_OFF189_bit at OFF189.B15;
    sbit  VOFF15_OFF189_bit at OFF189.B16;
    sbit  VOFF16_OFF189_bit at OFF189.B17;
sfr unsigned long   volatile OFF190           absolute 0xBF810838;
    sbit  VOFF0_OFF190_bit at OFF190.B1;
    sbit  VOFF1_OFF190_bit at OFF190.B2;
    sbit  VOFF2_OFF190_bit at OFF190.B3;
    sbit  VOFF3_OFF190_bit at OFF190.B4;
    sbit  VOFF4_OFF190_bit at OFF190.B5;
    sbit  VOFF5_OFF190_bit at OFF190.B6;
    sbit  VOFF6_OFF190_bit at OFF190.B7;
    sbit  VOFF7_OFF190_bit at OFF190.B8;
    sbit  VOFF8_OFF190_bit at OFF190.B9;
    sbit  VOFF9_OFF190_bit at OFF190.B10;
    sbit  VOFF10_OFF190_bit at OFF190.B11;
    sbit  VOFF11_OFF190_bit at OFF190.B12;
    sbit  VOFF12_OFF190_bit at OFF190.B13;
    sbit  VOFF13_OFF190_bit at OFF190.B14;
    sbit  VOFF14_OFF190_bit at OFF190.B15;
    sbit  VOFF15_OFF190_bit at OFF190.B16;
    sbit  VOFF16_OFF190_bit at OFF190.B17;
sfr atomic unsigned long   volatile DMACON           absolute 0xBF811000;
    const register unsigned short int DMABUSY = 11;
    sbit  DMABUSY_bit at DMACON.B11;
    const register unsigned short int SUSPEND = 12;
    sbit  SUSPEND_bit at DMACON.B12;
    sbit  ON_DMACON_bit at DMACON.B15;
sfr unsigned long   volatile DMACONCLR        absolute 0xBF811004;
sfr unsigned long   volatile DMACONSET        absolute 0xBF811008;
sfr unsigned long   volatile DMACONINV        absolute 0xBF81100C;
sfr atomic unsigned long   volatile DMASTAT          absolute 0xBF811010;
    const register unsigned short int DMACH0 = 0;
    sbit  DMACH0_bit at DMASTAT.B0;
    const register unsigned short int DMACH1 = 1;
    sbit  DMACH1_bit at DMASTAT.B1;
    const register unsigned short int DMACH2 = 2;
    sbit  DMACH2_bit at DMASTAT.B2;
    const register unsigned short int RDWR = 31;
    sbit  RDWR_bit at DMASTAT.B31;
sfr unsigned long   volatile DMASTATCLR       absolute 0xBF811014;
sfr unsigned long   volatile DMASTATSET       absolute 0xBF811018;
sfr unsigned long   volatile DMASTATINV       absolute 0xBF81101C;
sfr atomic unsigned long   volatile DMAADDR          absolute 0xBF811020;
    const register unsigned short int DMAADDR0 = 0;
    sbit  DMAADDR0_bit at DMAADDR.B0;
    const register unsigned short int DMAADDR1 = 1;
    sbit  DMAADDR1_bit at DMAADDR.B1;
    const register unsigned short int DMAADDR2 = 2;
    sbit  DMAADDR2_bit at DMAADDR.B2;
    const register unsigned short int DMAADDR3 = 3;
    sbit  DMAADDR3_bit at DMAADDR.B3;
    const register unsigned short int DMAADDR4 = 4;
    sbit  DMAADDR4_bit at DMAADDR.B4;
    const register unsigned short int DMAADDR5 = 5;
    sbit  DMAADDR5_bit at DMAADDR.B5;
    const register unsigned short int DMAADDR6 = 6;
    sbit  DMAADDR6_bit at DMAADDR.B6;
    const register unsigned short int DMAADDR7 = 7;
    sbit  DMAADDR7_bit at DMAADDR.B7;
    const register unsigned short int DMAADDR8 = 8;
    sbit  DMAADDR8_bit at DMAADDR.B8;
    const register unsigned short int DMAADDR9 = 9;
    sbit  DMAADDR9_bit at DMAADDR.B9;
    const register unsigned short int DMAADDR10 = 10;
    sbit  DMAADDR10_bit at DMAADDR.B10;
    const register unsigned short int DMAADDR11 = 11;
    sbit  DMAADDR11_bit at DMAADDR.B11;
    const register unsigned short int DMAADDR12 = 12;
    sbit  DMAADDR12_bit at DMAADDR.B12;
    const register unsigned short int DMAADDR13 = 13;
    sbit  DMAADDR13_bit at DMAADDR.B13;
    const register unsigned short int DMAADDR14 = 14;
    sbit  DMAADDR14_bit at DMAADDR.B14;
    const register unsigned short int DMAADDR15 = 15;
    sbit  DMAADDR15_bit at DMAADDR.B15;
    const register unsigned short int DMAADDR16 = 16;
    sbit  DMAADDR16_bit at DMAADDR.B16;
    const register unsigned short int DMAADDR17 = 17;
    sbit  DMAADDR17_bit at DMAADDR.B17;
    const register unsigned short int DMAADDR18 = 18;
    sbit  DMAADDR18_bit at DMAADDR.B18;
    const register unsigned short int DMAADDR19 = 19;
    sbit  DMAADDR19_bit at DMAADDR.B19;
    const register unsigned short int DMAADDR20 = 20;
    sbit  DMAADDR20_bit at DMAADDR.B20;
    const register unsigned short int DMAADDR21 = 21;
    sbit  DMAADDR21_bit at DMAADDR.B21;
    const register unsigned short int DMAADDR22 = 22;
    sbit  DMAADDR22_bit at DMAADDR.B22;
    const register unsigned short int DMAADDR23 = 23;
    sbit  DMAADDR23_bit at DMAADDR.B23;
    const register unsigned short int DMAADDR24 = 24;
    sbit  DMAADDR24_bit at DMAADDR.B24;
    const register unsigned short int DMAADDR25 = 25;
    sbit  DMAADDR25_bit at DMAADDR.B25;
    const register unsigned short int DMAADDR26 = 26;
    sbit  DMAADDR26_bit at DMAADDR.B26;
    const register unsigned short int DMAADDR27 = 27;
    sbit  DMAADDR27_bit at DMAADDR.B27;
    const register unsigned short int DMAADDR28 = 28;
    sbit  DMAADDR28_bit at DMAADDR.B28;
    const register unsigned short int DMAADDR29 = 29;
    sbit  DMAADDR29_bit at DMAADDR.B29;
    const register unsigned short int DMAADDR30 = 30;
    sbit  DMAADDR30_bit at DMAADDR.B30;
    const register unsigned short int DMAADDR31 = 31;
    sbit  DMAADDR31_bit at DMAADDR.B31;
sfr unsigned long   volatile DMAADDRCLR       absolute 0xBF811024;
sfr unsigned long   volatile DMAADDRSET       absolute 0xBF811028;
sfr unsigned long   volatile DMAADDRINV       absolute 0xBF81102C;
sfr atomic unsigned long   volatile DCRCCON          absolute 0xBF811030;
    const register unsigned short int CRCCH0 = 0;
    sbit  CRCCH0_bit at DCRCCON.B0;
    const register unsigned short int CRCCH1 = 1;
    sbit  CRCCH1_bit at DCRCCON.B1;
    const register unsigned short int CRCCH2 = 2;
    sbit  CRCCH2_bit at DCRCCON.B2;
    const register unsigned short int CRCTYP = 5;
    sbit  CRCTYP_bit at DCRCCON.B5;
    const register unsigned short int CRCAPP = 6;
    sbit  CRCAPP_bit at DCRCCON.B6;
    const register unsigned short int CRCEN = 7;
    sbit  CRCEN_bit at DCRCCON.B7;
    const register unsigned short int PLEN0 = 8;
    sbit  PLEN0_bit at DCRCCON.B8;
    const register unsigned short int PLEN1 = 9;
    sbit  PLEN1_bit at DCRCCON.B9;
    const register unsigned short int PLEN2 = 10;
    sbit  PLEN2_bit at DCRCCON.B10;
    const register unsigned short int PLEN3 = 11;
    sbit  PLEN3_bit at DCRCCON.B11;
    const register unsigned short int PLEN4 = 12;
    sbit  PLEN4_bit at DCRCCON.B12;
    const register unsigned short int BITO = 24;
    sbit  BITO_bit at DCRCCON.B24;
    const register unsigned short int WBO = 27;
    sbit  WBO_bit at DCRCCON.B27;
    const register unsigned short int BYTO0 = 28;
    sbit  BYTO0_bit at DCRCCON.B28;
    const register unsigned short int BYTO1 = 29;
    sbit  BYTO1_bit at DCRCCON.B29;
sfr unsigned long   volatile DCRCCONCLR       absolute 0xBF811034;
sfr unsigned long   volatile DCRCCONSET       absolute 0xBF811038;
sfr unsigned long   volatile DCRCCONINV       absolute 0xBF81103C;
sfr atomic unsigned long   volatile DCRCDATA         absolute 0xBF811040;
    const register unsigned short int DCRCDATA0 = 0;
    sbit  DCRCDATA0_bit at DCRCDATA.B0;
    const register unsigned short int DCRCDATA1 = 1;
    sbit  DCRCDATA1_bit at DCRCDATA.B1;
    const register unsigned short int DCRCDATA2 = 2;
    sbit  DCRCDATA2_bit at DCRCDATA.B2;
    const register unsigned short int DCRCDATA3 = 3;
    sbit  DCRCDATA3_bit at DCRCDATA.B3;
    const register unsigned short int DCRCDATA4 = 4;
    sbit  DCRCDATA4_bit at DCRCDATA.B4;
    const register unsigned short int DCRCDATA5 = 5;
    sbit  DCRCDATA5_bit at DCRCDATA.B5;
    const register unsigned short int DCRCDATA6 = 6;
    sbit  DCRCDATA6_bit at DCRCDATA.B6;
    const register unsigned short int DCRCDATA7 = 7;
    sbit  DCRCDATA7_bit at DCRCDATA.B7;
    const register unsigned short int DCRCDATA8 = 8;
    sbit  DCRCDATA8_bit at DCRCDATA.B8;
    const register unsigned short int DCRCDATA9 = 9;
    sbit  DCRCDATA9_bit at DCRCDATA.B9;
    const register unsigned short int DCRCDATA10 = 10;
    sbit  DCRCDATA10_bit at DCRCDATA.B10;
    const register unsigned short int DCRCDATA11 = 11;
    sbit  DCRCDATA11_bit at DCRCDATA.B11;
    const register unsigned short int DCRCDATA12 = 12;
    sbit  DCRCDATA12_bit at DCRCDATA.B12;
    const register unsigned short int DCRCDATA13 = 13;
    sbit  DCRCDATA13_bit at DCRCDATA.B13;
    const register unsigned short int DCRCDATA14 = 14;
    sbit  DCRCDATA14_bit at DCRCDATA.B14;
    const register unsigned short int DCRCDATA15 = 15;
    sbit  DCRCDATA15_bit at DCRCDATA.B15;
    const register unsigned short int DCRCDATA16 = 16;
    sbit  DCRCDATA16_bit at DCRCDATA.B16;
    const register unsigned short int DCRCDATA17 = 17;
    sbit  DCRCDATA17_bit at DCRCDATA.B17;
    const register unsigned short int DCRCDATA18 = 18;
    sbit  DCRCDATA18_bit at DCRCDATA.B18;
    const register unsigned short int DCRCDATA19 = 19;
    sbit  DCRCDATA19_bit at DCRCDATA.B19;
    const register unsigned short int DCRCDATA20 = 20;
    sbit  DCRCDATA20_bit at DCRCDATA.B20;
    const register unsigned short int DCRCDATA21 = 21;
    sbit  DCRCDATA21_bit at DCRCDATA.B21;
    const register unsigned short int DCRCDATA22 = 22;
    sbit  DCRCDATA22_bit at DCRCDATA.B22;
    const register unsigned short int DCRCDATA23 = 23;
    sbit  DCRCDATA23_bit at DCRCDATA.B23;
    const register unsigned short int DCRCDATA24 = 24;
    sbit  DCRCDATA24_bit at DCRCDATA.B24;
    const register unsigned short int DCRCDATA25 = 25;
    sbit  DCRCDATA25_bit at DCRCDATA.B25;
    const register unsigned short int DCRCDATA26 = 26;
    sbit  DCRCDATA26_bit at DCRCDATA.B26;
    const register unsigned short int DCRCDATA27 = 27;
    sbit  DCRCDATA27_bit at DCRCDATA.B27;
    const register unsigned short int DCRCDATA28 = 28;
    sbit  DCRCDATA28_bit at DCRCDATA.B28;
    const register unsigned short int DCRCDATA29 = 29;
    sbit  DCRCDATA29_bit at DCRCDATA.B29;
    const register unsigned short int DCRCDATA30 = 30;
    sbit  DCRCDATA30_bit at DCRCDATA.B30;
    const register unsigned short int DCRCDATA31 = 31;
    sbit  DCRCDATA31_bit at DCRCDATA.B31;
sfr unsigned long   volatile DCRCDATACLR      absolute 0xBF811044;
sfr unsigned long   volatile DCRCDATASET      absolute 0xBF811048;
sfr unsigned long   volatile DCRCDATAINV      absolute 0xBF81104C;
sfr atomic unsigned long   volatile DCRCXOR          absolute 0xBF811050;
    const register unsigned short int DCRCXOR0 = 0;
    sbit  DCRCXOR0_bit at DCRCXOR.B0;
    const register unsigned short int DCRCXOR1 = 1;
    sbit  DCRCXOR1_bit at DCRCXOR.B1;
    const register unsigned short int DCRCXOR2 = 2;
    sbit  DCRCXOR2_bit at DCRCXOR.B2;
    const register unsigned short int DCRCXOR3 = 3;
    sbit  DCRCXOR3_bit at DCRCXOR.B3;
    const register unsigned short int DCRCXOR4 = 4;
    sbit  DCRCXOR4_bit at DCRCXOR.B4;
    const register unsigned short int DCRCXOR5 = 5;
    sbit  DCRCXOR5_bit at DCRCXOR.B5;
    const register unsigned short int DCRCXOR6 = 6;
    sbit  DCRCXOR6_bit at DCRCXOR.B6;
    const register unsigned short int DCRCXOR7 = 7;
    sbit  DCRCXOR7_bit at DCRCXOR.B7;
    const register unsigned short int DCRCXOR8 = 8;
    sbit  DCRCXOR8_bit at DCRCXOR.B8;
    const register unsigned short int DCRCXOR9 = 9;
    sbit  DCRCXOR9_bit at DCRCXOR.B9;
    const register unsigned short int DCRCXOR10 = 10;
    sbit  DCRCXOR10_bit at DCRCXOR.B10;
    const register unsigned short int DCRCXOR11 = 11;
    sbit  DCRCXOR11_bit at DCRCXOR.B11;
    const register unsigned short int DCRCXOR12 = 12;
    sbit  DCRCXOR12_bit at DCRCXOR.B12;
    const register unsigned short int DCRCXOR13 = 13;
    sbit  DCRCXOR13_bit at DCRCXOR.B13;
    const register unsigned short int DCRCXOR14 = 14;
    sbit  DCRCXOR14_bit at DCRCXOR.B14;
    const register unsigned short int DCRCXOR15 = 15;
    sbit  DCRCXOR15_bit at DCRCXOR.B15;
    const register unsigned short int DCRCXOR16 = 16;
    sbit  DCRCXOR16_bit at DCRCXOR.B16;
    const register unsigned short int DCRCXOR17 = 17;
    sbit  DCRCXOR17_bit at DCRCXOR.B17;
    const register unsigned short int DCRCXOR18 = 18;
    sbit  DCRCXOR18_bit at DCRCXOR.B18;
    const register unsigned short int DCRCXOR19 = 19;
    sbit  DCRCXOR19_bit at DCRCXOR.B19;
    const register unsigned short int DCRCXOR20 = 20;
    sbit  DCRCXOR20_bit at DCRCXOR.B20;
    const register unsigned short int DCRCXOR21 = 21;
    sbit  DCRCXOR21_bit at DCRCXOR.B21;
    const register unsigned short int DCRCXOR22 = 22;
    sbit  DCRCXOR22_bit at DCRCXOR.B22;
    const register unsigned short int DCRCXOR23 = 23;
    sbit  DCRCXOR23_bit at DCRCXOR.B23;
    const register unsigned short int DCRCXOR24 = 24;
    sbit  DCRCXOR24_bit at DCRCXOR.B24;
    const register unsigned short int DCRCXOR25 = 25;
    sbit  DCRCXOR25_bit at DCRCXOR.B25;
    const register unsigned short int DCRCXOR26 = 26;
    sbit  DCRCXOR26_bit at DCRCXOR.B26;
    const register unsigned short int DCRCXOR27 = 27;
    sbit  DCRCXOR27_bit at DCRCXOR.B27;
    const register unsigned short int DCRCXOR28 = 28;
    sbit  DCRCXOR28_bit at DCRCXOR.B28;
    const register unsigned short int DCRCXOR29 = 29;
    sbit  DCRCXOR29_bit at DCRCXOR.B29;
    const register unsigned short int DCRCXOR30 = 30;
    sbit  DCRCXOR30_bit at DCRCXOR.B30;
    const register unsigned short int DCRCXOR31 = 31;
    sbit  DCRCXOR31_bit at DCRCXOR.B31;
sfr unsigned long   volatile DCRCXORCLR       absolute 0xBF811054;
sfr unsigned long   volatile DCRCXORSET       absolute 0xBF811058;
sfr unsigned long   volatile DCRCXORINV       absolute 0xBF81105C;
sfr atomic unsigned long   volatile DCH0CON          absolute 0xBF811060;
    const register unsigned short int CHPRI0 = 0;
    sbit  CHPRI0_bit at DCH0CON.B0;
    const register unsigned short int CHPRI1 = 1;
    sbit  CHPRI1_bit at DCH0CON.B1;
    const register unsigned short int CHEDET = 2;
    sbit  CHEDET_bit at DCH0CON.B2;
    const register unsigned short int CHAEN = 4;
    sbit  CHAEN_bit at DCH0CON.B4;
    const register unsigned short int CHCHN = 5;
    sbit  CHCHN_bit at DCH0CON.B5;
    const register unsigned short int CHAED = 6;
    sbit  CHAED_bit at DCH0CON.B6;
    const register unsigned short int CHEN = 7;
    sbit  CHEN_bit at DCH0CON.B7;
    const register unsigned short int CHCHNS = 8;
    sbit  CHCHNS_bit at DCH0CON.B8;
    const register unsigned short int CHPATLEN = 11;
    sbit  CHPATLEN_bit at DCH0CON.B11;
    const register unsigned short int CHPIGNEN = 13;
    sbit  CHPIGNEN_bit at DCH0CON.B13;
    const register unsigned short int CHBUSY = 15;
    sbit  CHBUSY_bit at DCH0CON.B15;
    const register unsigned short int CHPIGN0 = 24;
    sbit  CHPIGN0_bit at DCH0CON.B24;
    const register unsigned short int CHPIGN1 = 25;
    sbit  CHPIGN1_bit at DCH0CON.B25;
    const register unsigned short int CHPIGN2 = 26;
    sbit  CHPIGN2_bit at DCH0CON.B26;
    const register unsigned short int CHPIGN3 = 27;
    sbit  CHPIGN3_bit at DCH0CON.B27;
    const register unsigned short int CHPIGN4 = 28;
    sbit  CHPIGN4_bit at DCH0CON.B28;
    const register unsigned short int CHPIGN5 = 29;
    sbit  CHPIGN5_bit at DCH0CON.B29;
    const register unsigned short int CHPIGN6 = 30;
    sbit  CHPIGN6_bit at DCH0CON.B30;
    const register unsigned short int CHPIGN7 = 31;
    sbit  CHPIGN7_bit at DCH0CON.B31;
sfr unsigned long   volatile DCH0CONCLR       absolute 0xBF811064;
sfr unsigned long   volatile DCH0CONSET       absolute 0xBF811068;
sfr unsigned long   volatile DCH0CONINV       absolute 0xBF81106C;
sfr atomic unsigned long   volatile DCH0ECON         absolute 0xBF811070;
    const register unsigned short int AIRQEN = 3;
    sbit  AIRQEN_bit at DCH0ECON.B3;
    const register unsigned short int SIRQEN = 4;
    sbit  SIRQEN_bit at DCH0ECON.B4;
    const register unsigned short int PATEN = 5;
    sbit  PATEN_bit at DCH0ECON.B5;
    const register unsigned short int CABORT = 6;
    sbit  CABORT_bit at DCH0ECON.B6;
    const register unsigned short int CFORCE = 7;
    sbit  CFORCE_bit at DCH0ECON.B7;
    const register unsigned short int CHSIRQ0 = 8;
    sbit  CHSIRQ0_bit at DCH0ECON.B8;
    const register unsigned short int CHSIRQ1 = 9;
    sbit  CHSIRQ1_bit at DCH0ECON.B9;
    const register unsigned short int CHSIRQ2 = 10;
    sbit  CHSIRQ2_bit at DCH0ECON.B10;
    const register unsigned short int CHSIRQ3 = 11;
    sbit  CHSIRQ3_bit at DCH0ECON.B11;
    const register unsigned short int CHSIRQ4 = 12;
    sbit  CHSIRQ4_bit at DCH0ECON.B12;
    const register unsigned short int CHSIRQ5 = 13;
    sbit  CHSIRQ5_bit at DCH0ECON.B13;
    const register unsigned short int CHSIRQ6 = 14;
    sbit  CHSIRQ6_bit at DCH0ECON.B14;
    const register unsigned short int CHSIRQ7 = 15;
    sbit  CHSIRQ7_bit at DCH0ECON.B15;
    const register unsigned short int CHAIRQ0 = 16;
    sbit  CHAIRQ0_bit at DCH0ECON.B16;
    const register unsigned short int CHAIRQ1 = 17;
    sbit  CHAIRQ1_bit at DCH0ECON.B17;
    const register unsigned short int CHAIRQ2 = 18;
    sbit  CHAIRQ2_bit at DCH0ECON.B18;
    const register unsigned short int CHAIRQ3 = 19;
    sbit  CHAIRQ3_bit at DCH0ECON.B19;
    const register unsigned short int CHAIRQ4 = 20;
    sbit  CHAIRQ4_bit at DCH0ECON.B20;
    const register unsigned short int CHAIRQ5 = 21;
    sbit  CHAIRQ5_bit at DCH0ECON.B21;
    const register unsigned short int CHAIRQ6 = 22;
    sbit  CHAIRQ6_bit at DCH0ECON.B22;
    const register unsigned short int CHAIRQ7 = 23;
    sbit  CHAIRQ7_bit at DCH0ECON.B23;
sfr unsigned long   volatile DCH0ECONCLR      absolute 0xBF811074;
sfr unsigned long   volatile DCH0ECONSET      absolute 0xBF811078;
sfr unsigned long   volatile DCH0ECONINV      absolute 0xBF81107C;
sfr atomic unsigned long   volatile DCH0INT          absolute 0xBF811080;
    const register unsigned short int CHERIF = 0;
    sbit  CHERIF_bit at DCH0INT.B0;
    const register unsigned short int CHTAIF = 1;
    sbit  CHTAIF_bit at DCH0INT.B1;
    const register unsigned short int CHCCIF = 2;
    sbit  CHCCIF_bit at DCH0INT.B2;
    const register unsigned short int CHBCIF = 3;
    sbit  CHBCIF_bit at DCH0INT.B3;
    const register unsigned short int CHDHIF = 4;
    sbit  CHDHIF_bit at DCH0INT.B4;
    const register unsigned short int CHDDIF = 5;
    sbit  CHDDIF_bit at DCH0INT.B5;
    const register unsigned short int CHSHIF = 6;
    sbit  CHSHIF_bit at DCH0INT.B6;
    const register unsigned short int CHSDIF = 7;
    sbit  CHSDIF_bit at DCH0INT.B7;
    const register unsigned short int CHERIE = 16;
    sbit  CHERIE_bit at DCH0INT.B16;
    const register unsigned short int CHTAIE = 17;
    sbit  CHTAIE_bit at DCH0INT.B17;
    const register unsigned short int CHCCIE = 18;
    sbit  CHCCIE_bit at DCH0INT.B18;
    const register unsigned short int CHBCIE = 19;
    sbit  CHBCIE_bit at DCH0INT.B19;
    const register unsigned short int CHDHIE = 20;
    sbit  CHDHIE_bit at DCH0INT.B20;
    const register unsigned short int CHDDIE = 21;
    sbit  CHDDIE_bit at DCH0INT.B21;
    const register unsigned short int CHSHIE = 22;
    sbit  CHSHIE_bit at DCH0INT.B22;
    const register unsigned short int CHSDIE = 23;
    sbit  CHSDIE_bit at DCH0INT.B23;
sfr unsigned long   volatile DCH0INTCLR       absolute 0xBF811084;
sfr unsigned long   volatile DCH0INTSET       absolute 0xBF811088;
sfr unsigned long   volatile DCH0INTINV       absolute 0xBF81108C;
sfr atomic unsigned long   volatile DCH0SSA          absolute 0xBF811090;
    const register unsigned short int CHSSA0 = 0;
    sbit  CHSSA0_bit at DCH0SSA.B0;
    const register unsigned short int CHSSA1 = 1;
    sbit  CHSSA1_bit at DCH0SSA.B1;
    const register unsigned short int CHSSA2 = 2;
    sbit  CHSSA2_bit at DCH0SSA.B2;
    const register unsigned short int CHSSA3 = 3;
    sbit  CHSSA3_bit at DCH0SSA.B3;
    const register unsigned short int CHSSA4 = 4;
    sbit  CHSSA4_bit at DCH0SSA.B4;
    const register unsigned short int CHSSA5 = 5;
    sbit  CHSSA5_bit at DCH0SSA.B5;
    const register unsigned short int CHSSA6 = 6;
    sbit  CHSSA6_bit at DCH0SSA.B6;
    const register unsigned short int CHSSA7 = 7;
    sbit  CHSSA7_bit at DCH0SSA.B7;
    const register unsigned short int CHSSA8 = 8;
    sbit  CHSSA8_bit at DCH0SSA.B8;
    const register unsigned short int CHSSA9 = 9;
    sbit  CHSSA9_bit at DCH0SSA.B9;
    const register unsigned short int CHSSA10 = 10;
    sbit  CHSSA10_bit at DCH0SSA.B10;
    const register unsigned short int CHSSA11 = 11;
    sbit  CHSSA11_bit at DCH0SSA.B11;
    const register unsigned short int CHSSA12 = 12;
    sbit  CHSSA12_bit at DCH0SSA.B12;
    const register unsigned short int CHSSA13 = 13;
    sbit  CHSSA13_bit at DCH0SSA.B13;
    const register unsigned short int CHSSA14 = 14;
    sbit  CHSSA14_bit at DCH0SSA.B14;
    const register unsigned short int CHSSA15 = 15;
    sbit  CHSSA15_bit at DCH0SSA.B15;
    const register unsigned short int CHSSA16 = 16;
    sbit  CHSSA16_bit at DCH0SSA.B16;
    const register unsigned short int CHSSA17 = 17;
    sbit  CHSSA17_bit at DCH0SSA.B17;
    const register unsigned short int CHSSA18 = 18;
    sbit  CHSSA18_bit at DCH0SSA.B18;
    const register unsigned short int CHSSA19 = 19;
    sbit  CHSSA19_bit at DCH0SSA.B19;
    const register unsigned short int CHSSA20 = 20;
    sbit  CHSSA20_bit at DCH0SSA.B20;
    const register unsigned short int CHSSA21 = 21;
    sbit  CHSSA21_bit at DCH0SSA.B21;
    const register unsigned short int CHSSA22 = 22;
    sbit  CHSSA22_bit at DCH0SSA.B22;
    const register unsigned short int CHSSA23 = 23;
    sbit  CHSSA23_bit at DCH0SSA.B23;
    const register unsigned short int CHSSA24 = 24;
    sbit  CHSSA24_bit at DCH0SSA.B24;
    const register unsigned short int CHSSA25 = 25;
    sbit  CHSSA25_bit at DCH0SSA.B25;
    const register unsigned short int CHSSA26 = 26;
    sbit  CHSSA26_bit at DCH0SSA.B26;
    const register unsigned short int CHSSA27 = 27;
    sbit  CHSSA27_bit at DCH0SSA.B27;
    const register unsigned short int CHSSA28 = 28;
    sbit  CHSSA28_bit at DCH0SSA.B28;
    const register unsigned short int CHSSA29 = 29;
    sbit  CHSSA29_bit at DCH0SSA.B29;
    const register unsigned short int CHSSA30 = 30;
    sbit  CHSSA30_bit at DCH0SSA.B30;
    const register unsigned short int CHSSA31 = 31;
    sbit  CHSSA31_bit at DCH0SSA.B31;
sfr unsigned long   volatile DCH0SSACLR       absolute 0xBF811094;
sfr unsigned long   volatile DCH0SSASET       absolute 0xBF811098;
sfr unsigned long   volatile DCH0SSAINV       absolute 0xBF81109C;
sfr atomic unsigned long   volatile DCH0DSA          absolute 0xBF8110A0;
    const register unsigned short int CHDSA0 = 0;
    sbit  CHDSA0_bit at DCH0DSA.B0;
    const register unsigned short int CHDSA1 = 1;
    sbit  CHDSA1_bit at DCH0DSA.B1;
    const register unsigned short int CHDSA2 = 2;
    sbit  CHDSA2_bit at DCH0DSA.B2;
    const register unsigned short int CHDSA3 = 3;
    sbit  CHDSA3_bit at DCH0DSA.B3;
    const register unsigned short int CHDSA4 = 4;
    sbit  CHDSA4_bit at DCH0DSA.B4;
    const register unsigned short int CHDSA5 = 5;
    sbit  CHDSA5_bit at DCH0DSA.B5;
    const register unsigned short int CHDSA6 = 6;
    sbit  CHDSA6_bit at DCH0DSA.B6;
    const register unsigned short int CHDSA7 = 7;
    sbit  CHDSA7_bit at DCH0DSA.B7;
    const register unsigned short int CHDSA8 = 8;
    sbit  CHDSA8_bit at DCH0DSA.B8;
    const register unsigned short int CHDSA9 = 9;
    sbit  CHDSA9_bit at DCH0DSA.B9;
    const register unsigned short int CHDSA10 = 10;
    sbit  CHDSA10_bit at DCH0DSA.B10;
    const register unsigned short int CHDSA11 = 11;
    sbit  CHDSA11_bit at DCH0DSA.B11;
    const register unsigned short int CHDSA12 = 12;
    sbit  CHDSA12_bit at DCH0DSA.B12;
    const register unsigned short int CHDSA13 = 13;
    sbit  CHDSA13_bit at DCH0DSA.B13;
    const register unsigned short int CHDSA14 = 14;
    sbit  CHDSA14_bit at DCH0DSA.B14;
    const register unsigned short int CHDSA15 = 15;
    sbit  CHDSA15_bit at DCH0DSA.B15;
    const register unsigned short int CHDSA16 = 16;
    sbit  CHDSA16_bit at DCH0DSA.B16;
    const register unsigned short int CHDSA17 = 17;
    sbit  CHDSA17_bit at DCH0DSA.B17;
    const register unsigned short int CHDSA18 = 18;
    sbit  CHDSA18_bit at DCH0DSA.B18;
    const register unsigned short int CHDSA19 = 19;
    sbit  CHDSA19_bit at DCH0DSA.B19;
    const register unsigned short int CHDSA20 = 20;
    sbit  CHDSA20_bit at DCH0DSA.B20;
    const register unsigned short int CHDSA21 = 21;
    sbit  CHDSA21_bit at DCH0DSA.B21;
    const register unsigned short int CHDSA22 = 22;
    sbit  CHDSA22_bit at DCH0DSA.B22;
    const register unsigned short int CHDSA23 = 23;
    sbit  CHDSA23_bit at DCH0DSA.B23;
    const register unsigned short int CHDSA24 = 24;
    sbit  CHDSA24_bit at DCH0DSA.B24;
    const register unsigned short int CHDSA25 = 25;
    sbit  CHDSA25_bit at DCH0DSA.B25;
    const register unsigned short int CHDSA26 = 26;
    sbit  CHDSA26_bit at DCH0DSA.B26;
    const register unsigned short int CHDSA27 = 27;
    sbit  CHDSA27_bit at DCH0DSA.B27;
    const register unsigned short int CHDSA28 = 28;
    sbit  CHDSA28_bit at DCH0DSA.B28;
    const register unsigned short int CHDSA29 = 29;
    sbit  CHDSA29_bit at DCH0DSA.B29;
    const register unsigned short int CHDSA30 = 30;
    sbit  CHDSA30_bit at DCH0DSA.B30;
    const register unsigned short int CHDSA31 = 31;
    sbit  CHDSA31_bit at DCH0DSA.B31;
sfr unsigned long   volatile DCH0DSACLR       absolute 0xBF8110A4;
sfr unsigned long   volatile DCH0DSASET       absolute 0xBF8110A8;
sfr unsigned long   volatile DCH0DSAINV       absolute 0xBF8110AC;
sfr atomic unsigned long   volatile DCH0SSIZ         absolute 0xBF8110B0;
    const register unsigned short int CHSSIZ0 = 0;
    sbit  CHSSIZ0_bit at DCH0SSIZ.B0;
    const register unsigned short int CHSSIZ1 = 1;
    sbit  CHSSIZ1_bit at DCH0SSIZ.B1;
    const register unsigned short int CHSSIZ2 = 2;
    sbit  CHSSIZ2_bit at DCH0SSIZ.B2;
    const register unsigned short int CHSSIZ3 = 3;
    sbit  CHSSIZ3_bit at DCH0SSIZ.B3;
    const register unsigned short int CHSSIZ4 = 4;
    sbit  CHSSIZ4_bit at DCH0SSIZ.B4;
    const register unsigned short int CHSSIZ5 = 5;
    sbit  CHSSIZ5_bit at DCH0SSIZ.B5;
    const register unsigned short int CHSSIZ6 = 6;
    sbit  CHSSIZ6_bit at DCH0SSIZ.B6;
    const register unsigned short int CHSSIZ7 = 7;
    sbit  CHSSIZ7_bit at DCH0SSIZ.B7;
    const register unsigned short int CHSSIZ8 = 8;
    sbit  CHSSIZ8_bit at DCH0SSIZ.B8;
    const register unsigned short int CHSSIZ9 = 9;
    sbit  CHSSIZ9_bit at DCH0SSIZ.B9;
    const register unsigned short int CHSSIZ10 = 10;
    sbit  CHSSIZ10_bit at DCH0SSIZ.B10;
    const register unsigned short int CHSSIZ11 = 11;
    sbit  CHSSIZ11_bit at DCH0SSIZ.B11;
    const register unsigned short int CHSSIZ12 = 12;
    sbit  CHSSIZ12_bit at DCH0SSIZ.B12;
    const register unsigned short int CHSSIZ13 = 13;
    sbit  CHSSIZ13_bit at DCH0SSIZ.B13;
    const register unsigned short int CHSSIZ14 = 14;
    sbit  CHSSIZ14_bit at DCH0SSIZ.B14;
    const register unsigned short int CHSSIZ15 = 15;
    sbit  CHSSIZ15_bit at DCH0SSIZ.B15;
sfr unsigned long   volatile DCH0SSIZCLR      absolute 0xBF8110B4;
sfr unsigned long   volatile DCH0SSIZSET      absolute 0xBF8110B8;
sfr unsigned long   volatile DCH0SSIZINV      absolute 0xBF8110BC;
sfr atomic unsigned long   volatile DCH0DSIZ         absolute 0xBF8110C0;
    const register unsigned short int CHDSIZ0 = 0;
    sbit  CHDSIZ0_bit at DCH0DSIZ.B0;
    const register unsigned short int CHDSIZ1 = 1;
    sbit  CHDSIZ1_bit at DCH0DSIZ.B1;
    const register unsigned short int CHDSIZ2 = 2;
    sbit  CHDSIZ2_bit at DCH0DSIZ.B2;
    const register unsigned short int CHDSIZ3 = 3;
    sbit  CHDSIZ3_bit at DCH0DSIZ.B3;
    const register unsigned short int CHDSIZ4 = 4;
    sbit  CHDSIZ4_bit at DCH0DSIZ.B4;
    const register unsigned short int CHDSIZ5 = 5;
    sbit  CHDSIZ5_bit at DCH0DSIZ.B5;
    const register unsigned short int CHDSIZ6 = 6;
    sbit  CHDSIZ6_bit at DCH0DSIZ.B6;
    const register unsigned short int CHDSIZ7 = 7;
    sbit  CHDSIZ7_bit at DCH0DSIZ.B7;
    const register unsigned short int CHDSIZ8 = 8;
    sbit  CHDSIZ8_bit at DCH0DSIZ.B8;
    const register unsigned short int CHDSIZ9 = 9;
    sbit  CHDSIZ9_bit at DCH0DSIZ.B9;
    const register unsigned short int CHDSIZ10 = 10;
    sbit  CHDSIZ10_bit at DCH0DSIZ.B10;
    const register unsigned short int CHDSIZ11 = 11;
    sbit  CHDSIZ11_bit at DCH0DSIZ.B11;
    const register unsigned short int CHDSIZ12 = 12;
    sbit  CHDSIZ12_bit at DCH0DSIZ.B12;
    const register unsigned short int CHDSIZ13 = 13;
    sbit  CHDSIZ13_bit at DCH0DSIZ.B13;
    const register unsigned short int CHDSIZ14 = 14;
    sbit  CHDSIZ14_bit at DCH0DSIZ.B14;
    const register unsigned short int CHDSIZ15 = 15;
    sbit  CHDSIZ15_bit at DCH0DSIZ.B15;
sfr unsigned long   volatile DCH0DSIZCLR      absolute 0xBF8110C4;
sfr unsigned long   volatile DCH0DSIZSET      absolute 0xBF8110C8;
sfr unsigned long   volatile DCH0DSIZINV      absolute 0xBF8110CC;
sfr atomic unsigned long   volatile DCH0SPTR         absolute 0xBF8110D0;
    const register unsigned short int CHSPTR0 = 0;
    sbit  CHSPTR0_bit at DCH0SPTR.B0;
    const register unsigned short int CHSPTR1 = 1;
    sbit  CHSPTR1_bit at DCH0SPTR.B1;
    const register unsigned short int CHSPTR2 = 2;
    sbit  CHSPTR2_bit at DCH0SPTR.B2;
    const register unsigned short int CHSPTR3 = 3;
    sbit  CHSPTR3_bit at DCH0SPTR.B3;
    const register unsigned short int CHSPTR4 = 4;
    sbit  CHSPTR4_bit at DCH0SPTR.B4;
    const register unsigned short int CHSPTR5 = 5;
    sbit  CHSPTR5_bit at DCH0SPTR.B5;
    const register unsigned short int CHSPTR6 = 6;
    sbit  CHSPTR6_bit at DCH0SPTR.B6;
    const register unsigned short int CHSPTR7 = 7;
    sbit  CHSPTR7_bit at DCH0SPTR.B7;
    const register unsigned short int CHSPTR8 = 8;
    sbit  CHSPTR8_bit at DCH0SPTR.B8;
    const register unsigned short int CHSPTR9 = 9;
    sbit  CHSPTR9_bit at DCH0SPTR.B9;
    const register unsigned short int CHSPTR10 = 10;
    sbit  CHSPTR10_bit at DCH0SPTR.B10;
    const register unsigned short int CHSPTR11 = 11;
    sbit  CHSPTR11_bit at DCH0SPTR.B11;
    const register unsigned short int CHSPTR12 = 12;
    sbit  CHSPTR12_bit at DCH0SPTR.B12;
    const register unsigned short int CHSPTR13 = 13;
    sbit  CHSPTR13_bit at DCH0SPTR.B13;
    const register unsigned short int CHSPTR14 = 14;
    sbit  CHSPTR14_bit at DCH0SPTR.B14;
    const register unsigned short int CHSPTR15 = 15;
    sbit  CHSPTR15_bit at DCH0SPTR.B15;
sfr unsigned long   volatile DCH0SPTRCLR      absolute 0xBF8110D4;
sfr unsigned long   volatile DCH0SPTRSET      absolute 0xBF8110D8;
sfr unsigned long   volatile DCH0SPTRINV      absolute 0xBF8110DC;
sfr atomic unsigned long   volatile DCH0DPTR         absolute 0xBF8110E0;
    const register unsigned short int CHDPTR0 = 0;
    sbit  CHDPTR0_bit at DCH0DPTR.B0;
    const register unsigned short int CHDPTR1 = 1;
    sbit  CHDPTR1_bit at DCH0DPTR.B1;
    const register unsigned short int CHDPTR2 = 2;
    sbit  CHDPTR2_bit at DCH0DPTR.B2;
    const register unsigned short int CHDPTR3 = 3;
    sbit  CHDPTR3_bit at DCH0DPTR.B3;
    const register unsigned short int CHDPTR4 = 4;
    sbit  CHDPTR4_bit at DCH0DPTR.B4;
    const register unsigned short int CHDPTR5 = 5;
    sbit  CHDPTR5_bit at DCH0DPTR.B5;
    const register unsigned short int CHDPTR6 = 6;
    sbit  CHDPTR6_bit at DCH0DPTR.B6;
    const register unsigned short int CHDPTR7 = 7;
    sbit  CHDPTR7_bit at DCH0DPTR.B7;
    const register unsigned short int CHDPTR8 = 8;
    sbit  CHDPTR8_bit at DCH0DPTR.B8;
    const register unsigned short int CHDPTR9 = 9;
    sbit  CHDPTR9_bit at DCH0DPTR.B9;
    const register unsigned short int CHDPTR10 = 10;
    sbit  CHDPTR10_bit at DCH0DPTR.B10;
    const register unsigned short int CHDPTR11 = 11;
    sbit  CHDPTR11_bit at DCH0DPTR.B11;
    const register unsigned short int CHDPTR12 = 12;
    sbit  CHDPTR12_bit at DCH0DPTR.B12;
    const register unsigned short int CHDPTR13 = 13;
    sbit  CHDPTR13_bit at DCH0DPTR.B13;
    const register unsigned short int CHDPTR14 = 14;
    sbit  CHDPTR14_bit at DCH0DPTR.B14;
    const register unsigned short int CHDPTR15 = 15;
    sbit  CHDPTR15_bit at DCH0DPTR.B15;
sfr unsigned long   volatile DCH0DPTRCLR      absolute 0xBF8110E4;
sfr unsigned long   volatile DCH0DPTRSET      absolute 0xBF8110E8;
sfr unsigned long   volatile DCH0DPTRINV      absolute 0xBF8110EC;
sfr atomic unsigned long   volatile DCH0CSIZ         absolute 0xBF8110F0;
    const register unsigned short int CHCSIZ0 = 0;
    sbit  CHCSIZ0_bit at DCH0CSIZ.B0;
    const register unsigned short int CHCSIZ1 = 1;
    sbit  CHCSIZ1_bit at DCH0CSIZ.B1;
    const register unsigned short int CHCSIZ2 = 2;
    sbit  CHCSIZ2_bit at DCH0CSIZ.B2;
    const register unsigned short int CHCSIZ3 = 3;
    sbit  CHCSIZ3_bit at DCH0CSIZ.B3;
    const register unsigned short int CHCSIZ4 = 4;
    sbit  CHCSIZ4_bit at DCH0CSIZ.B4;
    const register unsigned short int CHCSIZ5 = 5;
    sbit  CHCSIZ5_bit at DCH0CSIZ.B5;
    const register unsigned short int CHCSIZ6 = 6;
    sbit  CHCSIZ6_bit at DCH0CSIZ.B6;
    const register unsigned short int CHCSIZ7 = 7;
    sbit  CHCSIZ7_bit at DCH0CSIZ.B7;
    const register unsigned short int CHCSIZ8 = 8;
    sbit  CHCSIZ8_bit at DCH0CSIZ.B8;
    const register unsigned short int CHCSIZ9 = 9;
    sbit  CHCSIZ9_bit at DCH0CSIZ.B9;
    const register unsigned short int CHCSIZ10 = 10;
    sbit  CHCSIZ10_bit at DCH0CSIZ.B10;
    const register unsigned short int CHCSIZ11 = 11;
    sbit  CHCSIZ11_bit at DCH0CSIZ.B11;
    const register unsigned short int CHCSIZ12 = 12;
    sbit  CHCSIZ12_bit at DCH0CSIZ.B12;
    const register unsigned short int CHCSIZ13 = 13;
    sbit  CHCSIZ13_bit at DCH0CSIZ.B13;
    const register unsigned short int CHCSIZ14 = 14;
    sbit  CHCSIZ14_bit at DCH0CSIZ.B14;
    const register unsigned short int CHCSIZ15 = 15;
    sbit  CHCSIZ15_bit at DCH0CSIZ.B15;
sfr unsigned long   volatile DCH0CSIZCLR      absolute 0xBF8110F4;
sfr unsigned long   volatile DCH0CSIZSET      absolute 0xBF8110F8;
sfr unsigned long   volatile DCH0CSIZINV      absolute 0xBF8110FC;
sfr atomic unsigned long   volatile DCH0CPTR         absolute 0xBF811100;
    const register unsigned short int CHCPTR0 = 0;
    sbit  CHCPTR0_bit at DCH0CPTR.B0;
    const register unsigned short int CHCPTR1 = 1;
    sbit  CHCPTR1_bit at DCH0CPTR.B1;
    const register unsigned short int CHCPTR2 = 2;
    sbit  CHCPTR2_bit at DCH0CPTR.B2;
    const register unsigned short int CHCPTR3 = 3;
    sbit  CHCPTR3_bit at DCH0CPTR.B3;
    const register unsigned short int CHCPTR4 = 4;
    sbit  CHCPTR4_bit at DCH0CPTR.B4;
    const register unsigned short int CHCPTR5 = 5;
    sbit  CHCPTR5_bit at DCH0CPTR.B5;
    const register unsigned short int CHCPTR6 = 6;
    sbit  CHCPTR6_bit at DCH0CPTR.B6;
    const register unsigned short int CHCPTR7 = 7;
    sbit  CHCPTR7_bit at DCH0CPTR.B7;
    const register unsigned short int CHCPTR8 = 8;
    sbit  CHCPTR8_bit at DCH0CPTR.B8;
    const register unsigned short int CHCPTR9 = 9;
    sbit  CHCPTR9_bit at DCH0CPTR.B9;
    const register unsigned short int CHCPTR10 = 10;
    sbit  CHCPTR10_bit at DCH0CPTR.B10;
    const register unsigned short int CHCPTR11 = 11;
    sbit  CHCPTR11_bit at DCH0CPTR.B11;
    const register unsigned short int CHCPTR12 = 12;
    sbit  CHCPTR12_bit at DCH0CPTR.B12;
    const register unsigned short int CHCPTR13 = 13;
    sbit  CHCPTR13_bit at DCH0CPTR.B13;
    const register unsigned short int CHCPTR14 = 14;
    sbit  CHCPTR14_bit at DCH0CPTR.B14;
    const register unsigned short int CHCPTR15 = 15;
    sbit  CHCPTR15_bit at DCH0CPTR.B15;
sfr atomic unsigned long   volatile DCS0CPTR         absolute 0xBF811100;
    sbit  CHCPTR0_DCS0CPTR_bit at DCS0CPTR.B0;
    sbit  CHCPTR1_DCS0CPTR_bit at DCS0CPTR.B1;
    sbit  CHCPTR2_DCS0CPTR_bit at DCS0CPTR.B2;
    sbit  CHCPTR3_DCS0CPTR_bit at DCS0CPTR.B3;
    sbit  CHCPTR4_DCS0CPTR_bit at DCS0CPTR.B4;
    sbit  CHCPTR5_DCS0CPTR_bit at DCS0CPTR.B5;
    sbit  CHCPTR6_DCS0CPTR_bit at DCS0CPTR.B6;
    sbit  CHCPTR7_DCS0CPTR_bit at DCS0CPTR.B7;
    sbit  CHCPTR8_DCS0CPTR_bit at DCS0CPTR.B8;
    sbit  CHCPTR9_DCS0CPTR_bit at DCS0CPTR.B9;
    sbit  CHCPTR10_DCS0CPTR_bit at DCS0CPTR.B10;
    sbit  CHCPTR11_DCS0CPTR_bit at DCS0CPTR.B11;
    sbit  CHCPTR12_DCS0CPTR_bit at DCS0CPTR.B12;
    sbit  CHCPTR13_DCS0CPTR_bit at DCS0CPTR.B13;
    sbit  CHCPTR14_DCS0CPTR_bit at DCS0CPTR.B14;
    sbit  CHCPTR15_DCS0CPTR_bit at DCS0CPTR.B15;
sfr unsigned long   volatile DCH0CPTRCLR      absolute 0xBF811104;
sfr unsigned long   volatile DCS0CPTRCLR      absolute 0xBF811104;
sfr unsigned long   volatile DCH0CPTRSET      absolute 0xBF811108;
sfr unsigned long   volatile DCS0CPTRSET      absolute 0xBF811108;
sfr unsigned long   volatile DCH0CPTRINV      absolute 0xBF81110C;
sfr unsigned long   volatile DCS0CPTRINV      absolute 0xBF81110C;
sfr atomic unsigned long   volatile DCH0DAT          absolute 0xBF811110;
    const register unsigned short int CHPDAT0 = 0;
    sbit  CHPDAT0_bit at DCH0DAT.B0;
    const register unsigned short int CHPDAT1 = 1;
    sbit  CHPDAT1_bit at DCH0DAT.B1;
    const register unsigned short int CHPDAT2 = 2;
    sbit  CHPDAT2_bit at DCH0DAT.B2;
    const register unsigned short int CHPDAT3 = 3;
    sbit  CHPDAT3_bit at DCH0DAT.B3;
    const register unsigned short int CHPDAT4 = 4;
    sbit  CHPDAT4_bit at DCH0DAT.B4;
    const register unsigned short int CHPDAT5 = 5;
    sbit  CHPDAT5_bit at DCH0DAT.B5;
    const register unsigned short int CHPDAT6 = 6;
    sbit  CHPDAT6_bit at DCH0DAT.B6;
    const register unsigned short int CHPDAT7 = 7;
    sbit  CHPDAT7_bit at DCH0DAT.B7;
    const register unsigned short int CHPDAT8 = 8;
    sbit  CHPDAT8_bit at DCH0DAT.B8;
    const register unsigned short int CHPDAT9 = 9;
    sbit  CHPDAT9_bit at DCH0DAT.B9;
    const register unsigned short int CHPDAT10 = 10;
    sbit  CHPDAT10_bit at DCH0DAT.B10;
    const register unsigned short int CHPDAT11 = 11;
    sbit  CHPDAT11_bit at DCH0DAT.B11;
    const register unsigned short int CHPDAT12 = 12;
    sbit  CHPDAT12_bit at DCH0DAT.B12;
    const register unsigned short int CHPDAT13 = 13;
    sbit  CHPDAT13_bit at DCH0DAT.B13;
    const register unsigned short int CHPDAT14 = 14;
    sbit  CHPDAT14_bit at DCH0DAT.B14;
    const register unsigned short int CHPDAT15 = 15;
    sbit  CHPDAT15_bit at DCH0DAT.B15;
sfr unsigned long   volatile DCH0DATCLR       absolute 0xBF811114;
sfr unsigned long   volatile DCH0DATSET       absolute 0xBF811118;
sfr unsigned long   volatile DCH0DATINV       absolute 0xBF81111C;
sfr atomic unsigned long   volatile DCH1CON          absolute 0xBF811120;
    sbit  CHPRI0_DCH1CON_bit at DCH1CON.B0;
    sbit  CHPRI1_DCH1CON_bit at DCH1CON.B1;
    sbit  CHEDET_DCH1CON_bit at DCH1CON.B2;
    sbit  CHAEN_DCH1CON_bit at DCH1CON.B4;
    sbit  CHCHN_DCH1CON_bit at DCH1CON.B5;
    sbit  CHAED_DCH1CON_bit at DCH1CON.B6;
    sbit  CHEN_DCH1CON_bit at DCH1CON.B7;
    sbit  CHCHNS_DCH1CON_bit at DCH1CON.B8;
    sbit  CHPATLEN_DCH1CON_bit at DCH1CON.B11;
    sbit  CHPIGNEN_DCH1CON_bit at DCH1CON.B13;
    sbit  CHBUSY_DCH1CON_bit at DCH1CON.B15;
    sbit  CHPIGN0_DCH1CON_bit at DCH1CON.B24;
    sbit  CHPIGN1_DCH1CON_bit at DCH1CON.B25;
    sbit  CHPIGN2_DCH1CON_bit at DCH1CON.B26;
    sbit  CHPIGN3_DCH1CON_bit at DCH1CON.B27;
    sbit  CHPIGN4_DCH1CON_bit at DCH1CON.B28;
    sbit  CHPIGN5_DCH1CON_bit at DCH1CON.B29;
    sbit  CHPIGN6_DCH1CON_bit at DCH1CON.B30;
    sbit  CHPIGN7_DCH1CON_bit at DCH1CON.B31;
sfr unsigned long   volatile DCH1CONCLR       absolute 0xBF811124;
sfr unsigned long   volatile DCH1CONSET       absolute 0xBF811128;
sfr unsigned long   volatile DCH1CONINV       absolute 0xBF81112C;
sfr atomic unsigned long   volatile DCH1ECON         absolute 0xBF811130;
    sbit  AIRQEN_DCH1ECON_bit at DCH1ECON.B3;
    sbit  SIRQEN_DCH1ECON_bit at DCH1ECON.B4;
    sbit  PATEN_DCH1ECON_bit at DCH1ECON.B5;
    sbit  CABORT_DCH1ECON_bit at DCH1ECON.B6;
    sbit  CFORCE_DCH1ECON_bit at DCH1ECON.B7;
    sbit  CHSIRQ0_DCH1ECON_bit at DCH1ECON.B8;
    sbit  CHSIRQ1_DCH1ECON_bit at DCH1ECON.B9;
    sbit  CHSIRQ2_DCH1ECON_bit at DCH1ECON.B10;
    sbit  CHSIRQ3_DCH1ECON_bit at DCH1ECON.B11;
    sbit  CHSIRQ4_DCH1ECON_bit at DCH1ECON.B12;
    sbit  CHSIRQ5_DCH1ECON_bit at DCH1ECON.B13;
    sbit  CHSIRQ6_DCH1ECON_bit at DCH1ECON.B14;
    sbit  CHSIRQ7_DCH1ECON_bit at DCH1ECON.B15;
    sbit  CHAIRQ0_DCH1ECON_bit at DCH1ECON.B16;
    sbit  CHAIRQ1_DCH1ECON_bit at DCH1ECON.B17;
    sbit  CHAIRQ2_DCH1ECON_bit at DCH1ECON.B18;
    sbit  CHAIRQ3_DCH1ECON_bit at DCH1ECON.B19;
    sbit  CHAIRQ4_DCH1ECON_bit at DCH1ECON.B20;
    sbit  CHAIRQ5_DCH1ECON_bit at DCH1ECON.B21;
    sbit  CHAIRQ6_DCH1ECON_bit at DCH1ECON.B22;
    sbit  CHAIRQ7_DCH1ECON_bit at DCH1ECON.B23;
sfr unsigned long   volatile DCH1ECONCLR      absolute 0xBF811134;
sfr unsigned long   volatile DCH1ECONSET      absolute 0xBF811138;
sfr unsigned long   volatile DCH1ECONINV      absolute 0xBF81113C;
sfr atomic unsigned long   volatile DCH1INT          absolute 0xBF811140;
    sbit  CHERIF_DCH1INT_bit at DCH1INT.B0;
    sbit  CHTAIF_DCH1INT_bit at DCH1INT.B1;
    sbit  CHCCIF_DCH1INT_bit at DCH1INT.B2;
    sbit  CHBCIF_DCH1INT_bit at DCH1INT.B3;
    sbit  CHDHIF_DCH1INT_bit at DCH1INT.B4;
    sbit  CHDDIF_DCH1INT_bit at DCH1INT.B5;
    sbit  CHSHIF_DCH1INT_bit at DCH1INT.B6;
    sbit  CHSDIF_DCH1INT_bit at DCH1INT.B7;
    sbit  CHERIE_DCH1INT_bit at DCH1INT.B16;
    sbit  CHTAIE_DCH1INT_bit at DCH1INT.B17;
    sbit  CHCCIE_DCH1INT_bit at DCH1INT.B18;
    sbit  CHBCIE_DCH1INT_bit at DCH1INT.B19;
    sbit  CHDHIE_DCH1INT_bit at DCH1INT.B20;
    sbit  CHDDIE_DCH1INT_bit at DCH1INT.B21;
    sbit  CHSHIE_DCH1INT_bit at DCH1INT.B22;
    sbit  CHSDIE_DCH1INT_bit at DCH1INT.B23;
sfr unsigned long   volatile DCH1INTCLR       absolute 0xBF811144;
sfr unsigned long   volatile DCH1INTSET       absolute 0xBF811148;
sfr unsigned long   volatile DCH1INTINV       absolute 0xBF81114C;
sfr atomic unsigned long   volatile DCH1SSA          absolute 0xBF811150;
    sbit  CHSSA0_DCH1SSA_bit at DCH1SSA.B0;
    sbit  CHSSA1_DCH1SSA_bit at DCH1SSA.B1;
    sbit  CHSSA2_DCH1SSA_bit at DCH1SSA.B2;
    sbit  CHSSA3_DCH1SSA_bit at DCH1SSA.B3;
    sbit  CHSSA4_DCH1SSA_bit at DCH1SSA.B4;
    sbit  CHSSA5_DCH1SSA_bit at DCH1SSA.B5;
    sbit  CHSSA6_DCH1SSA_bit at DCH1SSA.B6;
    sbit  CHSSA7_DCH1SSA_bit at DCH1SSA.B7;
    sbit  CHSSA8_DCH1SSA_bit at DCH1SSA.B8;
    sbit  CHSSA9_DCH1SSA_bit at DCH1SSA.B9;
    sbit  CHSSA10_DCH1SSA_bit at DCH1SSA.B10;
    sbit  CHSSA11_DCH1SSA_bit at DCH1SSA.B11;
    sbit  CHSSA12_DCH1SSA_bit at DCH1SSA.B12;
    sbit  CHSSA13_DCH1SSA_bit at DCH1SSA.B13;
    sbit  CHSSA14_DCH1SSA_bit at DCH1SSA.B14;
    sbit  CHSSA15_DCH1SSA_bit at DCH1SSA.B15;
    sbit  CHSSA16_DCH1SSA_bit at DCH1SSA.B16;
    sbit  CHSSA17_DCH1SSA_bit at DCH1SSA.B17;
    sbit  CHSSA18_DCH1SSA_bit at DCH1SSA.B18;
    sbit  CHSSA19_DCH1SSA_bit at DCH1SSA.B19;
    sbit  CHSSA20_DCH1SSA_bit at DCH1SSA.B20;
    sbit  CHSSA21_DCH1SSA_bit at DCH1SSA.B21;
    sbit  CHSSA22_DCH1SSA_bit at DCH1SSA.B22;
    sbit  CHSSA23_DCH1SSA_bit at DCH1SSA.B23;
    sbit  CHSSA24_DCH1SSA_bit at DCH1SSA.B24;
    sbit  CHSSA25_DCH1SSA_bit at DCH1SSA.B25;
    sbit  CHSSA26_DCH1SSA_bit at DCH1SSA.B26;
    sbit  CHSSA27_DCH1SSA_bit at DCH1SSA.B27;
    sbit  CHSSA28_DCH1SSA_bit at DCH1SSA.B28;
    sbit  CHSSA29_DCH1SSA_bit at DCH1SSA.B29;
    sbit  CHSSA30_DCH1SSA_bit at DCH1SSA.B30;
    sbit  CHSSA31_DCH1SSA_bit at DCH1SSA.B31;
sfr unsigned long   volatile DCH1SSACLR       absolute 0xBF811154;
sfr unsigned long   volatile DCH1SSASET       absolute 0xBF811158;
sfr unsigned long   volatile DCH1SSAINV       absolute 0xBF81115C;
sfr atomic unsigned long   volatile DCH1DSA          absolute 0xBF811160;
    sbit  CHDSA0_DCH1DSA_bit at DCH1DSA.B0;
    sbit  CHDSA1_DCH1DSA_bit at DCH1DSA.B1;
    sbit  CHDSA2_DCH1DSA_bit at DCH1DSA.B2;
    sbit  CHDSA3_DCH1DSA_bit at DCH1DSA.B3;
    sbit  CHDSA4_DCH1DSA_bit at DCH1DSA.B4;
    sbit  CHDSA5_DCH1DSA_bit at DCH1DSA.B5;
    sbit  CHDSA6_DCH1DSA_bit at DCH1DSA.B6;
    sbit  CHDSA7_DCH1DSA_bit at DCH1DSA.B7;
    sbit  CHDSA8_DCH1DSA_bit at DCH1DSA.B8;
    sbit  CHDSA9_DCH1DSA_bit at DCH1DSA.B9;
    sbit  CHDSA10_DCH1DSA_bit at DCH1DSA.B10;
    sbit  CHDSA11_DCH1DSA_bit at DCH1DSA.B11;
    sbit  CHDSA12_DCH1DSA_bit at DCH1DSA.B12;
    sbit  CHDSA13_DCH1DSA_bit at DCH1DSA.B13;
    sbit  CHDSA14_DCH1DSA_bit at DCH1DSA.B14;
    sbit  CHDSA15_DCH1DSA_bit at DCH1DSA.B15;
    sbit  CHDSA16_DCH1DSA_bit at DCH1DSA.B16;
    sbit  CHDSA17_DCH1DSA_bit at DCH1DSA.B17;
    sbit  CHDSA18_DCH1DSA_bit at DCH1DSA.B18;
    sbit  CHDSA19_DCH1DSA_bit at DCH1DSA.B19;
    sbit  CHDSA20_DCH1DSA_bit at DCH1DSA.B20;
    sbit  CHDSA21_DCH1DSA_bit at DCH1DSA.B21;
    sbit  CHDSA22_DCH1DSA_bit at DCH1DSA.B22;
    sbit  CHDSA23_DCH1DSA_bit at DCH1DSA.B23;
    sbit  CHDSA24_DCH1DSA_bit at DCH1DSA.B24;
    sbit  CHDSA25_DCH1DSA_bit at DCH1DSA.B25;
    sbit  CHDSA26_DCH1DSA_bit at DCH1DSA.B26;
    sbit  CHDSA27_DCH1DSA_bit at DCH1DSA.B27;
    sbit  CHDSA28_DCH1DSA_bit at DCH1DSA.B28;
    sbit  CHDSA29_DCH1DSA_bit at DCH1DSA.B29;
    sbit  CHDSA30_DCH1DSA_bit at DCH1DSA.B30;
    sbit  CHDSA31_DCH1DSA_bit at DCH1DSA.B31;
sfr unsigned long   volatile DCH1DSACLR       absolute 0xBF811164;
sfr unsigned long   volatile DCH1DSASET       absolute 0xBF811168;
sfr unsigned long   volatile DCH1DSAINV       absolute 0xBF81116C;
sfr atomic unsigned long   volatile DCH1SSIZ         absolute 0xBF811170;
    sbit  CHSSIZ0_DCH1SSIZ_bit at DCH1SSIZ.B0;
    sbit  CHSSIZ1_DCH1SSIZ_bit at DCH1SSIZ.B1;
    sbit  CHSSIZ2_DCH1SSIZ_bit at DCH1SSIZ.B2;
    sbit  CHSSIZ3_DCH1SSIZ_bit at DCH1SSIZ.B3;
    sbit  CHSSIZ4_DCH1SSIZ_bit at DCH1SSIZ.B4;
    sbit  CHSSIZ5_DCH1SSIZ_bit at DCH1SSIZ.B5;
    sbit  CHSSIZ6_DCH1SSIZ_bit at DCH1SSIZ.B6;
    sbit  CHSSIZ7_DCH1SSIZ_bit at DCH1SSIZ.B7;
    sbit  CHSSIZ8_DCH1SSIZ_bit at DCH1SSIZ.B8;
    sbit  CHSSIZ9_DCH1SSIZ_bit at DCH1SSIZ.B9;
    sbit  CHSSIZ10_DCH1SSIZ_bit at DCH1SSIZ.B10;
    sbit  CHSSIZ11_DCH1SSIZ_bit at DCH1SSIZ.B11;
    sbit  CHSSIZ12_DCH1SSIZ_bit at DCH1SSIZ.B12;
    sbit  CHSSIZ13_DCH1SSIZ_bit at DCH1SSIZ.B13;
    sbit  CHSSIZ14_DCH1SSIZ_bit at DCH1SSIZ.B14;
    sbit  CHSSIZ15_DCH1SSIZ_bit at DCH1SSIZ.B15;
sfr unsigned long   volatile DCH1SSIZCLR      absolute 0xBF811174;
sfr unsigned long   volatile DCH1SSIZSET      absolute 0xBF811178;
sfr unsigned long   volatile DCH1SSIZINV      absolute 0xBF81117C;
sfr atomic unsigned long   volatile DCH1DSIZ         absolute 0xBF811180;
    sbit  CHDSIZ0_DCH1DSIZ_bit at DCH1DSIZ.B0;
    sbit  CHDSIZ1_DCH1DSIZ_bit at DCH1DSIZ.B1;
    sbit  CHDSIZ2_DCH1DSIZ_bit at DCH1DSIZ.B2;
    sbit  CHDSIZ3_DCH1DSIZ_bit at DCH1DSIZ.B3;
    sbit  CHDSIZ4_DCH1DSIZ_bit at DCH1DSIZ.B4;
    sbit  CHDSIZ5_DCH1DSIZ_bit at DCH1DSIZ.B5;
    sbit  CHDSIZ6_DCH1DSIZ_bit at DCH1DSIZ.B6;
    sbit  CHDSIZ7_DCH1DSIZ_bit at DCH1DSIZ.B7;
    sbit  CHDSIZ8_DCH1DSIZ_bit at DCH1DSIZ.B8;
    sbit  CHDSIZ9_DCH1DSIZ_bit at DCH1DSIZ.B9;
    sbit  CHDSIZ10_DCH1DSIZ_bit at DCH1DSIZ.B10;
    sbit  CHDSIZ11_DCH1DSIZ_bit at DCH1DSIZ.B11;
    sbit  CHDSIZ12_DCH1DSIZ_bit at DCH1DSIZ.B12;
    sbit  CHDSIZ13_DCH1DSIZ_bit at DCH1DSIZ.B13;
    sbit  CHDSIZ14_DCH1DSIZ_bit at DCH1DSIZ.B14;
    sbit  CHDSIZ15_DCH1DSIZ_bit at DCH1DSIZ.B15;
sfr unsigned long   volatile DCH1DSIZCLR      absolute 0xBF811184;
sfr unsigned long   volatile DCH1DSIZSET      absolute 0xBF811188;
sfr unsigned long   volatile DCH1DSIZINV      absolute 0xBF81118C;
sfr atomic unsigned long   volatile DCH1SPTR         absolute 0xBF811190;
    sbit  CHSPTR0_DCH1SPTR_bit at DCH1SPTR.B0;
    sbit  CHSPTR1_DCH1SPTR_bit at DCH1SPTR.B1;
    sbit  CHSPTR2_DCH1SPTR_bit at DCH1SPTR.B2;
    sbit  CHSPTR3_DCH1SPTR_bit at DCH1SPTR.B3;
    sbit  CHSPTR4_DCH1SPTR_bit at DCH1SPTR.B4;
    sbit  CHSPTR5_DCH1SPTR_bit at DCH1SPTR.B5;
    sbit  CHSPTR6_DCH1SPTR_bit at DCH1SPTR.B6;
    sbit  CHSPTR7_DCH1SPTR_bit at DCH1SPTR.B7;
    sbit  CHSPTR8_DCH1SPTR_bit at DCH1SPTR.B8;
    sbit  CHSPTR9_DCH1SPTR_bit at DCH1SPTR.B9;
    sbit  CHSPTR10_DCH1SPTR_bit at DCH1SPTR.B10;
    sbit  CHSPTR11_DCH1SPTR_bit at DCH1SPTR.B11;
    sbit  CHSPTR12_DCH1SPTR_bit at DCH1SPTR.B12;
    sbit  CHSPTR13_DCH1SPTR_bit at DCH1SPTR.B13;
    sbit  CHSPTR14_DCH1SPTR_bit at DCH1SPTR.B14;
    sbit  CHSPTR15_DCH1SPTR_bit at DCH1SPTR.B15;
sfr unsigned long   volatile DCH1SPTRCLR      absolute 0xBF811194;
sfr unsigned long   volatile DCH1SPTRSET      absolute 0xBF811198;
sfr unsigned long   volatile DCH1SPTRINV      absolute 0xBF81119C;
sfr atomic unsigned long   volatile DCH1DPTR         absolute 0xBF8111A0;
    sbit  CHDPTR0_DCH1DPTR_bit at DCH1DPTR.B0;
    sbit  CHDPTR1_DCH1DPTR_bit at DCH1DPTR.B1;
    sbit  CHDPTR2_DCH1DPTR_bit at DCH1DPTR.B2;
    sbit  CHDPTR3_DCH1DPTR_bit at DCH1DPTR.B3;
    sbit  CHDPTR4_DCH1DPTR_bit at DCH1DPTR.B4;
    sbit  CHDPTR5_DCH1DPTR_bit at DCH1DPTR.B5;
    sbit  CHDPTR6_DCH1DPTR_bit at DCH1DPTR.B6;
    sbit  CHDPTR7_DCH1DPTR_bit at DCH1DPTR.B7;
    sbit  CHDPTR8_DCH1DPTR_bit at DCH1DPTR.B8;
    sbit  CHDPTR9_DCH1DPTR_bit at DCH1DPTR.B9;
    sbit  CHDPTR10_DCH1DPTR_bit at DCH1DPTR.B10;
    sbit  CHDPTR11_DCH1DPTR_bit at DCH1DPTR.B11;
    sbit  CHDPTR12_DCH1DPTR_bit at DCH1DPTR.B12;
    sbit  CHDPTR13_DCH1DPTR_bit at DCH1DPTR.B13;
    sbit  CHDPTR14_DCH1DPTR_bit at DCH1DPTR.B14;
    sbit  CHDPTR15_DCH1DPTR_bit at DCH1DPTR.B15;
sfr unsigned long   volatile DCH1DPTRCLR      absolute 0xBF8111A4;
sfr unsigned long   volatile DCH1DPTRSET      absolute 0xBF8111A8;
sfr unsigned long   volatile DCH1DPTRINV      absolute 0xBF8111AC;
sfr atomic unsigned long   volatile DCH1CSIZ         absolute 0xBF8111B0;
    sbit  CHCSIZ0_DCH1CSIZ_bit at DCH1CSIZ.B0;
    sbit  CHCSIZ1_DCH1CSIZ_bit at DCH1CSIZ.B1;
    sbit  CHCSIZ2_DCH1CSIZ_bit at DCH1CSIZ.B2;
    sbit  CHCSIZ3_DCH1CSIZ_bit at DCH1CSIZ.B3;
    sbit  CHCSIZ4_DCH1CSIZ_bit at DCH1CSIZ.B4;
    sbit  CHCSIZ5_DCH1CSIZ_bit at DCH1CSIZ.B5;
    sbit  CHCSIZ6_DCH1CSIZ_bit at DCH1CSIZ.B6;
    sbit  CHCSIZ7_DCH1CSIZ_bit at DCH1CSIZ.B7;
    sbit  CHCSIZ8_DCH1CSIZ_bit at DCH1CSIZ.B8;
    sbit  CHCSIZ9_DCH1CSIZ_bit at DCH1CSIZ.B9;
    sbit  CHCSIZ10_DCH1CSIZ_bit at DCH1CSIZ.B10;
    sbit  CHCSIZ11_DCH1CSIZ_bit at DCH1CSIZ.B11;
    sbit  CHCSIZ12_DCH1CSIZ_bit at DCH1CSIZ.B12;
    sbit  CHCSIZ13_DCH1CSIZ_bit at DCH1CSIZ.B13;
    sbit  CHCSIZ14_DCH1CSIZ_bit at DCH1CSIZ.B14;
    sbit  CHCSIZ15_DCH1CSIZ_bit at DCH1CSIZ.B15;
sfr unsigned long   volatile DCH1CSIZCLR      absolute 0xBF8111B4;
sfr unsigned long   volatile DCH1CSIZSET      absolute 0xBF8111B8;
sfr unsigned long   volatile DCH1CSIZINV      absolute 0xBF8111BC;
sfr atomic unsigned long   volatile DCH1CPTR         absolute 0xBF8111C0;
    sbit  CHCPTR0_DCH1CPTR_bit at DCH1CPTR.B0;
    sbit  CHCPTR1_DCH1CPTR_bit at DCH1CPTR.B1;
    sbit  CHCPTR2_DCH1CPTR_bit at DCH1CPTR.B2;
    sbit  CHCPTR3_DCH1CPTR_bit at DCH1CPTR.B3;
    sbit  CHCPTR4_DCH1CPTR_bit at DCH1CPTR.B4;
    sbit  CHCPTR5_DCH1CPTR_bit at DCH1CPTR.B5;
    sbit  CHCPTR6_DCH1CPTR_bit at DCH1CPTR.B6;
    sbit  CHCPTR7_DCH1CPTR_bit at DCH1CPTR.B7;
    sbit  CHCPTR8_DCH1CPTR_bit at DCH1CPTR.B8;
    sbit  CHCPTR9_DCH1CPTR_bit at DCH1CPTR.B9;
    sbit  CHCPTR10_DCH1CPTR_bit at DCH1CPTR.B10;
    sbit  CHCPTR11_DCH1CPTR_bit at DCH1CPTR.B11;
    sbit  CHCPTR12_DCH1CPTR_bit at DCH1CPTR.B12;
    sbit  CHCPTR13_DCH1CPTR_bit at DCH1CPTR.B13;
    sbit  CHCPTR14_DCH1CPTR_bit at DCH1CPTR.B14;
    sbit  CHCPTR15_DCH1CPTR_bit at DCH1CPTR.B15;
sfr atomic unsigned long   volatile DCS1CPTR         absolute 0xBF8111C0;
    sbit  CHCPTR0_DCS1CPTR_bit at DCS1CPTR.B0;
    sbit  CHCPTR1_DCS1CPTR_bit at DCS1CPTR.B1;
    sbit  CHCPTR2_DCS1CPTR_bit at DCS1CPTR.B2;
    sbit  CHCPTR3_DCS1CPTR_bit at DCS1CPTR.B3;
    sbit  CHCPTR4_DCS1CPTR_bit at DCS1CPTR.B4;
    sbit  CHCPTR5_DCS1CPTR_bit at DCS1CPTR.B5;
    sbit  CHCPTR6_DCS1CPTR_bit at DCS1CPTR.B6;
    sbit  CHCPTR7_DCS1CPTR_bit at DCS1CPTR.B7;
    sbit  CHCPTR8_DCS1CPTR_bit at DCS1CPTR.B8;
    sbit  CHCPTR9_DCS1CPTR_bit at DCS1CPTR.B9;
    sbit  CHCPTR10_DCS1CPTR_bit at DCS1CPTR.B10;
    sbit  CHCPTR11_DCS1CPTR_bit at DCS1CPTR.B11;
    sbit  CHCPTR12_DCS1CPTR_bit at DCS1CPTR.B12;
    sbit  CHCPTR13_DCS1CPTR_bit at DCS1CPTR.B13;
    sbit  CHCPTR14_DCS1CPTR_bit at DCS1CPTR.B14;
    sbit  CHCPTR15_DCS1CPTR_bit at DCS1CPTR.B15;
sfr unsigned long   volatile DCH1CPTRCLR      absolute 0xBF8111C4;
sfr unsigned long   volatile DCS1CPTRCLR      absolute 0xBF8111C4;
sfr unsigned long   volatile DCH1CPTRSET      absolute 0xBF8111C8;
sfr unsigned long   volatile DCS1CPTRSET      absolute 0xBF8111C8;
sfr unsigned long   volatile DCH1CPTRINV      absolute 0xBF8111CC;
sfr unsigned long   volatile DCS1CPTRINV      absolute 0xBF8111CC;
sfr atomic unsigned long   volatile DCH1DAT          absolute 0xBF8111D0;
    sbit  CHPDAT0_DCH1DAT_bit at DCH1DAT.B0;
    sbit  CHPDAT1_DCH1DAT_bit at DCH1DAT.B1;
    sbit  CHPDAT2_DCH1DAT_bit at DCH1DAT.B2;
    sbit  CHPDAT3_DCH1DAT_bit at DCH1DAT.B3;
    sbit  CHPDAT4_DCH1DAT_bit at DCH1DAT.B4;
    sbit  CHPDAT5_DCH1DAT_bit at DCH1DAT.B5;
    sbit  CHPDAT6_DCH1DAT_bit at DCH1DAT.B6;
    sbit  CHPDAT7_DCH1DAT_bit at DCH1DAT.B7;
    sbit  CHPDAT8_DCH1DAT_bit at DCH1DAT.B8;
    sbit  CHPDAT9_DCH1DAT_bit at DCH1DAT.B9;
    sbit  CHPDAT10_DCH1DAT_bit at DCH1DAT.B10;
    sbit  CHPDAT11_DCH1DAT_bit at DCH1DAT.B11;
    sbit  CHPDAT12_DCH1DAT_bit at DCH1DAT.B12;
    sbit  CHPDAT13_DCH1DAT_bit at DCH1DAT.B13;
    sbit  CHPDAT14_DCH1DAT_bit at DCH1DAT.B14;
    sbit  CHPDAT15_DCH1DAT_bit at DCH1DAT.B15;
sfr unsigned long   volatile DCH1DATCLR       absolute 0xBF8111D4;
sfr unsigned long   volatile DCH1DATSET       absolute 0xBF8111D8;
sfr unsigned long   volatile DCH1DATINV       absolute 0xBF8111DC;
sfr atomic unsigned long   volatile DCH2CON          absolute 0xBF8111E0;
    sbit  CHPRI0_DCH2CON_bit at DCH2CON.B0;
    sbit  CHPRI1_DCH2CON_bit at DCH2CON.B1;
    sbit  CHEDET_DCH2CON_bit at DCH2CON.B2;
    sbit  CHAEN_DCH2CON_bit at DCH2CON.B4;
    sbit  CHCHN_DCH2CON_bit at DCH2CON.B5;
    sbit  CHAED_DCH2CON_bit at DCH2CON.B6;
    sbit  CHEN_DCH2CON_bit at DCH2CON.B7;
    sbit  CHCHNS_DCH2CON_bit at DCH2CON.B8;
    sbit  CHPATLEN_DCH2CON_bit at DCH2CON.B11;
    sbit  CHPIGNEN_DCH2CON_bit at DCH2CON.B13;
    sbit  CHBUSY_DCH2CON_bit at DCH2CON.B15;
    sbit  CHPIGN0_DCH2CON_bit at DCH2CON.B24;
    sbit  CHPIGN1_DCH2CON_bit at DCH2CON.B25;
    sbit  CHPIGN2_DCH2CON_bit at DCH2CON.B26;
    sbit  CHPIGN3_DCH2CON_bit at DCH2CON.B27;
    sbit  CHPIGN4_DCH2CON_bit at DCH2CON.B28;
    sbit  CHPIGN5_DCH2CON_bit at DCH2CON.B29;
    sbit  CHPIGN6_DCH2CON_bit at DCH2CON.B30;
    sbit  CHPIGN7_DCH2CON_bit at DCH2CON.B31;
sfr unsigned long   volatile DCH2CONCLR       absolute 0xBF8111E4;
sfr unsigned long   volatile DCH2CONSET       absolute 0xBF8111E8;
sfr unsigned long   volatile DCH2CONINV       absolute 0xBF8111EC;
sfr atomic unsigned long   volatile DCH2ECON         absolute 0xBF8111F0;
    sbit  AIRQEN_DCH2ECON_bit at DCH2ECON.B3;
    sbit  SIRQEN_DCH2ECON_bit at DCH2ECON.B4;
    sbit  PATEN_DCH2ECON_bit at DCH2ECON.B5;
    sbit  CABORT_DCH2ECON_bit at DCH2ECON.B6;
    sbit  CFORCE_DCH2ECON_bit at DCH2ECON.B7;
    sbit  CHSIRQ0_DCH2ECON_bit at DCH2ECON.B8;
    sbit  CHSIRQ1_DCH2ECON_bit at DCH2ECON.B9;
    sbit  CHSIRQ2_DCH2ECON_bit at DCH2ECON.B10;
    sbit  CHSIRQ3_DCH2ECON_bit at DCH2ECON.B11;
    sbit  CHSIRQ4_DCH2ECON_bit at DCH2ECON.B12;
    sbit  CHSIRQ5_DCH2ECON_bit at DCH2ECON.B13;
    sbit  CHSIRQ6_DCH2ECON_bit at DCH2ECON.B14;
    sbit  CHSIRQ7_DCH2ECON_bit at DCH2ECON.B15;
    sbit  CHAIRQ0_DCH2ECON_bit at DCH2ECON.B16;
    sbit  CHAIRQ1_DCH2ECON_bit at DCH2ECON.B17;
    sbit  CHAIRQ2_DCH2ECON_bit at DCH2ECON.B18;
    sbit  CHAIRQ3_DCH2ECON_bit at DCH2ECON.B19;
    sbit  CHAIRQ4_DCH2ECON_bit at DCH2ECON.B20;
    sbit  CHAIRQ5_DCH2ECON_bit at DCH2ECON.B21;
    sbit  CHAIRQ6_DCH2ECON_bit at DCH2ECON.B22;
    sbit  CHAIRQ7_DCH2ECON_bit at DCH2ECON.B23;
sfr unsigned long   volatile DCH2ECONCLR      absolute 0xBF8111F4;
sfr unsigned long   volatile DCH2ECONSET      absolute 0xBF8111F8;
sfr unsigned long   volatile DCH2ECONINV      absolute 0xBF8111FC;
sfr atomic unsigned long   volatile DCH2INT          absolute 0xBF811200;
    sbit  CHERIF_DCH2INT_bit at DCH2INT.B0;
    sbit  CHTAIF_DCH2INT_bit at DCH2INT.B1;
    sbit  CHCCIF_DCH2INT_bit at DCH2INT.B2;
    sbit  CHBCIF_DCH2INT_bit at DCH2INT.B3;
    sbit  CHDHIF_DCH2INT_bit at DCH2INT.B4;
    sbit  CHDDIF_DCH2INT_bit at DCH2INT.B5;
    sbit  CHSHIF_DCH2INT_bit at DCH2INT.B6;
    sbit  CHSDIF_DCH2INT_bit at DCH2INT.B7;
    sbit  CHERIE_DCH2INT_bit at DCH2INT.B16;
    sbit  CHTAIE_DCH2INT_bit at DCH2INT.B17;
    sbit  CHCCIE_DCH2INT_bit at DCH2INT.B18;
    sbit  CHBCIE_DCH2INT_bit at DCH2INT.B19;
    sbit  CHDHIE_DCH2INT_bit at DCH2INT.B20;
    sbit  CHDDIE_DCH2INT_bit at DCH2INT.B21;
    sbit  CHSHIE_DCH2INT_bit at DCH2INT.B22;
    sbit  CHSDIE_DCH2INT_bit at DCH2INT.B23;
sfr unsigned long   volatile DCH2INTCLR       absolute 0xBF811204;
sfr unsigned long   volatile DCH2INTSET       absolute 0xBF811208;
sfr unsigned long   volatile DCH2INTINV       absolute 0xBF81120C;
sfr atomic unsigned long   volatile DCH2SSA          absolute 0xBF811210;
    sbit  CHSSA0_DCH2SSA_bit at DCH2SSA.B0;
    sbit  CHSSA1_DCH2SSA_bit at DCH2SSA.B1;
    sbit  CHSSA2_DCH2SSA_bit at DCH2SSA.B2;
    sbit  CHSSA3_DCH2SSA_bit at DCH2SSA.B3;
    sbit  CHSSA4_DCH2SSA_bit at DCH2SSA.B4;
    sbit  CHSSA5_DCH2SSA_bit at DCH2SSA.B5;
    sbit  CHSSA6_DCH2SSA_bit at DCH2SSA.B6;
    sbit  CHSSA7_DCH2SSA_bit at DCH2SSA.B7;
    sbit  CHSSA8_DCH2SSA_bit at DCH2SSA.B8;
    sbit  CHSSA9_DCH2SSA_bit at DCH2SSA.B9;
    sbit  CHSSA10_DCH2SSA_bit at DCH2SSA.B10;
    sbit  CHSSA11_DCH2SSA_bit at DCH2SSA.B11;
    sbit  CHSSA12_DCH2SSA_bit at DCH2SSA.B12;
    sbit  CHSSA13_DCH2SSA_bit at DCH2SSA.B13;
    sbit  CHSSA14_DCH2SSA_bit at DCH2SSA.B14;
    sbit  CHSSA15_DCH2SSA_bit at DCH2SSA.B15;
    sbit  CHSSA16_DCH2SSA_bit at DCH2SSA.B16;
    sbit  CHSSA17_DCH2SSA_bit at DCH2SSA.B17;
    sbit  CHSSA18_DCH2SSA_bit at DCH2SSA.B18;
    sbit  CHSSA19_DCH2SSA_bit at DCH2SSA.B19;
    sbit  CHSSA20_DCH2SSA_bit at DCH2SSA.B20;
    sbit  CHSSA21_DCH2SSA_bit at DCH2SSA.B21;
    sbit  CHSSA22_DCH2SSA_bit at DCH2SSA.B22;
    sbit  CHSSA23_DCH2SSA_bit at DCH2SSA.B23;
    sbit  CHSSA24_DCH2SSA_bit at DCH2SSA.B24;
    sbit  CHSSA25_DCH2SSA_bit at DCH2SSA.B25;
    sbit  CHSSA26_DCH2SSA_bit at DCH2SSA.B26;
    sbit  CHSSA27_DCH2SSA_bit at DCH2SSA.B27;
    sbit  CHSSA28_DCH2SSA_bit at DCH2SSA.B28;
    sbit  CHSSA29_DCH2SSA_bit at DCH2SSA.B29;
    sbit  CHSSA30_DCH2SSA_bit at DCH2SSA.B30;
    sbit  CHSSA31_DCH2SSA_bit at DCH2SSA.B31;
sfr unsigned long   volatile DCH2SSACLR       absolute 0xBF811214;
sfr unsigned long   volatile DCH2SSASET       absolute 0xBF811218;
sfr unsigned long   volatile DCH2SSAINV       absolute 0xBF81121C;
sfr atomic unsigned long   volatile DCH2DSA          absolute 0xBF811220;
    sbit  CHDSA0_DCH2DSA_bit at DCH2DSA.B0;
    sbit  CHDSA1_DCH2DSA_bit at DCH2DSA.B1;
    sbit  CHDSA2_DCH2DSA_bit at DCH2DSA.B2;
    sbit  CHDSA3_DCH2DSA_bit at DCH2DSA.B3;
    sbit  CHDSA4_DCH2DSA_bit at DCH2DSA.B4;
    sbit  CHDSA5_DCH2DSA_bit at DCH2DSA.B5;
    sbit  CHDSA6_DCH2DSA_bit at DCH2DSA.B6;
    sbit  CHDSA7_DCH2DSA_bit at DCH2DSA.B7;
    sbit  CHDSA8_DCH2DSA_bit at DCH2DSA.B8;
    sbit  CHDSA9_DCH2DSA_bit at DCH2DSA.B9;
    sbit  CHDSA10_DCH2DSA_bit at DCH2DSA.B10;
    sbit  CHDSA11_DCH2DSA_bit at DCH2DSA.B11;
    sbit  CHDSA12_DCH2DSA_bit at DCH2DSA.B12;
    sbit  CHDSA13_DCH2DSA_bit at DCH2DSA.B13;
    sbit  CHDSA14_DCH2DSA_bit at DCH2DSA.B14;
    sbit  CHDSA15_DCH2DSA_bit at DCH2DSA.B15;
    sbit  CHDSA16_DCH2DSA_bit at DCH2DSA.B16;
    sbit  CHDSA17_DCH2DSA_bit at DCH2DSA.B17;
    sbit  CHDSA18_DCH2DSA_bit at DCH2DSA.B18;
    sbit  CHDSA19_DCH2DSA_bit at DCH2DSA.B19;
    sbit  CHDSA20_DCH2DSA_bit at DCH2DSA.B20;
    sbit  CHDSA21_DCH2DSA_bit at DCH2DSA.B21;
    sbit  CHDSA22_DCH2DSA_bit at DCH2DSA.B22;
    sbit  CHDSA23_DCH2DSA_bit at DCH2DSA.B23;
    sbit  CHDSA24_DCH2DSA_bit at DCH2DSA.B24;
    sbit  CHDSA25_DCH2DSA_bit at DCH2DSA.B25;
    sbit  CHDSA26_DCH2DSA_bit at DCH2DSA.B26;
    sbit  CHDSA27_DCH2DSA_bit at DCH2DSA.B27;
    sbit  CHDSA28_DCH2DSA_bit at DCH2DSA.B28;
    sbit  CHDSA29_DCH2DSA_bit at DCH2DSA.B29;
    sbit  CHDSA30_DCH2DSA_bit at DCH2DSA.B30;
    sbit  CHDSA31_DCH2DSA_bit at DCH2DSA.B31;
sfr unsigned long   volatile DCH2DSACLR       absolute 0xBF811224;
sfr unsigned long   volatile DCH2DSASET       absolute 0xBF811228;
sfr unsigned long   volatile DCH2DSAINV       absolute 0xBF81122C;
sfr atomic unsigned long   volatile DCH2SSIZ         absolute 0xBF811230;
    sbit  CHSSIZ0_DCH2SSIZ_bit at DCH2SSIZ.B0;
    sbit  CHSSIZ1_DCH2SSIZ_bit at DCH2SSIZ.B1;
    sbit  CHSSIZ2_DCH2SSIZ_bit at DCH2SSIZ.B2;
    sbit  CHSSIZ3_DCH2SSIZ_bit at DCH2SSIZ.B3;
    sbit  CHSSIZ4_DCH2SSIZ_bit at DCH2SSIZ.B4;
    sbit  CHSSIZ5_DCH2SSIZ_bit at DCH2SSIZ.B5;
    sbit  CHSSIZ6_DCH2SSIZ_bit at DCH2SSIZ.B6;
    sbit  CHSSIZ7_DCH2SSIZ_bit at DCH2SSIZ.B7;
    sbit  CHSSIZ8_DCH2SSIZ_bit at DCH2SSIZ.B8;
    sbit  CHSSIZ9_DCH2SSIZ_bit at DCH2SSIZ.B9;
    sbit  CHSSIZ10_DCH2SSIZ_bit at DCH2SSIZ.B10;
    sbit  CHSSIZ11_DCH2SSIZ_bit at DCH2SSIZ.B11;
    sbit  CHSSIZ12_DCH2SSIZ_bit at DCH2SSIZ.B12;
    sbit  CHSSIZ13_DCH2SSIZ_bit at DCH2SSIZ.B13;
    sbit  CHSSIZ14_DCH2SSIZ_bit at DCH2SSIZ.B14;
    sbit  CHSSIZ15_DCH2SSIZ_bit at DCH2SSIZ.B15;
sfr unsigned long   volatile DCH2SSIZCLR      absolute 0xBF811234;
sfr unsigned long   volatile DCH2SSIZSET      absolute 0xBF811238;
sfr unsigned long   volatile DCH2SSIZINV      absolute 0xBF81123C;
sfr atomic unsigned long   volatile DCH2DSIZ         absolute 0xBF811240;
    sbit  CHDSIZ0_DCH2DSIZ_bit at DCH2DSIZ.B0;
    sbit  CHDSIZ1_DCH2DSIZ_bit at DCH2DSIZ.B1;
    sbit  CHDSIZ2_DCH2DSIZ_bit at DCH2DSIZ.B2;
    sbit  CHDSIZ3_DCH2DSIZ_bit at DCH2DSIZ.B3;
    sbit  CHDSIZ4_DCH2DSIZ_bit at DCH2DSIZ.B4;
    sbit  CHDSIZ5_DCH2DSIZ_bit at DCH2DSIZ.B5;
    sbit  CHDSIZ6_DCH2DSIZ_bit at DCH2DSIZ.B6;
    sbit  CHDSIZ7_DCH2DSIZ_bit at DCH2DSIZ.B7;
    sbit  CHDSIZ8_DCH2DSIZ_bit at DCH2DSIZ.B8;
    sbit  CHDSIZ9_DCH2DSIZ_bit at DCH2DSIZ.B9;
    sbit  CHDSIZ10_DCH2DSIZ_bit at DCH2DSIZ.B10;
    sbit  CHDSIZ11_DCH2DSIZ_bit at DCH2DSIZ.B11;
    sbit  CHDSIZ12_DCH2DSIZ_bit at DCH2DSIZ.B12;
    sbit  CHDSIZ13_DCH2DSIZ_bit at DCH2DSIZ.B13;
    sbit  CHDSIZ14_DCH2DSIZ_bit at DCH2DSIZ.B14;
    sbit  CHDSIZ15_DCH2DSIZ_bit at DCH2DSIZ.B15;
sfr unsigned long   volatile DCH2DSIZCLR      absolute 0xBF811244;
sfr unsigned long   volatile DCH2DSIZSET      absolute 0xBF811248;
sfr unsigned long   volatile DCH2DSIZINV      absolute 0xBF81124C;
sfr atomic unsigned long   volatile DCH2SPTR         absolute 0xBF811250;
    sbit  CHSPTR0_DCH2SPTR_bit at DCH2SPTR.B0;
    sbit  CHSPTR1_DCH2SPTR_bit at DCH2SPTR.B1;
    sbit  CHSPTR2_DCH2SPTR_bit at DCH2SPTR.B2;
    sbit  CHSPTR3_DCH2SPTR_bit at DCH2SPTR.B3;
    sbit  CHSPTR4_DCH2SPTR_bit at DCH2SPTR.B4;
    sbit  CHSPTR5_DCH2SPTR_bit at DCH2SPTR.B5;
    sbit  CHSPTR6_DCH2SPTR_bit at DCH2SPTR.B6;
    sbit  CHSPTR7_DCH2SPTR_bit at DCH2SPTR.B7;
    sbit  CHSPTR8_DCH2SPTR_bit at DCH2SPTR.B8;
    sbit  CHSPTR9_DCH2SPTR_bit at DCH2SPTR.B9;
    sbit  CHSPTR10_DCH2SPTR_bit at DCH2SPTR.B10;
    sbit  CHSPTR11_DCH2SPTR_bit at DCH2SPTR.B11;
    sbit  CHSPTR12_DCH2SPTR_bit at DCH2SPTR.B12;
    sbit  CHSPTR13_DCH2SPTR_bit at DCH2SPTR.B13;
    sbit  CHSPTR14_DCH2SPTR_bit at DCH2SPTR.B14;
    sbit  CHSPTR15_DCH2SPTR_bit at DCH2SPTR.B15;
sfr unsigned long   volatile DCH2SPTRCLR      absolute 0xBF811254;
sfr unsigned long   volatile DCH2SPTRSET      absolute 0xBF811258;
sfr unsigned long   volatile DCH2SPTRINV      absolute 0xBF81125C;
sfr atomic unsigned long   volatile DCH2DPTR         absolute 0xBF811260;
    sbit  CHDPTR0_DCH2DPTR_bit at DCH2DPTR.B0;
    sbit  CHDPTR1_DCH2DPTR_bit at DCH2DPTR.B1;
    sbit  CHDPTR2_DCH2DPTR_bit at DCH2DPTR.B2;
    sbit  CHDPTR3_DCH2DPTR_bit at DCH2DPTR.B3;
    sbit  CHDPTR4_DCH2DPTR_bit at DCH2DPTR.B4;
    sbit  CHDPTR5_DCH2DPTR_bit at DCH2DPTR.B5;
    sbit  CHDPTR6_DCH2DPTR_bit at DCH2DPTR.B6;
    sbit  CHDPTR7_DCH2DPTR_bit at DCH2DPTR.B7;
    sbit  CHDPTR8_DCH2DPTR_bit at DCH2DPTR.B8;
    sbit  CHDPTR9_DCH2DPTR_bit at DCH2DPTR.B9;
    sbit  CHDPTR10_DCH2DPTR_bit at DCH2DPTR.B10;
    sbit  CHDPTR11_DCH2DPTR_bit at DCH2DPTR.B11;
    sbit  CHDPTR12_DCH2DPTR_bit at DCH2DPTR.B12;
    sbit  CHDPTR13_DCH2DPTR_bit at DCH2DPTR.B13;
    sbit  CHDPTR14_DCH2DPTR_bit at DCH2DPTR.B14;
    sbit  CHDPTR15_DCH2DPTR_bit at DCH2DPTR.B15;
sfr unsigned long   volatile DCH2DPTRCLR      absolute 0xBF811264;
sfr unsigned long   volatile DCH2DPTRSET      absolute 0xBF811268;
sfr unsigned long   volatile DCH2DPTRINV      absolute 0xBF81126C;
sfr atomic unsigned long   volatile DCH2CSIZ         absolute 0xBF811270;
    sbit  CHCSIZ0_DCH2CSIZ_bit at DCH2CSIZ.B0;
    sbit  CHCSIZ1_DCH2CSIZ_bit at DCH2CSIZ.B1;
    sbit  CHCSIZ2_DCH2CSIZ_bit at DCH2CSIZ.B2;
    sbit  CHCSIZ3_DCH2CSIZ_bit at DCH2CSIZ.B3;
    sbit  CHCSIZ4_DCH2CSIZ_bit at DCH2CSIZ.B4;
    sbit  CHCSIZ5_DCH2CSIZ_bit at DCH2CSIZ.B5;
    sbit  CHCSIZ6_DCH2CSIZ_bit at DCH2CSIZ.B6;
    sbit  CHCSIZ7_DCH2CSIZ_bit at DCH2CSIZ.B7;
    sbit  CHCSIZ8_DCH2CSIZ_bit at DCH2CSIZ.B8;
    sbit  CHCSIZ9_DCH2CSIZ_bit at DCH2CSIZ.B9;
    sbit  CHCSIZ10_DCH2CSIZ_bit at DCH2CSIZ.B10;
    sbit  CHCSIZ11_DCH2CSIZ_bit at DCH2CSIZ.B11;
    sbit  CHCSIZ12_DCH2CSIZ_bit at DCH2CSIZ.B12;
    sbit  CHCSIZ13_DCH2CSIZ_bit at DCH2CSIZ.B13;
    sbit  CHCSIZ14_DCH2CSIZ_bit at DCH2CSIZ.B14;
    sbit  CHCSIZ15_DCH2CSIZ_bit at DCH2CSIZ.B15;
sfr unsigned long   volatile DCH2CSIZCLR      absolute 0xBF811274;
sfr unsigned long   volatile DCH2CSIZSET      absolute 0xBF811278;
sfr unsigned long   volatile DCH2CSIZINV      absolute 0xBF81127C;
sfr atomic unsigned long   volatile DCH2CPTR         absolute 0xBF811280;
    sbit  CHCPTR0_DCH2CPTR_bit at DCH2CPTR.B0;
    sbit  CHCPTR1_DCH2CPTR_bit at DCH2CPTR.B1;
    sbit  CHCPTR2_DCH2CPTR_bit at DCH2CPTR.B2;
    sbit  CHCPTR3_DCH2CPTR_bit at DCH2CPTR.B3;
    sbit  CHCPTR4_DCH2CPTR_bit at DCH2CPTR.B4;
    sbit  CHCPTR5_DCH2CPTR_bit at DCH2CPTR.B5;
    sbit  CHCPTR6_DCH2CPTR_bit at DCH2CPTR.B6;
    sbit  CHCPTR7_DCH2CPTR_bit at DCH2CPTR.B7;
    sbit  CHCPTR8_DCH2CPTR_bit at DCH2CPTR.B8;
    sbit  CHCPTR9_DCH2CPTR_bit at DCH2CPTR.B9;
    sbit  CHCPTR10_DCH2CPTR_bit at DCH2CPTR.B10;
    sbit  CHCPTR11_DCH2CPTR_bit at DCH2CPTR.B11;
    sbit  CHCPTR12_DCH2CPTR_bit at DCH2CPTR.B12;
    sbit  CHCPTR13_DCH2CPTR_bit at DCH2CPTR.B13;
    sbit  CHCPTR14_DCH2CPTR_bit at DCH2CPTR.B14;
    sbit  CHCPTR15_DCH2CPTR_bit at DCH2CPTR.B15;
sfr atomic unsigned long   volatile DCS2CPTR         absolute 0xBF811280;
    sbit  CHCPTR0_DCS2CPTR_bit at DCS2CPTR.B0;
    sbit  CHCPTR1_DCS2CPTR_bit at DCS2CPTR.B1;
    sbit  CHCPTR2_DCS2CPTR_bit at DCS2CPTR.B2;
    sbit  CHCPTR3_DCS2CPTR_bit at DCS2CPTR.B3;
    sbit  CHCPTR4_DCS2CPTR_bit at DCS2CPTR.B4;
    sbit  CHCPTR5_DCS2CPTR_bit at DCS2CPTR.B5;
    sbit  CHCPTR6_DCS2CPTR_bit at DCS2CPTR.B6;
    sbit  CHCPTR7_DCS2CPTR_bit at DCS2CPTR.B7;
    sbit  CHCPTR8_DCS2CPTR_bit at DCS2CPTR.B8;
    sbit  CHCPTR9_DCS2CPTR_bit at DCS2CPTR.B9;
    sbit  CHCPTR10_DCS2CPTR_bit at DCS2CPTR.B10;
    sbit  CHCPTR11_DCS2CPTR_bit at DCS2CPTR.B11;
    sbit  CHCPTR12_DCS2CPTR_bit at DCS2CPTR.B12;
    sbit  CHCPTR13_DCS2CPTR_bit at DCS2CPTR.B13;
    sbit  CHCPTR14_DCS2CPTR_bit at DCS2CPTR.B14;
    sbit  CHCPTR15_DCS2CPTR_bit at DCS2CPTR.B15;
sfr unsigned long   volatile DCH2CPTRCLR      absolute 0xBF811284;
sfr unsigned long   volatile DCS2CPTRCLR      absolute 0xBF811284;
sfr unsigned long   volatile DCH2CPTRSET      absolute 0xBF811288;
sfr unsigned long   volatile DCS2CPTRSET      absolute 0xBF811288;
sfr unsigned long   volatile DCH2CPTRINV      absolute 0xBF81128C;
sfr unsigned long   volatile DCS2CPTRINV      absolute 0xBF81128C;
sfr atomic unsigned long   volatile DCH2DAT          absolute 0xBF811290;
    sbit  CHPDAT0_DCH2DAT_bit at DCH2DAT.B0;
    sbit  CHPDAT1_DCH2DAT_bit at DCH2DAT.B1;
    sbit  CHPDAT2_DCH2DAT_bit at DCH2DAT.B2;
    sbit  CHPDAT3_DCH2DAT_bit at DCH2DAT.B3;
    sbit  CHPDAT4_DCH2DAT_bit at DCH2DAT.B4;
    sbit  CHPDAT5_DCH2DAT_bit at DCH2DAT.B5;
    sbit  CHPDAT6_DCH2DAT_bit at DCH2DAT.B6;
    sbit  CHPDAT7_DCH2DAT_bit at DCH2DAT.B7;
    sbit  CHPDAT8_DCH2DAT_bit at DCH2DAT.B8;
    sbit  CHPDAT9_DCH2DAT_bit at DCH2DAT.B9;
    sbit  CHPDAT10_DCH2DAT_bit at DCH2DAT.B10;
    sbit  CHPDAT11_DCH2DAT_bit at DCH2DAT.B11;
    sbit  CHPDAT12_DCH2DAT_bit at DCH2DAT.B12;
    sbit  CHPDAT13_DCH2DAT_bit at DCH2DAT.B13;
    sbit  CHPDAT14_DCH2DAT_bit at DCH2DAT.B14;
    sbit  CHPDAT15_DCH2DAT_bit at DCH2DAT.B15;
sfr unsigned long   volatile DCH2DATCLR       absolute 0xBF811294;
sfr unsigned long   volatile DCH2DATSET       absolute 0xBF811298;
sfr unsigned long   volatile DCH2DATINV       absolute 0xBF81129C;
sfr atomic unsigned long   volatile DCH3CON          absolute 0xBF8112A0;
    sbit  CHPRI0_DCH3CON_bit at DCH3CON.B0;
    sbit  CHPRI1_DCH3CON_bit at DCH3CON.B1;
    sbit  CHEDET_DCH3CON_bit at DCH3CON.B2;
    sbit  CHAEN_DCH3CON_bit at DCH3CON.B4;
    sbit  CHCHN_DCH3CON_bit at DCH3CON.B5;
    sbit  CHAED_DCH3CON_bit at DCH3CON.B6;
    sbit  CHEN_DCH3CON_bit at DCH3CON.B7;
    sbit  CHCHNS_DCH3CON_bit at DCH3CON.B8;
    sbit  CHPATLEN_DCH3CON_bit at DCH3CON.B11;
    sbit  CHPIGNEN_DCH3CON_bit at DCH3CON.B13;
    sbit  CHBUSY_DCH3CON_bit at DCH3CON.B15;
    sbit  CHPIGN0_DCH3CON_bit at DCH3CON.B24;
    sbit  CHPIGN1_DCH3CON_bit at DCH3CON.B25;
    sbit  CHPIGN2_DCH3CON_bit at DCH3CON.B26;
    sbit  CHPIGN3_DCH3CON_bit at DCH3CON.B27;
    sbit  CHPIGN4_DCH3CON_bit at DCH3CON.B28;
    sbit  CHPIGN5_DCH3CON_bit at DCH3CON.B29;
    sbit  CHPIGN6_DCH3CON_bit at DCH3CON.B30;
    sbit  CHPIGN7_DCH3CON_bit at DCH3CON.B31;
sfr unsigned long   volatile DCH3CONCLR       absolute 0xBF8112A4;
sfr unsigned long   volatile DCH3CONSET       absolute 0xBF8112A8;
sfr unsigned long   volatile DCH3CONINV       absolute 0xBF8112AC;
sfr atomic unsigned long   volatile DCH3ECON         absolute 0xBF8112B0;
    sbit  AIRQEN_DCH3ECON_bit at DCH3ECON.B3;
    sbit  SIRQEN_DCH3ECON_bit at DCH3ECON.B4;
    sbit  PATEN_DCH3ECON_bit at DCH3ECON.B5;
    sbit  CABORT_DCH3ECON_bit at DCH3ECON.B6;
    sbit  CFORCE_DCH3ECON_bit at DCH3ECON.B7;
    sbit  CHSIRQ0_DCH3ECON_bit at DCH3ECON.B8;
    sbit  CHSIRQ1_DCH3ECON_bit at DCH3ECON.B9;
    sbit  CHSIRQ2_DCH3ECON_bit at DCH3ECON.B10;
    sbit  CHSIRQ3_DCH3ECON_bit at DCH3ECON.B11;
    sbit  CHSIRQ4_DCH3ECON_bit at DCH3ECON.B12;
    sbit  CHSIRQ5_DCH3ECON_bit at DCH3ECON.B13;
    sbit  CHSIRQ6_DCH3ECON_bit at DCH3ECON.B14;
    sbit  CHSIRQ7_DCH3ECON_bit at DCH3ECON.B15;
    sbit  CHAIRQ0_DCH3ECON_bit at DCH3ECON.B16;
    sbit  CHAIRQ1_DCH3ECON_bit at DCH3ECON.B17;
    sbit  CHAIRQ2_DCH3ECON_bit at DCH3ECON.B18;
    sbit  CHAIRQ3_DCH3ECON_bit at DCH3ECON.B19;
    sbit  CHAIRQ4_DCH3ECON_bit at DCH3ECON.B20;
    sbit  CHAIRQ5_DCH3ECON_bit at DCH3ECON.B21;
    sbit  CHAIRQ6_DCH3ECON_bit at DCH3ECON.B22;
    sbit  CHAIRQ7_DCH3ECON_bit at DCH3ECON.B23;
sfr unsigned long   volatile DCH3ECONCLR      absolute 0xBF8112B4;
sfr unsigned long   volatile DCH3ECONSET      absolute 0xBF8112B8;
sfr unsigned long   volatile DCH3ECONINV      absolute 0xBF8112BC;
sfr atomic unsigned long   volatile DCH3INT          absolute 0xBF8112C0;
    sbit  CHERIF_DCH3INT_bit at DCH3INT.B0;
    sbit  CHTAIF_DCH3INT_bit at DCH3INT.B1;
    sbit  CHCCIF_DCH3INT_bit at DCH3INT.B2;
    sbit  CHBCIF_DCH3INT_bit at DCH3INT.B3;
    sbit  CHDHIF_DCH3INT_bit at DCH3INT.B4;
    sbit  CHDDIF_DCH3INT_bit at DCH3INT.B5;
    sbit  CHSHIF_DCH3INT_bit at DCH3INT.B6;
    sbit  CHSDIF_DCH3INT_bit at DCH3INT.B7;
    sbit  CHERIE_DCH3INT_bit at DCH3INT.B16;
    sbit  CHTAIE_DCH3INT_bit at DCH3INT.B17;
    sbit  CHCCIE_DCH3INT_bit at DCH3INT.B18;
    sbit  CHBCIE_DCH3INT_bit at DCH3INT.B19;
    sbit  CHDHIE_DCH3INT_bit at DCH3INT.B20;
    sbit  CHDDIE_DCH3INT_bit at DCH3INT.B21;
    sbit  CHSHIE_DCH3INT_bit at DCH3INT.B22;
    sbit  CHSDIE_DCH3INT_bit at DCH3INT.B23;
sfr unsigned long   volatile DCH3INTCLR       absolute 0xBF8112C4;
sfr unsigned long   volatile DCH3INTSET       absolute 0xBF8112C8;
sfr unsigned long   volatile DCH3INTINV       absolute 0xBF8112CC;
sfr atomic unsigned long   volatile DCH3SSA          absolute 0xBF8112D0;
    sbit  CHSSA0_DCH3SSA_bit at DCH3SSA.B0;
    sbit  CHSSA1_DCH3SSA_bit at DCH3SSA.B1;
    sbit  CHSSA2_DCH3SSA_bit at DCH3SSA.B2;
    sbit  CHSSA3_DCH3SSA_bit at DCH3SSA.B3;
    sbit  CHSSA4_DCH3SSA_bit at DCH3SSA.B4;
    sbit  CHSSA5_DCH3SSA_bit at DCH3SSA.B5;
    sbit  CHSSA6_DCH3SSA_bit at DCH3SSA.B6;
    sbit  CHSSA7_DCH3SSA_bit at DCH3SSA.B7;
    sbit  CHSSA8_DCH3SSA_bit at DCH3SSA.B8;
    sbit  CHSSA9_DCH3SSA_bit at DCH3SSA.B9;
    sbit  CHSSA10_DCH3SSA_bit at DCH3SSA.B10;
    sbit  CHSSA11_DCH3SSA_bit at DCH3SSA.B11;
    sbit  CHSSA12_DCH3SSA_bit at DCH3SSA.B12;
    sbit  CHSSA13_DCH3SSA_bit at DCH3SSA.B13;
    sbit  CHSSA14_DCH3SSA_bit at DCH3SSA.B14;
    sbit  CHSSA15_DCH3SSA_bit at DCH3SSA.B15;
    sbit  CHSSA16_DCH3SSA_bit at DCH3SSA.B16;
    sbit  CHSSA17_DCH3SSA_bit at DCH3SSA.B17;
    sbit  CHSSA18_DCH3SSA_bit at DCH3SSA.B18;
    sbit  CHSSA19_DCH3SSA_bit at DCH3SSA.B19;
    sbit  CHSSA20_DCH3SSA_bit at DCH3SSA.B20;
    sbit  CHSSA21_DCH3SSA_bit at DCH3SSA.B21;
    sbit  CHSSA22_DCH3SSA_bit at DCH3SSA.B22;
    sbit  CHSSA23_DCH3SSA_bit at DCH3SSA.B23;
    sbit  CHSSA24_DCH3SSA_bit at DCH3SSA.B24;
    sbit  CHSSA25_DCH3SSA_bit at DCH3SSA.B25;
    sbit  CHSSA26_DCH3SSA_bit at DCH3SSA.B26;
    sbit  CHSSA27_DCH3SSA_bit at DCH3SSA.B27;
    sbit  CHSSA28_DCH3SSA_bit at DCH3SSA.B28;
    sbit  CHSSA29_DCH3SSA_bit at DCH3SSA.B29;
    sbit  CHSSA30_DCH3SSA_bit at DCH3SSA.B30;
    sbit  CHSSA31_DCH3SSA_bit at DCH3SSA.B31;
sfr unsigned long   volatile DCH3SSACLR       absolute 0xBF8112D4;
sfr unsigned long   volatile DCH3SSASET       absolute 0xBF8112D8;
sfr unsigned long   volatile DCH3SSAINV       absolute 0xBF8112DC;
sfr atomic unsigned long   volatile DCH3DSA          absolute 0xBF8112E0;
    sbit  CHDSA0_DCH3DSA_bit at DCH3DSA.B0;
    sbit  CHDSA1_DCH3DSA_bit at DCH3DSA.B1;
    sbit  CHDSA2_DCH3DSA_bit at DCH3DSA.B2;
    sbit  CHDSA3_DCH3DSA_bit at DCH3DSA.B3;
    sbit  CHDSA4_DCH3DSA_bit at DCH3DSA.B4;
    sbit  CHDSA5_DCH3DSA_bit at DCH3DSA.B5;
    sbit  CHDSA6_DCH3DSA_bit at DCH3DSA.B6;
    sbit  CHDSA7_DCH3DSA_bit at DCH3DSA.B7;
    sbit  CHDSA8_DCH3DSA_bit at DCH3DSA.B8;
    sbit  CHDSA9_DCH3DSA_bit at DCH3DSA.B9;
    sbit  CHDSA10_DCH3DSA_bit at DCH3DSA.B10;
    sbit  CHDSA11_DCH3DSA_bit at DCH3DSA.B11;
    sbit  CHDSA12_DCH3DSA_bit at DCH3DSA.B12;
    sbit  CHDSA13_DCH3DSA_bit at DCH3DSA.B13;
    sbit  CHDSA14_DCH3DSA_bit at DCH3DSA.B14;
    sbit  CHDSA15_DCH3DSA_bit at DCH3DSA.B15;
    sbit  CHDSA16_DCH3DSA_bit at DCH3DSA.B16;
    sbit  CHDSA17_DCH3DSA_bit at DCH3DSA.B17;
    sbit  CHDSA18_DCH3DSA_bit at DCH3DSA.B18;
    sbit  CHDSA19_DCH3DSA_bit at DCH3DSA.B19;
    sbit  CHDSA20_DCH3DSA_bit at DCH3DSA.B20;
    sbit  CHDSA21_DCH3DSA_bit at DCH3DSA.B21;
    sbit  CHDSA22_DCH3DSA_bit at DCH3DSA.B22;
    sbit  CHDSA23_DCH3DSA_bit at DCH3DSA.B23;
    sbit  CHDSA24_DCH3DSA_bit at DCH3DSA.B24;
    sbit  CHDSA25_DCH3DSA_bit at DCH3DSA.B25;
    sbit  CHDSA26_DCH3DSA_bit at DCH3DSA.B26;
    sbit  CHDSA27_DCH3DSA_bit at DCH3DSA.B27;
    sbit  CHDSA28_DCH3DSA_bit at DCH3DSA.B28;
    sbit  CHDSA29_DCH3DSA_bit at DCH3DSA.B29;
    sbit  CHDSA30_DCH3DSA_bit at DCH3DSA.B30;
    sbit  CHDSA31_DCH3DSA_bit at DCH3DSA.B31;
sfr unsigned long   volatile DCH3DSACLR       absolute 0xBF8112E4;
sfr unsigned long   volatile DCH3DSASET       absolute 0xBF8112E8;
sfr unsigned long   volatile DCH3DSAINV       absolute 0xBF8112EC;
sfr atomic unsigned long   volatile DCH3SSIZ         absolute 0xBF8112F0;
    sbit  CHSSIZ0_DCH3SSIZ_bit at DCH3SSIZ.B0;
    sbit  CHSSIZ1_DCH3SSIZ_bit at DCH3SSIZ.B1;
    sbit  CHSSIZ2_DCH3SSIZ_bit at DCH3SSIZ.B2;
    sbit  CHSSIZ3_DCH3SSIZ_bit at DCH3SSIZ.B3;
    sbit  CHSSIZ4_DCH3SSIZ_bit at DCH3SSIZ.B4;
    sbit  CHSSIZ5_DCH3SSIZ_bit at DCH3SSIZ.B5;
    sbit  CHSSIZ6_DCH3SSIZ_bit at DCH3SSIZ.B6;
    sbit  CHSSIZ7_DCH3SSIZ_bit at DCH3SSIZ.B7;
    sbit  CHSSIZ8_DCH3SSIZ_bit at DCH3SSIZ.B8;
    sbit  CHSSIZ9_DCH3SSIZ_bit at DCH3SSIZ.B9;
    sbit  CHSSIZ10_DCH3SSIZ_bit at DCH3SSIZ.B10;
    sbit  CHSSIZ11_DCH3SSIZ_bit at DCH3SSIZ.B11;
    sbit  CHSSIZ12_DCH3SSIZ_bit at DCH3SSIZ.B12;
    sbit  CHSSIZ13_DCH3SSIZ_bit at DCH3SSIZ.B13;
    sbit  CHSSIZ14_DCH3SSIZ_bit at DCH3SSIZ.B14;
    sbit  CHSSIZ15_DCH3SSIZ_bit at DCH3SSIZ.B15;
sfr unsigned long   volatile DCH3SSIZCLR      absolute 0xBF8112F4;
sfr unsigned long   volatile DCH3SSIZSET      absolute 0xBF8112F8;
sfr unsigned long   volatile DCH3SSIZINV      absolute 0xBF8112FC;
sfr atomic unsigned long   volatile DCH3DSIZ         absolute 0xBF811300;
    sbit  CHDSIZ0_DCH3DSIZ_bit at DCH3DSIZ.B0;
    sbit  CHDSIZ1_DCH3DSIZ_bit at DCH3DSIZ.B1;
    sbit  CHDSIZ2_DCH3DSIZ_bit at DCH3DSIZ.B2;
    sbit  CHDSIZ3_DCH3DSIZ_bit at DCH3DSIZ.B3;
    sbit  CHDSIZ4_DCH3DSIZ_bit at DCH3DSIZ.B4;
    sbit  CHDSIZ5_DCH3DSIZ_bit at DCH3DSIZ.B5;
    sbit  CHDSIZ6_DCH3DSIZ_bit at DCH3DSIZ.B6;
    sbit  CHDSIZ7_DCH3DSIZ_bit at DCH3DSIZ.B7;
    sbit  CHDSIZ8_DCH3DSIZ_bit at DCH3DSIZ.B8;
    sbit  CHDSIZ9_DCH3DSIZ_bit at DCH3DSIZ.B9;
    sbit  CHDSIZ10_DCH3DSIZ_bit at DCH3DSIZ.B10;
    sbit  CHDSIZ11_DCH3DSIZ_bit at DCH3DSIZ.B11;
    sbit  CHDSIZ12_DCH3DSIZ_bit at DCH3DSIZ.B12;
    sbit  CHDSIZ13_DCH3DSIZ_bit at DCH3DSIZ.B13;
    sbit  CHDSIZ14_DCH3DSIZ_bit at DCH3DSIZ.B14;
    sbit  CHDSIZ15_DCH3DSIZ_bit at DCH3DSIZ.B15;
sfr unsigned long   volatile DCH3DSIZCLR      absolute 0xBF811304;
sfr unsigned long   volatile DCH3DSIZSET      absolute 0xBF811308;
sfr unsigned long   volatile DCH3DSIZINV      absolute 0xBF81130C;
sfr atomic unsigned long   volatile DCH3SPTR         absolute 0xBF811310;
    sbit  CHSPTR0_DCH3SPTR_bit at DCH3SPTR.B0;
    sbit  CHSPTR1_DCH3SPTR_bit at DCH3SPTR.B1;
    sbit  CHSPTR2_DCH3SPTR_bit at DCH3SPTR.B2;
    sbit  CHSPTR3_DCH3SPTR_bit at DCH3SPTR.B3;
    sbit  CHSPTR4_DCH3SPTR_bit at DCH3SPTR.B4;
    sbit  CHSPTR5_DCH3SPTR_bit at DCH3SPTR.B5;
    sbit  CHSPTR6_DCH3SPTR_bit at DCH3SPTR.B6;
    sbit  CHSPTR7_DCH3SPTR_bit at DCH3SPTR.B7;
    sbit  CHSPTR8_DCH3SPTR_bit at DCH3SPTR.B8;
    sbit  CHSPTR9_DCH3SPTR_bit at DCH3SPTR.B9;
    sbit  CHSPTR10_DCH3SPTR_bit at DCH3SPTR.B10;
    sbit  CHSPTR11_DCH3SPTR_bit at DCH3SPTR.B11;
    sbit  CHSPTR12_DCH3SPTR_bit at DCH3SPTR.B12;
    sbit  CHSPTR13_DCH3SPTR_bit at DCH3SPTR.B13;
    sbit  CHSPTR14_DCH3SPTR_bit at DCH3SPTR.B14;
    sbit  CHSPTR15_DCH3SPTR_bit at DCH3SPTR.B15;
sfr unsigned long   volatile DCH3SPTRCLR      absolute 0xBF811314;
sfr unsigned long   volatile DCH3SPTRSET      absolute 0xBF811318;
sfr unsigned long   volatile DCH3SPTRINV      absolute 0xBF81131C;
sfr atomic unsigned long   volatile DCH3DPTR         absolute 0xBF811320;
    sbit  CHDPTR0_DCH3DPTR_bit at DCH3DPTR.B0;
    sbit  CHDPTR1_DCH3DPTR_bit at DCH3DPTR.B1;
    sbit  CHDPTR2_DCH3DPTR_bit at DCH3DPTR.B2;
    sbit  CHDPTR3_DCH3DPTR_bit at DCH3DPTR.B3;
    sbit  CHDPTR4_DCH3DPTR_bit at DCH3DPTR.B4;
    sbit  CHDPTR5_DCH3DPTR_bit at DCH3DPTR.B5;
    sbit  CHDPTR6_DCH3DPTR_bit at DCH3DPTR.B6;
    sbit  CHDPTR7_DCH3DPTR_bit at DCH3DPTR.B7;
    sbit  CHDPTR8_DCH3DPTR_bit at DCH3DPTR.B8;
    sbit  CHDPTR9_DCH3DPTR_bit at DCH3DPTR.B9;
    sbit  CHDPTR10_DCH3DPTR_bit at DCH3DPTR.B10;
    sbit  CHDPTR11_DCH3DPTR_bit at DCH3DPTR.B11;
    sbit  CHDPTR12_DCH3DPTR_bit at DCH3DPTR.B12;
    sbit  CHDPTR13_DCH3DPTR_bit at DCH3DPTR.B13;
    sbit  CHDPTR14_DCH3DPTR_bit at DCH3DPTR.B14;
    sbit  CHDPTR15_DCH3DPTR_bit at DCH3DPTR.B15;
sfr unsigned long   volatile DCH3DPTRCLR      absolute 0xBF811324;
sfr unsigned long   volatile DCH3DPTRSET      absolute 0xBF811328;
sfr unsigned long   volatile DCH3DPTRINV      absolute 0xBF81132C;
sfr atomic unsigned long   volatile DCH3CSIZ         absolute 0xBF811330;
    sbit  CHCSIZ0_DCH3CSIZ_bit at DCH3CSIZ.B0;
    sbit  CHCSIZ1_DCH3CSIZ_bit at DCH3CSIZ.B1;
    sbit  CHCSIZ2_DCH3CSIZ_bit at DCH3CSIZ.B2;
    sbit  CHCSIZ3_DCH3CSIZ_bit at DCH3CSIZ.B3;
    sbit  CHCSIZ4_DCH3CSIZ_bit at DCH3CSIZ.B4;
    sbit  CHCSIZ5_DCH3CSIZ_bit at DCH3CSIZ.B5;
    sbit  CHCSIZ6_DCH3CSIZ_bit at DCH3CSIZ.B6;
    sbit  CHCSIZ7_DCH3CSIZ_bit at DCH3CSIZ.B7;
    sbit  CHCSIZ8_DCH3CSIZ_bit at DCH3CSIZ.B8;
    sbit  CHCSIZ9_DCH3CSIZ_bit at DCH3CSIZ.B9;
    sbit  CHCSIZ10_DCH3CSIZ_bit at DCH3CSIZ.B10;
    sbit  CHCSIZ11_DCH3CSIZ_bit at DCH3CSIZ.B11;
    sbit  CHCSIZ12_DCH3CSIZ_bit at DCH3CSIZ.B12;
    sbit  CHCSIZ13_DCH3CSIZ_bit at DCH3CSIZ.B13;
    sbit  CHCSIZ14_DCH3CSIZ_bit at DCH3CSIZ.B14;
    sbit  CHCSIZ15_DCH3CSIZ_bit at DCH3CSIZ.B15;
sfr unsigned long   volatile DCH3CSIZCLR      absolute 0xBF811334;
sfr unsigned long   volatile DCH3CSIZSET      absolute 0xBF811338;
sfr unsigned long   volatile DCH3CSIZINV      absolute 0xBF81133C;
sfr atomic unsigned long   volatile DCH3CPTR         absolute 0xBF811340;
    sbit  CHCPTR0_DCH3CPTR_bit at DCH3CPTR.B0;
    sbit  CHCPTR1_DCH3CPTR_bit at DCH3CPTR.B1;
    sbit  CHCPTR2_DCH3CPTR_bit at DCH3CPTR.B2;
    sbit  CHCPTR3_DCH3CPTR_bit at DCH3CPTR.B3;
    sbit  CHCPTR4_DCH3CPTR_bit at DCH3CPTR.B4;
    sbit  CHCPTR5_DCH3CPTR_bit at DCH3CPTR.B5;
    sbit  CHCPTR6_DCH3CPTR_bit at DCH3CPTR.B6;
    sbit  CHCPTR7_DCH3CPTR_bit at DCH3CPTR.B7;
    sbit  CHCPTR8_DCH3CPTR_bit at DCH3CPTR.B8;
    sbit  CHCPTR9_DCH3CPTR_bit at DCH3CPTR.B9;
    sbit  CHCPTR10_DCH3CPTR_bit at DCH3CPTR.B10;
    sbit  CHCPTR11_DCH3CPTR_bit at DCH3CPTR.B11;
    sbit  CHCPTR12_DCH3CPTR_bit at DCH3CPTR.B12;
    sbit  CHCPTR13_DCH3CPTR_bit at DCH3CPTR.B13;
    sbit  CHCPTR14_DCH3CPTR_bit at DCH3CPTR.B14;
    sbit  CHCPTR15_DCH3CPTR_bit at DCH3CPTR.B15;
sfr atomic unsigned long   volatile DCS3CPTR         absolute 0xBF811340;
    sbit  CHCPTR0_DCS3CPTR_bit at DCS3CPTR.B0;
    sbit  CHCPTR1_DCS3CPTR_bit at DCS3CPTR.B1;
    sbit  CHCPTR2_DCS3CPTR_bit at DCS3CPTR.B2;
    sbit  CHCPTR3_DCS3CPTR_bit at DCS3CPTR.B3;
    sbit  CHCPTR4_DCS3CPTR_bit at DCS3CPTR.B4;
    sbit  CHCPTR5_DCS3CPTR_bit at DCS3CPTR.B5;
    sbit  CHCPTR6_DCS3CPTR_bit at DCS3CPTR.B6;
    sbit  CHCPTR7_DCS3CPTR_bit at DCS3CPTR.B7;
    sbit  CHCPTR8_DCS3CPTR_bit at DCS3CPTR.B8;
    sbit  CHCPTR9_DCS3CPTR_bit at DCS3CPTR.B9;
    sbit  CHCPTR10_DCS3CPTR_bit at DCS3CPTR.B10;
    sbit  CHCPTR11_DCS3CPTR_bit at DCS3CPTR.B11;
    sbit  CHCPTR12_DCS3CPTR_bit at DCS3CPTR.B12;
    sbit  CHCPTR13_DCS3CPTR_bit at DCS3CPTR.B13;
    sbit  CHCPTR14_DCS3CPTR_bit at DCS3CPTR.B14;
    sbit  CHCPTR15_DCS3CPTR_bit at DCS3CPTR.B15;
sfr unsigned long   volatile DCH3CPTRCLR      absolute 0xBF811344;
sfr unsigned long   volatile DCS3CPTRCLR      absolute 0xBF811344;
sfr unsigned long   volatile DCH3CPTRSET      absolute 0xBF811348;
sfr unsigned long   volatile DCS3CPTRSET      absolute 0xBF811348;
sfr unsigned long   volatile DCH3CPTRINV      absolute 0xBF81134C;
sfr unsigned long   volatile DCS3CPTRINV      absolute 0xBF81134C;
sfr atomic unsigned long   volatile DCH3DAT          absolute 0xBF811350;
    sbit  CHPDAT0_DCH3DAT_bit at DCH3DAT.B0;
    sbit  CHPDAT1_DCH3DAT_bit at DCH3DAT.B1;
    sbit  CHPDAT2_DCH3DAT_bit at DCH3DAT.B2;
    sbit  CHPDAT3_DCH3DAT_bit at DCH3DAT.B3;
    sbit  CHPDAT4_DCH3DAT_bit at DCH3DAT.B4;
    sbit  CHPDAT5_DCH3DAT_bit at DCH3DAT.B5;
    sbit  CHPDAT6_DCH3DAT_bit at DCH3DAT.B6;
    sbit  CHPDAT7_DCH3DAT_bit at DCH3DAT.B7;
    sbit  CHPDAT8_DCH3DAT_bit at DCH3DAT.B8;
    sbit  CHPDAT9_DCH3DAT_bit at DCH3DAT.B9;
    sbit  CHPDAT10_DCH3DAT_bit at DCH3DAT.B10;
    sbit  CHPDAT11_DCH3DAT_bit at DCH3DAT.B11;
    sbit  CHPDAT12_DCH3DAT_bit at DCH3DAT.B12;
    sbit  CHPDAT13_DCH3DAT_bit at DCH3DAT.B13;
    sbit  CHPDAT14_DCH3DAT_bit at DCH3DAT.B14;
    sbit  CHPDAT15_DCH3DAT_bit at DCH3DAT.B15;
sfr unsigned long   volatile DCH3DATCLR       absolute 0xBF811354;
sfr unsigned long   volatile DCH3DATSET       absolute 0xBF811358;
sfr unsigned long   volatile DCH3DATINV       absolute 0xBF81135C;
sfr atomic unsigned long   volatile DCH4CON          absolute 0xBF811360;
    sbit  CHPRI0_DCH4CON_bit at DCH4CON.B0;
    sbit  CHPRI1_DCH4CON_bit at DCH4CON.B1;
    sbit  CHEDET_DCH4CON_bit at DCH4CON.B2;
    sbit  CHAEN_DCH4CON_bit at DCH4CON.B4;
    sbit  CHCHN_DCH4CON_bit at DCH4CON.B5;
    sbit  CHAED_DCH4CON_bit at DCH4CON.B6;
    sbit  CHEN_DCH4CON_bit at DCH4CON.B7;
    sbit  CHCHNS_DCH4CON_bit at DCH4CON.B8;
    sbit  CHPATLEN_DCH4CON_bit at DCH4CON.B11;
    sbit  CHPIGNEN_DCH4CON_bit at DCH4CON.B13;
    sbit  CHBUSY_DCH4CON_bit at DCH4CON.B15;
    sbit  CHPIGN0_DCH4CON_bit at DCH4CON.B24;
    sbit  CHPIGN1_DCH4CON_bit at DCH4CON.B25;
    sbit  CHPIGN2_DCH4CON_bit at DCH4CON.B26;
    sbit  CHPIGN3_DCH4CON_bit at DCH4CON.B27;
    sbit  CHPIGN4_DCH4CON_bit at DCH4CON.B28;
    sbit  CHPIGN5_DCH4CON_bit at DCH4CON.B29;
    sbit  CHPIGN6_DCH4CON_bit at DCH4CON.B30;
    sbit  CHPIGN7_DCH4CON_bit at DCH4CON.B31;
sfr unsigned long   volatile DCH4CONCLR       absolute 0xBF811364;
sfr unsigned long   volatile DCH4CONSET       absolute 0xBF811368;
sfr unsigned long   volatile DCH4CONINV       absolute 0xBF81136C;
sfr atomic unsigned long   volatile DCH4ECON         absolute 0xBF811370;
    sbit  AIRQEN_DCH4ECON_bit at DCH4ECON.B3;
    sbit  SIRQEN_DCH4ECON_bit at DCH4ECON.B4;
    sbit  PATEN_DCH4ECON_bit at DCH4ECON.B5;
    sbit  CABORT_DCH4ECON_bit at DCH4ECON.B6;
    sbit  CFORCE_DCH4ECON_bit at DCH4ECON.B7;
    sbit  CHSIRQ0_DCH4ECON_bit at DCH4ECON.B8;
    sbit  CHSIRQ1_DCH4ECON_bit at DCH4ECON.B9;
    sbit  CHSIRQ2_DCH4ECON_bit at DCH4ECON.B10;
    sbit  CHSIRQ3_DCH4ECON_bit at DCH4ECON.B11;
    sbit  CHSIRQ4_DCH4ECON_bit at DCH4ECON.B12;
    sbit  CHSIRQ5_DCH4ECON_bit at DCH4ECON.B13;
    sbit  CHSIRQ6_DCH4ECON_bit at DCH4ECON.B14;
    sbit  CHSIRQ7_DCH4ECON_bit at DCH4ECON.B15;
    sbit  CHAIRQ0_DCH4ECON_bit at DCH4ECON.B16;
    sbit  CHAIRQ1_DCH4ECON_bit at DCH4ECON.B17;
    sbit  CHAIRQ2_DCH4ECON_bit at DCH4ECON.B18;
    sbit  CHAIRQ3_DCH4ECON_bit at DCH4ECON.B19;
    sbit  CHAIRQ4_DCH4ECON_bit at DCH4ECON.B20;
    sbit  CHAIRQ5_DCH4ECON_bit at DCH4ECON.B21;
    sbit  CHAIRQ6_DCH4ECON_bit at DCH4ECON.B22;
    sbit  CHAIRQ7_DCH4ECON_bit at DCH4ECON.B23;
sfr unsigned long   volatile DCH4ECONCLR      absolute 0xBF811374;
sfr unsigned long   volatile DCH4ECONSET      absolute 0xBF811378;
sfr unsigned long   volatile DCH4ECONINV      absolute 0xBF81137C;
sfr atomic unsigned long   volatile DCH4INT          absolute 0xBF811380;
    sbit  CHERIF_DCH4INT_bit at DCH4INT.B0;
    sbit  CHTAIF_DCH4INT_bit at DCH4INT.B1;
    sbit  CHCCIF_DCH4INT_bit at DCH4INT.B2;
    sbit  CHBCIF_DCH4INT_bit at DCH4INT.B3;
    sbit  CHDHIF_DCH4INT_bit at DCH4INT.B4;
    sbit  CHDDIF_DCH4INT_bit at DCH4INT.B5;
    sbit  CHSHIF_DCH4INT_bit at DCH4INT.B6;
    sbit  CHSDIF_DCH4INT_bit at DCH4INT.B7;
    sbit  CHERIE_DCH4INT_bit at DCH4INT.B16;
    sbit  CHTAIE_DCH4INT_bit at DCH4INT.B17;
    sbit  CHCCIE_DCH4INT_bit at DCH4INT.B18;
    sbit  CHBCIE_DCH4INT_bit at DCH4INT.B19;
    sbit  CHDHIE_DCH4INT_bit at DCH4INT.B20;
    sbit  CHDDIE_DCH4INT_bit at DCH4INT.B21;
    sbit  CHSHIE_DCH4INT_bit at DCH4INT.B22;
    sbit  CHSDIE_DCH4INT_bit at DCH4INT.B23;
sfr unsigned long   volatile DCH4INTCLR       absolute 0xBF811384;
sfr unsigned long   volatile DCH4INTSET       absolute 0xBF811388;
sfr unsigned long   volatile DCH4INTINV       absolute 0xBF81138C;
sfr atomic unsigned long   volatile DCH4SSA          absolute 0xBF811390;
    sbit  CHSSA0_DCH4SSA_bit at DCH4SSA.B0;
    sbit  CHSSA1_DCH4SSA_bit at DCH4SSA.B1;
    sbit  CHSSA2_DCH4SSA_bit at DCH4SSA.B2;
    sbit  CHSSA3_DCH4SSA_bit at DCH4SSA.B3;
    sbit  CHSSA4_DCH4SSA_bit at DCH4SSA.B4;
    sbit  CHSSA5_DCH4SSA_bit at DCH4SSA.B5;
    sbit  CHSSA6_DCH4SSA_bit at DCH4SSA.B6;
    sbit  CHSSA7_DCH4SSA_bit at DCH4SSA.B7;
    sbit  CHSSA8_DCH4SSA_bit at DCH4SSA.B8;
    sbit  CHSSA9_DCH4SSA_bit at DCH4SSA.B9;
    sbit  CHSSA10_DCH4SSA_bit at DCH4SSA.B10;
    sbit  CHSSA11_DCH4SSA_bit at DCH4SSA.B11;
    sbit  CHSSA12_DCH4SSA_bit at DCH4SSA.B12;
    sbit  CHSSA13_DCH4SSA_bit at DCH4SSA.B13;
    sbit  CHSSA14_DCH4SSA_bit at DCH4SSA.B14;
    sbit  CHSSA15_DCH4SSA_bit at DCH4SSA.B15;
    sbit  CHSSA16_DCH4SSA_bit at DCH4SSA.B16;
    sbit  CHSSA17_DCH4SSA_bit at DCH4SSA.B17;
    sbit  CHSSA18_DCH4SSA_bit at DCH4SSA.B18;
    sbit  CHSSA19_DCH4SSA_bit at DCH4SSA.B19;
    sbit  CHSSA20_DCH4SSA_bit at DCH4SSA.B20;
    sbit  CHSSA21_DCH4SSA_bit at DCH4SSA.B21;
    sbit  CHSSA22_DCH4SSA_bit at DCH4SSA.B22;
    sbit  CHSSA23_DCH4SSA_bit at DCH4SSA.B23;
    sbit  CHSSA24_DCH4SSA_bit at DCH4SSA.B24;
    sbit  CHSSA25_DCH4SSA_bit at DCH4SSA.B25;
    sbit  CHSSA26_DCH4SSA_bit at DCH4SSA.B26;
    sbit  CHSSA27_DCH4SSA_bit at DCH4SSA.B27;
    sbit  CHSSA28_DCH4SSA_bit at DCH4SSA.B28;
    sbit  CHSSA29_DCH4SSA_bit at DCH4SSA.B29;
    sbit  CHSSA30_DCH4SSA_bit at DCH4SSA.B30;
    sbit  CHSSA31_DCH4SSA_bit at DCH4SSA.B31;
sfr unsigned long   volatile DCH4SSACLR       absolute 0xBF811394;
sfr unsigned long   volatile DCH4SSASET       absolute 0xBF811398;
sfr unsigned long   volatile DCH4SSAINV       absolute 0xBF81139C;
sfr atomic unsigned long   volatile DCH4DSA          absolute 0xBF8113A0;
    sbit  CHDSA0_DCH4DSA_bit at DCH4DSA.B0;
    sbit  CHDSA1_DCH4DSA_bit at DCH4DSA.B1;
    sbit  CHDSA2_DCH4DSA_bit at DCH4DSA.B2;
    sbit  CHDSA3_DCH4DSA_bit at DCH4DSA.B3;
    sbit  CHDSA4_DCH4DSA_bit at DCH4DSA.B4;
    sbit  CHDSA5_DCH4DSA_bit at DCH4DSA.B5;
    sbit  CHDSA6_DCH4DSA_bit at DCH4DSA.B6;
    sbit  CHDSA7_DCH4DSA_bit at DCH4DSA.B7;
    sbit  CHDSA8_DCH4DSA_bit at DCH4DSA.B8;
    sbit  CHDSA9_DCH4DSA_bit at DCH4DSA.B9;
    sbit  CHDSA10_DCH4DSA_bit at DCH4DSA.B10;
    sbit  CHDSA11_DCH4DSA_bit at DCH4DSA.B11;
    sbit  CHDSA12_DCH4DSA_bit at DCH4DSA.B12;
    sbit  CHDSA13_DCH4DSA_bit at DCH4DSA.B13;
    sbit  CHDSA14_DCH4DSA_bit at DCH4DSA.B14;
    sbit  CHDSA15_DCH4DSA_bit at DCH4DSA.B15;
    sbit  CHDSA16_DCH4DSA_bit at DCH4DSA.B16;
    sbit  CHDSA17_DCH4DSA_bit at DCH4DSA.B17;
    sbit  CHDSA18_DCH4DSA_bit at DCH4DSA.B18;
    sbit  CHDSA19_DCH4DSA_bit at DCH4DSA.B19;
    sbit  CHDSA20_DCH4DSA_bit at DCH4DSA.B20;
    sbit  CHDSA21_DCH4DSA_bit at DCH4DSA.B21;
    sbit  CHDSA22_DCH4DSA_bit at DCH4DSA.B22;
    sbit  CHDSA23_DCH4DSA_bit at DCH4DSA.B23;
    sbit  CHDSA24_DCH4DSA_bit at DCH4DSA.B24;
    sbit  CHDSA25_DCH4DSA_bit at DCH4DSA.B25;
    sbit  CHDSA26_DCH4DSA_bit at DCH4DSA.B26;
    sbit  CHDSA27_DCH4DSA_bit at DCH4DSA.B27;
    sbit  CHDSA28_DCH4DSA_bit at DCH4DSA.B28;
    sbit  CHDSA29_DCH4DSA_bit at DCH4DSA.B29;
    sbit  CHDSA30_DCH4DSA_bit at DCH4DSA.B30;
    sbit  CHDSA31_DCH4DSA_bit at DCH4DSA.B31;
sfr unsigned long   volatile DCH4DSACLR       absolute 0xBF8113A4;
sfr unsigned long   volatile DCH4DSASET       absolute 0xBF8113A8;
sfr unsigned long   volatile DCH4DSAINV       absolute 0xBF8113AC;
sfr atomic unsigned long   volatile DCH4SSIZ         absolute 0xBF8113B0;
    sbit  CHSSIZ0_DCH4SSIZ_bit at DCH4SSIZ.B0;
    sbit  CHSSIZ1_DCH4SSIZ_bit at DCH4SSIZ.B1;
    sbit  CHSSIZ2_DCH4SSIZ_bit at DCH4SSIZ.B2;
    sbit  CHSSIZ3_DCH4SSIZ_bit at DCH4SSIZ.B3;
    sbit  CHSSIZ4_DCH4SSIZ_bit at DCH4SSIZ.B4;
    sbit  CHSSIZ5_DCH4SSIZ_bit at DCH4SSIZ.B5;
    sbit  CHSSIZ6_DCH4SSIZ_bit at DCH4SSIZ.B6;
    sbit  CHSSIZ7_DCH4SSIZ_bit at DCH4SSIZ.B7;
    sbit  CHSSIZ8_DCH4SSIZ_bit at DCH4SSIZ.B8;
    sbit  CHSSIZ9_DCH4SSIZ_bit at DCH4SSIZ.B9;
    sbit  CHSSIZ10_DCH4SSIZ_bit at DCH4SSIZ.B10;
    sbit  CHSSIZ11_DCH4SSIZ_bit at DCH4SSIZ.B11;
    sbit  CHSSIZ12_DCH4SSIZ_bit at DCH4SSIZ.B12;
    sbit  CHSSIZ13_DCH4SSIZ_bit at DCH4SSIZ.B13;
    sbit  CHSSIZ14_DCH4SSIZ_bit at DCH4SSIZ.B14;
    sbit  CHSSIZ15_DCH4SSIZ_bit at DCH4SSIZ.B15;
sfr unsigned long   volatile DCH4SSIZCLR      absolute 0xBF8113B4;
sfr unsigned long   volatile DCH4SSIZSET      absolute 0xBF8113B8;
sfr unsigned long   volatile DCH4SSIZINV      absolute 0xBF8113BC;
sfr atomic unsigned long   volatile DCH4DSIZ         absolute 0xBF8113C0;
    sbit  CHDSIZ0_DCH4DSIZ_bit at DCH4DSIZ.B0;
    sbit  CHDSIZ1_DCH4DSIZ_bit at DCH4DSIZ.B1;
    sbit  CHDSIZ2_DCH4DSIZ_bit at DCH4DSIZ.B2;
    sbit  CHDSIZ3_DCH4DSIZ_bit at DCH4DSIZ.B3;
    sbit  CHDSIZ4_DCH4DSIZ_bit at DCH4DSIZ.B4;
    sbit  CHDSIZ5_DCH4DSIZ_bit at DCH4DSIZ.B5;
    sbit  CHDSIZ6_DCH4DSIZ_bit at DCH4DSIZ.B6;
    sbit  CHDSIZ7_DCH4DSIZ_bit at DCH4DSIZ.B7;
    sbit  CHDSIZ8_DCH4DSIZ_bit at DCH4DSIZ.B8;
    sbit  CHDSIZ9_DCH4DSIZ_bit at DCH4DSIZ.B9;
    sbit  CHDSIZ10_DCH4DSIZ_bit at DCH4DSIZ.B10;
    sbit  CHDSIZ11_DCH4DSIZ_bit at DCH4DSIZ.B11;
    sbit  CHDSIZ12_DCH4DSIZ_bit at DCH4DSIZ.B12;
    sbit  CHDSIZ13_DCH4DSIZ_bit at DCH4DSIZ.B13;
    sbit  CHDSIZ14_DCH4DSIZ_bit at DCH4DSIZ.B14;
    sbit  CHDSIZ15_DCH4DSIZ_bit at DCH4DSIZ.B15;
sfr unsigned long   volatile DCH4DSIZCLR      absolute 0xBF8113C4;
sfr unsigned long   volatile DCH4DSIZSET      absolute 0xBF8113C8;
sfr unsigned long   volatile DCH4DSIZINV      absolute 0xBF8113CC;
sfr atomic unsigned long   volatile DCH4SPTR         absolute 0xBF8113D0;
    sbit  CHSPTR0_DCH4SPTR_bit at DCH4SPTR.B0;
    sbit  CHSPTR1_DCH4SPTR_bit at DCH4SPTR.B1;
    sbit  CHSPTR2_DCH4SPTR_bit at DCH4SPTR.B2;
    sbit  CHSPTR3_DCH4SPTR_bit at DCH4SPTR.B3;
    sbit  CHSPTR4_DCH4SPTR_bit at DCH4SPTR.B4;
    sbit  CHSPTR5_DCH4SPTR_bit at DCH4SPTR.B5;
    sbit  CHSPTR6_DCH4SPTR_bit at DCH4SPTR.B6;
    sbit  CHSPTR7_DCH4SPTR_bit at DCH4SPTR.B7;
    sbit  CHSPTR8_DCH4SPTR_bit at DCH4SPTR.B8;
    sbit  CHSPTR9_DCH4SPTR_bit at DCH4SPTR.B9;
    sbit  CHSPTR10_DCH4SPTR_bit at DCH4SPTR.B10;
    sbit  CHSPTR11_DCH4SPTR_bit at DCH4SPTR.B11;
    sbit  CHSPTR12_DCH4SPTR_bit at DCH4SPTR.B12;
    sbit  CHSPTR13_DCH4SPTR_bit at DCH4SPTR.B13;
    sbit  CHSPTR14_DCH4SPTR_bit at DCH4SPTR.B14;
    sbit  CHSPTR15_DCH4SPTR_bit at DCH4SPTR.B15;
sfr unsigned long   volatile DCH4SPTRCLR      absolute 0xBF8113D4;
sfr unsigned long   volatile DCH4SPTRSET      absolute 0xBF8113D8;
sfr unsigned long   volatile DCH4SPTRINV      absolute 0xBF8113DC;
sfr atomic unsigned long   volatile DCH4DPTR         absolute 0xBF8113E0;
    sbit  CHDPTR0_DCH4DPTR_bit at DCH4DPTR.B0;
    sbit  CHDPTR1_DCH4DPTR_bit at DCH4DPTR.B1;
    sbit  CHDPTR2_DCH4DPTR_bit at DCH4DPTR.B2;
    sbit  CHDPTR3_DCH4DPTR_bit at DCH4DPTR.B3;
    sbit  CHDPTR4_DCH4DPTR_bit at DCH4DPTR.B4;
    sbit  CHDPTR5_DCH4DPTR_bit at DCH4DPTR.B5;
    sbit  CHDPTR6_DCH4DPTR_bit at DCH4DPTR.B6;
    sbit  CHDPTR7_DCH4DPTR_bit at DCH4DPTR.B7;
    sbit  CHDPTR8_DCH4DPTR_bit at DCH4DPTR.B8;
    sbit  CHDPTR9_DCH4DPTR_bit at DCH4DPTR.B9;
    sbit  CHDPTR10_DCH4DPTR_bit at DCH4DPTR.B10;
    sbit  CHDPTR11_DCH4DPTR_bit at DCH4DPTR.B11;
    sbit  CHDPTR12_DCH4DPTR_bit at DCH4DPTR.B12;
    sbit  CHDPTR13_DCH4DPTR_bit at DCH4DPTR.B13;
    sbit  CHDPTR14_DCH4DPTR_bit at DCH4DPTR.B14;
    sbit  CHDPTR15_DCH4DPTR_bit at DCH4DPTR.B15;
sfr unsigned long   volatile DCH4DPTRCLR      absolute 0xBF8113E4;
sfr unsigned long   volatile DCH4DPTRSET      absolute 0xBF8113E8;
sfr unsigned long   volatile DCH4DPTRINV      absolute 0xBF8113EC;
sfr atomic unsigned long   volatile DCH4CSIZ         absolute 0xBF8113F0;
    sbit  CHCSIZ0_DCH4CSIZ_bit at DCH4CSIZ.B0;
    sbit  CHCSIZ1_DCH4CSIZ_bit at DCH4CSIZ.B1;
    sbit  CHCSIZ2_DCH4CSIZ_bit at DCH4CSIZ.B2;
    sbit  CHCSIZ3_DCH4CSIZ_bit at DCH4CSIZ.B3;
    sbit  CHCSIZ4_DCH4CSIZ_bit at DCH4CSIZ.B4;
    sbit  CHCSIZ5_DCH4CSIZ_bit at DCH4CSIZ.B5;
    sbit  CHCSIZ6_DCH4CSIZ_bit at DCH4CSIZ.B6;
    sbit  CHCSIZ7_DCH4CSIZ_bit at DCH4CSIZ.B7;
    sbit  CHCSIZ8_DCH4CSIZ_bit at DCH4CSIZ.B8;
    sbit  CHCSIZ9_DCH4CSIZ_bit at DCH4CSIZ.B9;
    sbit  CHCSIZ10_DCH4CSIZ_bit at DCH4CSIZ.B10;
    sbit  CHCSIZ11_DCH4CSIZ_bit at DCH4CSIZ.B11;
    sbit  CHCSIZ12_DCH4CSIZ_bit at DCH4CSIZ.B12;
    sbit  CHCSIZ13_DCH4CSIZ_bit at DCH4CSIZ.B13;
    sbit  CHCSIZ14_DCH4CSIZ_bit at DCH4CSIZ.B14;
    sbit  CHCSIZ15_DCH4CSIZ_bit at DCH4CSIZ.B15;
sfr unsigned long   volatile DCH4CSIZCLR      absolute 0xBF8113F4;
sfr unsigned long   volatile DCH4CSIZSET      absolute 0xBF8113F8;
sfr unsigned long   volatile DCH4CSIZINV      absolute 0xBF8113FC;
sfr atomic unsigned long   volatile DCH4CPTR         absolute 0xBF811400;
    sbit  CHCPTR0_DCH4CPTR_bit at DCH4CPTR.B0;
    sbit  CHCPTR1_DCH4CPTR_bit at DCH4CPTR.B1;
    sbit  CHCPTR2_DCH4CPTR_bit at DCH4CPTR.B2;
    sbit  CHCPTR3_DCH4CPTR_bit at DCH4CPTR.B3;
    sbit  CHCPTR4_DCH4CPTR_bit at DCH4CPTR.B4;
    sbit  CHCPTR5_DCH4CPTR_bit at DCH4CPTR.B5;
    sbit  CHCPTR6_DCH4CPTR_bit at DCH4CPTR.B6;
    sbit  CHCPTR7_DCH4CPTR_bit at DCH4CPTR.B7;
    sbit  CHCPTR8_DCH4CPTR_bit at DCH4CPTR.B8;
    sbit  CHCPTR9_DCH4CPTR_bit at DCH4CPTR.B9;
    sbit  CHCPTR10_DCH4CPTR_bit at DCH4CPTR.B10;
    sbit  CHCPTR11_DCH4CPTR_bit at DCH4CPTR.B11;
    sbit  CHCPTR12_DCH4CPTR_bit at DCH4CPTR.B12;
    sbit  CHCPTR13_DCH4CPTR_bit at DCH4CPTR.B13;
    sbit  CHCPTR14_DCH4CPTR_bit at DCH4CPTR.B14;
    sbit  CHCPTR15_DCH4CPTR_bit at DCH4CPTR.B15;
sfr atomic unsigned long   volatile DCS4CPTR         absolute 0xBF811400;
    sbit  CHCPTR0_DCS4CPTR_bit at DCS4CPTR.B0;
    sbit  CHCPTR1_DCS4CPTR_bit at DCS4CPTR.B1;
    sbit  CHCPTR2_DCS4CPTR_bit at DCS4CPTR.B2;
    sbit  CHCPTR3_DCS4CPTR_bit at DCS4CPTR.B3;
    sbit  CHCPTR4_DCS4CPTR_bit at DCS4CPTR.B4;
    sbit  CHCPTR5_DCS4CPTR_bit at DCS4CPTR.B5;
    sbit  CHCPTR6_DCS4CPTR_bit at DCS4CPTR.B6;
    sbit  CHCPTR7_DCS4CPTR_bit at DCS4CPTR.B7;
    sbit  CHCPTR8_DCS4CPTR_bit at DCS4CPTR.B8;
    sbit  CHCPTR9_DCS4CPTR_bit at DCS4CPTR.B9;
    sbit  CHCPTR10_DCS4CPTR_bit at DCS4CPTR.B10;
    sbit  CHCPTR11_DCS4CPTR_bit at DCS4CPTR.B11;
    sbit  CHCPTR12_DCS4CPTR_bit at DCS4CPTR.B12;
    sbit  CHCPTR13_DCS4CPTR_bit at DCS4CPTR.B13;
    sbit  CHCPTR14_DCS4CPTR_bit at DCS4CPTR.B14;
    sbit  CHCPTR15_DCS4CPTR_bit at DCS4CPTR.B15;
sfr unsigned long   volatile DCH4CPTRCLR      absolute 0xBF811404;
sfr unsigned long   volatile DCS4CPTRCLR      absolute 0xBF811404;
sfr unsigned long   volatile DCH4CPTRSET      absolute 0xBF811408;
sfr unsigned long   volatile DCS4CPTRSET      absolute 0xBF811408;
sfr unsigned long   volatile DCH4CPTRINV      absolute 0xBF81140C;
sfr unsigned long   volatile DCS4CPTRINV      absolute 0xBF81140C;
sfr atomic unsigned long   volatile DCH4DAT          absolute 0xBF811410;
    sbit  CHPDAT0_DCH4DAT_bit at DCH4DAT.B0;
    sbit  CHPDAT1_DCH4DAT_bit at DCH4DAT.B1;
    sbit  CHPDAT2_DCH4DAT_bit at DCH4DAT.B2;
    sbit  CHPDAT3_DCH4DAT_bit at DCH4DAT.B3;
    sbit  CHPDAT4_DCH4DAT_bit at DCH4DAT.B4;
    sbit  CHPDAT5_DCH4DAT_bit at DCH4DAT.B5;
    sbit  CHPDAT6_DCH4DAT_bit at DCH4DAT.B6;
    sbit  CHPDAT7_DCH4DAT_bit at DCH4DAT.B7;
    sbit  CHPDAT8_DCH4DAT_bit at DCH4DAT.B8;
    sbit  CHPDAT9_DCH4DAT_bit at DCH4DAT.B9;
    sbit  CHPDAT10_DCH4DAT_bit at DCH4DAT.B10;
    sbit  CHPDAT11_DCH4DAT_bit at DCH4DAT.B11;
    sbit  CHPDAT12_DCH4DAT_bit at DCH4DAT.B12;
    sbit  CHPDAT13_DCH4DAT_bit at DCH4DAT.B13;
    sbit  CHPDAT14_DCH4DAT_bit at DCH4DAT.B14;
    sbit  CHPDAT15_DCH4DAT_bit at DCH4DAT.B15;
sfr unsigned long   volatile DCH4DATCLR       absolute 0xBF811414;
sfr unsigned long   volatile DCH4DATSET       absolute 0xBF811418;
sfr unsigned long   volatile DCH4DATINV       absolute 0xBF81141C;
sfr atomic unsigned long   volatile DCH5CON          absolute 0xBF811420;
    sbit  CHPRI0_DCH5CON_bit at DCH5CON.B0;
    sbit  CHPRI1_DCH5CON_bit at DCH5CON.B1;
    sbit  CHEDET_DCH5CON_bit at DCH5CON.B2;
    sbit  CHAEN_DCH5CON_bit at DCH5CON.B4;
    sbit  CHCHN_DCH5CON_bit at DCH5CON.B5;
    sbit  CHAED_DCH5CON_bit at DCH5CON.B6;
    sbit  CHEN_DCH5CON_bit at DCH5CON.B7;
    sbit  CHCHNS_DCH5CON_bit at DCH5CON.B8;
    sbit  CHPATLEN_DCH5CON_bit at DCH5CON.B11;
    sbit  CHPIGNEN_DCH5CON_bit at DCH5CON.B13;
    sbit  CHBUSY_DCH5CON_bit at DCH5CON.B15;
    sbit  CHPIGN0_DCH5CON_bit at DCH5CON.B24;
    sbit  CHPIGN1_DCH5CON_bit at DCH5CON.B25;
    sbit  CHPIGN2_DCH5CON_bit at DCH5CON.B26;
    sbit  CHPIGN3_DCH5CON_bit at DCH5CON.B27;
    sbit  CHPIGN4_DCH5CON_bit at DCH5CON.B28;
    sbit  CHPIGN5_DCH5CON_bit at DCH5CON.B29;
    sbit  CHPIGN6_DCH5CON_bit at DCH5CON.B30;
    sbit  CHPIGN7_DCH5CON_bit at DCH5CON.B31;
sfr unsigned long   volatile DCH5CONCLR       absolute 0xBF811424;
sfr unsigned long   volatile DCH5CONSET       absolute 0xBF811428;
sfr unsigned long   volatile DCH5CONINV       absolute 0xBF81142C;
sfr atomic unsigned long   volatile DCH5ECON         absolute 0xBF811430;
    sbit  AIRQEN_DCH5ECON_bit at DCH5ECON.B3;
    sbit  SIRQEN_DCH5ECON_bit at DCH5ECON.B4;
    sbit  PATEN_DCH5ECON_bit at DCH5ECON.B5;
    sbit  CABORT_DCH5ECON_bit at DCH5ECON.B6;
    sbit  CFORCE_DCH5ECON_bit at DCH5ECON.B7;
    sbit  CHSIRQ0_DCH5ECON_bit at DCH5ECON.B8;
    sbit  CHSIRQ1_DCH5ECON_bit at DCH5ECON.B9;
    sbit  CHSIRQ2_DCH5ECON_bit at DCH5ECON.B10;
    sbit  CHSIRQ3_DCH5ECON_bit at DCH5ECON.B11;
    sbit  CHSIRQ4_DCH5ECON_bit at DCH5ECON.B12;
    sbit  CHSIRQ5_DCH5ECON_bit at DCH5ECON.B13;
    sbit  CHSIRQ6_DCH5ECON_bit at DCH5ECON.B14;
    sbit  CHSIRQ7_DCH5ECON_bit at DCH5ECON.B15;
    sbit  CHAIRQ0_DCH5ECON_bit at DCH5ECON.B16;
    sbit  CHAIRQ1_DCH5ECON_bit at DCH5ECON.B17;
    sbit  CHAIRQ2_DCH5ECON_bit at DCH5ECON.B18;
    sbit  CHAIRQ3_DCH5ECON_bit at DCH5ECON.B19;
    sbit  CHAIRQ4_DCH5ECON_bit at DCH5ECON.B20;
    sbit  CHAIRQ5_DCH5ECON_bit at DCH5ECON.B21;
    sbit  CHAIRQ6_DCH5ECON_bit at DCH5ECON.B22;
    sbit  CHAIRQ7_DCH5ECON_bit at DCH5ECON.B23;
sfr unsigned long   volatile DCH5ECONCLR      absolute 0xBF811434;
sfr unsigned long   volatile DCH5ECONSET      absolute 0xBF811438;
sfr unsigned long   volatile DCH5ECONINV      absolute 0xBF81143C;
sfr atomic unsigned long   volatile DCH5INT          absolute 0xBF811440;
    sbit  CHERIF_DCH5INT_bit at DCH5INT.B0;
    sbit  CHTAIF_DCH5INT_bit at DCH5INT.B1;
    sbit  CHCCIF_DCH5INT_bit at DCH5INT.B2;
    sbit  CHBCIF_DCH5INT_bit at DCH5INT.B3;
    sbit  CHDHIF_DCH5INT_bit at DCH5INT.B4;
    sbit  CHDDIF_DCH5INT_bit at DCH5INT.B5;
    sbit  CHSHIF_DCH5INT_bit at DCH5INT.B6;
    sbit  CHSDIF_DCH5INT_bit at DCH5INT.B7;
    sbit  CHERIE_DCH5INT_bit at DCH5INT.B16;
    sbit  CHTAIE_DCH5INT_bit at DCH5INT.B17;
    sbit  CHCCIE_DCH5INT_bit at DCH5INT.B18;
    sbit  CHBCIE_DCH5INT_bit at DCH5INT.B19;
    sbit  CHDHIE_DCH5INT_bit at DCH5INT.B20;
    sbit  CHDDIE_DCH5INT_bit at DCH5INT.B21;
    sbit  CHSHIE_DCH5INT_bit at DCH5INT.B22;
    sbit  CHSDIE_DCH5INT_bit at DCH5INT.B23;
sfr unsigned long   volatile DCH5INTCLR       absolute 0xBF811444;
sfr unsigned long   volatile DCH5INTSET       absolute 0xBF811448;
sfr unsigned long   volatile DCH5INTINV       absolute 0xBF81144C;
sfr atomic unsigned long   volatile DCH5SSA          absolute 0xBF811450;
    sbit  CHSSA0_DCH5SSA_bit at DCH5SSA.B0;
    sbit  CHSSA1_DCH5SSA_bit at DCH5SSA.B1;
    sbit  CHSSA2_DCH5SSA_bit at DCH5SSA.B2;
    sbit  CHSSA3_DCH5SSA_bit at DCH5SSA.B3;
    sbit  CHSSA4_DCH5SSA_bit at DCH5SSA.B4;
    sbit  CHSSA5_DCH5SSA_bit at DCH5SSA.B5;
    sbit  CHSSA6_DCH5SSA_bit at DCH5SSA.B6;
    sbit  CHSSA7_DCH5SSA_bit at DCH5SSA.B7;
    sbit  CHSSA8_DCH5SSA_bit at DCH5SSA.B8;
    sbit  CHSSA9_DCH5SSA_bit at DCH5SSA.B9;
    sbit  CHSSA10_DCH5SSA_bit at DCH5SSA.B10;
    sbit  CHSSA11_DCH5SSA_bit at DCH5SSA.B11;
    sbit  CHSSA12_DCH5SSA_bit at DCH5SSA.B12;
    sbit  CHSSA13_DCH5SSA_bit at DCH5SSA.B13;
    sbit  CHSSA14_DCH5SSA_bit at DCH5SSA.B14;
    sbit  CHSSA15_DCH5SSA_bit at DCH5SSA.B15;
    sbit  CHSSA16_DCH5SSA_bit at DCH5SSA.B16;
    sbit  CHSSA17_DCH5SSA_bit at DCH5SSA.B17;
    sbit  CHSSA18_DCH5SSA_bit at DCH5SSA.B18;
    sbit  CHSSA19_DCH5SSA_bit at DCH5SSA.B19;
    sbit  CHSSA20_DCH5SSA_bit at DCH5SSA.B20;
    sbit  CHSSA21_DCH5SSA_bit at DCH5SSA.B21;
    sbit  CHSSA22_DCH5SSA_bit at DCH5SSA.B22;
    sbit  CHSSA23_DCH5SSA_bit at DCH5SSA.B23;
    sbit  CHSSA24_DCH5SSA_bit at DCH5SSA.B24;
    sbit  CHSSA25_DCH5SSA_bit at DCH5SSA.B25;
    sbit  CHSSA26_DCH5SSA_bit at DCH5SSA.B26;
    sbit  CHSSA27_DCH5SSA_bit at DCH5SSA.B27;
    sbit  CHSSA28_DCH5SSA_bit at DCH5SSA.B28;
    sbit  CHSSA29_DCH5SSA_bit at DCH5SSA.B29;
    sbit  CHSSA30_DCH5SSA_bit at DCH5SSA.B30;
    sbit  CHSSA31_DCH5SSA_bit at DCH5SSA.B31;
sfr unsigned long   volatile DCH5SSACLR       absolute 0xBF811454;
sfr unsigned long   volatile DCH5SSASET       absolute 0xBF811458;
sfr unsigned long   volatile DCH5SSAINV       absolute 0xBF81145C;
sfr atomic unsigned long   volatile DCH5DSA          absolute 0xBF811460;
    sbit  CHDSA0_DCH5DSA_bit at DCH5DSA.B0;
    sbit  CHDSA1_DCH5DSA_bit at DCH5DSA.B1;
    sbit  CHDSA2_DCH5DSA_bit at DCH5DSA.B2;
    sbit  CHDSA3_DCH5DSA_bit at DCH5DSA.B3;
    sbit  CHDSA4_DCH5DSA_bit at DCH5DSA.B4;
    sbit  CHDSA5_DCH5DSA_bit at DCH5DSA.B5;
    sbit  CHDSA6_DCH5DSA_bit at DCH5DSA.B6;
    sbit  CHDSA7_DCH5DSA_bit at DCH5DSA.B7;
    sbit  CHDSA8_DCH5DSA_bit at DCH5DSA.B8;
    sbit  CHDSA9_DCH5DSA_bit at DCH5DSA.B9;
    sbit  CHDSA10_DCH5DSA_bit at DCH5DSA.B10;
    sbit  CHDSA11_DCH5DSA_bit at DCH5DSA.B11;
    sbit  CHDSA12_DCH5DSA_bit at DCH5DSA.B12;
    sbit  CHDSA13_DCH5DSA_bit at DCH5DSA.B13;
    sbit  CHDSA14_DCH5DSA_bit at DCH5DSA.B14;
    sbit  CHDSA15_DCH5DSA_bit at DCH5DSA.B15;
    sbit  CHDSA16_DCH5DSA_bit at DCH5DSA.B16;
    sbit  CHDSA17_DCH5DSA_bit at DCH5DSA.B17;
    sbit  CHDSA18_DCH5DSA_bit at DCH5DSA.B18;
    sbit  CHDSA19_DCH5DSA_bit at DCH5DSA.B19;
    sbit  CHDSA20_DCH5DSA_bit at DCH5DSA.B20;
    sbit  CHDSA21_DCH5DSA_bit at DCH5DSA.B21;
    sbit  CHDSA22_DCH5DSA_bit at DCH5DSA.B22;
    sbit  CHDSA23_DCH5DSA_bit at DCH5DSA.B23;
    sbit  CHDSA24_DCH5DSA_bit at DCH5DSA.B24;
    sbit  CHDSA25_DCH5DSA_bit at DCH5DSA.B25;
    sbit  CHDSA26_DCH5DSA_bit at DCH5DSA.B26;
    sbit  CHDSA27_DCH5DSA_bit at DCH5DSA.B27;
    sbit  CHDSA28_DCH5DSA_bit at DCH5DSA.B28;
    sbit  CHDSA29_DCH5DSA_bit at DCH5DSA.B29;
    sbit  CHDSA30_DCH5DSA_bit at DCH5DSA.B30;
    sbit  CHDSA31_DCH5DSA_bit at DCH5DSA.B31;
sfr unsigned long   volatile DCH5DSACLR       absolute 0xBF811464;
sfr unsigned long   volatile DCH5DSASET       absolute 0xBF811468;
sfr unsigned long   volatile DCH5DSAINV       absolute 0xBF81146C;
sfr atomic unsigned long   volatile DCH5SSIZ         absolute 0xBF811470;
    sbit  CHSSIZ0_DCH5SSIZ_bit at DCH5SSIZ.B0;
    sbit  CHSSIZ1_DCH5SSIZ_bit at DCH5SSIZ.B1;
    sbit  CHSSIZ2_DCH5SSIZ_bit at DCH5SSIZ.B2;
    sbit  CHSSIZ3_DCH5SSIZ_bit at DCH5SSIZ.B3;
    sbit  CHSSIZ4_DCH5SSIZ_bit at DCH5SSIZ.B4;
    sbit  CHSSIZ5_DCH5SSIZ_bit at DCH5SSIZ.B5;
    sbit  CHSSIZ6_DCH5SSIZ_bit at DCH5SSIZ.B6;
    sbit  CHSSIZ7_DCH5SSIZ_bit at DCH5SSIZ.B7;
    sbit  CHSSIZ8_DCH5SSIZ_bit at DCH5SSIZ.B8;
    sbit  CHSSIZ9_DCH5SSIZ_bit at DCH5SSIZ.B9;
    sbit  CHSSIZ10_DCH5SSIZ_bit at DCH5SSIZ.B10;
    sbit  CHSSIZ11_DCH5SSIZ_bit at DCH5SSIZ.B11;
    sbit  CHSSIZ12_DCH5SSIZ_bit at DCH5SSIZ.B12;
    sbit  CHSSIZ13_DCH5SSIZ_bit at DCH5SSIZ.B13;
    sbit  CHSSIZ14_DCH5SSIZ_bit at DCH5SSIZ.B14;
    sbit  CHSSIZ15_DCH5SSIZ_bit at DCH5SSIZ.B15;
sfr unsigned long   volatile DCH5SSIZCLR      absolute 0xBF811474;
sfr unsigned long   volatile DCH5SSIZSET      absolute 0xBF811478;
sfr unsigned long   volatile DCH5SSIZINV      absolute 0xBF81147C;
sfr atomic unsigned long   volatile DCH5DSIZ         absolute 0xBF811480;
    sbit  CHDSIZ0_DCH5DSIZ_bit at DCH5DSIZ.B0;
    sbit  CHDSIZ1_DCH5DSIZ_bit at DCH5DSIZ.B1;
    sbit  CHDSIZ2_DCH5DSIZ_bit at DCH5DSIZ.B2;
    sbit  CHDSIZ3_DCH5DSIZ_bit at DCH5DSIZ.B3;
    sbit  CHDSIZ4_DCH5DSIZ_bit at DCH5DSIZ.B4;
    sbit  CHDSIZ5_DCH5DSIZ_bit at DCH5DSIZ.B5;
    sbit  CHDSIZ6_DCH5DSIZ_bit at DCH5DSIZ.B6;
    sbit  CHDSIZ7_DCH5DSIZ_bit at DCH5DSIZ.B7;
    sbit  CHDSIZ8_DCH5DSIZ_bit at DCH5DSIZ.B8;
    sbit  CHDSIZ9_DCH5DSIZ_bit at DCH5DSIZ.B9;
    sbit  CHDSIZ10_DCH5DSIZ_bit at DCH5DSIZ.B10;
    sbit  CHDSIZ11_DCH5DSIZ_bit at DCH5DSIZ.B11;
    sbit  CHDSIZ12_DCH5DSIZ_bit at DCH5DSIZ.B12;
    sbit  CHDSIZ13_DCH5DSIZ_bit at DCH5DSIZ.B13;
    sbit  CHDSIZ14_DCH5DSIZ_bit at DCH5DSIZ.B14;
    sbit  CHDSIZ15_DCH5DSIZ_bit at DCH5DSIZ.B15;
sfr unsigned long   volatile DCH5DSIZCLR      absolute 0xBF811484;
sfr unsigned long   volatile DCH5DSIZSET      absolute 0xBF811488;
sfr unsigned long   volatile DCH5DSIZINV      absolute 0xBF81148C;
sfr atomic unsigned long   volatile DCH5SPTR         absolute 0xBF811490;
    sbit  CHSPTR0_DCH5SPTR_bit at DCH5SPTR.B0;
    sbit  CHSPTR1_DCH5SPTR_bit at DCH5SPTR.B1;
    sbit  CHSPTR2_DCH5SPTR_bit at DCH5SPTR.B2;
    sbit  CHSPTR3_DCH5SPTR_bit at DCH5SPTR.B3;
    sbit  CHSPTR4_DCH5SPTR_bit at DCH5SPTR.B4;
    sbit  CHSPTR5_DCH5SPTR_bit at DCH5SPTR.B5;
    sbit  CHSPTR6_DCH5SPTR_bit at DCH5SPTR.B6;
    sbit  CHSPTR7_DCH5SPTR_bit at DCH5SPTR.B7;
    sbit  CHSPTR8_DCH5SPTR_bit at DCH5SPTR.B8;
    sbit  CHSPTR9_DCH5SPTR_bit at DCH5SPTR.B9;
    sbit  CHSPTR10_DCH5SPTR_bit at DCH5SPTR.B10;
    sbit  CHSPTR11_DCH5SPTR_bit at DCH5SPTR.B11;
    sbit  CHSPTR12_DCH5SPTR_bit at DCH5SPTR.B12;
    sbit  CHSPTR13_DCH5SPTR_bit at DCH5SPTR.B13;
    sbit  CHSPTR14_DCH5SPTR_bit at DCH5SPTR.B14;
    sbit  CHSPTR15_DCH5SPTR_bit at DCH5SPTR.B15;
sfr unsigned long   volatile DCH5SPTRCLR      absolute 0xBF811494;
sfr unsigned long   volatile DCH5SPTRSET      absolute 0xBF811498;
sfr unsigned long   volatile DCH5SPTRINV      absolute 0xBF81149C;
sfr atomic unsigned long   volatile DCH5DPTR         absolute 0xBF8114A0;
    sbit  CHDPTR0_DCH5DPTR_bit at DCH5DPTR.B0;
    sbit  CHDPTR1_DCH5DPTR_bit at DCH5DPTR.B1;
    sbit  CHDPTR2_DCH5DPTR_bit at DCH5DPTR.B2;
    sbit  CHDPTR3_DCH5DPTR_bit at DCH5DPTR.B3;
    sbit  CHDPTR4_DCH5DPTR_bit at DCH5DPTR.B4;
    sbit  CHDPTR5_DCH5DPTR_bit at DCH5DPTR.B5;
    sbit  CHDPTR6_DCH5DPTR_bit at DCH5DPTR.B6;
    sbit  CHDPTR7_DCH5DPTR_bit at DCH5DPTR.B7;
    sbit  CHDPTR8_DCH5DPTR_bit at DCH5DPTR.B8;
    sbit  CHDPTR9_DCH5DPTR_bit at DCH5DPTR.B9;
    sbit  CHDPTR10_DCH5DPTR_bit at DCH5DPTR.B10;
    sbit  CHDPTR11_DCH5DPTR_bit at DCH5DPTR.B11;
    sbit  CHDPTR12_DCH5DPTR_bit at DCH5DPTR.B12;
    sbit  CHDPTR13_DCH5DPTR_bit at DCH5DPTR.B13;
    sbit  CHDPTR14_DCH5DPTR_bit at DCH5DPTR.B14;
    sbit  CHDPTR15_DCH5DPTR_bit at DCH5DPTR.B15;
sfr unsigned long   volatile DCH5DPTRCLR      absolute 0xBF8114A4;
sfr unsigned long   volatile DCH5DPTRSET      absolute 0xBF8114A8;
sfr unsigned long   volatile DCH5DPTRINV      absolute 0xBF8114AC;
sfr atomic unsigned long   volatile DCH5CSIZ         absolute 0xBF8114B0;
    sbit  CHCSIZ0_DCH5CSIZ_bit at DCH5CSIZ.B0;
    sbit  CHCSIZ1_DCH5CSIZ_bit at DCH5CSIZ.B1;
    sbit  CHCSIZ2_DCH5CSIZ_bit at DCH5CSIZ.B2;
    sbit  CHCSIZ3_DCH5CSIZ_bit at DCH5CSIZ.B3;
    sbit  CHCSIZ4_DCH5CSIZ_bit at DCH5CSIZ.B4;
    sbit  CHCSIZ5_DCH5CSIZ_bit at DCH5CSIZ.B5;
    sbit  CHCSIZ6_DCH5CSIZ_bit at DCH5CSIZ.B6;
    sbit  CHCSIZ7_DCH5CSIZ_bit at DCH5CSIZ.B7;
    sbit  CHCSIZ8_DCH5CSIZ_bit at DCH5CSIZ.B8;
    sbit  CHCSIZ9_DCH5CSIZ_bit at DCH5CSIZ.B9;
    sbit  CHCSIZ10_DCH5CSIZ_bit at DCH5CSIZ.B10;
    sbit  CHCSIZ11_DCH5CSIZ_bit at DCH5CSIZ.B11;
    sbit  CHCSIZ12_DCH5CSIZ_bit at DCH5CSIZ.B12;
    sbit  CHCSIZ13_DCH5CSIZ_bit at DCH5CSIZ.B13;
    sbit  CHCSIZ14_DCH5CSIZ_bit at DCH5CSIZ.B14;
    sbit  CHCSIZ15_DCH5CSIZ_bit at DCH5CSIZ.B15;
sfr unsigned long   volatile DCH5CSIZCLR      absolute 0xBF8114B4;
sfr unsigned long   volatile DCH5CSIZSET      absolute 0xBF8114B8;
sfr unsigned long   volatile DCH5CSIZINV      absolute 0xBF8114BC;
sfr atomic unsigned long   volatile DCH5CPTR         absolute 0xBF8114C0;
    sbit  CHCPTR0_DCH5CPTR_bit at DCH5CPTR.B0;
    sbit  CHCPTR1_DCH5CPTR_bit at DCH5CPTR.B1;
    sbit  CHCPTR2_DCH5CPTR_bit at DCH5CPTR.B2;
    sbit  CHCPTR3_DCH5CPTR_bit at DCH5CPTR.B3;
    sbit  CHCPTR4_DCH5CPTR_bit at DCH5CPTR.B4;
    sbit  CHCPTR5_DCH5CPTR_bit at DCH5CPTR.B5;
    sbit  CHCPTR6_DCH5CPTR_bit at DCH5CPTR.B6;
    sbit  CHCPTR7_DCH5CPTR_bit at DCH5CPTR.B7;
    sbit  CHCPTR8_DCH5CPTR_bit at DCH5CPTR.B8;
    sbit  CHCPTR9_DCH5CPTR_bit at DCH5CPTR.B9;
    sbit  CHCPTR10_DCH5CPTR_bit at DCH5CPTR.B10;
    sbit  CHCPTR11_DCH5CPTR_bit at DCH5CPTR.B11;
    sbit  CHCPTR12_DCH5CPTR_bit at DCH5CPTR.B12;
    sbit  CHCPTR13_DCH5CPTR_bit at DCH5CPTR.B13;
    sbit  CHCPTR14_DCH5CPTR_bit at DCH5CPTR.B14;
    sbit  CHCPTR15_DCH5CPTR_bit at DCH5CPTR.B15;
sfr atomic unsigned long   volatile DCS5CPTR         absolute 0xBF8114C0;
    sbit  CHCPTR0_DCS5CPTR_bit at DCS5CPTR.B0;
    sbit  CHCPTR1_DCS5CPTR_bit at DCS5CPTR.B1;
    sbit  CHCPTR2_DCS5CPTR_bit at DCS5CPTR.B2;
    sbit  CHCPTR3_DCS5CPTR_bit at DCS5CPTR.B3;
    sbit  CHCPTR4_DCS5CPTR_bit at DCS5CPTR.B4;
    sbit  CHCPTR5_DCS5CPTR_bit at DCS5CPTR.B5;
    sbit  CHCPTR6_DCS5CPTR_bit at DCS5CPTR.B6;
    sbit  CHCPTR7_DCS5CPTR_bit at DCS5CPTR.B7;
    sbit  CHCPTR8_DCS5CPTR_bit at DCS5CPTR.B8;
    sbit  CHCPTR9_DCS5CPTR_bit at DCS5CPTR.B9;
    sbit  CHCPTR10_DCS5CPTR_bit at DCS5CPTR.B10;
    sbit  CHCPTR11_DCS5CPTR_bit at DCS5CPTR.B11;
    sbit  CHCPTR12_DCS5CPTR_bit at DCS5CPTR.B12;
    sbit  CHCPTR13_DCS5CPTR_bit at DCS5CPTR.B13;
    sbit  CHCPTR14_DCS5CPTR_bit at DCS5CPTR.B14;
    sbit  CHCPTR15_DCS5CPTR_bit at DCS5CPTR.B15;
sfr unsigned long   volatile DCH5CPTRCLR      absolute 0xBF8114C4;
sfr unsigned long   volatile DCS5CPTRCLR      absolute 0xBF8114C4;
sfr unsigned long   volatile DCH5CPTRSET      absolute 0xBF8114C8;
sfr unsigned long   volatile DCS5CPTRSET      absolute 0xBF8114C8;
sfr unsigned long   volatile DCH5CPTRINV      absolute 0xBF8114CC;
sfr unsigned long   volatile DCS5CPTRINV      absolute 0xBF8114CC;
sfr atomic unsigned long   volatile DCH5DAT          absolute 0xBF8114D0;
    sbit  CHPDAT0_DCH5DAT_bit at DCH5DAT.B0;
    sbit  CHPDAT1_DCH5DAT_bit at DCH5DAT.B1;
    sbit  CHPDAT2_DCH5DAT_bit at DCH5DAT.B2;
    sbit  CHPDAT3_DCH5DAT_bit at DCH5DAT.B3;
    sbit  CHPDAT4_DCH5DAT_bit at DCH5DAT.B4;
    sbit  CHPDAT5_DCH5DAT_bit at DCH5DAT.B5;
    sbit  CHPDAT6_DCH5DAT_bit at DCH5DAT.B6;
    sbit  CHPDAT7_DCH5DAT_bit at DCH5DAT.B7;
    sbit  CHPDAT8_DCH5DAT_bit at DCH5DAT.B8;
    sbit  CHPDAT9_DCH5DAT_bit at DCH5DAT.B9;
    sbit  CHPDAT10_DCH5DAT_bit at DCH5DAT.B10;
    sbit  CHPDAT11_DCH5DAT_bit at DCH5DAT.B11;
    sbit  CHPDAT12_DCH5DAT_bit at DCH5DAT.B12;
    sbit  CHPDAT13_DCH5DAT_bit at DCH5DAT.B13;
    sbit  CHPDAT14_DCH5DAT_bit at DCH5DAT.B14;
    sbit  CHPDAT15_DCH5DAT_bit at DCH5DAT.B15;
sfr unsigned long   volatile DCH5DATCLR       absolute 0xBF8114D4;
sfr unsigned long   volatile DCH5DATSET       absolute 0xBF8114D8;
sfr unsigned long   volatile DCH5DATINV       absolute 0xBF8114DC;
sfr atomic unsigned long   volatile DCH6CON          absolute 0xBF8114E0;
    sbit  CHPRI0_DCH6CON_bit at DCH6CON.B0;
    sbit  CHPRI1_DCH6CON_bit at DCH6CON.B1;
    sbit  CHEDET_DCH6CON_bit at DCH6CON.B2;
    sbit  CHAEN_DCH6CON_bit at DCH6CON.B4;
    sbit  CHCHN_DCH6CON_bit at DCH6CON.B5;
    sbit  CHAED_DCH6CON_bit at DCH6CON.B6;
    sbit  CHEN_DCH6CON_bit at DCH6CON.B7;
    sbit  CHCHNS_DCH6CON_bit at DCH6CON.B8;
    sbit  CHPATLEN_DCH6CON_bit at DCH6CON.B11;
    sbit  CHPIGNEN_DCH6CON_bit at DCH6CON.B13;
    sbit  CHBUSY_DCH6CON_bit at DCH6CON.B15;
    sbit  CHPIGN0_DCH6CON_bit at DCH6CON.B24;
    sbit  CHPIGN1_DCH6CON_bit at DCH6CON.B25;
    sbit  CHPIGN2_DCH6CON_bit at DCH6CON.B26;
    sbit  CHPIGN3_DCH6CON_bit at DCH6CON.B27;
    sbit  CHPIGN4_DCH6CON_bit at DCH6CON.B28;
    sbit  CHPIGN5_DCH6CON_bit at DCH6CON.B29;
    sbit  CHPIGN6_DCH6CON_bit at DCH6CON.B30;
    sbit  CHPIGN7_DCH6CON_bit at DCH6CON.B31;
sfr unsigned long   volatile DCH6CONCLR       absolute 0xBF8114E4;
sfr unsigned long   volatile DCH6CONSET       absolute 0xBF8114E8;
sfr unsigned long   volatile DCH6CONINV       absolute 0xBF8114EC;
sfr atomic unsigned long   volatile DCH6ECON         absolute 0xBF8114F0;
    sbit  AIRQEN_DCH6ECON_bit at DCH6ECON.B3;
    sbit  SIRQEN_DCH6ECON_bit at DCH6ECON.B4;
    sbit  PATEN_DCH6ECON_bit at DCH6ECON.B5;
    sbit  CABORT_DCH6ECON_bit at DCH6ECON.B6;
    sbit  CFORCE_DCH6ECON_bit at DCH6ECON.B7;
    sbit  CHSIRQ0_DCH6ECON_bit at DCH6ECON.B8;
    sbit  CHSIRQ1_DCH6ECON_bit at DCH6ECON.B9;
    sbit  CHSIRQ2_DCH6ECON_bit at DCH6ECON.B10;
    sbit  CHSIRQ3_DCH6ECON_bit at DCH6ECON.B11;
    sbit  CHSIRQ4_DCH6ECON_bit at DCH6ECON.B12;
    sbit  CHSIRQ5_DCH6ECON_bit at DCH6ECON.B13;
    sbit  CHSIRQ6_DCH6ECON_bit at DCH6ECON.B14;
    sbit  CHSIRQ7_DCH6ECON_bit at DCH6ECON.B15;
    sbit  CHAIRQ0_DCH6ECON_bit at DCH6ECON.B16;
    sbit  CHAIRQ1_DCH6ECON_bit at DCH6ECON.B17;
    sbit  CHAIRQ2_DCH6ECON_bit at DCH6ECON.B18;
    sbit  CHAIRQ3_DCH6ECON_bit at DCH6ECON.B19;
    sbit  CHAIRQ4_DCH6ECON_bit at DCH6ECON.B20;
    sbit  CHAIRQ5_DCH6ECON_bit at DCH6ECON.B21;
    sbit  CHAIRQ6_DCH6ECON_bit at DCH6ECON.B22;
    sbit  CHAIRQ7_DCH6ECON_bit at DCH6ECON.B23;
sfr unsigned long   volatile DCH6ECONCLR      absolute 0xBF8114F4;
sfr unsigned long   volatile DCH6ECONSET      absolute 0xBF8114F8;
sfr unsigned long   volatile DCH6ECONINV      absolute 0xBF8114FC;
sfr atomic unsigned long   volatile DCH6INT          absolute 0xBF811500;
    sbit  CHERIF_DCH6INT_bit at DCH6INT.B0;
    sbit  CHTAIF_DCH6INT_bit at DCH6INT.B1;
    sbit  CHCCIF_DCH6INT_bit at DCH6INT.B2;
    sbit  CHBCIF_DCH6INT_bit at DCH6INT.B3;
    sbit  CHDHIF_DCH6INT_bit at DCH6INT.B4;
    sbit  CHDDIF_DCH6INT_bit at DCH6INT.B5;
    sbit  CHSHIF_DCH6INT_bit at DCH6INT.B6;
    sbit  CHSDIF_DCH6INT_bit at DCH6INT.B7;
    sbit  CHERIE_DCH6INT_bit at DCH6INT.B16;
    sbit  CHTAIE_DCH6INT_bit at DCH6INT.B17;
    sbit  CHCCIE_DCH6INT_bit at DCH6INT.B18;
    sbit  CHBCIE_DCH6INT_bit at DCH6INT.B19;
    sbit  CHDHIE_DCH6INT_bit at DCH6INT.B20;
    sbit  CHDDIE_DCH6INT_bit at DCH6INT.B21;
    sbit  CHSHIE_DCH6INT_bit at DCH6INT.B22;
    sbit  CHSDIE_DCH6INT_bit at DCH6INT.B23;
sfr unsigned long   volatile DCH6INTCLR       absolute 0xBF811504;
sfr unsigned long   volatile DCH6INTSET       absolute 0xBF811508;
sfr unsigned long   volatile DCH6INTINV       absolute 0xBF81150C;
sfr atomic unsigned long   volatile DCH6SSA          absolute 0xBF811510;
    sbit  CHSSA0_DCH6SSA_bit at DCH6SSA.B0;
    sbit  CHSSA1_DCH6SSA_bit at DCH6SSA.B1;
    sbit  CHSSA2_DCH6SSA_bit at DCH6SSA.B2;
    sbit  CHSSA3_DCH6SSA_bit at DCH6SSA.B3;
    sbit  CHSSA4_DCH6SSA_bit at DCH6SSA.B4;
    sbit  CHSSA5_DCH6SSA_bit at DCH6SSA.B5;
    sbit  CHSSA6_DCH6SSA_bit at DCH6SSA.B6;
    sbit  CHSSA7_DCH6SSA_bit at DCH6SSA.B7;
    sbit  CHSSA8_DCH6SSA_bit at DCH6SSA.B8;
    sbit  CHSSA9_DCH6SSA_bit at DCH6SSA.B9;
    sbit  CHSSA10_DCH6SSA_bit at DCH6SSA.B10;
    sbit  CHSSA11_DCH6SSA_bit at DCH6SSA.B11;
    sbit  CHSSA12_DCH6SSA_bit at DCH6SSA.B12;
    sbit  CHSSA13_DCH6SSA_bit at DCH6SSA.B13;
    sbit  CHSSA14_DCH6SSA_bit at DCH6SSA.B14;
    sbit  CHSSA15_DCH6SSA_bit at DCH6SSA.B15;
    sbit  CHSSA16_DCH6SSA_bit at DCH6SSA.B16;
    sbit  CHSSA17_DCH6SSA_bit at DCH6SSA.B17;
    sbit  CHSSA18_DCH6SSA_bit at DCH6SSA.B18;
    sbit  CHSSA19_DCH6SSA_bit at DCH6SSA.B19;
    sbit  CHSSA20_DCH6SSA_bit at DCH6SSA.B20;
    sbit  CHSSA21_DCH6SSA_bit at DCH6SSA.B21;
    sbit  CHSSA22_DCH6SSA_bit at DCH6SSA.B22;
    sbit  CHSSA23_DCH6SSA_bit at DCH6SSA.B23;
    sbit  CHSSA24_DCH6SSA_bit at DCH6SSA.B24;
    sbit  CHSSA25_DCH6SSA_bit at DCH6SSA.B25;
    sbit  CHSSA26_DCH6SSA_bit at DCH6SSA.B26;
    sbit  CHSSA27_DCH6SSA_bit at DCH6SSA.B27;
    sbit  CHSSA28_DCH6SSA_bit at DCH6SSA.B28;
    sbit  CHSSA29_DCH6SSA_bit at DCH6SSA.B29;
    sbit  CHSSA30_DCH6SSA_bit at DCH6SSA.B30;
    sbit  CHSSA31_DCH6SSA_bit at DCH6SSA.B31;
sfr unsigned long   volatile DCH6SSACLR       absolute 0xBF811514;
sfr unsigned long   volatile DCH6SSASET       absolute 0xBF811518;
sfr unsigned long   volatile DCH6SSAINV       absolute 0xBF81151C;
sfr atomic unsigned long   volatile DCH6DSA          absolute 0xBF811520;
    sbit  CHDSA0_DCH6DSA_bit at DCH6DSA.B0;
    sbit  CHDSA1_DCH6DSA_bit at DCH6DSA.B1;
    sbit  CHDSA2_DCH6DSA_bit at DCH6DSA.B2;
    sbit  CHDSA3_DCH6DSA_bit at DCH6DSA.B3;
    sbit  CHDSA4_DCH6DSA_bit at DCH6DSA.B4;
    sbit  CHDSA5_DCH6DSA_bit at DCH6DSA.B5;
    sbit  CHDSA6_DCH6DSA_bit at DCH6DSA.B6;
    sbit  CHDSA7_DCH6DSA_bit at DCH6DSA.B7;
    sbit  CHDSA8_DCH6DSA_bit at DCH6DSA.B8;
    sbit  CHDSA9_DCH6DSA_bit at DCH6DSA.B9;
    sbit  CHDSA10_DCH6DSA_bit at DCH6DSA.B10;
    sbit  CHDSA11_DCH6DSA_bit at DCH6DSA.B11;
    sbit  CHDSA12_DCH6DSA_bit at DCH6DSA.B12;
    sbit  CHDSA13_DCH6DSA_bit at DCH6DSA.B13;
    sbit  CHDSA14_DCH6DSA_bit at DCH6DSA.B14;
    sbit  CHDSA15_DCH6DSA_bit at DCH6DSA.B15;
    sbit  CHDSA16_DCH6DSA_bit at DCH6DSA.B16;
    sbit  CHDSA17_DCH6DSA_bit at DCH6DSA.B17;
    sbit  CHDSA18_DCH6DSA_bit at DCH6DSA.B18;
    sbit  CHDSA19_DCH6DSA_bit at DCH6DSA.B19;
    sbit  CHDSA20_DCH6DSA_bit at DCH6DSA.B20;
    sbit  CHDSA21_DCH6DSA_bit at DCH6DSA.B21;
    sbit  CHDSA22_DCH6DSA_bit at DCH6DSA.B22;
    sbit  CHDSA23_DCH6DSA_bit at DCH6DSA.B23;
    sbit  CHDSA24_DCH6DSA_bit at DCH6DSA.B24;
    sbit  CHDSA25_DCH6DSA_bit at DCH6DSA.B25;
    sbit  CHDSA26_DCH6DSA_bit at DCH6DSA.B26;
    sbit  CHDSA27_DCH6DSA_bit at DCH6DSA.B27;
    sbit  CHDSA28_DCH6DSA_bit at DCH6DSA.B28;
    sbit  CHDSA29_DCH6DSA_bit at DCH6DSA.B29;
    sbit  CHDSA30_DCH6DSA_bit at DCH6DSA.B30;
    sbit  CHDSA31_DCH6DSA_bit at DCH6DSA.B31;
sfr unsigned long   volatile DCH6DSACLR       absolute 0xBF811524;
sfr unsigned long   volatile DCH6DSASET       absolute 0xBF811528;
sfr unsigned long   volatile DCH6DSAINV       absolute 0xBF81152C;
sfr atomic unsigned long   volatile DCH6SSIZ         absolute 0xBF811530;
    sbit  CHSSIZ0_DCH6SSIZ_bit at DCH6SSIZ.B0;
    sbit  CHSSIZ1_DCH6SSIZ_bit at DCH6SSIZ.B1;
    sbit  CHSSIZ2_DCH6SSIZ_bit at DCH6SSIZ.B2;
    sbit  CHSSIZ3_DCH6SSIZ_bit at DCH6SSIZ.B3;
    sbit  CHSSIZ4_DCH6SSIZ_bit at DCH6SSIZ.B4;
    sbit  CHSSIZ5_DCH6SSIZ_bit at DCH6SSIZ.B5;
    sbit  CHSSIZ6_DCH6SSIZ_bit at DCH6SSIZ.B6;
    sbit  CHSSIZ7_DCH6SSIZ_bit at DCH6SSIZ.B7;
    sbit  CHSSIZ8_DCH6SSIZ_bit at DCH6SSIZ.B8;
    sbit  CHSSIZ9_DCH6SSIZ_bit at DCH6SSIZ.B9;
    sbit  CHSSIZ10_DCH6SSIZ_bit at DCH6SSIZ.B10;
    sbit  CHSSIZ11_DCH6SSIZ_bit at DCH6SSIZ.B11;
    sbit  CHSSIZ12_DCH6SSIZ_bit at DCH6SSIZ.B12;
    sbit  CHSSIZ13_DCH6SSIZ_bit at DCH6SSIZ.B13;
    sbit  CHSSIZ14_DCH6SSIZ_bit at DCH6SSIZ.B14;
    sbit  CHSSIZ15_DCH6SSIZ_bit at DCH6SSIZ.B15;
sfr unsigned long   volatile DCH6SSIZCLR      absolute 0xBF811534;
sfr unsigned long   volatile DCH6SSIZSET      absolute 0xBF811538;
sfr unsigned long   volatile DCH6SSIZINV      absolute 0xBF81153C;
sfr atomic unsigned long   volatile DCH6DSIZ         absolute 0xBF811540;
    sbit  CHDSIZ0_DCH6DSIZ_bit at DCH6DSIZ.B0;
    sbit  CHDSIZ1_DCH6DSIZ_bit at DCH6DSIZ.B1;
    sbit  CHDSIZ2_DCH6DSIZ_bit at DCH6DSIZ.B2;
    sbit  CHDSIZ3_DCH6DSIZ_bit at DCH6DSIZ.B3;
    sbit  CHDSIZ4_DCH6DSIZ_bit at DCH6DSIZ.B4;
    sbit  CHDSIZ5_DCH6DSIZ_bit at DCH6DSIZ.B5;
    sbit  CHDSIZ6_DCH6DSIZ_bit at DCH6DSIZ.B6;
    sbit  CHDSIZ7_DCH6DSIZ_bit at DCH6DSIZ.B7;
    sbit  CHDSIZ8_DCH6DSIZ_bit at DCH6DSIZ.B8;
    sbit  CHDSIZ9_DCH6DSIZ_bit at DCH6DSIZ.B9;
    sbit  CHDSIZ10_DCH6DSIZ_bit at DCH6DSIZ.B10;
    sbit  CHDSIZ11_DCH6DSIZ_bit at DCH6DSIZ.B11;
    sbit  CHDSIZ12_DCH6DSIZ_bit at DCH6DSIZ.B12;
    sbit  CHDSIZ13_DCH6DSIZ_bit at DCH6DSIZ.B13;
    sbit  CHDSIZ14_DCH6DSIZ_bit at DCH6DSIZ.B14;
    sbit  CHDSIZ15_DCH6DSIZ_bit at DCH6DSIZ.B15;
sfr unsigned long   volatile DCH6DSIZCLR      absolute 0xBF811544;
sfr unsigned long   volatile DCH6DSIZSET      absolute 0xBF811548;
sfr unsigned long   volatile DCH6DSIZINV      absolute 0xBF81154C;
sfr atomic unsigned long   volatile DCH6SPTR         absolute 0xBF811550;
    sbit  CHSPTR0_DCH6SPTR_bit at DCH6SPTR.B0;
    sbit  CHSPTR1_DCH6SPTR_bit at DCH6SPTR.B1;
    sbit  CHSPTR2_DCH6SPTR_bit at DCH6SPTR.B2;
    sbit  CHSPTR3_DCH6SPTR_bit at DCH6SPTR.B3;
    sbit  CHSPTR4_DCH6SPTR_bit at DCH6SPTR.B4;
    sbit  CHSPTR5_DCH6SPTR_bit at DCH6SPTR.B5;
    sbit  CHSPTR6_DCH6SPTR_bit at DCH6SPTR.B6;
    sbit  CHSPTR7_DCH6SPTR_bit at DCH6SPTR.B7;
    sbit  CHSPTR8_DCH6SPTR_bit at DCH6SPTR.B8;
    sbit  CHSPTR9_DCH6SPTR_bit at DCH6SPTR.B9;
    sbit  CHSPTR10_DCH6SPTR_bit at DCH6SPTR.B10;
    sbit  CHSPTR11_DCH6SPTR_bit at DCH6SPTR.B11;
    sbit  CHSPTR12_DCH6SPTR_bit at DCH6SPTR.B12;
    sbit  CHSPTR13_DCH6SPTR_bit at DCH6SPTR.B13;
    sbit  CHSPTR14_DCH6SPTR_bit at DCH6SPTR.B14;
    sbit  CHSPTR15_DCH6SPTR_bit at DCH6SPTR.B15;
sfr unsigned long   volatile DCH6SPTRCLR      absolute 0xBF811554;
sfr unsigned long   volatile DCH6SPTRSET      absolute 0xBF811558;
sfr unsigned long   volatile DCH6SPTRINV      absolute 0xBF81155C;
sfr atomic unsigned long   volatile DCH6DPTR         absolute 0xBF811560;
    sbit  CHDPTR0_DCH6DPTR_bit at DCH6DPTR.B0;
    sbit  CHDPTR1_DCH6DPTR_bit at DCH6DPTR.B1;
    sbit  CHDPTR2_DCH6DPTR_bit at DCH6DPTR.B2;
    sbit  CHDPTR3_DCH6DPTR_bit at DCH6DPTR.B3;
    sbit  CHDPTR4_DCH6DPTR_bit at DCH6DPTR.B4;
    sbit  CHDPTR5_DCH6DPTR_bit at DCH6DPTR.B5;
    sbit  CHDPTR6_DCH6DPTR_bit at DCH6DPTR.B6;
    sbit  CHDPTR7_DCH6DPTR_bit at DCH6DPTR.B7;
    sbit  CHDPTR8_DCH6DPTR_bit at DCH6DPTR.B8;
    sbit  CHDPTR9_DCH6DPTR_bit at DCH6DPTR.B9;
    sbit  CHDPTR10_DCH6DPTR_bit at DCH6DPTR.B10;
    sbit  CHDPTR11_DCH6DPTR_bit at DCH6DPTR.B11;
    sbit  CHDPTR12_DCH6DPTR_bit at DCH6DPTR.B12;
    sbit  CHDPTR13_DCH6DPTR_bit at DCH6DPTR.B13;
    sbit  CHDPTR14_DCH6DPTR_bit at DCH6DPTR.B14;
    sbit  CHDPTR15_DCH6DPTR_bit at DCH6DPTR.B15;
sfr unsigned long   volatile DCH6DPTRCLR      absolute 0xBF811564;
sfr unsigned long   volatile DCH6DPTRSET      absolute 0xBF811568;
sfr unsigned long   volatile DCH6DPTRINV      absolute 0xBF81156C;
sfr atomic unsigned long   volatile DCH6CSIZ         absolute 0xBF811570;
    sbit  CHCSIZ0_DCH6CSIZ_bit at DCH6CSIZ.B0;
    sbit  CHCSIZ1_DCH6CSIZ_bit at DCH6CSIZ.B1;
    sbit  CHCSIZ2_DCH6CSIZ_bit at DCH6CSIZ.B2;
    sbit  CHCSIZ3_DCH6CSIZ_bit at DCH6CSIZ.B3;
    sbit  CHCSIZ4_DCH6CSIZ_bit at DCH6CSIZ.B4;
    sbit  CHCSIZ5_DCH6CSIZ_bit at DCH6CSIZ.B5;
    sbit  CHCSIZ6_DCH6CSIZ_bit at DCH6CSIZ.B6;
    sbit  CHCSIZ7_DCH6CSIZ_bit at DCH6CSIZ.B7;
    sbit  CHCSIZ8_DCH6CSIZ_bit at DCH6CSIZ.B8;
    sbit  CHCSIZ9_DCH6CSIZ_bit at DCH6CSIZ.B9;
    sbit  CHCSIZ10_DCH6CSIZ_bit at DCH6CSIZ.B10;
    sbit  CHCSIZ11_DCH6CSIZ_bit at DCH6CSIZ.B11;
    sbit  CHCSIZ12_DCH6CSIZ_bit at DCH6CSIZ.B12;
    sbit  CHCSIZ13_DCH6CSIZ_bit at DCH6CSIZ.B13;
    sbit  CHCSIZ14_DCH6CSIZ_bit at DCH6CSIZ.B14;
    sbit  CHCSIZ15_DCH6CSIZ_bit at DCH6CSIZ.B15;
sfr unsigned long   volatile DCH6CSIZCLR      absolute 0xBF811574;
sfr unsigned long   volatile DCH6CSIZSET      absolute 0xBF811578;
sfr unsigned long   volatile DCH6CSIZINV      absolute 0xBF81157C;
sfr atomic unsigned long   volatile DCH6CPTR         absolute 0xBF811580;
    sbit  CHCPTR0_DCH6CPTR_bit at DCH6CPTR.B0;
    sbit  CHCPTR1_DCH6CPTR_bit at DCH6CPTR.B1;
    sbit  CHCPTR2_DCH6CPTR_bit at DCH6CPTR.B2;
    sbit  CHCPTR3_DCH6CPTR_bit at DCH6CPTR.B3;
    sbit  CHCPTR4_DCH6CPTR_bit at DCH6CPTR.B4;
    sbit  CHCPTR5_DCH6CPTR_bit at DCH6CPTR.B5;
    sbit  CHCPTR6_DCH6CPTR_bit at DCH6CPTR.B6;
    sbit  CHCPTR7_DCH6CPTR_bit at DCH6CPTR.B7;
    sbit  CHCPTR8_DCH6CPTR_bit at DCH6CPTR.B8;
    sbit  CHCPTR9_DCH6CPTR_bit at DCH6CPTR.B9;
    sbit  CHCPTR10_DCH6CPTR_bit at DCH6CPTR.B10;
    sbit  CHCPTR11_DCH6CPTR_bit at DCH6CPTR.B11;
    sbit  CHCPTR12_DCH6CPTR_bit at DCH6CPTR.B12;
    sbit  CHCPTR13_DCH6CPTR_bit at DCH6CPTR.B13;
    sbit  CHCPTR14_DCH6CPTR_bit at DCH6CPTR.B14;
    sbit  CHCPTR15_DCH6CPTR_bit at DCH6CPTR.B15;
sfr atomic unsigned long   volatile DCS6CPTR         absolute 0xBF811580;
    sbit  CHCPTR0_DCS6CPTR_bit at DCS6CPTR.B0;
    sbit  CHCPTR1_DCS6CPTR_bit at DCS6CPTR.B1;
    sbit  CHCPTR2_DCS6CPTR_bit at DCS6CPTR.B2;
    sbit  CHCPTR3_DCS6CPTR_bit at DCS6CPTR.B3;
    sbit  CHCPTR4_DCS6CPTR_bit at DCS6CPTR.B4;
    sbit  CHCPTR5_DCS6CPTR_bit at DCS6CPTR.B5;
    sbit  CHCPTR6_DCS6CPTR_bit at DCS6CPTR.B6;
    sbit  CHCPTR7_DCS6CPTR_bit at DCS6CPTR.B7;
    sbit  CHCPTR8_DCS6CPTR_bit at DCS6CPTR.B8;
    sbit  CHCPTR9_DCS6CPTR_bit at DCS6CPTR.B9;
    sbit  CHCPTR10_DCS6CPTR_bit at DCS6CPTR.B10;
    sbit  CHCPTR11_DCS6CPTR_bit at DCS6CPTR.B11;
    sbit  CHCPTR12_DCS6CPTR_bit at DCS6CPTR.B12;
    sbit  CHCPTR13_DCS6CPTR_bit at DCS6CPTR.B13;
    sbit  CHCPTR14_DCS6CPTR_bit at DCS6CPTR.B14;
    sbit  CHCPTR15_DCS6CPTR_bit at DCS6CPTR.B15;
sfr unsigned long   volatile DCH6CPTRCLR      absolute 0xBF811584;
sfr unsigned long   volatile DCS6CPTRCLR      absolute 0xBF811584;
sfr unsigned long   volatile DCH6CPTRSET      absolute 0xBF811588;
sfr unsigned long   volatile DCS6CPTRSET      absolute 0xBF811588;
sfr unsigned long   volatile DCH6CPTRINV      absolute 0xBF81158C;
sfr unsigned long   volatile DCS6CPTRINV      absolute 0xBF81158C;
sfr atomic unsigned long   volatile DCH6DAT          absolute 0xBF811590;
    sbit  CHPDAT0_DCH6DAT_bit at DCH6DAT.B0;
    sbit  CHPDAT1_DCH6DAT_bit at DCH6DAT.B1;
    sbit  CHPDAT2_DCH6DAT_bit at DCH6DAT.B2;
    sbit  CHPDAT3_DCH6DAT_bit at DCH6DAT.B3;
    sbit  CHPDAT4_DCH6DAT_bit at DCH6DAT.B4;
    sbit  CHPDAT5_DCH6DAT_bit at DCH6DAT.B5;
    sbit  CHPDAT6_DCH6DAT_bit at DCH6DAT.B6;
    sbit  CHPDAT7_DCH6DAT_bit at DCH6DAT.B7;
    sbit  CHPDAT8_DCH6DAT_bit at DCH6DAT.B8;
    sbit  CHPDAT9_DCH6DAT_bit at DCH6DAT.B9;
    sbit  CHPDAT10_DCH6DAT_bit at DCH6DAT.B10;
    sbit  CHPDAT11_DCH6DAT_bit at DCH6DAT.B11;
    sbit  CHPDAT12_DCH6DAT_bit at DCH6DAT.B12;
    sbit  CHPDAT13_DCH6DAT_bit at DCH6DAT.B13;
    sbit  CHPDAT14_DCH6DAT_bit at DCH6DAT.B14;
    sbit  CHPDAT15_DCH6DAT_bit at DCH6DAT.B15;
sfr unsigned long   volatile DCH6DATCLR       absolute 0xBF811594;
sfr unsigned long   volatile DCH6DATSET       absolute 0xBF811598;
sfr unsigned long   volatile DCH6DATINV       absolute 0xBF81159C;
sfr atomic unsigned long   volatile DCH7CON          absolute 0xBF8115A0;
    sbit  CHPRI0_DCH7CON_bit at DCH7CON.B0;
    sbit  CHPRI1_DCH7CON_bit at DCH7CON.B1;
    sbit  CHEDET_DCH7CON_bit at DCH7CON.B2;
    sbit  CHAEN_DCH7CON_bit at DCH7CON.B4;
    sbit  CHCHN_DCH7CON_bit at DCH7CON.B5;
    sbit  CHAED_DCH7CON_bit at DCH7CON.B6;
    sbit  CHEN_DCH7CON_bit at DCH7CON.B7;
    sbit  CHCHNS_DCH7CON_bit at DCH7CON.B8;
    sbit  CHPATLEN_DCH7CON_bit at DCH7CON.B11;
    sbit  CHPIGNEN_DCH7CON_bit at DCH7CON.B13;
    sbit  CHBUSY_DCH7CON_bit at DCH7CON.B15;
    sbit  CHPIGN0_DCH7CON_bit at DCH7CON.B24;
    sbit  CHPIGN1_DCH7CON_bit at DCH7CON.B25;
    sbit  CHPIGN2_DCH7CON_bit at DCH7CON.B26;
    sbit  CHPIGN3_DCH7CON_bit at DCH7CON.B27;
    sbit  CHPIGN4_DCH7CON_bit at DCH7CON.B28;
    sbit  CHPIGN5_DCH7CON_bit at DCH7CON.B29;
    sbit  CHPIGN6_DCH7CON_bit at DCH7CON.B30;
    sbit  CHPIGN7_DCH7CON_bit at DCH7CON.B31;
sfr unsigned long   volatile DCH7CONCLR       absolute 0xBF8115A4;
sfr unsigned long   volatile DCH7CONSET       absolute 0xBF8115A8;
sfr unsigned long   volatile DCH7CONINV       absolute 0xBF8115AC;
sfr atomic unsigned long   volatile DCH7ECON         absolute 0xBF8115B0;
    sbit  AIRQEN_DCH7ECON_bit at DCH7ECON.B3;
    sbit  SIRQEN_DCH7ECON_bit at DCH7ECON.B4;
    sbit  PATEN_DCH7ECON_bit at DCH7ECON.B5;
    sbit  CABORT_DCH7ECON_bit at DCH7ECON.B6;
    sbit  CFORCE_DCH7ECON_bit at DCH7ECON.B7;
    sbit  CHSIRQ0_DCH7ECON_bit at DCH7ECON.B8;
    sbit  CHSIRQ1_DCH7ECON_bit at DCH7ECON.B9;
    sbit  CHSIRQ2_DCH7ECON_bit at DCH7ECON.B10;
    sbit  CHSIRQ3_DCH7ECON_bit at DCH7ECON.B11;
    sbit  CHSIRQ4_DCH7ECON_bit at DCH7ECON.B12;
    sbit  CHSIRQ5_DCH7ECON_bit at DCH7ECON.B13;
    sbit  CHSIRQ6_DCH7ECON_bit at DCH7ECON.B14;
    sbit  CHSIRQ7_DCH7ECON_bit at DCH7ECON.B15;
    sbit  CHAIRQ0_DCH7ECON_bit at DCH7ECON.B16;
    sbit  CHAIRQ1_DCH7ECON_bit at DCH7ECON.B17;
    sbit  CHAIRQ2_DCH7ECON_bit at DCH7ECON.B18;
    sbit  CHAIRQ3_DCH7ECON_bit at DCH7ECON.B19;
    sbit  CHAIRQ4_DCH7ECON_bit at DCH7ECON.B20;
    sbit  CHAIRQ5_DCH7ECON_bit at DCH7ECON.B21;
    sbit  CHAIRQ6_DCH7ECON_bit at DCH7ECON.B22;
    sbit  CHAIRQ7_DCH7ECON_bit at DCH7ECON.B23;
sfr unsigned long   volatile DCH7ECONCLR      absolute 0xBF8115B4;
sfr unsigned long   volatile DCH7ECONSET      absolute 0xBF8115B8;
sfr unsigned long   volatile DCH7ECONINV      absolute 0xBF8115BC;
sfr atomic unsigned long   volatile DCH7INT          absolute 0xBF8115C0;
    sbit  CHERIF_DCH7INT_bit at DCH7INT.B0;
    sbit  CHTAIF_DCH7INT_bit at DCH7INT.B1;
    sbit  CHCCIF_DCH7INT_bit at DCH7INT.B2;
    sbit  CHBCIF_DCH7INT_bit at DCH7INT.B3;
    sbit  CHDHIF_DCH7INT_bit at DCH7INT.B4;
    sbit  CHDDIF_DCH7INT_bit at DCH7INT.B5;
    sbit  CHSHIF_DCH7INT_bit at DCH7INT.B6;
    sbit  CHSDIF_DCH7INT_bit at DCH7INT.B7;
    sbit  CHERIE_DCH7INT_bit at DCH7INT.B16;
    sbit  CHTAIE_DCH7INT_bit at DCH7INT.B17;
    sbit  CHCCIE_DCH7INT_bit at DCH7INT.B18;
    sbit  CHBCIE_DCH7INT_bit at DCH7INT.B19;
    sbit  CHDHIE_DCH7INT_bit at DCH7INT.B20;
    sbit  CHDDIE_DCH7INT_bit at DCH7INT.B21;
    sbit  CHSHIE_DCH7INT_bit at DCH7INT.B22;
    sbit  CHSDIE_DCH7INT_bit at DCH7INT.B23;
sfr unsigned long   volatile DCH7INTCLR       absolute 0xBF8115C4;
sfr unsigned long   volatile DCH7INTSET       absolute 0xBF8115C8;
sfr unsigned long   volatile DCH7INTINV       absolute 0xBF8115CC;
sfr atomic unsigned long   volatile DCH7SSA          absolute 0xBF8115D0;
    sbit  CHSSA0_DCH7SSA_bit at DCH7SSA.B0;
    sbit  CHSSA1_DCH7SSA_bit at DCH7SSA.B1;
    sbit  CHSSA2_DCH7SSA_bit at DCH7SSA.B2;
    sbit  CHSSA3_DCH7SSA_bit at DCH7SSA.B3;
    sbit  CHSSA4_DCH7SSA_bit at DCH7SSA.B4;
    sbit  CHSSA5_DCH7SSA_bit at DCH7SSA.B5;
    sbit  CHSSA6_DCH7SSA_bit at DCH7SSA.B6;
    sbit  CHSSA7_DCH7SSA_bit at DCH7SSA.B7;
    sbit  CHSSA8_DCH7SSA_bit at DCH7SSA.B8;
    sbit  CHSSA9_DCH7SSA_bit at DCH7SSA.B9;
    sbit  CHSSA10_DCH7SSA_bit at DCH7SSA.B10;
    sbit  CHSSA11_DCH7SSA_bit at DCH7SSA.B11;
    sbit  CHSSA12_DCH7SSA_bit at DCH7SSA.B12;
    sbit  CHSSA13_DCH7SSA_bit at DCH7SSA.B13;
    sbit  CHSSA14_DCH7SSA_bit at DCH7SSA.B14;
    sbit  CHSSA15_DCH7SSA_bit at DCH7SSA.B15;
    sbit  CHSSA16_DCH7SSA_bit at DCH7SSA.B16;
    sbit  CHSSA17_DCH7SSA_bit at DCH7SSA.B17;
    sbit  CHSSA18_DCH7SSA_bit at DCH7SSA.B18;
    sbit  CHSSA19_DCH7SSA_bit at DCH7SSA.B19;
    sbit  CHSSA20_DCH7SSA_bit at DCH7SSA.B20;
    sbit  CHSSA21_DCH7SSA_bit at DCH7SSA.B21;
    sbit  CHSSA22_DCH7SSA_bit at DCH7SSA.B22;
    sbit  CHSSA23_DCH7SSA_bit at DCH7SSA.B23;
    sbit  CHSSA24_DCH7SSA_bit at DCH7SSA.B24;
    sbit  CHSSA25_DCH7SSA_bit at DCH7SSA.B25;
    sbit  CHSSA26_DCH7SSA_bit at DCH7SSA.B26;
    sbit  CHSSA27_DCH7SSA_bit at DCH7SSA.B27;
    sbit  CHSSA28_DCH7SSA_bit at DCH7SSA.B28;
    sbit  CHSSA29_DCH7SSA_bit at DCH7SSA.B29;
    sbit  CHSSA30_DCH7SSA_bit at DCH7SSA.B30;
    sbit  CHSSA31_DCH7SSA_bit at DCH7SSA.B31;
sfr unsigned long   volatile DCH7SSACLR       absolute 0xBF8115D4;
sfr unsigned long   volatile DCH7SSASET       absolute 0xBF8115D8;
sfr unsigned long   volatile DCH7SSAINV       absolute 0xBF8115DC;
sfr atomic unsigned long   volatile DCH7DSA          absolute 0xBF8115E0;
    sbit  CHDSA0_DCH7DSA_bit at DCH7DSA.B0;
    sbit  CHDSA1_DCH7DSA_bit at DCH7DSA.B1;
    sbit  CHDSA2_DCH7DSA_bit at DCH7DSA.B2;
    sbit  CHDSA3_DCH7DSA_bit at DCH7DSA.B3;
    sbit  CHDSA4_DCH7DSA_bit at DCH7DSA.B4;
    sbit  CHDSA5_DCH7DSA_bit at DCH7DSA.B5;
    sbit  CHDSA6_DCH7DSA_bit at DCH7DSA.B6;
    sbit  CHDSA7_DCH7DSA_bit at DCH7DSA.B7;
    sbit  CHDSA8_DCH7DSA_bit at DCH7DSA.B8;
    sbit  CHDSA9_DCH7DSA_bit at DCH7DSA.B9;
    sbit  CHDSA10_DCH7DSA_bit at DCH7DSA.B10;
    sbit  CHDSA11_DCH7DSA_bit at DCH7DSA.B11;
    sbit  CHDSA12_DCH7DSA_bit at DCH7DSA.B12;
    sbit  CHDSA13_DCH7DSA_bit at DCH7DSA.B13;
    sbit  CHDSA14_DCH7DSA_bit at DCH7DSA.B14;
    sbit  CHDSA15_DCH7DSA_bit at DCH7DSA.B15;
    sbit  CHDSA16_DCH7DSA_bit at DCH7DSA.B16;
    sbit  CHDSA17_DCH7DSA_bit at DCH7DSA.B17;
    sbit  CHDSA18_DCH7DSA_bit at DCH7DSA.B18;
    sbit  CHDSA19_DCH7DSA_bit at DCH7DSA.B19;
    sbit  CHDSA20_DCH7DSA_bit at DCH7DSA.B20;
    sbit  CHDSA21_DCH7DSA_bit at DCH7DSA.B21;
    sbit  CHDSA22_DCH7DSA_bit at DCH7DSA.B22;
    sbit  CHDSA23_DCH7DSA_bit at DCH7DSA.B23;
    sbit  CHDSA24_DCH7DSA_bit at DCH7DSA.B24;
    sbit  CHDSA25_DCH7DSA_bit at DCH7DSA.B25;
    sbit  CHDSA26_DCH7DSA_bit at DCH7DSA.B26;
    sbit  CHDSA27_DCH7DSA_bit at DCH7DSA.B27;
    sbit  CHDSA28_DCH7DSA_bit at DCH7DSA.B28;
    sbit  CHDSA29_DCH7DSA_bit at DCH7DSA.B29;
    sbit  CHDSA30_DCH7DSA_bit at DCH7DSA.B30;
    sbit  CHDSA31_DCH7DSA_bit at DCH7DSA.B31;
sfr unsigned long   volatile DCH7DSACLR       absolute 0xBF8115E4;
sfr unsigned long   volatile DCH7DSASET       absolute 0xBF8115E8;
sfr unsigned long   volatile DCH7DSAINV       absolute 0xBF8115EC;
sfr atomic unsigned long   volatile DCH7SSIZ         absolute 0xBF8115F0;
    sbit  CHSSIZ0_DCH7SSIZ_bit at DCH7SSIZ.B0;
    sbit  CHSSIZ1_DCH7SSIZ_bit at DCH7SSIZ.B1;
    sbit  CHSSIZ2_DCH7SSIZ_bit at DCH7SSIZ.B2;
    sbit  CHSSIZ3_DCH7SSIZ_bit at DCH7SSIZ.B3;
    sbit  CHSSIZ4_DCH7SSIZ_bit at DCH7SSIZ.B4;
    sbit  CHSSIZ5_DCH7SSIZ_bit at DCH7SSIZ.B5;
    sbit  CHSSIZ6_DCH7SSIZ_bit at DCH7SSIZ.B6;
    sbit  CHSSIZ7_DCH7SSIZ_bit at DCH7SSIZ.B7;
    sbit  CHSSIZ8_DCH7SSIZ_bit at DCH7SSIZ.B8;
    sbit  CHSSIZ9_DCH7SSIZ_bit at DCH7SSIZ.B9;
    sbit  CHSSIZ10_DCH7SSIZ_bit at DCH7SSIZ.B10;
    sbit  CHSSIZ11_DCH7SSIZ_bit at DCH7SSIZ.B11;
    sbit  CHSSIZ12_DCH7SSIZ_bit at DCH7SSIZ.B12;
    sbit  CHSSIZ13_DCH7SSIZ_bit at DCH7SSIZ.B13;
    sbit  CHSSIZ14_DCH7SSIZ_bit at DCH7SSIZ.B14;
    sbit  CHSSIZ15_DCH7SSIZ_bit at DCH7SSIZ.B15;
sfr unsigned long   volatile DCH7SSIZCLR      absolute 0xBF8115F4;
sfr unsigned long   volatile DCH7SSIZSET      absolute 0xBF8115F8;
sfr unsigned long   volatile DCH7SSIZINV      absolute 0xBF8115FC;
sfr atomic unsigned long   volatile DCH7DSIZ         absolute 0xBF811600;
    sbit  CHDSIZ0_DCH7DSIZ_bit at DCH7DSIZ.B0;
    sbit  CHDSIZ1_DCH7DSIZ_bit at DCH7DSIZ.B1;
    sbit  CHDSIZ2_DCH7DSIZ_bit at DCH7DSIZ.B2;
    sbit  CHDSIZ3_DCH7DSIZ_bit at DCH7DSIZ.B3;
    sbit  CHDSIZ4_DCH7DSIZ_bit at DCH7DSIZ.B4;
    sbit  CHDSIZ5_DCH7DSIZ_bit at DCH7DSIZ.B5;
    sbit  CHDSIZ6_DCH7DSIZ_bit at DCH7DSIZ.B6;
    sbit  CHDSIZ7_DCH7DSIZ_bit at DCH7DSIZ.B7;
    sbit  CHDSIZ8_DCH7DSIZ_bit at DCH7DSIZ.B8;
    sbit  CHDSIZ9_DCH7DSIZ_bit at DCH7DSIZ.B9;
    sbit  CHDSIZ10_DCH7DSIZ_bit at DCH7DSIZ.B10;
    sbit  CHDSIZ11_DCH7DSIZ_bit at DCH7DSIZ.B11;
    sbit  CHDSIZ12_DCH7DSIZ_bit at DCH7DSIZ.B12;
    sbit  CHDSIZ13_DCH7DSIZ_bit at DCH7DSIZ.B13;
    sbit  CHDSIZ14_DCH7DSIZ_bit at DCH7DSIZ.B14;
    sbit  CHDSIZ15_DCH7DSIZ_bit at DCH7DSIZ.B15;
sfr unsigned long   volatile DCH7DSIZCLR      absolute 0xBF811604;
sfr unsigned long   volatile DCH7DSIZSET      absolute 0xBF811608;
sfr unsigned long   volatile DCH7DSIZINV      absolute 0xBF81160C;
sfr atomic unsigned long   volatile DCH7SPTR         absolute 0xBF811610;
    sbit  CHSPTR0_DCH7SPTR_bit at DCH7SPTR.B0;
    sbit  CHSPTR1_DCH7SPTR_bit at DCH7SPTR.B1;
    sbit  CHSPTR2_DCH7SPTR_bit at DCH7SPTR.B2;
    sbit  CHSPTR3_DCH7SPTR_bit at DCH7SPTR.B3;
    sbit  CHSPTR4_DCH7SPTR_bit at DCH7SPTR.B4;
    sbit  CHSPTR5_DCH7SPTR_bit at DCH7SPTR.B5;
    sbit  CHSPTR6_DCH7SPTR_bit at DCH7SPTR.B6;
    sbit  CHSPTR7_DCH7SPTR_bit at DCH7SPTR.B7;
    sbit  CHSPTR8_DCH7SPTR_bit at DCH7SPTR.B8;
    sbit  CHSPTR9_DCH7SPTR_bit at DCH7SPTR.B9;
    sbit  CHSPTR10_DCH7SPTR_bit at DCH7SPTR.B10;
    sbit  CHSPTR11_DCH7SPTR_bit at DCH7SPTR.B11;
    sbit  CHSPTR12_DCH7SPTR_bit at DCH7SPTR.B12;
    sbit  CHSPTR13_DCH7SPTR_bit at DCH7SPTR.B13;
    sbit  CHSPTR14_DCH7SPTR_bit at DCH7SPTR.B14;
    sbit  CHSPTR15_DCH7SPTR_bit at DCH7SPTR.B15;
sfr unsigned long   volatile DCH7SPTRCLR      absolute 0xBF811614;
sfr unsigned long   volatile DCH7SPTRSET      absolute 0xBF811618;
sfr unsigned long   volatile DCH7SPTRINV      absolute 0xBF81161C;
sfr atomic unsigned long   volatile DCH7DPTR         absolute 0xBF811620;
    sbit  CHDPTR0_DCH7DPTR_bit at DCH7DPTR.B0;
    sbit  CHDPTR1_DCH7DPTR_bit at DCH7DPTR.B1;
    sbit  CHDPTR2_DCH7DPTR_bit at DCH7DPTR.B2;
    sbit  CHDPTR3_DCH7DPTR_bit at DCH7DPTR.B3;
    sbit  CHDPTR4_DCH7DPTR_bit at DCH7DPTR.B4;
    sbit  CHDPTR5_DCH7DPTR_bit at DCH7DPTR.B5;
    sbit  CHDPTR6_DCH7DPTR_bit at DCH7DPTR.B6;
    sbit  CHDPTR7_DCH7DPTR_bit at DCH7DPTR.B7;
    sbit  CHDPTR8_DCH7DPTR_bit at DCH7DPTR.B8;
    sbit  CHDPTR9_DCH7DPTR_bit at DCH7DPTR.B9;
    sbit  CHDPTR10_DCH7DPTR_bit at DCH7DPTR.B10;
    sbit  CHDPTR11_DCH7DPTR_bit at DCH7DPTR.B11;
    sbit  CHDPTR12_DCH7DPTR_bit at DCH7DPTR.B12;
    sbit  CHDPTR13_DCH7DPTR_bit at DCH7DPTR.B13;
    sbit  CHDPTR14_DCH7DPTR_bit at DCH7DPTR.B14;
    sbit  CHDPTR15_DCH7DPTR_bit at DCH7DPTR.B15;
sfr unsigned long   volatile DCH7DPTRCLR      absolute 0xBF811624;
sfr unsigned long   volatile DCH7DPTRSET      absolute 0xBF811628;
sfr unsigned long   volatile DCH7DPTRINV      absolute 0xBF81162C;
sfr atomic unsigned long   volatile DCH7CSIZ         absolute 0xBF811630;
    sbit  CHCSIZ0_DCH7CSIZ_bit at DCH7CSIZ.B0;
    sbit  CHCSIZ1_DCH7CSIZ_bit at DCH7CSIZ.B1;
    sbit  CHCSIZ2_DCH7CSIZ_bit at DCH7CSIZ.B2;
    sbit  CHCSIZ3_DCH7CSIZ_bit at DCH7CSIZ.B3;
    sbit  CHCSIZ4_DCH7CSIZ_bit at DCH7CSIZ.B4;
    sbit  CHCSIZ5_DCH7CSIZ_bit at DCH7CSIZ.B5;
    sbit  CHCSIZ6_DCH7CSIZ_bit at DCH7CSIZ.B6;
    sbit  CHCSIZ7_DCH7CSIZ_bit at DCH7CSIZ.B7;
    sbit  CHCSIZ8_DCH7CSIZ_bit at DCH7CSIZ.B8;
    sbit  CHCSIZ9_DCH7CSIZ_bit at DCH7CSIZ.B9;
    sbit  CHCSIZ10_DCH7CSIZ_bit at DCH7CSIZ.B10;
    sbit  CHCSIZ11_DCH7CSIZ_bit at DCH7CSIZ.B11;
    sbit  CHCSIZ12_DCH7CSIZ_bit at DCH7CSIZ.B12;
    sbit  CHCSIZ13_DCH7CSIZ_bit at DCH7CSIZ.B13;
    sbit  CHCSIZ14_DCH7CSIZ_bit at DCH7CSIZ.B14;
    sbit  CHCSIZ15_DCH7CSIZ_bit at DCH7CSIZ.B15;
sfr unsigned long   volatile DCH7CSIZCLR      absolute 0xBF811634;
sfr unsigned long   volatile DCH7CSIZSET      absolute 0xBF811638;
sfr unsigned long   volatile DCH7CSIZINV      absolute 0xBF81163C;
sfr atomic unsigned long   volatile DCH7CPTR         absolute 0xBF811640;
    sbit  CHCPTR0_DCH7CPTR_bit at DCH7CPTR.B0;
    sbit  CHCPTR1_DCH7CPTR_bit at DCH7CPTR.B1;
    sbit  CHCPTR2_DCH7CPTR_bit at DCH7CPTR.B2;
    sbit  CHCPTR3_DCH7CPTR_bit at DCH7CPTR.B3;
    sbit  CHCPTR4_DCH7CPTR_bit at DCH7CPTR.B4;
    sbit  CHCPTR5_DCH7CPTR_bit at DCH7CPTR.B5;
    sbit  CHCPTR6_DCH7CPTR_bit at DCH7CPTR.B6;
    sbit  CHCPTR7_DCH7CPTR_bit at DCH7CPTR.B7;
    sbit  CHCPTR8_DCH7CPTR_bit at DCH7CPTR.B8;
    sbit  CHCPTR9_DCH7CPTR_bit at DCH7CPTR.B9;
    sbit  CHCPTR10_DCH7CPTR_bit at DCH7CPTR.B10;
    sbit  CHCPTR11_DCH7CPTR_bit at DCH7CPTR.B11;
    sbit  CHCPTR12_DCH7CPTR_bit at DCH7CPTR.B12;
    sbit  CHCPTR13_DCH7CPTR_bit at DCH7CPTR.B13;
    sbit  CHCPTR14_DCH7CPTR_bit at DCH7CPTR.B14;
    sbit  CHCPTR15_DCH7CPTR_bit at DCH7CPTR.B15;
sfr atomic unsigned long   volatile DCS7CPTR         absolute 0xBF811640;
    sbit  CHCPTR0_DCS7CPTR_bit at DCS7CPTR.B0;
    sbit  CHCPTR1_DCS7CPTR_bit at DCS7CPTR.B1;
    sbit  CHCPTR2_DCS7CPTR_bit at DCS7CPTR.B2;
    sbit  CHCPTR3_DCS7CPTR_bit at DCS7CPTR.B3;
    sbit  CHCPTR4_DCS7CPTR_bit at DCS7CPTR.B4;
    sbit  CHCPTR5_DCS7CPTR_bit at DCS7CPTR.B5;
    sbit  CHCPTR6_DCS7CPTR_bit at DCS7CPTR.B6;
    sbit  CHCPTR7_DCS7CPTR_bit at DCS7CPTR.B7;
    sbit  CHCPTR8_DCS7CPTR_bit at DCS7CPTR.B8;
    sbit  CHCPTR9_DCS7CPTR_bit at DCS7CPTR.B9;
    sbit  CHCPTR10_DCS7CPTR_bit at DCS7CPTR.B10;
    sbit  CHCPTR11_DCS7CPTR_bit at DCS7CPTR.B11;
    sbit  CHCPTR12_DCS7CPTR_bit at DCS7CPTR.B12;
    sbit  CHCPTR13_DCS7CPTR_bit at DCS7CPTR.B13;
    sbit  CHCPTR14_DCS7CPTR_bit at DCS7CPTR.B14;
    sbit  CHCPTR15_DCS7CPTR_bit at DCS7CPTR.B15;
sfr unsigned long   volatile DCH7CPTRCLR      absolute 0xBF811644;
sfr unsigned long   volatile DCS7CPTRCLR      absolute 0xBF811644;
sfr unsigned long   volatile DCH7CPTRSET      absolute 0xBF811648;
sfr unsigned long   volatile DCS7CPTRSET      absolute 0xBF811648;
sfr unsigned long   volatile DCH7CPTRINV      absolute 0xBF81164C;
sfr unsigned long   volatile DCS7CPTRINV      absolute 0xBF81164C;
sfr atomic unsigned long   volatile DCH7DAT          absolute 0xBF811650;
    sbit  CHPDAT0_DCH7DAT_bit at DCH7DAT.B0;
    sbit  CHPDAT1_DCH7DAT_bit at DCH7DAT.B1;
    sbit  CHPDAT2_DCH7DAT_bit at DCH7DAT.B2;
    sbit  CHPDAT3_DCH7DAT_bit at DCH7DAT.B3;
    sbit  CHPDAT4_DCH7DAT_bit at DCH7DAT.B4;
    sbit  CHPDAT5_DCH7DAT_bit at DCH7DAT.B5;
    sbit  CHPDAT6_DCH7DAT_bit at DCH7DAT.B6;
    sbit  CHPDAT7_DCH7DAT_bit at DCH7DAT.B7;
    sbit  CHPDAT8_DCH7DAT_bit at DCH7DAT.B8;
    sbit  CHPDAT9_DCH7DAT_bit at DCH7DAT.B9;
    sbit  CHPDAT10_DCH7DAT_bit at DCH7DAT.B10;
    sbit  CHPDAT11_DCH7DAT_bit at DCH7DAT.B11;
    sbit  CHPDAT12_DCH7DAT_bit at DCH7DAT.B12;
    sbit  CHPDAT13_DCH7DAT_bit at DCH7DAT.B13;
    sbit  CHPDAT14_DCH7DAT_bit at DCH7DAT.B14;
    sbit  CHPDAT15_DCH7DAT_bit at DCH7DAT.B15;
sfr unsigned long   volatile DCH7DATCLR       absolute 0xBF811654;
sfr unsigned long   volatile DCH7DATSET       absolute 0xBF811658;
sfr unsigned long   volatile DCH7DATINV       absolute 0xBF81165C;
sfr atomic unsigned long   volatile I2C1CON          absolute 0xBF820000;
    const register unsigned short int SEN = 0;
    sbit  SEN_bit at I2C1CON.B0;
    const register unsigned short int RSEN = 1;
    sbit  RSEN_bit at I2C1CON.B1;
    const register unsigned short int PEN = 2;
    sbit  PEN_bit at I2C1CON.B2;
    const register unsigned short int RCEN = 3;
    sbit  RCEN_bit at I2C1CON.B3;
    const register unsigned short int ACKEN = 4;
    sbit  ACKEN_bit at I2C1CON.B4;
    const register unsigned short int ACKDT = 5;
    sbit  ACKDT_bit at I2C1CON.B5;
    const register unsigned short int STREN = 6;
    sbit  STREN_bit at I2C1CON.B6;
    const register unsigned short int GCEN = 7;
    sbit  GCEN_bit at I2C1CON.B7;
    const register unsigned short int SMEN = 8;
    sbit  SMEN_bit at I2C1CON.B8;
    const register unsigned short int DISSLW = 9;
    sbit  DISSLW_bit at I2C1CON.B9;
    const register unsigned short int A10M = 10;
    sbit  A10M_bit at I2C1CON.B10;
    const register unsigned short int STRICT = 11;
    sbit  STRICT_bit at I2C1CON.B11;
    const register unsigned short int SCLREL = 12;
    sbit  SCLREL_bit at I2C1CON.B12;
    sbit  SIDL_I2C1CON_bit at I2C1CON.B13;
    sbit  ON_I2C1CON_bit at I2C1CON.B15;
    const register unsigned short int DHEN = 16;
    sbit  DHEN_bit at I2C1CON.B16;
    const register unsigned short int AHEN = 17;
    sbit  AHEN_bit at I2C1CON.B17;
    const register unsigned short int SBCDE = 18;
    sbit  SBCDE_bit at I2C1CON.B18;
    const register unsigned short int SDAHT = 19;
    sbit  SDAHT_bit at I2C1CON.B19;
    const register unsigned short int BOEN = 20;
    sbit  BOEN_bit at I2C1CON.B20;
    const register unsigned short int SCIE = 21;
    sbit  SCIE_bit at I2C1CON.B21;
    const register unsigned short int PCIE = 22;
    sbit  PCIE_bit at I2C1CON.B22;
    const register unsigned short int IPMIEN = 11;
    sbit  IPMIEN_bit at I2C1CON.B11;
    const register unsigned short int I2CSIDL = 13;
    sbit  I2CSIDL_bit at I2C1CON.B13;
    const register unsigned short int I2CEN = 15;
    sbit  I2CEN_bit at I2C1CON.B15;
sfr unsigned long   volatile I2C1CONCLR       absolute 0xBF820004;
sfr unsigned long   volatile I2C1CONSET       absolute 0xBF820008;
sfr unsigned long   volatile I2C1CONINV       absolute 0xBF82000C;
sfr atomic unsigned long   volatile I2C1STAT         absolute 0xBF820010;
    const register unsigned short int TBF = 0;
    sbit  TBF_bit at I2C1STAT.B0;
    const register unsigned short int RBF = 1;
    sbit  RBF_bit at I2C1STAT.B1;
    const register unsigned short int R_W = 2;
    sbit  R_W_bit at I2C1STAT.B2;
    const register unsigned short int S = 3;
    sbit  S_bit at I2C1STAT.B3;
    const register unsigned short int P = 4;
    sbit  P_bit at I2C1STAT.B4;
    const register unsigned short int D_A = 5;
    sbit  D_A_bit at I2C1STAT.B5;
    const register unsigned short int I2COV = 6;
    sbit  I2COV_bit at I2C1STAT.B6;
    const register unsigned short int IWCOL = 7;
    sbit  IWCOL_bit at I2C1STAT.B7;
    const register unsigned short int ADD10 = 8;
    sbit  ADD10_bit at I2C1STAT.B8;
    const register unsigned short int GCSTAT = 9;
    sbit  GCSTAT_bit at I2C1STAT.B9;
    const register unsigned short int BCL = 10;
    sbit  BCL_bit at I2C1STAT.B10;
    const register unsigned short int ACKTIM = 13;
    sbit  ACKTIM_bit at I2C1STAT.B13;
    const register unsigned short int TRSTAT = 14;
    sbit  TRSTAT_bit at I2C1STAT.B14;
    const register unsigned short int ACKSTAT = 15;
    sbit  ACKSTAT_bit at I2C1STAT.B15;
    const register unsigned short int I2CPOV = 6;
    sbit  I2CPOV_bit at I2C1STAT.B6;
sfr unsigned long   volatile I2C1STATCLR      absolute 0xBF820014;
sfr unsigned long   volatile I2C1STATSET      absolute 0xBF820018;
sfr unsigned long   volatile I2C1STATINV      absolute 0xBF82001C;
sfr atomic unsigned long   volatile I2C1ADD          absolute 0xBF820020;
    const register unsigned short int I2CADD0 = 0;
    sbit  I2CADD0_bit at I2C1ADD.B0;
    const register unsigned short int I2CADD1 = 1;
    sbit  I2CADD1_bit at I2C1ADD.B1;
    const register unsigned short int I2CADD2 = 2;
    sbit  I2CADD2_bit at I2C1ADD.B2;
    const register unsigned short int I2CADD3 = 3;
    sbit  I2CADD3_bit at I2C1ADD.B3;
    const register unsigned short int I2CADD4 = 4;
    sbit  I2CADD4_bit at I2C1ADD.B4;
    const register unsigned short int I2CADD5 = 5;
    sbit  I2CADD5_bit at I2C1ADD.B5;
    const register unsigned short int I2CADD6 = 6;
    sbit  I2CADD6_bit at I2C1ADD.B6;
    const register unsigned short int I2CADD7 = 7;
    sbit  I2CADD7_bit at I2C1ADD.B7;
    const register unsigned short int I2CADD8 = 8;
    sbit  I2CADD8_bit at I2C1ADD.B8;
    const register unsigned short int I2CADD9 = 9;
    sbit  I2CADD9_bit at I2C1ADD.B9;
sfr unsigned long   volatile I2C1ADDCLR       absolute 0xBF820024;
sfr unsigned long   volatile I2C1ADDSET       absolute 0xBF820028;
sfr unsigned long   volatile I2C1ADDINV       absolute 0xBF82002C;
sfr atomic unsigned long   volatile I2C1MSK          absolute 0xBF820030;
    const register unsigned short int I2CMSK0 = 0;
    sbit  I2CMSK0_bit at I2C1MSK.B0;
    const register unsigned short int I2CMSK1 = 1;
    sbit  I2CMSK1_bit at I2C1MSK.B1;
    const register unsigned short int I2CMSK2 = 2;
    sbit  I2CMSK2_bit at I2C1MSK.B2;
    const register unsigned short int I2CMSK3 = 3;
    sbit  I2CMSK3_bit at I2C1MSK.B3;
    const register unsigned short int I2CMSK4 = 4;
    sbit  I2CMSK4_bit at I2C1MSK.B4;
    const register unsigned short int I2CMSK5 = 5;
    sbit  I2CMSK5_bit at I2C1MSK.B5;
    const register unsigned short int I2CMSK6 = 6;
    sbit  I2CMSK6_bit at I2C1MSK.B6;
    const register unsigned short int I2CMSK7 = 7;
    sbit  I2CMSK7_bit at I2C1MSK.B7;
    const register unsigned short int I2CMSK8 = 8;
    sbit  I2CMSK8_bit at I2C1MSK.B8;
    const register unsigned short int I2CMSK9 = 9;
    sbit  I2CMSK9_bit at I2C1MSK.B9;
    const register unsigned short int AMSK0 = 0;
    sbit  AMSK0_bit at I2C1MSK.B0;
    const register unsigned short int AMSK1 = 1;
    sbit  AMSK1_bit at I2C1MSK.B1;
    const register unsigned short int AMSK2 = 2;
    sbit  AMSK2_bit at I2C1MSK.B2;
    const register unsigned short int AMSK3 = 3;
    sbit  AMSK3_bit at I2C1MSK.B3;
    const register unsigned short int AMSK4 = 4;
    sbit  AMSK4_bit at I2C1MSK.B4;
    const register unsigned short int AMSK5 = 5;
    sbit  AMSK5_bit at I2C1MSK.B5;
    const register unsigned short int AMSK6 = 6;
    sbit  AMSK6_bit at I2C1MSK.B6;
    const register unsigned short int AMSK7 = 7;
    sbit  AMSK7_bit at I2C1MSK.B7;
    const register unsigned short int AMSK8 = 8;
    sbit  AMSK8_bit at I2C1MSK.B8;
    const register unsigned short int AMSK9 = 9;
    sbit  AMSK9_bit at I2C1MSK.B9;
sfr unsigned long   volatile I2C1MSKCLR       absolute 0xBF820034;
sfr unsigned long   volatile I2C1MSKSET       absolute 0xBF820038;
sfr unsigned long   volatile I2C1MSKINV       absolute 0xBF82003C;
sfr atomic unsigned long            I2C1BRG          absolute 0xBF820040;
    const register unsigned short int I2CBRG0 = 0;
    sbit  I2CBRG0_bit at I2C1BRG.B0;
    const register unsigned short int I2CBRG1 = 1;
    sbit  I2CBRG1_bit at I2C1BRG.B1;
    const register unsigned short int I2CBRG2 = 2;
    sbit  I2CBRG2_bit at I2C1BRG.B2;
    const register unsigned short int I2CBRG3 = 3;
    sbit  I2CBRG3_bit at I2C1BRG.B3;
    const register unsigned short int I2CBRG4 = 4;
    sbit  I2CBRG4_bit at I2C1BRG.B4;
    const register unsigned short int I2CBRG5 = 5;
    sbit  I2CBRG5_bit at I2C1BRG.B5;
    const register unsigned short int I2CBRG6 = 6;
    sbit  I2CBRG6_bit at I2C1BRG.B6;
    const register unsigned short int I2CBRG7 = 7;
    sbit  I2CBRG7_bit at I2C1BRG.B7;
    const register unsigned short int I2CBRG8 = 8;
    sbit  I2CBRG8_bit at I2C1BRG.B8;
    const register unsigned short int I2CBRG9 = 9;
    sbit  I2CBRG9_bit at I2C1BRG.B9;
    const register unsigned short int I2CBRG10 = 10;
    sbit  I2CBRG10_bit at I2C1BRG.B10;
    const register unsigned short int I2CBRG11 = 11;
    sbit  I2CBRG11_bit at I2C1BRG.B11;
    const register unsigned short int I2CBRG12 = 12;
    sbit  I2CBRG12_bit at I2C1BRG.B12;
    const register unsigned short int I2CBRG13 = 13;
    sbit  I2CBRG13_bit at I2C1BRG.B13;
    const register unsigned short int I2CBRG14 = 14;
    sbit  I2CBRG14_bit at I2C1BRG.B14;
    const register unsigned short int I2CBRG15 = 15;
    sbit  I2CBRG15_bit at I2C1BRG.B15;
sfr unsigned long   volatile I2C1BRGCLR       absolute 0xBF820044;
sfr unsigned long   volatile I2C1BRGSET       absolute 0xBF820048;
sfr unsigned long   volatile I2C1BRGINV       absolute 0xBF82004C;
sfr atomic unsigned long   volatile I2C1TRN          absolute 0xBF820050;
    const register unsigned short int I2CTRN0 = 0;
    sbit  I2CTRN0_bit at I2C1TRN.B0;
    const register unsigned short int I2CTRN1 = 1;
    sbit  I2CTRN1_bit at I2C1TRN.B1;
    const register unsigned short int I2CTRN2 = 2;
    sbit  I2CTRN2_bit at I2C1TRN.B2;
    const register unsigned short int I2CTRN3 = 3;
    sbit  I2CTRN3_bit at I2C1TRN.B3;
    const register unsigned short int I2CTRN4 = 4;
    sbit  I2CTRN4_bit at I2C1TRN.B4;
    const register unsigned short int I2CTRN5 = 5;
    sbit  I2CTRN5_bit at I2C1TRN.B5;
    const register unsigned short int I2CTRN6 = 6;
    sbit  I2CTRN6_bit at I2C1TRN.B6;
    const register unsigned short int I2CTRN7 = 7;
    sbit  I2CTRN7_bit at I2C1TRN.B7;
sfr unsigned long   volatile I2C1TRNCLR       absolute 0xBF820054;
sfr unsigned long   volatile I2C1TRNSET       absolute 0xBF820058;
sfr unsigned long   volatile I2C1TRNINV       absolute 0xBF82005C;
sfr atomic unsigned long   volatile I2C1RCV          absolute 0xBF820060;
    const register unsigned short int I2CRCV0 = 0;
    sbit  I2CRCV0_bit at I2C1RCV.B0;
    const register unsigned short int I2CRCV1 = 1;
    sbit  I2CRCV1_bit at I2C1RCV.B1;
    const register unsigned short int I2CRCV2 = 2;
    sbit  I2CRCV2_bit at I2C1RCV.B2;
    const register unsigned short int I2CRCV3 = 3;
    sbit  I2CRCV3_bit at I2C1RCV.B3;
    const register unsigned short int I2CRCV4 = 4;
    sbit  I2CRCV4_bit at I2C1RCV.B4;
    const register unsigned short int I2CRCV5 = 5;
    sbit  I2CRCV5_bit at I2C1RCV.B5;
    const register unsigned short int I2CRCV6 = 6;
    sbit  I2CRCV6_bit at I2C1RCV.B6;
    const register unsigned short int I2CRCV7 = 7;
    sbit  I2CRCV7_bit at I2C1RCV.B7;
sfr unsigned long   volatile I2C1RCVCLR       absolute 0xBF820064;
sfr unsigned long   volatile I2C1RCVSET       absolute 0xBF820068;
sfr unsigned long   volatile I2C1RCVINV       absolute 0xBF82006C;
sfr atomic unsigned long   volatile I2C2CON          absolute 0xBF820200;
    sbit  SEN_I2C2CON_bit at I2C2CON.B0;
    sbit  RSEN_I2C2CON_bit at I2C2CON.B1;
    sbit  PEN_I2C2CON_bit at I2C2CON.B2;
    sbit  RCEN_I2C2CON_bit at I2C2CON.B3;
    sbit  ACKEN_I2C2CON_bit at I2C2CON.B4;
    sbit  ACKDT_I2C2CON_bit at I2C2CON.B5;
    sbit  STREN_I2C2CON_bit at I2C2CON.B6;
    sbit  GCEN_I2C2CON_bit at I2C2CON.B7;
    sbit  SMEN_I2C2CON_bit at I2C2CON.B8;
    sbit  DISSLW_I2C2CON_bit at I2C2CON.B9;
    sbit  A10M_I2C2CON_bit at I2C2CON.B10;
    sbit  STRICT_I2C2CON_bit at I2C2CON.B11;
    sbit  SCLREL_I2C2CON_bit at I2C2CON.B12;
    sbit  SIDL_I2C2CON_bit at I2C2CON.B13;
    sbit  ON_I2C2CON_bit at I2C2CON.B15;
    sbit  DHEN_I2C2CON_bit at I2C2CON.B16;
    sbit  AHEN_I2C2CON_bit at I2C2CON.B17;
    sbit  SBCDE_I2C2CON_bit at I2C2CON.B18;
    sbit  SDAHT_I2C2CON_bit at I2C2CON.B19;
    sbit  BOEN_I2C2CON_bit at I2C2CON.B20;
    sbit  SCIE_I2C2CON_bit at I2C2CON.B21;
    sbit  PCIE_I2C2CON_bit at I2C2CON.B22;
    sbit  IPMIEN_I2C2CON_bit at I2C2CON.B11;
    sbit  I2CSIDL_I2C2CON_bit at I2C2CON.B13;
    sbit  I2CEN_I2C2CON_bit at I2C2CON.B15;
sfr unsigned long   volatile I2C2CONCLR       absolute 0xBF820204;
sfr unsigned long   volatile I2C2CONSET       absolute 0xBF820208;
sfr unsigned long   volatile I2C2CONINV       absolute 0xBF82020C;
sfr atomic unsigned long   volatile I2C2STAT         absolute 0xBF820210;
    sbit  TBF_I2C2STAT_bit at I2C2STAT.B0;
    sbit  RBF_I2C2STAT_bit at I2C2STAT.B1;
    sbit  R_W_I2C2STAT_bit at I2C2STAT.B2;
    sbit  S_I2C2STAT_bit at I2C2STAT.B3;
    sbit  P_I2C2STAT_bit at I2C2STAT.B4;
    sbit  D_A_I2C2STAT_bit at I2C2STAT.B5;
    sbit  I2COV_I2C2STAT_bit at I2C2STAT.B6;
    sbit  IWCOL_I2C2STAT_bit at I2C2STAT.B7;
    sbit  ADD10_I2C2STAT_bit at I2C2STAT.B8;
    sbit  GCSTAT_I2C2STAT_bit at I2C2STAT.B9;
    sbit  BCL_I2C2STAT_bit at I2C2STAT.B10;
    sbit  ACKTIM_I2C2STAT_bit at I2C2STAT.B13;
    sbit  TRSTAT_I2C2STAT_bit at I2C2STAT.B14;
    sbit  ACKSTAT_I2C2STAT_bit at I2C2STAT.B15;
    sbit  I2CPOV_I2C2STAT_bit at I2C2STAT.B6;
sfr unsigned long   volatile I2C2STATCLR      absolute 0xBF820214;
sfr unsigned long   volatile I2C2STATSET      absolute 0xBF820218;
sfr unsigned long   volatile I2C2STATINV      absolute 0xBF82021C;
sfr atomic unsigned long   volatile I2C2ADD          absolute 0xBF820220;
    sbit  I2CADD0_I2C2ADD_bit at I2C2ADD.B0;
    sbit  I2CADD1_I2C2ADD_bit at I2C2ADD.B1;
    sbit  I2CADD2_I2C2ADD_bit at I2C2ADD.B2;
    sbit  I2CADD3_I2C2ADD_bit at I2C2ADD.B3;
    sbit  I2CADD4_I2C2ADD_bit at I2C2ADD.B4;
    sbit  I2CADD5_I2C2ADD_bit at I2C2ADD.B5;
    sbit  I2CADD6_I2C2ADD_bit at I2C2ADD.B6;
    sbit  I2CADD7_I2C2ADD_bit at I2C2ADD.B7;
    sbit  I2CADD8_I2C2ADD_bit at I2C2ADD.B8;
    sbit  I2CADD9_I2C2ADD_bit at I2C2ADD.B9;
sfr unsigned long   volatile I2C2ADDCLR       absolute 0xBF820224;
sfr unsigned long   volatile I2C2ADDSET       absolute 0xBF820228;
sfr unsigned long   volatile I2C2ADDINV       absolute 0xBF82022C;
sfr atomic unsigned long   volatile I2C2MSK          absolute 0xBF820230;
    sbit  I2CMSK0_I2C2MSK_bit at I2C2MSK.B0;
    sbit  I2CMSK1_I2C2MSK_bit at I2C2MSK.B1;
    sbit  I2CMSK2_I2C2MSK_bit at I2C2MSK.B2;
    sbit  I2CMSK3_I2C2MSK_bit at I2C2MSK.B3;
    sbit  I2CMSK4_I2C2MSK_bit at I2C2MSK.B4;
    sbit  I2CMSK5_I2C2MSK_bit at I2C2MSK.B5;
    sbit  I2CMSK6_I2C2MSK_bit at I2C2MSK.B6;
    sbit  I2CMSK7_I2C2MSK_bit at I2C2MSK.B7;
    sbit  I2CMSK8_I2C2MSK_bit at I2C2MSK.B8;
    sbit  I2CMSK9_I2C2MSK_bit at I2C2MSK.B9;
    sbit  AMSK0_I2C2MSK_bit at I2C2MSK.B0;
    sbit  AMSK1_I2C2MSK_bit at I2C2MSK.B1;
    sbit  AMSK2_I2C2MSK_bit at I2C2MSK.B2;
    sbit  AMSK3_I2C2MSK_bit at I2C2MSK.B3;
    sbit  AMSK4_I2C2MSK_bit at I2C2MSK.B4;
    sbit  AMSK5_I2C2MSK_bit at I2C2MSK.B5;
    sbit  AMSK6_I2C2MSK_bit at I2C2MSK.B6;
    sbit  AMSK7_I2C2MSK_bit at I2C2MSK.B7;
    sbit  AMSK8_I2C2MSK_bit at I2C2MSK.B8;
    sbit  AMSK9_I2C2MSK_bit at I2C2MSK.B9;
sfr unsigned long   volatile I2C2MSKCLR       absolute 0xBF820234;
sfr unsigned long   volatile I2C2MSKSET       absolute 0xBF820238;
sfr unsigned long   volatile I2C2MSKINV       absolute 0xBF82023C;
sfr atomic unsigned long            I2C2BRG          absolute 0xBF820240;
    sbit  I2CBRG0_I2C2BRG_bit at I2C2BRG.B0;
    sbit  I2CBRG1_I2C2BRG_bit at I2C2BRG.B1;
    sbit  I2CBRG2_I2C2BRG_bit at I2C2BRG.B2;
    sbit  I2CBRG3_I2C2BRG_bit at I2C2BRG.B3;
    sbit  I2CBRG4_I2C2BRG_bit at I2C2BRG.B4;
    sbit  I2CBRG5_I2C2BRG_bit at I2C2BRG.B5;
    sbit  I2CBRG6_I2C2BRG_bit at I2C2BRG.B6;
    sbit  I2CBRG7_I2C2BRG_bit at I2C2BRG.B7;
    sbit  I2CBRG8_I2C2BRG_bit at I2C2BRG.B8;
    sbit  I2CBRG9_I2C2BRG_bit at I2C2BRG.B9;
    sbit  I2CBRG10_I2C2BRG_bit at I2C2BRG.B10;
    sbit  I2CBRG11_I2C2BRG_bit at I2C2BRG.B11;
    sbit  I2CBRG12_I2C2BRG_bit at I2C2BRG.B12;
    sbit  I2CBRG13_I2C2BRG_bit at I2C2BRG.B13;
    sbit  I2CBRG14_I2C2BRG_bit at I2C2BRG.B14;
    sbit  I2CBRG15_I2C2BRG_bit at I2C2BRG.B15;
sfr unsigned long   volatile I2C2BRGCLR       absolute 0xBF820244;
sfr unsigned long   volatile I2C2BRGSET       absolute 0xBF820248;
sfr unsigned long   volatile I2C2BRGINV       absolute 0xBF82024C;
sfr atomic unsigned long   volatile I2C2TRN          absolute 0xBF820250;
    sbit  I2CTRN0_I2C2TRN_bit at I2C2TRN.B0;
    sbit  I2CTRN1_I2C2TRN_bit at I2C2TRN.B1;
    sbit  I2CTRN2_I2C2TRN_bit at I2C2TRN.B2;
    sbit  I2CTRN3_I2C2TRN_bit at I2C2TRN.B3;
    sbit  I2CTRN4_I2C2TRN_bit at I2C2TRN.B4;
    sbit  I2CTRN5_I2C2TRN_bit at I2C2TRN.B5;
    sbit  I2CTRN6_I2C2TRN_bit at I2C2TRN.B6;
    sbit  I2CTRN7_I2C2TRN_bit at I2C2TRN.B7;
sfr unsigned long   volatile I2C2TRNCLR       absolute 0xBF820254;
sfr unsigned long   volatile I2C2TRNSET       absolute 0xBF820258;
sfr unsigned long   volatile I2C2TRNINV       absolute 0xBF82025C;
sfr atomic unsigned long   volatile I2C2RCV          absolute 0xBF820260;
    sbit  I2CRCV0_I2C2RCV_bit at I2C2RCV.B0;
    sbit  I2CRCV1_I2C2RCV_bit at I2C2RCV.B1;
    sbit  I2CRCV2_I2C2RCV_bit at I2C2RCV.B2;
    sbit  I2CRCV3_I2C2RCV_bit at I2C2RCV.B3;
    sbit  I2CRCV4_I2C2RCV_bit at I2C2RCV.B4;
    sbit  I2CRCV5_I2C2RCV_bit at I2C2RCV.B5;
    sbit  I2CRCV6_I2C2RCV_bit at I2C2RCV.B6;
    sbit  I2CRCV7_I2C2RCV_bit at I2C2RCV.B7;
sfr unsigned long   volatile I2C2RCVCLR       absolute 0xBF820264;
sfr unsigned long   volatile I2C2RCVSET       absolute 0xBF820268;
sfr unsigned long   volatile I2C2RCVINV       absolute 0xBF82026C;
sfr atomic unsigned long   volatile I2C3CON          absolute 0xBF820400;
    sbit  SEN_I2C3CON_bit at I2C3CON.B0;
    sbit  RSEN_I2C3CON_bit at I2C3CON.B1;
    sbit  PEN_I2C3CON_bit at I2C3CON.B2;
    sbit  RCEN_I2C3CON_bit at I2C3CON.B3;
    sbit  ACKEN_I2C3CON_bit at I2C3CON.B4;
    sbit  ACKDT_I2C3CON_bit at I2C3CON.B5;
    sbit  STREN_I2C3CON_bit at I2C3CON.B6;
    sbit  GCEN_I2C3CON_bit at I2C3CON.B7;
    sbit  SMEN_I2C3CON_bit at I2C3CON.B8;
    sbit  DISSLW_I2C3CON_bit at I2C3CON.B9;
    sbit  A10M_I2C3CON_bit at I2C3CON.B10;
    sbit  STRICT_I2C3CON_bit at I2C3CON.B11;
    sbit  SCLREL_I2C3CON_bit at I2C3CON.B12;
    sbit  SIDL_I2C3CON_bit at I2C3CON.B13;
    sbit  ON_I2C3CON_bit at I2C3CON.B15;
    sbit  DHEN_I2C3CON_bit at I2C3CON.B16;
    sbit  AHEN_I2C3CON_bit at I2C3CON.B17;
    sbit  SBCDE_I2C3CON_bit at I2C3CON.B18;
    sbit  SDAHT_I2C3CON_bit at I2C3CON.B19;
    sbit  BOEN_I2C3CON_bit at I2C3CON.B20;
    sbit  SCIE_I2C3CON_bit at I2C3CON.B21;
    sbit  PCIE_I2C3CON_bit at I2C3CON.B22;
    sbit  IPMIEN_I2C3CON_bit at I2C3CON.B11;
    sbit  I2CSIDL_I2C3CON_bit at I2C3CON.B13;
    sbit  I2CEN_I2C3CON_bit at I2C3CON.B15;
sfr unsigned long   volatile I2C3CONCLR       absolute 0xBF820404;
sfr unsigned long   volatile I2C3CONSET       absolute 0xBF820408;
sfr unsigned long   volatile I2C3CONINV       absolute 0xBF82040C;
sfr atomic unsigned long   volatile I2C3STAT         absolute 0xBF820410;
    sbit  TBF_I2C3STAT_bit at I2C3STAT.B0;
    sbit  RBF_I2C3STAT_bit at I2C3STAT.B1;
    sbit  R_W_I2C3STAT_bit at I2C3STAT.B2;
    sbit  S_I2C3STAT_bit at I2C3STAT.B3;
    sbit  P_I2C3STAT_bit at I2C3STAT.B4;
    sbit  D_A_I2C3STAT_bit at I2C3STAT.B5;
    sbit  I2COV_I2C3STAT_bit at I2C3STAT.B6;
    sbit  IWCOL_I2C3STAT_bit at I2C3STAT.B7;
    sbit  ADD10_I2C3STAT_bit at I2C3STAT.B8;
    sbit  GCSTAT_I2C3STAT_bit at I2C3STAT.B9;
    sbit  BCL_I2C3STAT_bit at I2C3STAT.B10;
    sbit  ACKTIM_I2C3STAT_bit at I2C3STAT.B13;
    sbit  TRSTAT_I2C3STAT_bit at I2C3STAT.B14;
    sbit  ACKSTAT_I2C3STAT_bit at I2C3STAT.B15;
    sbit  I2CPOV_I2C3STAT_bit at I2C3STAT.B6;
sfr unsigned long   volatile I2C3STATCLR      absolute 0xBF820414;
sfr unsigned long   volatile I2C3STATSET      absolute 0xBF820418;
sfr unsigned long   volatile I2C3STATINV      absolute 0xBF82041C;
sfr atomic unsigned long   volatile I2C3ADD          absolute 0xBF820420;
    sbit  I2CADD0_I2C3ADD_bit at I2C3ADD.B0;
    sbit  I2CADD1_I2C3ADD_bit at I2C3ADD.B1;
    sbit  I2CADD2_I2C3ADD_bit at I2C3ADD.B2;
    sbit  I2CADD3_I2C3ADD_bit at I2C3ADD.B3;
    sbit  I2CADD4_I2C3ADD_bit at I2C3ADD.B4;
    sbit  I2CADD5_I2C3ADD_bit at I2C3ADD.B5;
    sbit  I2CADD6_I2C3ADD_bit at I2C3ADD.B6;
    sbit  I2CADD7_I2C3ADD_bit at I2C3ADD.B7;
    sbit  I2CADD8_I2C3ADD_bit at I2C3ADD.B8;
    sbit  I2CADD9_I2C3ADD_bit at I2C3ADD.B9;
sfr unsigned long   volatile I2C3ADDCLR       absolute 0xBF820424;
sfr unsigned long   volatile I2C3ADDSET       absolute 0xBF820428;
sfr unsigned long   volatile I2C3ADDINV       absolute 0xBF82042C;
sfr atomic unsigned long   volatile I2C3MSK          absolute 0xBF820430;
    sbit  I2CMSK0_I2C3MSK_bit at I2C3MSK.B0;
    sbit  I2CMSK1_I2C3MSK_bit at I2C3MSK.B1;
    sbit  I2CMSK2_I2C3MSK_bit at I2C3MSK.B2;
    sbit  I2CMSK3_I2C3MSK_bit at I2C3MSK.B3;
    sbit  I2CMSK4_I2C3MSK_bit at I2C3MSK.B4;
    sbit  I2CMSK5_I2C3MSK_bit at I2C3MSK.B5;
    sbit  I2CMSK6_I2C3MSK_bit at I2C3MSK.B6;
    sbit  I2CMSK7_I2C3MSK_bit at I2C3MSK.B7;
    sbit  I2CMSK8_I2C3MSK_bit at I2C3MSK.B8;
    sbit  I2CMSK9_I2C3MSK_bit at I2C3MSK.B9;
    sbit  AMSK0_I2C3MSK_bit at I2C3MSK.B0;
    sbit  AMSK1_I2C3MSK_bit at I2C3MSK.B1;
    sbit  AMSK2_I2C3MSK_bit at I2C3MSK.B2;
    sbit  AMSK3_I2C3MSK_bit at I2C3MSK.B3;
    sbit  AMSK4_I2C3MSK_bit at I2C3MSK.B4;
    sbit  AMSK5_I2C3MSK_bit at I2C3MSK.B5;
    sbit  AMSK6_I2C3MSK_bit at I2C3MSK.B6;
    sbit  AMSK7_I2C3MSK_bit at I2C3MSK.B7;
    sbit  AMSK8_I2C3MSK_bit at I2C3MSK.B8;
    sbit  AMSK9_I2C3MSK_bit at I2C3MSK.B9;
sfr unsigned long   volatile I2C3MSKCLR       absolute 0xBF820434;
sfr unsigned long   volatile I2C3MSKSET       absolute 0xBF820438;
sfr unsigned long   volatile I2C3MSKINV       absolute 0xBF82043C;
sfr atomic unsigned long            I2C3BRG          absolute 0xBF820440;
    sbit  I2CBRG0_I2C3BRG_bit at I2C3BRG.B0;
    sbit  I2CBRG1_I2C3BRG_bit at I2C3BRG.B1;
    sbit  I2CBRG2_I2C3BRG_bit at I2C3BRG.B2;
    sbit  I2CBRG3_I2C3BRG_bit at I2C3BRG.B3;
    sbit  I2CBRG4_I2C3BRG_bit at I2C3BRG.B4;
    sbit  I2CBRG5_I2C3BRG_bit at I2C3BRG.B5;
    sbit  I2CBRG6_I2C3BRG_bit at I2C3BRG.B6;
    sbit  I2CBRG7_I2C3BRG_bit at I2C3BRG.B7;
    sbit  I2CBRG8_I2C3BRG_bit at I2C3BRG.B8;
    sbit  I2CBRG9_I2C3BRG_bit at I2C3BRG.B9;
    sbit  I2CBRG10_I2C3BRG_bit at I2C3BRG.B10;
    sbit  I2CBRG11_I2C3BRG_bit at I2C3BRG.B11;
    sbit  I2CBRG12_I2C3BRG_bit at I2C3BRG.B12;
    sbit  I2CBRG13_I2C3BRG_bit at I2C3BRG.B13;
    sbit  I2CBRG14_I2C3BRG_bit at I2C3BRG.B14;
    sbit  I2CBRG15_I2C3BRG_bit at I2C3BRG.B15;
sfr unsigned long   volatile I2C3BRGCLR       absolute 0xBF820444;
sfr unsigned long   volatile I2C3BRGSET       absolute 0xBF820448;
sfr unsigned long   volatile I2C3BRGINV       absolute 0xBF82044C;
sfr atomic unsigned long   volatile I2C3TRN          absolute 0xBF820450;
    sbit  I2CTRN0_I2C3TRN_bit at I2C3TRN.B0;
    sbit  I2CTRN1_I2C3TRN_bit at I2C3TRN.B1;
    sbit  I2CTRN2_I2C3TRN_bit at I2C3TRN.B2;
    sbit  I2CTRN3_I2C3TRN_bit at I2C3TRN.B3;
    sbit  I2CTRN4_I2C3TRN_bit at I2C3TRN.B4;
    sbit  I2CTRN5_I2C3TRN_bit at I2C3TRN.B5;
    sbit  I2CTRN6_I2C3TRN_bit at I2C3TRN.B6;
    sbit  I2CTRN7_I2C3TRN_bit at I2C3TRN.B7;
sfr unsigned long   volatile I2C3TRNCLR       absolute 0xBF820454;
sfr unsigned long   volatile I2C3TRNSET       absolute 0xBF820458;
sfr unsigned long   volatile I2C3TRNINV       absolute 0xBF82045C;
sfr atomic unsigned long   volatile I2C3RCV          absolute 0xBF820460;
    sbit  I2CRCV0_I2C3RCV_bit at I2C3RCV.B0;
    sbit  I2CRCV1_I2C3RCV_bit at I2C3RCV.B1;
    sbit  I2CRCV2_I2C3RCV_bit at I2C3RCV.B2;
    sbit  I2CRCV3_I2C3RCV_bit at I2C3RCV.B3;
    sbit  I2CRCV4_I2C3RCV_bit at I2C3RCV.B4;
    sbit  I2CRCV5_I2C3RCV_bit at I2C3RCV.B5;
    sbit  I2CRCV6_I2C3RCV_bit at I2C3RCV.B6;
    sbit  I2CRCV7_I2C3RCV_bit at I2C3RCV.B7;
sfr unsigned long   volatile I2C3RCVCLR       absolute 0xBF820464;
sfr unsigned long   volatile I2C3RCVSET       absolute 0xBF820468;
sfr unsigned long   volatile I2C3RCVINV       absolute 0xBF82046C;
sfr atomic unsigned long   volatile I2C4CON          absolute 0xBF820600;
    sbit  SEN_I2C4CON_bit at I2C4CON.B0;
    sbit  RSEN_I2C4CON_bit at I2C4CON.B1;
    sbit  PEN_I2C4CON_bit at I2C4CON.B2;
    sbit  RCEN_I2C4CON_bit at I2C4CON.B3;
    sbit  ACKEN_I2C4CON_bit at I2C4CON.B4;
    sbit  ACKDT_I2C4CON_bit at I2C4CON.B5;
    sbit  STREN_I2C4CON_bit at I2C4CON.B6;
    sbit  GCEN_I2C4CON_bit at I2C4CON.B7;
    sbit  SMEN_I2C4CON_bit at I2C4CON.B8;
    sbit  DISSLW_I2C4CON_bit at I2C4CON.B9;
    sbit  A10M_I2C4CON_bit at I2C4CON.B10;
    sbit  STRICT_I2C4CON_bit at I2C4CON.B11;
    sbit  SCLREL_I2C4CON_bit at I2C4CON.B12;
    sbit  SIDL_I2C4CON_bit at I2C4CON.B13;
    sbit  ON_I2C4CON_bit at I2C4CON.B15;
    sbit  DHEN_I2C4CON_bit at I2C4CON.B16;
    sbit  AHEN_I2C4CON_bit at I2C4CON.B17;
    sbit  SBCDE_I2C4CON_bit at I2C4CON.B18;
    sbit  SDAHT_I2C4CON_bit at I2C4CON.B19;
    sbit  BOEN_I2C4CON_bit at I2C4CON.B20;
    sbit  SCIE_I2C4CON_bit at I2C4CON.B21;
    sbit  PCIE_I2C4CON_bit at I2C4CON.B22;
    sbit  IPMIEN_I2C4CON_bit at I2C4CON.B11;
    sbit  I2CSIDL_I2C4CON_bit at I2C4CON.B13;
    sbit  I2CEN_I2C4CON_bit at I2C4CON.B15;
sfr unsigned long   volatile I2C4CONCLR       absolute 0xBF820604;
sfr unsigned long   volatile I2C4CONSET       absolute 0xBF820608;
sfr unsigned long   volatile I2C4CONINV       absolute 0xBF82060C;
sfr atomic unsigned long   volatile I2C4STAT         absolute 0xBF820610;
    sbit  TBF_I2C4STAT_bit at I2C4STAT.B0;
    sbit  RBF_I2C4STAT_bit at I2C4STAT.B1;
    sbit  R_W_I2C4STAT_bit at I2C4STAT.B2;
    sbit  S_I2C4STAT_bit at I2C4STAT.B3;
    sbit  P_I2C4STAT_bit at I2C4STAT.B4;
    sbit  D_A_I2C4STAT_bit at I2C4STAT.B5;
    sbit  I2COV_I2C4STAT_bit at I2C4STAT.B6;
    sbit  IWCOL_I2C4STAT_bit at I2C4STAT.B7;
    sbit  ADD10_I2C4STAT_bit at I2C4STAT.B8;
    sbit  GCSTAT_I2C4STAT_bit at I2C4STAT.B9;
    sbit  BCL_I2C4STAT_bit at I2C4STAT.B10;
    sbit  ACKTIM_I2C4STAT_bit at I2C4STAT.B13;
    sbit  TRSTAT_I2C4STAT_bit at I2C4STAT.B14;
    sbit  ACKSTAT_I2C4STAT_bit at I2C4STAT.B15;
    sbit  I2CPOV_I2C4STAT_bit at I2C4STAT.B6;
sfr unsigned long   volatile I2C4STATCLR      absolute 0xBF820614;
sfr unsigned long   volatile I2C4STATSET      absolute 0xBF820618;
sfr unsigned long   volatile I2C4STATINV      absolute 0xBF82061C;
sfr atomic unsigned long   volatile I2C4ADD          absolute 0xBF820620;
    sbit  I2CADD0_I2C4ADD_bit at I2C4ADD.B0;
    sbit  I2CADD1_I2C4ADD_bit at I2C4ADD.B1;
    sbit  I2CADD2_I2C4ADD_bit at I2C4ADD.B2;
    sbit  I2CADD3_I2C4ADD_bit at I2C4ADD.B3;
    sbit  I2CADD4_I2C4ADD_bit at I2C4ADD.B4;
    sbit  I2CADD5_I2C4ADD_bit at I2C4ADD.B5;
    sbit  I2CADD6_I2C4ADD_bit at I2C4ADD.B6;
    sbit  I2CADD7_I2C4ADD_bit at I2C4ADD.B7;
    sbit  I2CADD8_I2C4ADD_bit at I2C4ADD.B8;
    sbit  I2CADD9_I2C4ADD_bit at I2C4ADD.B9;
sfr unsigned long   volatile I2C4ADDCLR       absolute 0xBF820624;
sfr unsigned long   volatile I2C4ADDSET       absolute 0xBF820628;
sfr unsigned long   volatile I2C4ADDINV       absolute 0xBF82062C;
sfr atomic unsigned long   volatile I2C4MSK          absolute 0xBF820630;
    sbit  I2CMSK0_I2C4MSK_bit at I2C4MSK.B0;
    sbit  I2CMSK1_I2C4MSK_bit at I2C4MSK.B1;
    sbit  I2CMSK2_I2C4MSK_bit at I2C4MSK.B2;
    sbit  I2CMSK3_I2C4MSK_bit at I2C4MSK.B3;
    sbit  I2CMSK4_I2C4MSK_bit at I2C4MSK.B4;
    sbit  I2CMSK5_I2C4MSK_bit at I2C4MSK.B5;
    sbit  I2CMSK6_I2C4MSK_bit at I2C4MSK.B6;
    sbit  I2CMSK7_I2C4MSK_bit at I2C4MSK.B7;
    sbit  I2CMSK8_I2C4MSK_bit at I2C4MSK.B8;
    sbit  I2CMSK9_I2C4MSK_bit at I2C4MSK.B9;
    sbit  AMSK0_I2C4MSK_bit at I2C4MSK.B0;
    sbit  AMSK1_I2C4MSK_bit at I2C4MSK.B1;
    sbit  AMSK2_I2C4MSK_bit at I2C4MSK.B2;
    sbit  AMSK3_I2C4MSK_bit at I2C4MSK.B3;
    sbit  AMSK4_I2C4MSK_bit at I2C4MSK.B4;
    sbit  AMSK5_I2C4MSK_bit at I2C4MSK.B5;
    sbit  AMSK6_I2C4MSK_bit at I2C4MSK.B6;
    sbit  AMSK7_I2C4MSK_bit at I2C4MSK.B7;
    sbit  AMSK8_I2C4MSK_bit at I2C4MSK.B8;
    sbit  AMSK9_I2C4MSK_bit at I2C4MSK.B9;
sfr unsigned long   volatile I2C4MSKCLR       absolute 0xBF820634;
sfr unsigned long   volatile I2C4MSKSET       absolute 0xBF820638;
sfr unsigned long   volatile I2C4MSKINV       absolute 0xBF82063C;
sfr atomic unsigned long   volatile I2C4BRG          absolute 0xBF820640;
    sbit  I2CBRG0_I2C4BRG_bit at I2C4BRG.B0;
    sbit  I2CBRG1_I2C4BRG_bit at I2C4BRG.B1;
    sbit  I2CBRG2_I2C4BRG_bit at I2C4BRG.B2;
    sbit  I2CBRG3_I2C4BRG_bit at I2C4BRG.B3;
    sbit  I2CBRG4_I2C4BRG_bit at I2C4BRG.B4;
    sbit  I2CBRG5_I2C4BRG_bit at I2C4BRG.B5;
    sbit  I2CBRG6_I2C4BRG_bit at I2C4BRG.B6;
    sbit  I2CBRG7_I2C4BRG_bit at I2C4BRG.B7;
    sbit  I2CBRG8_I2C4BRG_bit at I2C4BRG.B8;
    sbit  I2CBRG9_I2C4BRG_bit at I2C4BRG.B9;
    sbit  I2CBRG10_I2C4BRG_bit at I2C4BRG.B10;
    sbit  I2CBRG11_I2C4BRG_bit at I2C4BRG.B11;
    sbit  I2CBRG12_I2C4BRG_bit at I2C4BRG.B12;
    sbit  I2CBRG13_I2C4BRG_bit at I2C4BRG.B13;
    sbit  I2CBRG14_I2C4BRG_bit at I2C4BRG.B14;
    sbit  I2CBRG15_I2C4BRG_bit at I2C4BRG.B15;
sfr unsigned long   volatile I2C4BRGCLR       absolute 0xBF820644;
sfr unsigned long   volatile I2C4BRGSET       absolute 0xBF820648;
sfr unsigned long   volatile I2C4BRGINV       absolute 0xBF82064C;
sfr atomic unsigned long   volatile I2C4TRN          absolute 0xBF820650;
    sbit  I2CTRN0_I2C4TRN_bit at I2C4TRN.B0;
    sbit  I2CTRN1_I2C4TRN_bit at I2C4TRN.B1;
    sbit  I2CTRN2_I2C4TRN_bit at I2C4TRN.B2;
    sbit  I2CTRN3_I2C4TRN_bit at I2C4TRN.B3;
    sbit  I2CTRN4_I2C4TRN_bit at I2C4TRN.B4;
    sbit  I2CTRN5_I2C4TRN_bit at I2C4TRN.B5;
    sbit  I2CTRN6_I2C4TRN_bit at I2C4TRN.B6;
    sbit  I2CTRN7_I2C4TRN_bit at I2C4TRN.B7;
sfr unsigned long   volatile I2C4TRNCLR       absolute 0xBF820654;
sfr unsigned long   volatile I2C4TRNSET       absolute 0xBF820658;
sfr unsigned long   volatile I2C4TRNINV       absolute 0xBF82065C;
sfr atomic unsigned long   volatile I2C4RCV          absolute 0xBF820660;
    sbit  I2CRCV0_I2C4RCV_bit at I2C4RCV.B0;
    sbit  I2CRCV1_I2C4RCV_bit at I2C4RCV.B1;
    sbit  I2CRCV2_I2C4RCV_bit at I2C4RCV.B2;
    sbit  I2CRCV3_I2C4RCV_bit at I2C4RCV.B3;
    sbit  I2CRCV4_I2C4RCV_bit at I2C4RCV.B4;
    sbit  I2CRCV5_I2C4RCV_bit at I2C4RCV.B5;
    sbit  I2CRCV6_I2C4RCV_bit at I2C4RCV.B6;
    sbit  I2CRCV7_I2C4RCV_bit at I2C4RCV.B7;
sfr unsigned long   volatile I2C4RCVCLR       absolute 0xBF820664;
sfr unsigned long   volatile I2C4RCVSET       absolute 0xBF820668;
sfr unsigned long   volatile I2C4RCVINV       absolute 0xBF82066C;
sfr atomic unsigned long   volatile I2C5CON          absolute 0xBF820800;
    sbit  SEN_I2C5CON_bit at I2C5CON.B0;
    sbit  RSEN_I2C5CON_bit at I2C5CON.B1;
    sbit  PEN_I2C5CON_bit at I2C5CON.B2;
    sbit  RCEN_I2C5CON_bit at I2C5CON.B3;
    sbit  ACKEN_I2C5CON_bit at I2C5CON.B4;
    sbit  ACKDT_I2C5CON_bit at I2C5CON.B5;
    sbit  STREN_I2C5CON_bit at I2C5CON.B6;
    sbit  GCEN_I2C5CON_bit at I2C5CON.B7;
    sbit  SMEN_I2C5CON_bit at I2C5CON.B8;
    sbit  DISSLW_I2C5CON_bit at I2C5CON.B9;
    sbit  A10M_I2C5CON_bit at I2C5CON.B10;
    sbit  STRICT_I2C5CON_bit at I2C5CON.B11;
    sbit  SCLREL_I2C5CON_bit at I2C5CON.B12;
    sbit  SIDL_I2C5CON_bit at I2C5CON.B13;
    sbit  ON_I2C5CON_bit at I2C5CON.B15;
    sbit  DHEN_I2C5CON_bit at I2C5CON.B16;
    sbit  AHEN_I2C5CON_bit at I2C5CON.B17;
    sbit  SBCDE_I2C5CON_bit at I2C5CON.B18;
    sbit  SDAHT_I2C5CON_bit at I2C5CON.B19;
    sbit  BOEN_I2C5CON_bit at I2C5CON.B20;
    sbit  SCIE_I2C5CON_bit at I2C5CON.B21;
    sbit  PCIE_I2C5CON_bit at I2C5CON.B22;
    sbit  IPMIEN_I2C5CON_bit at I2C5CON.B11;
    sbit  I2CSIDL_I2C5CON_bit at I2C5CON.B13;
    sbit  I2CEN_I2C5CON_bit at I2C5CON.B15;
sfr unsigned long   volatile I2C5CONCLR       absolute 0xBF820804;
sfr unsigned long   volatile I2C5CONSET       absolute 0xBF820808;
sfr unsigned long   volatile I2C5CONINV       absolute 0xBF82080C;
sfr atomic unsigned long   volatile I2C5STAT         absolute 0xBF820810;
    sbit  TBF_I2C5STAT_bit at I2C5STAT.B0;
    sbit  RBF_I2C5STAT_bit at I2C5STAT.B1;
    sbit  R_W_I2C5STAT_bit at I2C5STAT.B2;
    sbit  S_I2C5STAT_bit at I2C5STAT.B3;
    sbit  P_I2C5STAT_bit at I2C5STAT.B4;
    sbit  D_A_I2C5STAT_bit at I2C5STAT.B5;
    sbit  I2COV_I2C5STAT_bit at I2C5STAT.B6;
    sbit  IWCOL_I2C5STAT_bit at I2C5STAT.B7;
    sbit  ADD10_I2C5STAT_bit at I2C5STAT.B8;
    sbit  GCSTAT_I2C5STAT_bit at I2C5STAT.B9;
    sbit  BCL_I2C5STAT_bit at I2C5STAT.B10;
    sbit  ACKTIM_I2C5STAT_bit at I2C5STAT.B13;
    sbit  TRSTAT_I2C5STAT_bit at I2C5STAT.B14;
    sbit  ACKSTAT_I2C5STAT_bit at I2C5STAT.B15;
    sbit  I2CPOV_I2C5STAT_bit at I2C5STAT.B6;
sfr unsigned long   volatile I2C5STATCLR      absolute 0xBF820814;
sfr unsigned long   volatile I2C5STATSET      absolute 0xBF820818;
sfr unsigned long   volatile I2C5STATINV      absolute 0xBF82081C;
sfr atomic unsigned long   volatile I2C5ADD          absolute 0xBF820820;
    sbit  I2CADD0_I2C5ADD_bit at I2C5ADD.B0;
    sbit  I2CADD1_I2C5ADD_bit at I2C5ADD.B1;
    sbit  I2CADD2_I2C5ADD_bit at I2C5ADD.B2;
    sbit  I2CADD3_I2C5ADD_bit at I2C5ADD.B3;
    sbit  I2CADD4_I2C5ADD_bit at I2C5ADD.B4;
    sbit  I2CADD5_I2C5ADD_bit at I2C5ADD.B5;
    sbit  I2CADD6_I2C5ADD_bit at I2C5ADD.B6;
    sbit  I2CADD7_I2C5ADD_bit at I2C5ADD.B7;
    sbit  I2CADD8_I2C5ADD_bit at I2C5ADD.B8;
    sbit  I2CADD9_I2C5ADD_bit at I2C5ADD.B9;
sfr unsigned long   volatile I2C5ADDCLR       absolute 0xBF820824;
sfr unsigned long   volatile I2C5ADDSET       absolute 0xBF820828;
sfr unsigned long   volatile I2C5ADDINV       absolute 0xBF82082C;
sfr atomic unsigned long   volatile I2C5MSK          absolute 0xBF820830;
    sbit  I2CMSK0_I2C5MSK_bit at I2C5MSK.B0;
    sbit  I2CMSK1_I2C5MSK_bit at I2C5MSK.B1;
    sbit  I2CMSK2_I2C5MSK_bit at I2C5MSK.B2;
    sbit  I2CMSK3_I2C5MSK_bit at I2C5MSK.B3;
    sbit  I2CMSK4_I2C5MSK_bit at I2C5MSK.B4;
    sbit  I2CMSK5_I2C5MSK_bit at I2C5MSK.B5;
    sbit  I2CMSK6_I2C5MSK_bit at I2C5MSK.B6;
    sbit  I2CMSK7_I2C5MSK_bit at I2C5MSK.B7;
    sbit  I2CMSK8_I2C5MSK_bit at I2C5MSK.B8;
    sbit  I2CMSK9_I2C5MSK_bit at I2C5MSK.B9;
    sbit  AMSK0_I2C5MSK_bit at I2C5MSK.B0;
    sbit  AMSK1_I2C5MSK_bit at I2C5MSK.B1;
    sbit  AMSK2_I2C5MSK_bit at I2C5MSK.B2;
    sbit  AMSK3_I2C5MSK_bit at I2C5MSK.B3;
    sbit  AMSK4_I2C5MSK_bit at I2C5MSK.B4;
    sbit  AMSK5_I2C5MSK_bit at I2C5MSK.B5;
    sbit  AMSK6_I2C5MSK_bit at I2C5MSK.B6;
    sbit  AMSK7_I2C5MSK_bit at I2C5MSK.B7;
    sbit  AMSK8_I2C5MSK_bit at I2C5MSK.B8;
    sbit  AMSK9_I2C5MSK_bit at I2C5MSK.B9;
sfr unsigned long   volatile I2C5MSKCLR       absolute 0xBF820834;
sfr unsigned long   volatile I2C5MSKSET       absolute 0xBF820838;
sfr unsigned long   volatile I2C5MSKINV       absolute 0xBF82083C;
sfr atomic unsigned long   volatile I2C5BRG          absolute 0xBF820840;
    sbit  I2CBRG0_I2C5BRG_bit at I2C5BRG.B0;
    sbit  I2CBRG1_I2C5BRG_bit at I2C5BRG.B1;
    sbit  I2CBRG2_I2C5BRG_bit at I2C5BRG.B2;
    sbit  I2CBRG3_I2C5BRG_bit at I2C5BRG.B3;
    sbit  I2CBRG4_I2C5BRG_bit at I2C5BRG.B4;
    sbit  I2CBRG5_I2C5BRG_bit at I2C5BRG.B5;
    sbit  I2CBRG6_I2C5BRG_bit at I2C5BRG.B6;
    sbit  I2CBRG7_I2C5BRG_bit at I2C5BRG.B7;
    sbit  I2CBRG8_I2C5BRG_bit at I2C5BRG.B8;
    sbit  I2CBRG9_I2C5BRG_bit at I2C5BRG.B9;
    sbit  I2CBRG10_I2C5BRG_bit at I2C5BRG.B10;
    sbit  I2CBRG11_I2C5BRG_bit at I2C5BRG.B11;
    sbit  I2CBRG12_I2C5BRG_bit at I2C5BRG.B12;
    sbit  I2CBRG13_I2C5BRG_bit at I2C5BRG.B13;
    sbit  I2CBRG14_I2C5BRG_bit at I2C5BRG.B14;
    sbit  I2CBRG15_I2C5BRG_bit at I2C5BRG.B15;
sfr unsigned long   volatile I2C5BRGCLR       absolute 0xBF820844;
sfr unsigned long   volatile I2C5BRGSET       absolute 0xBF820848;
sfr unsigned long   volatile I2C5BRGINV       absolute 0xBF82084C;
sfr atomic unsigned long   volatile I2C5TRN          absolute 0xBF820850;
    sbit  I2CTRN0_I2C5TRN_bit at I2C5TRN.B0;
    sbit  I2CTRN1_I2C5TRN_bit at I2C5TRN.B1;
    sbit  I2CTRN2_I2C5TRN_bit at I2C5TRN.B2;
    sbit  I2CTRN3_I2C5TRN_bit at I2C5TRN.B3;
    sbit  I2CTRN4_I2C5TRN_bit at I2C5TRN.B4;
    sbit  I2CTRN5_I2C5TRN_bit at I2C5TRN.B5;
    sbit  I2CTRN6_I2C5TRN_bit at I2C5TRN.B6;
    sbit  I2CTRN7_I2C5TRN_bit at I2C5TRN.B7;
sfr unsigned long   volatile I2C5TRNCLR       absolute 0xBF820854;
sfr unsigned long   volatile I2C5TRNSET       absolute 0xBF820858;
sfr unsigned long   volatile I2C5TRNINV       absolute 0xBF82085C;
sfr atomic unsigned long   volatile I2C5RCV          absolute 0xBF820860;
    sbit  I2CRCV0_I2C5RCV_bit at I2C5RCV.B0;
    sbit  I2CRCV1_I2C5RCV_bit at I2C5RCV.B1;
    sbit  I2CRCV2_I2C5RCV_bit at I2C5RCV.B2;
    sbit  I2CRCV3_I2C5RCV_bit at I2C5RCV.B3;
    sbit  I2CRCV4_I2C5RCV_bit at I2C5RCV.B4;
    sbit  I2CRCV5_I2C5RCV_bit at I2C5RCV.B5;
    sbit  I2CRCV6_I2C5RCV_bit at I2C5RCV.B6;
    sbit  I2CRCV7_I2C5RCV_bit at I2C5RCV.B7;
sfr unsigned long   volatile I2C5RCVCLR       absolute 0xBF820864;
sfr unsigned long   volatile I2C5RCVSET       absolute 0xBF820868;
sfr unsigned long   volatile I2C5RCVINV       absolute 0xBF82086C;
sfr atomic unsigned long   volatile SPI1CON          absolute 0xBF821000;
    const register unsigned short int SRXISEL0 = 0;
    sbit  SRXISEL0_bit at SPI1CON.B0;
    const register unsigned short int SRXISEL1 = 1;
    sbit  SRXISEL1_bit at SPI1CON.B1;
    const register unsigned short int STXISEL0 = 2;
    sbit  STXISEL0_bit at SPI1CON.B2;
    const register unsigned short int STXISEL1 = 3;
    sbit  STXISEL1_bit at SPI1CON.B3;
    const register unsigned short int DISSDI = 4;
    sbit  DISSDI_bit at SPI1CON.B4;
    const register unsigned short int MSTEN = 5;
    sbit  MSTEN_bit at SPI1CON.B5;
    const register unsigned short int CKP = 6;
    sbit  CKP_bit at SPI1CON.B6;
    const register unsigned short int SSEN = 7;
    sbit  SSEN_bit at SPI1CON.B7;
    const register unsigned short int CKE = 8;
    sbit  CKE_bit at SPI1CON.B8;
    const register unsigned short int SMP = 9;
    sbit  SMP_bit at SPI1CON.B9;
    const register unsigned short int MODE16 = 10;
    sbit  MODE16_bit at SPI1CON.B10;
    const register unsigned short int MODE32 = 11;
    sbit  MODE32_bit at SPI1CON.B11;
    const register unsigned short int DISSDO = 12;
    sbit  DISSDO_bit at SPI1CON.B12;
    sbit  SIDL_SPI1CON_bit at SPI1CON.B13;
    sbit  ON_SPI1CON_bit at SPI1CON.B15;
    const register unsigned short int ENHBUF = 16;
    sbit  ENHBUF_bit at SPI1CON.B16;
    const register unsigned short int SPIFE = 17;
    sbit  SPIFE_bit at SPI1CON.B17;
    const register unsigned short int MCLKSEL = 23;
    sbit  MCLKSEL_bit at SPI1CON.B23;
    const register unsigned short int FRMCNT0 = 24;
    sbit  FRMCNT0_bit at SPI1CON.B24;
    const register unsigned short int FRMCNT1 = 25;
    sbit  FRMCNT1_bit at SPI1CON.B25;
    const register unsigned short int FRMCNT2 = 26;
    sbit  FRMCNT2_bit at SPI1CON.B26;
    const register unsigned short int FRMSYPW = 27;
    sbit  FRMSYPW_bit at SPI1CON.B27;
    const register unsigned short int MSSEN = 28;
    sbit  MSSEN_bit at SPI1CON.B28;
    const register unsigned short int FRMPOL = 29;
    sbit  FRMPOL_bit at SPI1CON.B29;
    const register unsigned short int FRMSYNC = 30;
    sbit  FRMSYNC_bit at SPI1CON.B30;
    const register unsigned short int FRMEN = 31;
    sbit  FRMEN_bit at SPI1CON.B31;
sfr unsigned long   volatile SPI1CONCLR       absolute 0xBF821004;
sfr unsigned long   volatile SPI1CONSET       absolute 0xBF821008;
sfr unsigned long   volatile SPI1CONINV       absolute 0xBF82100C;
sfr atomic unsigned long   volatile SPI1STAT         absolute 0xBF821010;
    const register unsigned short int SPIRBF = 0;
    sbit  SPIRBF_bit at SPI1STAT.B0;
    const register unsigned short int SPITBF = 1;
    sbit  SPITBF_bit at SPI1STAT.B1;
    const register unsigned short int SPITBE = 3;
    sbit  SPITBE_bit at SPI1STAT.B3;
    const register unsigned short int SPIRBE = 5;
    sbit  SPIRBE_bit at SPI1STAT.B5;
    const register unsigned short int SPIROV = 6;
    sbit  SPIROV_bit at SPI1STAT.B6;
    const register unsigned short int SRMT = 7;
    sbit  SRMT_bit at SPI1STAT.B7;
    const register unsigned short int SPITUR = 8;
    sbit  SPITUR_bit at SPI1STAT.B8;
    const register unsigned short int SPIBUSY = 11;
    sbit  SPIBUSY_bit at SPI1STAT.B11;
    const register unsigned short int FRMERR = 12;
    sbit  FRMERR_bit at SPI1STAT.B12;
    const register unsigned short int TXBUFELM0 = 16;
    sbit  TXBUFELM0_bit at SPI1STAT.B16;
    const register unsigned short int TXBUFELM1 = 17;
    sbit  TXBUFELM1_bit at SPI1STAT.B17;
    const register unsigned short int TXBUFELM2 = 18;
    sbit  TXBUFELM2_bit at SPI1STAT.B18;
    const register unsigned short int TXBUFELM3 = 19;
    sbit  TXBUFELM3_bit at SPI1STAT.B19;
    const register unsigned short int TXBUFELM4 = 20;
    sbit  TXBUFELM4_bit at SPI1STAT.B20;
    const register unsigned short int RXBUFELM0 = 24;
    sbit  RXBUFELM0_bit at SPI1STAT.B24;
    const register unsigned short int RXBUFELM1 = 25;
    sbit  RXBUFELM1_bit at SPI1STAT.B25;
    const register unsigned short int RXBUFELM2 = 26;
    sbit  RXBUFELM2_bit at SPI1STAT.B26;
    const register unsigned short int RXBUFELM3 = 27;
    sbit  RXBUFELM3_bit at SPI1STAT.B27;
    const register unsigned short int RXBUFELM4 = 28;
    sbit  RXBUFELM4_bit at SPI1STAT.B28;
sfr unsigned long   volatile SPI1STATCLR      absolute 0xBF821014;
sfr unsigned long   volatile SPI1STATSET      absolute 0xBF821018;
sfr unsigned long   volatile SPI1STATINV      absolute 0xBF82101C;
sfr unsigned long   volatile SPI1BUF          absolute 0xBF821020;
sfr atomic unsigned long   volatile SPI1BRG          absolute 0xBF821030;
sfr unsigned long   volatile SPI1BRGCLR       absolute 0xBF821034;
sfr unsigned long   volatile SPI1BRGSET       absolute 0xBF821038;
sfr unsigned long   volatile SPI1BRGINV       absolute 0xBF82103C;
sfr atomic unsigned long   volatile SPI1CON2         absolute 0xBF821040;
    const register unsigned short int AUDMOD0 = 0;
    sbit  AUDMOD0_bit at SPI1CON2.B0;
    const register unsigned short int AUDMOD1 = 1;
    sbit  AUDMOD1_bit at SPI1CON2.B1;
    const register unsigned short int AUDMONO = 3;
    sbit  AUDMONO_bit at SPI1CON2.B3;
    const register unsigned short int AUDEN = 7;
    sbit  AUDEN_bit at SPI1CON2.B7;
    const register unsigned short int IGNTUR = 8;
    sbit  IGNTUR_bit at SPI1CON2.B8;
    const register unsigned short int IGNROV = 9;
    sbit  IGNROV_bit at SPI1CON2.B9;
    const register unsigned short int SPITUREN = 10;
    sbit  SPITUREN_bit at SPI1CON2.B10;
    const register unsigned short int SPIROVEN = 11;
    sbit  SPIROVEN_bit at SPI1CON2.B11;
    const register unsigned short int FRMERREN = 12;
    sbit  FRMERREN_bit at SPI1CON2.B12;
    const register unsigned short int SPISGNEXT = 15;
    sbit  SPISGNEXT_bit at SPI1CON2.B15;
    sbit  AUDMOD0_SPI1CON2_bit at SPI1CON2.B0;
    sbit  AUDMOD1_SPI1CON2_bit at SPI1CON2.B1;
sfr unsigned long   volatile SPI1CON2CLR      absolute 0xBF821044;
sfr unsigned long   volatile SPI1CON2SET      absolute 0xBF821048;
sfr unsigned long   volatile SPI1CON2INV      absolute 0xBF82104C;
sfr atomic unsigned long   volatile SPI2CON          absolute 0xBF821200;
    sbit  SRXISEL0_SPI2CON_bit at SPI2CON.B0;
    sbit  SRXISEL1_SPI2CON_bit at SPI2CON.B1;
    sbit  STXISEL0_SPI2CON_bit at SPI2CON.B2;
    sbit  STXISEL1_SPI2CON_bit at SPI2CON.B3;
    sbit  DISSDI_SPI2CON_bit at SPI2CON.B4;
    sbit  MSTEN_SPI2CON_bit at SPI2CON.B5;
    sbit  CKP_SPI2CON_bit at SPI2CON.B6;
    sbit  SSEN_SPI2CON_bit at SPI2CON.B7;
    sbit  CKE_SPI2CON_bit at SPI2CON.B8;
    sbit  SMP_SPI2CON_bit at SPI2CON.B9;
    sbit  MODE16_SPI2CON_bit at SPI2CON.B10;
    sbit  MODE32_SPI2CON_bit at SPI2CON.B11;
    sbit  DISSDO_SPI2CON_bit at SPI2CON.B12;
    sbit  SIDL_SPI2CON_bit at SPI2CON.B13;
    sbit  ON_SPI2CON_bit at SPI2CON.B15;
    sbit  ENHBUF_SPI2CON_bit at SPI2CON.B16;
    sbit  SPIFE_SPI2CON_bit at SPI2CON.B17;
    sbit  MCLKSEL_SPI2CON_bit at SPI2CON.B23;
    sbit  FRMCNT0_SPI2CON_bit at SPI2CON.B24;
    sbit  FRMCNT1_SPI2CON_bit at SPI2CON.B25;
    sbit  FRMCNT2_SPI2CON_bit at SPI2CON.B26;
    sbit  FRMSYPW_SPI2CON_bit at SPI2CON.B27;
    sbit  MSSEN_SPI2CON_bit at SPI2CON.B28;
    sbit  FRMPOL_SPI2CON_bit at SPI2CON.B29;
    sbit  FRMSYNC_SPI2CON_bit at SPI2CON.B30;
    sbit  FRMEN_SPI2CON_bit at SPI2CON.B31;
sfr unsigned long   volatile SPI2CONCLR       absolute 0xBF821204;
sfr unsigned long   volatile SPI2CONSET       absolute 0xBF821208;
sfr unsigned long   volatile SPI2CONINV       absolute 0xBF82120C;
sfr atomic unsigned long   volatile SPI2STAT         absolute 0xBF821210;
    sbit  SPIRBF_SPI2STAT_bit at SPI2STAT.B0;
    sbit  SPITBF_SPI2STAT_bit at SPI2STAT.B1;
    sbit  SPITBE_SPI2STAT_bit at SPI2STAT.B3;
    sbit  SPIRBE_SPI2STAT_bit at SPI2STAT.B5;
    sbit  SPIROV_SPI2STAT_bit at SPI2STAT.B6;
    sbit  SRMT_SPI2STAT_bit at SPI2STAT.B7;
    sbit  SPITUR_SPI2STAT_bit at SPI2STAT.B8;
    sbit  SPIBUSY_SPI2STAT_bit at SPI2STAT.B11;
    sbit  FRMERR_SPI2STAT_bit at SPI2STAT.B12;
    sbit  TXBUFELM0_SPI2STAT_bit at SPI2STAT.B16;
    sbit  TXBUFELM1_SPI2STAT_bit at SPI2STAT.B17;
    sbit  TXBUFELM2_SPI2STAT_bit at SPI2STAT.B18;
    sbit  TXBUFELM3_SPI2STAT_bit at SPI2STAT.B19;
    sbit  TXBUFELM4_SPI2STAT_bit at SPI2STAT.B20;
    sbit  RXBUFELM0_SPI2STAT_bit at SPI2STAT.B24;
    sbit  RXBUFELM1_SPI2STAT_bit at SPI2STAT.B25;
    sbit  RXBUFELM2_SPI2STAT_bit at SPI2STAT.B26;
    sbit  RXBUFELM3_SPI2STAT_bit at SPI2STAT.B27;
    sbit  RXBUFELM4_SPI2STAT_bit at SPI2STAT.B28;
sfr unsigned long   volatile SPI2STATCLR      absolute 0xBF821214;
sfr unsigned long   volatile SPI2STATSET      absolute 0xBF821218;
sfr unsigned long   volatile SPI2STATINV      absolute 0xBF82121C;
sfr unsigned long   volatile SPI2BUF          absolute 0xBF821220;
sfr atomic unsigned long   volatile SPI2BRG          absolute 0xBF821230;
sfr unsigned long   volatile SPI2BRGCLR       absolute 0xBF821234;
sfr unsigned long   volatile SPI2BRGSET       absolute 0xBF821238;
sfr unsigned long   volatile SPI2BRGINV       absolute 0xBF82123C;
sfr atomic unsigned long   volatile SPI2CON2         absolute 0xBF821240;
    sbit  AUDMOD0_SPI2CON2_bit at SPI2CON2.B0;
    sbit  AUDMOD1_SPI2CON2_bit at SPI2CON2.B1;
    sbit  AUDMONO_SPI2CON2_bit at SPI2CON2.B3;
    sbit  AUDEN_SPI2CON2_bit at SPI2CON2.B7;
    sbit  IGNTUR_SPI2CON2_bit at SPI2CON2.B8;
    sbit  IGNROV_SPI2CON2_bit at SPI2CON2.B9;
    sbit  SPITUREN_SPI2CON2_bit at SPI2CON2.B10;
    sbit  SPIROVEN_SPI2CON2_bit at SPI2CON2.B11;
    sbit  FRMERREN_SPI2CON2_bit at SPI2CON2.B12;
    sbit  SPISGNEXT_SPI2CON2_bit at SPI2CON2.B15;
sfr unsigned long   volatile SPI2CON2CLR      absolute 0xBF821244;
sfr unsigned long   volatile SPI2CON2SET      absolute 0xBF821248;
sfr unsigned long   volatile SPI2CON2INV      absolute 0xBF82124C;
sfr atomic unsigned long   volatile SPI3CON          absolute 0xBF821400;
    sbit  SRXISEL0_SPI3CON_bit at SPI3CON.B0;
    sbit  SRXISEL1_SPI3CON_bit at SPI3CON.B1;
    sbit  STXISEL0_SPI3CON_bit at SPI3CON.B2;
    sbit  STXISEL1_SPI3CON_bit at SPI3CON.B3;
    sbit  DISSDI_SPI3CON_bit at SPI3CON.B4;
    sbit  MSTEN_SPI3CON_bit at SPI3CON.B5;
    sbit  CKP_SPI3CON_bit at SPI3CON.B6;
    sbit  SSEN_SPI3CON_bit at SPI3CON.B7;
    sbit  CKE_SPI3CON_bit at SPI3CON.B8;
    sbit  SMP_SPI3CON_bit at SPI3CON.B9;
    sbit  MODE16_SPI3CON_bit at SPI3CON.B10;
    sbit  MODE32_SPI3CON_bit at SPI3CON.B11;
    sbit  DISSDO_SPI3CON_bit at SPI3CON.B12;
    sbit  SIDL_SPI3CON_bit at SPI3CON.B13;
    sbit  ON_SPI3CON_bit at SPI3CON.B15;
    sbit  ENHBUF_SPI3CON_bit at SPI3CON.B16;
    sbit  SPIFE_SPI3CON_bit at SPI3CON.B17;
    sbit  MCLKSEL_SPI3CON_bit at SPI3CON.B23;
    sbit  FRMCNT0_SPI3CON_bit at SPI3CON.B24;
    sbit  FRMCNT1_SPI3CON_bit at SPI3CON.B25;
    sbit  FRMCNT2_SPI3CON_bit at SPI3CON.B26;
    sbit  FRMSYPW_SPI3CON_bit at SPI3CON.B27;
    sbit  MSSEN_SPI3CON_bit at SPI3CON.B28;
    sbit  FRMPOL_SPI3CON_bit at SPI3CON.B29;
    sbit  FRMSYNC_SPI3CON_bit at SPI3CON.B30;
    sbit  FRMEN_SPI3CON_bit at SPI3CON.B31;
sfr unsigned long   volatile SPI3CONCLR       absolute 0xBF821404;
sfr unsigned long   volatile SPI3CONSET       absolute 0xBF821408;
sfr unsigned long   volatile SPI3CONINV       absolute 0xBF82140C;
sfr atomic unsigned long   volatile SPI3STAT         absolute 0xBF821410;
    sbit  SPIRBF_SPI3STAT_bit at SPI3STAT.B0;
    sbit  SPITBF_SPI3STAT_bit at SPI3STAT.B1;
    sbit  SPITBE_SPI3STAT_bit at SPI3STAT.B3;
    sbit  SPIRBE_SPI3STAT_bit at SPI3STAT.B5;
    sbit  SPIROV_SPI3STAT_bit at SPI3STAT.B6;
    sbit  SRMT_SPI3STAT_bit at SPI3STAT.B7;
    sbit  SPITUR_SPI3STAT_bit at SPI3STAT.B8;
    sbit  SPIBUSY_SPI3STAT_bit at SPI3STAT.B11;
    sbit  FRMERR_SPI3STAT_bit at SPI3STAT.B12;
    sbit  TXBUFELM0_SPI3STAT_bit at SPI3STAT.B16;
    sbit  TXBUFELM1_SPI3STAT_bit at SPI3STAT.B17;
    sbit  TXBUFELM2_SPI3STAT_bit at SPI3STAT.B18;
    sbit  TXBUFELM3_SPI3STAT_bit at SPI3STAT.B19;
    sbit  TXBUFELM4_SPI3STAT_bit at SPI3STAT.B20;
    sbit  RXBUFELM0_SPI3STAT_bit at SPI3STAT.B24;
    sbit  RXBUFELM1_SPI3STAT_bit at SPI3STAT.B25;
    sbit  RXBUFELM2_SPI3STAT_bit at SPI3STAT.B26;
    sbit  RXBUFELM3_SPI3STAT_bit at SPI3STAT.B27;
    sbit  RXBUFELM4_SPI3STAT_bit at SPI3STAT.B28;
sfr unsigned long   volatile SPI3STATCLR      absolute 0xBF821414;
sfr unsigned long   volatile SPI3STATSET      absolute 0xBF821418;
sfr unsigned long   volatile SPI3STATINV      absolute 0xBF82141C;
sfr unsigned long   volatile SPI3BUF          absolute 0xBF821420;
sfr atomic unsigned long   volatile SPI3BRG          absolute 0xBF821430;
sfr unsigned long   volatile SPI3BRGCLR       absolute 0xBF821434;
sfr unsigned long   volatile SPI3BRGSET       absolute 0xBF821438;
sfr unsigned long   volatile SPI3BRGINV       absolute 0xBF82143C;
sfr atomic unsigned long   volatile SPI3CON2         absolute 0xBF821440;
    sbit  AUDMOD0_SPI3CON2_bit at SPI3CON2.B0;
    sbit  AUDMOD1_SPI3CON2_bit at SPI3CON2.B1;
    sbit  AUDMONO_SPI3CON2_bit at SPI3CON2.B3;
    sbit  AUDEN_SPI3CON2_bit at SPI3CON2.B7;
    sbit  IGNTUR_SPI3CON2_bit at SPI3CON2.B8;
    sbit  IGNROV_SPI3CON2_bit at SPI3CON2.B9;
    sbit  SPITUREN_SPI3CON2_bit at SPI3CON2.B10;
    sbit  SPIROVEN_SPI3CON2_bit at SPI3CON2.B11;
    sbit  FRMERREN_SPI3CON2_bit at SPI3CON2.B12;
    sbit  SPISGNEXT_SPI3CON2_bit at SPI3CON2.B15;
sfr unsigned long   volatile SPI3CON2CLR      absolute 0xBF821444;
sfr unsigned long   volatile SPI3CON2SET      absolute 0xBF821448;
sfr unsigned long   volatile SPI3CON2INV      absolute 0xBF82144C;
sfr atomic unsigned long   volatile SPI4CON          absolute 0xBF821600;
    sbit  SRXISEL0_SPI4CON_bit at SPI4CON.B0;
    sbit  SRXISEL1_SPI4CON_bit at SPI4CON.B1;
    sbit  STXISEL0_SPI4CON_bit at SPI4CON.B2;
    sbit  STXISEL1_SPI4CON_bit at SPI4CON.B3;
    sbit  DISSDI_SPI4CON_bit at SPI4CON.B4;
    sbit  MSTEN_SPI4CON_bit at SPI4CON.B5;
    sbit  CKP_SPI4CON_bit at SPI4CON.B6;
    sbit  SSEN_SPI4CON_bit at SPI4CON.B7;
    sbit  CKE_SPI4CON_bit at SPI4CON.B8;
    sbit  SMP_SPI4CON_bit at SPI4CON.B9;
    sbit  MODE16_SPI4CON_bit at SPI4CON.B10;
    sbit  MODE32_SPI4CON_bit at SPI4CON.B11;
    sbit  DISSDO_SPI4CON_bit at SPI4CON.B12;
    sbit  SIDL_SPI4CON_bit at SPI4CON.B13;
    sbit  ON_SPI4CON_bit at SPI4CON.B15;
    sbit  ENHBUF_SPI4CON_bit at SPI4CON.B16;
    sbit  SPIFE_SPI4CON_bit at SPI4CON.B17;
    sbit  MCLKSEL_SPI4CON_bit at SPI4CON.B23;
    sbit  FRMCNT0_SPI4CON_bit at SPI4CON.B24;
    sbit  FRMCNT1_SPI4CON_bit at SPI4CON.B25;
    sbit  FRMCNT2_SPI4CON_bit at SPI4CON.B26;
    sbit  FRMSYPW_SPI4CON_bit at SPI4CON.B27;
    sbit  MSSEN_SPI4CON_bit at SPI4CON.B28;
    sbit  FRMPOL_SPI4CON_bit at SPI4CON.B29;
    sbit  FRMSYNC_SPI4CON_bit at SPI4CON.B30;
    sbit  FRMEN_SPI4CON_bit at SPI4CON.B31;
sfr unsigned long   volatile SPI4CONCLR       absolute 0xBF821604;
sfr unsigned long   volatile SPI4CONSET       absolute 0xBF821608;
sfr unsigned long   volatile SPI4CONINV       absolute 0xBF82160C;
sfr atomic unsigned long   volatile SPI4STAT         absolute 0xBF821610;
    sbit  SPIRBF_SPI4STAT_bit at SPI4STAT.B0;
    sbit  SPITBF_SPI4STAT_bit at SPI4STAT.B1;
    sbit  SPITBE_SPI4STAT_bit at SPI4STAT.B3;
    sbit  SPIRBE_SPI4STAT_bit at SPI4STAT.B5;
    sbit  SPIROV_SPI4STAT_bit at SPI4STAT.B6;
    sbit  SRMT_SPI4STAT_bit at SPI4STAT.B7;
    sbit  SPITUR_SPI4STAT_bit at SPI4STAT.B8;
    sbit  SPIBUSY_SPI4STAT_bit at SPI4STAT.B11;
    sbit  FRMERR_SPI4STAT_bit at SPI4STAT.B12;
    sbit  TXBUFELM0_SPI4STAT_bit at SPI4STAT.B16;
    sbit  TXBUFELM1_SPI4STAT_bit at SPI4STAT.B17;
    sbit  TXBUFELM2_SPI4STAT_bit at SPI4STAT.B18;
    sbit  TXBUFELM3_SPI4STAT_bit at SPI4STAT.B19;
    sbit  TXBUFELM4_SPI4STAT_bit at SPI4STAT.B20;
    sbit  RXBUFELM0_SPI4STAT_bit at SPI4STAT.B24;
    sbit  RXBUFELM1_SPI4STAT_bit at SPI4STAT.B25;
    sbit  RXBUFELM2_SPI4STAT_bit at SPI4STAT.B26;
    sbit  RXBUFELM3_SPI4STAT_bit at SPI4STAT.B27;
    sbit  RXBUFELM4_SPI4STAT_bit at SPI4STAT.B28;
sfr unsigned long   volatile SPI4STATCLR      absolute 0xBF821614;
sfr unsigned long   volatile SPI4STATSET      absolute 0xBF821618;
sfr unsigned long   volatile SPI4STATINV      absolute 0xBF82161C;
sfr unsigned long   volatile SPI4BUF          absolute 0xBF821620;
sfr atomic unsigned long   volatile SPI4BRG          absolute 0xBF821630;
sfr unsigned long   volatile SPI4BRGCLR       absolute 0xBF821634;
sfr unsigned long   volatile SPI4BRGSET       absolute 0xBF821638;
sfr unsigned long   volatile SPI4BRGINV       absolute 0xBF82163C;
sfr atomic unsigned long   volatile SPI4CON2         absolute 0xBF821640;
    sbit  AUDMOD0_SPI4CON2_bit at SPI4CON2.B0;
    sbit  AUDMOD1_SPI4CON2_bit at SPI4CON2.B1;
    sbit  AUDMONO_SPI4CON2_bit at SPI4CON2.B3;
    sbit  AUDEN_SPI4CON2_bit at SPI4CON2.B7;
    sbit  IGNTUR_SPI4CON2_bit at SPI4CON2.B8;
    sbit  IGNROV_SPI4CON2_bit at SPI4CON2.B9;
    sbit  SPITUREN_SPI4CON2_bit at SPI4CON2.B10;
    sbit  SPIROVEN_SPI4CON2_bit at SPI4CON2.B11;
    sbit  FRMERREN_SPI4CON2_bit at SPI4CON2.B12;
    sbit  SPISGNEXT_SPI4CON2_bit at SPI4CON2.B15;
sfr unsigned long   volatile SPI4CON2CLR      absolute 0xBF821644;
sfr unsigned long   volatile SPI4CON2SET      absolute 0xBF821648;
sfr unsigned long   volatile SPI4CON2INV      absolute 0xBF82164C;
sfr atomic unsigned long   volatile SPI5CON          absolute 0xBF821800;
    sbit  SRXISEL0_SPI5CON_bit at SPI5CON.B0;
    sbit  SRXISEL1_SPI5CON_bit at SPI5CON.B1;
    sbit  STXISEL0_SPI5CON_bit at SPI5CON.B2;
    sbit  STXISEL1_SPI5CON_bit at SPI5CON.B3;
    sbit  DISSDI_SPI5CON_bit at SPI5CON.B4;
    sbit  MSTEN_SPI5CON_bit at SPI5CON.B5;
    sbit  CKP_SPI5CON_bit at SPI5CON.B6;
    sbit  SSEN_SPI5CON_bit at SPI5CON.B7;
    sbit  CKE_SPI5CON_bit at SPI5CON.B8;
    sbit  SMP_SPI5CON_bit at SPI5CON.B9;
    sbit  MODE16_SPI5CON_bit at SPI5CON.B10;
    sbit  MODE32_SPI5CON_bit at SPI5CON.B11;
    sbit  DISSDO_SPI5CON_bit at SPI5CON.B12;
    sbit  SIDL_SPI5CON_bit at SPI5CON.B13;
    sbit  ON_SPI5CON_bit at SPI5CON.B15;
    sbit  ENHBUF_SPI5CON_bit at SPI5CON.B16;
    sbit  SPIFE_SPI5CON_bit at SPI5CON.B17;
    sbit  MCLKSEL_SPI5CON_bit at SPI5CON.B23;
    sbit  FRMCNT0_SPI5CON_bit at SPI5CON.B24;
    sbit  FRMCNT1_SPI5CON_bit at SPI5CON.B25;
    sbit  FRMCNT2_SPI5CON_bit at SPI5CON.B26;
    sbit  FRMSYPW_SPI5CON_bit at SPI5CON.B27;
    sbit  MSSEN_SPI5CON_bit at SPI5CON.B28;
    sbit  FRMPOL_SPI5CON_bit at SPI5CON.B29;
    sbit  FRMSYNC_SPI5CON_bit at SPI5CON.B30;
    sbit  FRMEN_SPI5CON_bit at SPI5CON.B31;
sfr unsigned long   volatile SPI5CONCLR       absolute 0xBF821804;
sfr unsigned long   volatile SPI5CONSET       absolute 0xBF821808;
sfr unsigned long   volatile SPI5CONINV       absolute 0xBF82180C;
sfr atomic unsigned long   volatile SPI5STAT         absolute 0xBF821810;
    sbit  SPIRBF_SPI5STAT_bit at SPI5STAT.B0;
    sbit  SPITBF_SPI5STAT_bit at SPI5STAT.B1;
    sbit  SPITBE_SPI5STAT_bit at SPI5STAT.B3;
    sbit  SPIRBE_SPI5STAT_bit at SPI5STAT.B5;
    sbit  SPIROV_SPI5STAT_bit at SPI5STAT.B6;
    sbit  SRMT_SPI5STAT_bit at SPI5STAT.B7;
    sbit  SPITUR_SPI5STAT_bit at SPI5STAT.B8;
    sbit  SPIBUSY_SPI5STAT_bit at SPI5STAT.B11;
    sbit  FRMERR_SPI5STAT_bit at SPI5STAT.B12;
    sbit  TXBUFELM0_SPI5STAT_bit at SPI5STAT.B16;
    sbit  TXBUFELM1_SPI5STAT_bit at SPI5STAT.B17;
    sbit  TXBUFELM2_SPI5STAT_bit at SPI5STAT.B18;
    sbit  TXBUFELM3_SPI5STAT_bit at SPI5STAT.B19;
    sbit  TXBUFELM4_SPI5STAT_bit at SPI5STAT.B20;
    sbit  RXBUFELM0_SPI5STAT_bit at SPI5STAT.B24;
    sbit  RXBUFELM1_SPI5STAT_bit at SPI5STAT.B25;
    sbit  RXBUFELM2_SPI5STAT_bit at SPI5STAT.B26;
    sbit  RXBUFELM3_SPI5STAT_bit at SPI5STAT.B27;
    sbit  RXBUFELM4_SPI5STAT_bit at SPI5STAT.B28;
sfr unsigned long   volatile SPI5STATCLR      absolute 0xBF821814;
sfr unsigned long   volatile SPI5STATSET      absolute 0xBF821818;
sfr unsigned long   volatile SPI5STATINV      absolute 0xBF82181C;
sfr unsigned long   volatile SPI5BUF          absolute 0xBF821820;
sfr atomic unsigned long   volatile SPI5BRG          absolute 0xBF821830;
sfr unsigned long   volatile SPI5BRGCLR       absolute 0xBF821834;
sfr unsigned long   volatile SPI5BRGSET       absolute 0xBF821838;
sfr unsigned long   volatile SPI5BRGINV       absolute 0xBF82183C;
sfr atomic unsigned long   volatile SPI5CON2         absolute 0xBF821840;
    sbit  AUDMOD0_SPI5CON2_bit at SPI5CON2.B0;
    sbit  AUDMOD1_SPI5CON2_bit at SPI5CON2.B1;
    sbit  AUDMONO_SPI5CON2_bit at SPI5CON2.B3;
    sbit  AUDEN_SPI5CON2_bit at SPI5CON2.B7;
    sbit  IGNTUR_SPI5CON2_bit at SPI5CON2.B8;
    sbit  IGNROV_SPI5CON2_bit at SPI5CON2.B9;
    sbit  SPITUREN_SPI5CON2_bit at SPI5CON2.B10;
    sbit  SPIROVEN_SPI5CON2_bit at SPI5CON2.B11;
    sbit  FRMERREN_SPI5CON2_bit at SPI5CON2.B12;
    sbit  SPISGNEXT_SPI5CON2_bit at SPI5CON2.B15;
sfr unsigned long   volatile SPI5CON2CLR      absolute 0xBF821844;
sfr unsigned long   volatile SPI5CON2SET      absolute 0xBF821848;
sfr unsigned long   volatile SPI5CON2INV      absolute 0xBF82184C;
sfr atomic unsigned long   volatile SPI6CON          absolute 0xBF821A00;
    sbit  SRXISEL0_SPI6CON_bit at SPI6CON.B0;
    sbit  SRXISEL1_SPI6CON_bit at SPI6CON.B1;
    sbit  STXISEL0_SPI6CON_bit at SPI6CON.B2;
    sbit  STXISEL1_SPI6CON_bit at SPI6CON.B3;
    sbit  DISSDI_SPI6CON_bit at SPI6CON.B4;
    sbit  MSTEN_SPI6CON_bit at SPI6CON.B5;
    sbit  CKP_SPI6CON_bit at SPI6CON.B6;
    sbit  SSEN_SPI6CON_bit at SPI6CON.B7;
    sbit  CKE_SPI6CON_bit at SPI6CON.B8;
    sbit  SMP_SPI6CON_bit at SPI6CON.B9;
    sbit  MODE16_SPI6CON_bit at SPI6CON.B10;
    sbit  MODE32_SPI6CON_bit at SPI6CON.B11;
    sbit  DISSDO_SPI6CON_bit at SPI6CON.B12;
    sbit  SIDL_SPI6CON_bit at SPI6CON.B13;
    sbit  ON_SPI6CON_bit at SPI6CON.B15;
    sbit  ENHBUF_SPI6CON_bit at SPI6CON.B16;
    sbit  SPIFE_SPI6CON_bit at SPI6CON.B17;
    sbit  MCLKSEL_SPI6CON_bit at SPI6CON.B23;
    sbit  FRMCNT0_SPI6CON_bit at SPI6CON.B24;
    sbit  FRMCNT1_SPI6CON_bit at SPI6CON.B25;
    sbit  FRMCNT2_SPI6CON_bit at SPI6CON.B26;
    sbit  FRMSYPW_SPI6CON_bit at SPI6CON.B27;
    sbit  MSSEN_SPI6CON_bit at SPI6CON.B28;
    sbit  FRMPOL_SPI6CON_bit at SPI6CON.B29;
    sbit  FRMSYNC_SPI6CON_bit at SPI6CON.B30;
    sbit  FRMEN_SPI6CON_bit at SPI6CON.B31;
sfr unsigned long   volatile SPI6CONCLR       absolute 0xBF821A04;
sfr unsigned long   volatile SPI6CONSET       absolute 0xBF821A08;
sfr unsigned long   volatile SPI6CONINV       absolute 0xBF821A0C;
sfr atomic unsigned long   volatile SPI6STAT         absolute 0xBF821A10;
    sbit  SPIRBF_SPI6STAT_bit at SPI6STAT.B0;
    sbit  SPITBF_SPI6STAT_bit at SPI6STAT.B1;
    sbit  SPITBE_SPI6STAT_bit at SPI6STAT.B3;
    sbit  SPIRBE_SPI6STAT_bit at SPI6STAT.B5;
    sbit  SPIROV_SPI6STAT_bit at SPI6STAT.B6;
    sbit  SRMT_SPI6STAT_bit at SPI6STAT.B7;
    sbit  SPITUR_SPI6STAT_bit at SPI6STAT.B8;
    sbit  SPIBUSY_SPI6STAT_bit at SPI6STAT.B11;
    sbit  FRMERR_SPI6STAT_bit at SPI6STAT.B12;
    sbit  TXBUFELM0_SPI6STAT_bit at SPI6STAT.B16;
    sbit  TXBUFELM1_SPI6STAT_bit at SPI6STAT.B17;
    sbit  TXBUFELM2_SPI6STAT_bit at SPI6STAT.B18;
    sbit  TXBUFELM3_SPI6STAT_bit at SPI6STAT.B19;
    sbit  TXBUFELM4_SPI6STAT_bit at SPI6STAT.B20;
    sbit  RXBUFELM0_SPI6STAT_bit at SPI6STAT.B24;
    sbit  RXBUFELM1_SPI6STAT_bit at SPI6STAT.B25;
    sbit  RXBUFELM2_SPI6STAT_bit at SPI6STAT.B26;
    sbit  RXBUFELM3_SPI6STAT_bit at SPI6STAT.B27;
    sbit  RXBUFELM4_SPI6STAT_bit at SPI6STAT.B28;
sfr unsigned long   volatile SPI6STATCLR      absolute 0xBF821A14;
sfr unsigned long   volatile SPI6STATSET      absolute 0xBF821A18;
sfr unsigned long   volatile SPI6STATINV      absolute 0xBF821A1C;
sfr unsigned long   volatile SPI6BUF          absolute 0xBF821A20;
sfr atomic unsigned long   volatile SPI6BRG          absolute 0xBF821A30;
sfr unsigned long   volatile SPI6BRGCLR       absolute 0xBF821A34;
sfr unsigned long   volatile SPI6BRGSET       absolute 0xBF821A38;
sfr unsigned long   volatile SPI6BRGINV       absolute 0xBF821A3C;
sfr atomic unsigned long   volatile SPI6CON2         absolute 0xBF821A40;
    sbit  AUDMOD0_SPI6CON2_bit at SPI6CON2.B0;
    sbit  AUDMOD1_SPI6CON2_bit at SPI6CON2.B1;
    sbit  AUDMONO_SPI6CON2_bit at SPI6CON2.B3;
    sbit  AUDEN_SPI6CON2_bit at SPI6CON2.B7;
    sbit  IGNTUR_SPI6CON2_bit at SPI6CON2.B8;
    sbit  IGNROV_SPI6CON2_bit at SPI6CON2.B9;
    sbit  SPITUREN_SPI6CON2_bit at SPI6CON2.B10;
    sbit  SPIROVEN_SPI6CON2_bit at SPI6CON2.B11;
    sbit  FRMERREN_SPI6CON2_bit at SPI6CON2.B12;
    sbit  SPISGNEXT_SPI6CON2_bit at SPI6CON2.B15;
sfr unsigned long   volatile SPI6CON2CLR      absolute 0xBF821A44;
sfr unsigned long   volatile SPI6CON2SET      absolute 0xBF821A48;
sfr unsigned long   volatile SPI6CON2INV      absolute 0xBF821A4C;
sfr atomic unsigned long   volatile U1MODE           absolute 0xBF822000;
    const register unsigned short int STSEL = 0;
    sbit  STSEL_bit at U1MODE.B0;
    const register unsigned short int PDSEL0 = 1;
    sbit  PDSEL0_bit at U1MODE.B1;
    const register unsigned short int PDSEL1 = 2;
    sbit  PDSEL1_bit at U1MODE.B2;
    const register unsigned short int BRGH = 3;
    sbit  BRGH_bit at U1MODE.B3;
    const register unsigned short int RXINV = 4;
    sbit  RXINV_bit at U1MODE.B4;
    const register unsigned short int ABAUD = 5;
    sbit  ABAUD_bit at U1MODE.B5;
    const register unsigned short int LPBACK = 6;
    sbit  LPBACK_bit at U1MODE.B6;
    const register unsigned short int WAKE = 7;
    sbit  WAKE_bit at U1MODE.B7;
    const register unsigned short int UEN0 = 8;
    sbit  UEN0_bit at U1MODE.B8;
    const register unsigned short int UEN1 = 9;
    sbit  UEN1_bit at U1MODE.B9;
    const register unsigned short int RTSMD = 11;
    sbit  RTSMD_bit at U1MODE.B11;
    const register unsigned short int IREN = 12;
    sbit  IREN_bit at U1MODE.B12;
    sbit  SIDL_U1MODE_bit at U1MODE.B13;
    sbit  ON_U1MODE_bit at U1MODE.B15;
    sbit  PDSEL0_U1MODE_bit at U1MODE.B1;
    sbit  PDSEL1_U1MODE_bit at U1MODE.B2;
    sbit  UEN0_U1MODE_bit at U1MODE.B8;
    sbit  UEN1_U1MODE_bit at U1MODE.B9;
    const register unsigned short int USIDL = 13;
    sbit  USIDL_bit at U1MODE.B13;
    const register unsigned short int UARTEN = 15;
    sbit  UARTEN_bit at U1MODE.B15;
sfr atomic unsigned long   volatile UABMODE          absolute 0xBF822000;
    sbit  STSEL_UABMODE_bit at UABMODE.B0;
    sbit  PDSEL0_UABMODE_bit at UABMODE.B1;
    sbit  PDSEL1_UABMODE_bit at UABMODE.B2;
    sbit  BRGH_UABMODE_bit at UABMODE.B3;
    sbit  RXINV_UABMODE_bit at UABMODE.B4;
    sbit  ABAUD_UABMODE_bit at UABMODE.B5;
    sbit  LPBACK_UABMODE_bit at UABMODE.B6;
    sbit  WAKE_UABMODE_bit at UABMODE.B7;
    sbit  UEN0_UABMODE_bit at UABMODE.B8;
    sbit  UEN1_UABMODE_bit at UABMODE.B9;
    sbit  RTSMD_UABMODE_bit at UABMODE.B11;
    sbit  IREN_UABMODE_bit at UABMODE.B12;
    sbit  SIDL_UABMODE_bit at UABMODE.B13;
    sbit  ON_UABMODE_bit at UABMODE.B15;
    sbit  USIDL_UABMODE_bit at UABMODE.B13;
    sbit  UARTEN_UABMODE_bit at UABMODE.B15;
sfr unsigned long   volatile U1MODECLR        absolute 0xBF822004;
sfr unsigned long   volatile UABMODECLR       absolute 0xBF822004;
sfr unsigned long   volatile U1MODESET        absolute 0xBF822008;
sfr unsigned long   volatile UABMODESET       absolute 0xBF822008;
sfr unsigned long   volatile U1MODEINV        absolute 0xBF82200C;
sfr unsigned long   volatile UABMODEINV       absolute 0xBF82200C;
sfr atomic unsigned long   volatile U1STA            absolute 0xBF822010;
    const register unsigned short int URXDA = 0;
    sbit  URXDA_bit at U1STA.B0;
    const register unsigned short int OERR = 1;
    sbit  OERR_bit at U1STA.B1;
    const register unsigned short int FERR = 2;
    sbit  FERR_bit at U1STA.B2;
    const register unsigned short int PERR = 3;
    sbit  PERR_bit at U1STA.B3;
    const register unsigned short int RIDLE = 4;
    sbit  RIDLE_bit at U1STA.B4;
    const register unsigned short int ADDEN = 5;
    sbit  ADDEN_bit at U1STA.B5;
    const register unsigned short int URXISEL0 = 6;
    sbit  URXISEL0_bit at U1STA.B6;
    const register unsigned short int URXISEL1 = 7;
    sbit  URXISEL1_bit at U1STA.B7;
    const register unsigned short int TRMT = 8;
    sbit  TRMT_bit at U1STA.B8;
    const register unsigned short int UTXBF = 9;
    sbit  UTXBF_bit at U1STA.B9;
    const register unsigned short int UTXEN = 10;
    sbit  UTXEN_bit at U1STA.B10;
    const register unsigned short int UTXBRK = 11;
    sbit  UTXBRK_bit at U1STA.B11;
    const register unsigned short int URXEN = 12;
    sbit  URXEN_bit at U1STA.B12;
    const register unsigned short int UTXINV = 13;
    sbit  UTXINV_bit at U1STA.B13;
    const register unsigned short int UTXISEL0 = 14;
    sbit  UTXISEL0_bit at U1STA.B14;
    const register unsigned short int UTXISEL1 = 15;
    sbit  UTXISEL1_bit at U1STA.B15;
    const register unsigned short int ADDR0 = 16;
    sbit  ADDR0_bit at U1STA.B16;
    const register unsigned short int ADDR1 = 17;
    sbit  ADDR1_bit at U1STA.B17;
    const register unsigned short int ADDR2 = 18;
    sbit  ADDR2_bit at U1STA.B18;
    const register unsigned short int ADDR3 = 19;
    sbit  ADDR3_bit at U1STA.B19;
    const register unsigned short int ADDR4 = 20;
    sbit  ADDR4_bit at U1STA.B20;
    const register unsigned short int ADDR5 = 21;
    sbit  ADDR5_bit at U1STA.B21;
    const register unsigned short int ADDR6 = 22;
    sbit  ADDR6_bit at U1STA.B22;
    const register unsigned short int ADDR7 = 23;
    sbit  ADDR7_bit at U1STA.B23;
    const register unsigned short int ADM_EN = 24;
    sbit  ADM_EN_bit at U1STA.B24;
    sbit  URXISEL0_U1STA_bit at U1STA.B6;
    sbit  URXISEL1_U1STA_bit at U1STA.B7;
    sbit  UTXISEL0_U1STA_bit at U1STA.B14;
    sbit  UTXISEL1_U1STA_bit at U1STA.B15;
    const register unsigned short int UTXSEL0 = 14;
    sbit  UTXSEL0_bit at U1STA.B14;
    const register unsigned short int UTXSEL1 = 15;
    sbit  UTXSEL1_bit at U1STA.B15;
sfr atomic unsigned long   volatile UABSTA           absolute 0xBF822010;
    sbit  URXDA_UABSTA_bit at UABSTA.B0;
    sbit  OERR_UABSTA_bit at UABSTA.B1;
    sbit  FERR_UABSTA_bit at UABSTA.B2;
    sbit  PERR_UABSTA_bit at UABSTA.B3;
    sbit  RIDLE_UABSTA_bit at UABSTA.B4;
    sbit  ADDEN_UABSTA_bit at UABSTA.B5;
    sbit  URXISEL0_UABSTA_bit at UABSTA.B6;
    sbit  URXISEL1_UABSTA_bit at UABSTA.B7;
    sbit  TRMT_UABSTA_bit at UABSTA.B8;
    sbit  UTXBF_UABSTA_bit at UABSTA.B9;
    sbit  UTXEN_UABSTA_bit at UABSTA.B10;
    sbit  UTXBRK_UABSTA_bit at UABSTA.B11;
    sbit  URXEN_UABSTA_bit at UABSTA.B12;
    sbit  UTXINV_UABSTA_bit at UABSTA.B13;
    sbit  UTXISEL0_UABSTA_bit at UABSTA.B14;
    sbit  UTXISEL1_UABSTA_bit at UABSTA.B15;
    sbit  ADDR0_UABSTA_bit at UABSTA.B16;
    sbit  ADDR1_UABSTA_bit at UABSTA.B17;
    sbit  ADDR2_UABSTA_bit at UABSTA.B18;
    sbit  ADDR3_UABSTA_bit at UABSTA.B19;
    sbit  ADDR4_UABSTA_bit at UABSTA.B20;
    sbit  ADDR5_UABSTA_bit at UABSTA.B21;
    sbit  ADDR6_UABSTA_bit at UABSTA.B22;
    sbit  ADDR7_UABSTA_bit at UABSTA.B23;
    sbit  ADM_EN_UABSTA_bit at UABSTA.B24;
    sbit  UTXSEL0_UABSTA_bit at UABSTA.B14;
    sbit  UTXSEL1_UABSTA_bit at UABSTA.B15;
sfr unsigned long   volatile U1STACLR         absolute 0xBF822014;
sfr unsigned long   volatile UABSTACLR        absolute 0xBF822014;
sfr unsigned long   volatile U1STASET         absolute 0xBF822018;
sfr unsigned long   volatile UABSTASET        absolute 0xBF822018;
sfr unsigned long   volatile U1STAINV         absolute 0xBF82201C;
sfr unsigned long   volatile UABSTAINV        absolute 0xBF82201C;
sfr unsigned long            U1TXREG          absolute 0xBF822020;
sfr unsigned long   volatile UABTXREG         absolute 0xBF822020;
sfr unsigned long   volatile U1RXREG          absolute 0xBF822030;
sfr unsigned long   volatile UABRXREG         absolute 0xBF822030;
sfr atomic unsigned long            U1BRG            absolute 0xBF822040;
sfr atomic unsigned long   volatile UABBRG           absolute 0xBF822040;
sfr unsigned long   volatile U1BRGCLR         absolute 0xBF822044;
sfr unsigned long   volatile UABBRGCLR        absolute 0xBF822044;
sfr unsigned long   volatile U1BRGSET         absolute 0xBF822048;
sfr unsigned long   volatile UABBRGSET        absolute 0xBF822048;
sfr unsigned long   volatile U1BRGINV         absolute 0xBF82204C;
sfr unsigned long   volatile UABBRGINV        absolute 0xBF82204C;
sfr atomic unsigned long   volatile U2MODE           absolute 0xBF822200;
    sbit  STSEL_U2MODE_bit at U2MODE.B0;
    sbit  PDSEL0_U2MODE_bit at U2MODE.B1;
    sbit  PDSEL1_U2MODE_bit at U2MODE.B2;
    sbit  BRGH_U2MODE_bit at U2MODE.B3;
    sbit  RXINV_U2MODE_bit at U2MODE.B4;
    sbit  ABAUD_U2MODE_bit at U2MODE.B5;
    sbit  LPBACK_U2MODE_bit at U2MODE.B6;
    sbit  WAKE_U2MODE_bit at U2MODE.B7;
    sbit  UEN0_U2MODE_bit at U2MODE.B8;
    sbit  UEN1_U2MODE_bit at U2MODE.B9;
    sbit  RTSMD_U2MODE_bit at U2MODE.B11;
    sbit  IREN_U2MODE_bit at U2MODE.B12;
    sbit  SIDL_U2MODE_bit at U2MODE.B13;
    sbit  ON_U2MODE_bit at U2MODE.B15;
    sbit  USIDL_U2MODE_bit at U2MODE.B13;
    sbit  UARTEN_U2MODE_bit at U2MODE.B15;
sfr atomic unsigned long   volatile UCDMODE          absolute 0xBF822200;
    sbit  STSEL_UCDMODE_bit at UCDMODE.B0;
    sbit  PDSEL0_UCDMODE_bit at UCDMODE.B1;
    sbit  PDSEL1_UCDMODE_bit at UCDMODE.B2;
    sbit  BRGH_UCDMODE_bit at UCDMODE.B3;
    sbit  RXINV_UCDMODE_bit at UCDMODE.B4;
    sbit  ABAUD_UCDMODE_bit at UCDMODE.B5;
    sbit  LPBACK_UCDMODE_bit at UCDMODE.B6;
    sbit  WAKE_UCDMODE_bit at UCDMODE.B7;
    sbit  UEN0_UCDMODE_bit at UCDMODE.B8;
    sbit  UEN1_UCDMODE_bit at UCDMODE.B9;
    sbit  RTSMD_UCDMODE_bit at UCDMODE.B11;
    sbit  IREN_UCDMODE_bit at UCDMODE.B12;
    sbit  SIDL_UCDMODE_bit at UCDMODE.B13;
    sbit  ON_UCDMODE_bit at UCDMODE.B15;
    sbit  USIDL_UCDMODE_bit at UCDMODE.B13;
    sbit  UARTEN_UCDMODE_bit at UCDMODE.B15;
sfr unsigned long   volatile U2MODECLR        absolute 0xBF822204;
sfr unsigned long   volatile UCDMODECLR       absolute 0xBF822204;
sfr unsigned long   volatile U2MODESET        absolute 0xBF822208;
sfr unsigned long   volatile UCDMODESET       absolute 0xBF822208;
sfr unsigned long   volatile U2MODEINV        absolute 0xBF82220C;
sfr unsigned long   volatile UCDMODEINV       absolute 0xBF82220C;
sfr atomic unsigned long   volatile U2STA            absolute 0xBF822210;
    sbit  URXDA_U2STA_bit at U2STA.B0;
    sbit  OERR_U2STA_bit at U2STA.B1;
    sbit  FERR_U2STA_bit at U2STA.B2;
    sbit  PERR_U2STA_bit at U2STA.B3;
    sbit  RIDLE_U2STA_bit at U2STA.B4;
    sbit  ADDEN_U2STA_bit at U2STA.B5;
    sbit  URXISEL0_U2STA_bit at U2STA.B6;
    sbit  URXISEL1_U2STA_bit at U2STA.B7;
    sbit  TRMT_U2STA_bit at U2STA.B8;
    sbit  UTXBF_U2STA_bit at U2STA.B9;
    sbit  UTXEN_U2STA_bit at U2STA.B10;
    sbit  UTXBRK_U2STA_bit at U2STA.B11;
    sbit  URXEN_U2STA_bit at U2STA.B12;
    sbit  UTXINV_U2STA_bit at U2STA.B13;
    sbit  UTXISEL0_U2STA_bit at U2STA.B14;
    sbit  UTXISEL1_U2STA_bit at U2STA.B15;
    sbit  ADDR0_U2STA_bit at U2STA.B16;
    sbit  ADDR1_U2STA_bit at U2STA.B17;
    sbit  ADDR2_U2STA_bit at U2STA.B18;
    sbit  ADDR3_U2STA_bit at U2STA.B19;
    sbit  ADDR4_U2STA_bit at U2STA.B20;
    sbit  ADDR5_U2STA_bit at U2STA.B21;
    sbit  ADDR6_U2STA_bit at U2STA.B22;
    sbit  ADDR7_U2STA_bit at U2STA.B23;
    sbit  ADM_EN_U2STA_bit at U2STA.B24;
    sbit  UTXSEL0_U2STA_bit at U2STA.B14;
    sbit  UTXSEL1_U2STA_bit at U2STA.B15;
sfr atomic unsigned long   volatile UCDSTA           absolute 0xBF822210;
    sbit  URXDA_UCDSTA_bit at UCDSTA.B0;
    sbit  OERR_UCDSTA_bit at UCDSTA.B1;
    sbit  FERR_UCDSTA_bit at UCDSTA.B2;
    sbit  PERR_UCDSTA_bit at UCDSTA.B3;
    sbit  RIDLE_UCDSTA_bit at UCDSTA.B4;
    sbit  ADDEN_UCDSTA_bit at UCDSTA.B5;
    sbit  URXISEL0_UCDSTA_bit at UCDSTA.B6;
    sbit  URXISEL1_UCDSTA_bit at UCDSTA.B7;
    sbit  TRMT_UCDSTA_bit at UCDSTA.B8;
    sbit  UTXBF_UCDSTA_bit at UCDSTA.B9;
    sbit  UTXEN_UCDSTA_bit at UCDSTA.B10;
    sbit  UTXBRK_UCDSTA_bit at UCDSTA.B11;
    sbit  URXEN_UCDSTA_bit at UCDSTA.B12;
    sbit  UTXINV_UCDSTA_bit at UCDSTA.B13;
    sbit  UTXISEL0_UCDSTA_bit at UCDSTA.B14;
    sbit  UTXISEL1_UCDSTA_bit at UCDSTA.B15;
    sbit  ADDR0_UCDSTA_bit at UCDSTA.B16;
    sbit  ADDR1_UCDSTA_bit at UCDSTA.B17;
    sbit  ADDR2_UCDSTA_bit at UCDSTA.B18;
    sbit  ADDR3_UCDSTA_bit at UCDSTA.B19;
    sbit  ADDR4_UCDSTA_bit at UCDSTA.B20;
    sbit  ADDR5_UCDSTA_bit at UCDSTA.B21;
    sbit  ADDR6_UCDSTA_bit at UCDSTA.B22;
    sbit  ADDR7_UCDSTA_bit at UCDSTA.B23;
    sbit  ADM_EN_UCDSTA_bit at UCDSTA.B24;
    sbit  UTXSEL0_UCDSTA_bit at UCDSTA.B14;
    sbit  UTXSEL1_UCDSTA_bit at UCDSTA.B15;
sfr unsigned long   volatile U2STACLR         absolute 0xBF822214;
sfr unsigned long   volatile UCDSTACLR        absolute 0xBF822214;
sfr unsigned long   volatile U2STASET         absolute 0xBF822218;
sfr unsigned long   volatile UCDSTASET        absolute 0xBF822218;
sfr unsigned long   volatile U2STAINV         absolute 0xBF82221C;
sfr unsigned long   volatile UCDSTAINV        absolute 0xBF82221C;
sfr unsigned long            U2TXREG          absolute 0xBF822220;
sfr unsigned long   volatile UCDTXREG         absolute 0xBF822220;
sfr unsigned long   volatile U2RXREG          absolute 0xBF822230;
sfr unsigned long   volatile UCDRXREG         absolute 0xBF822230;
sfr atomic unsigned long            U2BRG            absolute 0xBF822240;
sfr atomic unsigned long   volatile UCDBRG           absolute 0xBF822240;
sfr unsigned long   volatile U2BRGCLR         absolute 0xBF822244;
sfr unsigned long   volatile UCDBRGCLR        absolute 0xBF822244;
sfr unsigned long   volatile U2BRGSET         absolute 0xBF822248;
sfr unsigned long   volatile UCDBRGSET        absolute 0xBF822248;
sfr unsigned long   volatile U2BRGINV         absolute 0xBF82224C;
sfr unsigned long   volatile UCDBRGINV        absolute 0xBF82224C;
sfr atomic unsigned long   volatile U3MODE           absolute 0xBF822400;
    sbit  STSEL_U3MODE_bit at U3MODE.B0;
    sbit  PDSEL0_U3MODE_bit at U3MODE.B1;
    sbit  PDSEL1_U3MODE_bit at U3MODE.B2;
    sbit  BRGH_U3MODE_bit at U3MODE.B3;
    sbit  RXINV_U3MODE_bit at U3MODE.B4;
    sbit  ABAUD_U3MODE_bit at U3MODE.B5;
    sbit  LPBACK_U3MODE_bit at U3MODE.B6;
    sbit  WAKE_U3MODE_bit at U3MODE.B7;
    sbit  UEN0_U3MODE_bit at U3MODE.B8;
    sbit  UEN1_U3MODE_bit at U3MODE.B9;
    sbit  RTSMD_U3MODE_bit at U3MODE.B11;
    sbit  IREN_U3MODE_bit at U3MODE.B12;
    sbit  SIDL_U3MODE_bit at U3MODE.B13;
    sbit  ON_U3MODE_bit at U3MODE.B15;
    sbit  USIDL_U3MODE_bit at U3MODE.B13;
    sbit  UARTEN_U3MODE_bit at U3MODE.B15;
sfr atomic unsigned long   volatile UEFMODE          absolute 0xBF822400;
    sbit  STSEL_UEFMODE_bit at UEFMODE.B0;
    sbit  PDSEL0_UEFMODE_bit at UEFMODE.B1;
    sbit  PDSEL1_UEFMODE_bit at UEFMODE.B2;
    sbit  BRGH_UEFMODE_bit at UEFMODE.B3;
    sbit  RXINV_UEFMODE_bit at UEFMODE.B4;
    sbit  ABAUD_UEFMODE_bit at UEFMODE.B5;
    sbit  LPBACK_UEFMODE_bit at UEFMODE.B6;
    sbit  WAKE_UEFMODE_bit at UEFMODE.B7;
    sbit  UEN0_UEFMODE_bit at UEFMODE.B8;
    sbit  UEN1_UEFMODE_bit at UEFMODE.B9;
    sbit  RTSMD_UEFMODE_bit at UEFMODE.B11;
    sbit  IREN_UEFMODE_bit at UEFMODE.B12;
    sbit  SIDL_UEFMODE_bit at UEFMODE.B13;
    sbit  ON_UEFMODE_bit at UEFMODE.B15;
    sbit  USIDL_UEFMODE_bit at UEFMODE.B13;
    sbit  UARTEN_UEFMODE_bit at UEFMODE.B15;
sfr unsigned long   volatile U3MODECLR        absolute 0xBF822404;
sfr unsigned long   volatile UEFMODECLR       absolute 0xBF822404;
sfr unsigned long   volatile U3MODESET        absolute 0xBF822408;
sfr unsigned long   volatile UEFMODESET       absolute 0xBF822408;
sfr unsigned long   volatile U3MODEINV        absolute 0xBF82240C;
sfr unsigned long   volatile UEFMODEINV       absolute 0xBF82240C;
sfr atomic unsigned long   volatile U3STA            absolute 0xBF822410;
    sbit  URXDA_U3STA_bit at U3STA.B0;
    sbit  OERR_U3STA_bit at U3STA.B1;
    sbit  FERR_U3STA_bit at U3STA.B2;
    sbit  PERR_U3STA_bit at U3STA.B3;
    sbit  RIDLE_U3STA_bit at U3STA.B4;
    sbit  ADDEN_U3STA_bit at U3STA.B5;
    sbit  URXISEL0_U3STA_bit at U3STA.B6;
    sbit  URXISEL1_U3STA_bit at U3STA.B7;
    sbit  TRMT_U3STA_bit at U3STA.B8;
    sbit  UTXBF_U3STA_bit at U3STA.B9;
    sbit  UTXEN_U3STA_bit at U3STA.B10;
    sbit  UTXBRK_U3STA_bit at U3STA.B11;
    sbit  URXEN_U3STA_bit at U3STA.B12;
    sbit  UTXINV_U3STA_bit at U3STA.B13;
    sbit  UTXISEL0_U3STA_bit at U3STA.B14;
    sbit  UTXISEL1_U3STA_bit at U3STA.B15;
    sbit  ADDR0_U3STA_bit at U3STA.B16;
    sbit  ADDR1_U3STA_bit at U3STA.B17;
    sbit  ADDR2_U3STA_bit at U3STA.B18;
    sbit  ADDR3_U3STA_bit at U3STA.B19;
    sbit  ADDR4_U3STA_bit at U3STA.B20;
    sbit  ADDR5_U3STA_bit at U3STA.B21;
    sbit  ADDR6_U3STA_bit at U3STA.B22;
    sbit  ADDR7_U3STA_bit at U3STA.B23;
    sbit  ADM_EN_U3STA_bit at U3STA.B24;
    sbit  UTXSEL0_U3STA_bit at U3STA.B14;
    sbit  UTXSEL1_U3STA_bit at U3STA.B15;
sfr atomic unsigned long   volatile UEFSTA           absolute 0xBF822410;
    sbit  URXDA_UEFSTA_bit at UEFSTA.B0;
    sbit  OERR_UEFSTA_bit at UEFSTA.B1;
    sbit  FERR_UEFSTA_bit at UEFSTA.B2;
    sbit  PERR_UEFSTA_bit at UEFSTA.B3;
    sbit  RIDLE_UEFSTA_bit at UEFSTA.B4;
    sbit  ADDEN_UEFSTA_bit at UEFSTA.B5;
    sbit  URXISEL0_UEFSTA_bit at UEFSTA.B6;
    sbit  URXISEL1_UEFSTA_bit at UEFSTA.B7;
    sbit  TRMT_UEFSTA_bit at UEFSTA.B8;
    sbit  UTXBF_UEFSTA_bit at UEFSTA.B9;
    sbit  UTXEN_UEFSTA_bit at UEFSTA.B10;
    sbit  UTXBRK_UEFSTA_bit at UEFSTA.B11;
    sbit  URXEN_UEFSTA_bit at UEFSTA.B12;
    sbit  UTXINV_UEFSTA_bit at UEFSTA.B13;
    sbit  UTXISEL0_UEFSTA_bit at UEFSTA.B14;
    sbit  UTXISEL1_UEFSTA_bit at UEFSTA.B15;
    sbit  ADDR0_UEFSTA_bit at UEFSTA.B16;
    sbit  ADDR1_UEFSTA_bit at UEFSTA.B17;
    sbit  ADDR2_UEFSTA_bit at UEFSTA.B18;
    sbit  ADDR3_UEFSTA_bit at UEFSTA.B19;
    sbit  ADDR4_UEFSTA_bit at UEFSTA.B20;
    sbit  ADDR5_UEFSTA_bit at UEFSTA.B21;
    sbit  ADDR6_UEFSTA_bit at UEFSTA.B22;
    sbit  ADDR7_UEFSTA_bit at UEFSTA.B23;
    sbit  ADM_EN_UEFSTA_bit at UEFSTA.B24;
    sbit  UTXSEL0_UEFSTA_bit at UEFSTA.B14;
    sbit  UTXSEL1_UEFSTA_bit at UEFSTA.B15;
sfr unsigned long   volatile U3STACLR         absolute 0xBF822414;
sfr unsigned long   volatile UEFSTACLR        absolute 0xBF822414;
sfr unsigned long   volatile U3STASET         absolute 0xBF822418;
sfr unsigned long   volatile UEFSTASET        absolute 0xBF822418;
sfr unsigned long   volatile U3STAINV         absolute 0xBF82241C;
sfr unsigned long   volatile UEFSTAINV        absolute 0xBF82241C;
sfr unsigned long            U3TXREG          absolute 0xBF822420;
sfr unsigned long   volatile UEFTXREG         absolute 0xBF822420;
sfr unsigned long   volatile U3RXREG          absolute 0xBF822430;
sfr unsigned long   volatile UEFRXREG         absolute 0xBF822430;
sfr atomic unsigned long            U3BRG            absolute 0xBF822440;
sfr atomic unsigned long   volatile UEFBRG           absolute 0xBF822440;
sfr unsigned long   volatile U3BRGCLR         absolute 0xBF822444;
sfr unsigned long   volatile UEFBRGCLR        absolute 0xBF822444;
sfr unsigned long   volatile U3BRGSET         absolute 0xBF822448;
sfr unsigned long   volatile UEFBRGSET        absolute 0xBF822448;
sfr unsigned long   volatile U3BRGINV         absolute 0xBF82244C;
sfr unsigned long   volatile UEFBRGINV        absolute 0xBF82244C;
sfr atomic unsigned long   volatile U4MODE           absolute 0xBF822600;
    sbit  STSEL_U4MODE_bit at U4MODE.B0;
    sbit  PDSEL0_U4MODE_bit at U4MODE.B1;
    sbit  PDSEL1_U4MODE_bit at U4MODE.B2;
    sbit  BRGH_U4MODE_bit at U4MODE.B3;
    sbit  RXINV_U4MODE_bit at U4MODE.B4;
    sbit  ABAUD_U4MODE_bit at U4MODE.B5;
    sbit  LPBACK_U4MODE_bit at U4MODE.B6;
    sbit  WAKE_U4MODE_bit at U4MODE.B7;
    sbit  UEN0_U4MODE_bit at U4MODE.B8;
    sbit  UEN1_U4MODE_bit at U4MODE.B9;
    sbit  RTSMD_U4MODE_bit at U4MODE.B11;
    sbit  IREN_U4MODE_bit at U4MODE.B12;
    sbit  SIDL_U4MODE_bit at U4MODE.B13;
    sbit  ON_U4MODE_bit at U4MODE.B15;
    sbit  USIDL_U4MODE_bit at U4MODE.B13;
    sbit  UARTEN_U4MODE_bit at U4MODE.B15;
sfr atomic unsigned long   volatile UGHMODE          absolute 0xBF822600;
    sbit  STSEL_UGHMODE_bit at UGHMODE.B0;
    sbit  PDSEL0_UGHMODE_bit at UGHMODE.B1;
    sbit  PDSEL1_UGHMODE_bit at UGHMODE.B2;
    sbit  BRGH_UGHMODE_bit at UGHMODE.B3;
    sbit  RXINV_UGHMODE_bit at UGHMODE.B4;
    sbit  ABAUD_UGHMODE_bit at UGHMODE.B5;
    sbit  LPBACK_UGHMODE_bit at UGHMODE.B6;
    sbit  WAKE_UGHMODE_bit at UGHMODE.B7;
    sbit  UEN0_UGHMODE_bit at UGHMODE.B8;
    sbit  UEN1_UGHMODE_bit at UGHMODE.B9;
    sbit  RTSMD_UGHMODE_bit at UGHMODE.B11;
    sbit  IREN_UGHMODE_bit at UGHMODE.B12;
    sbit  SIDL_UGHMODE_bit at UGHMODE.B13;
    sbit  ON_UGHMODE_bit at UGHMODE.B15;
    sbit  USIDL_UGHMODE_bit at UGHMODE.B13;
    sbit  UARTEN_UGHMODE_bit at UGHMODE.B15;
sfr unsigned long   volatile U4MODECLR        absolute 0xBF822604;
sfr unsigned long   volatile UGHMODECLR       absolute 0xBF822604;
sfr unsigned long   volatile U4MODESET        absolute 0xBF822608;
sfr unsigned long   volatile UGHMODESET       absolute 0xBF822608;
sfr unsigned long   volatile U4MODEINV        absolute 0xBF82260C;
sfr unsigned long   volatile UGHMODEINV       absolute 0xBF82260C;
sfr atomic unsigned long   volatile U4STA            absolute 0xBF822610;
    sbit  URXDA_U4STA_bit at U4STA.B0;
    sbit  OERR_U4STA_bit at U4STA.B1;
    sbit  FERR_U4STA_bit at U4STA.B2;
    sbit  PERR_U4STA_bit at U4STA.B3;
    sbit  RIDLE_U4STA_bit at U4STA.B4;
    sbit  ADDEN_U4STA_bit at U4STA.B5;
    sbit  URXISEL0_U4STA_bit at U4STA.B6;
    sbit  URXISEL1_U4STA_bit at U4STA.B7;
    sbit  TRMT_U4STA_bit at U4STA.B8;
    sbit  UTXBF_U4STA_bit at U4STA.B9;
    sbit  UTXEN_U4STA_bit at U4STA.B10;
    sbit  UTXBRK_U4STA_bit at U4STA.B11;
    sbit  URXEN_U4STA_bit at U4STA.B12;
    sbit  UTXINV_U4STA_bit at U4STA.B13;
    sbit  UTXISEL0_U4STA_bit at U4STA.B14;
    sbit  UTXISEL1_U4STA_bit at U4STA.B15;
    sbit  ADDR0_U4STA_bit at U4STA.B16;
    sbit  ADDR1_U4STA_bit at U4STA.B17;
    sbit  ADDR2_U4STA_bit at U4STA.B18;
    sbit  ADDR3_U4STA_bit at U4STA.B19;
    sbit  ADDR4_U4STA_bit at U4STA.B20;
    sbit  ADDR5_U4STA_bit at U4STA.B21;
    sbit  ADDR6_U4STA_bit at U4STA.B22;
    sbit  ADDR7_U4STA_bit at U4STA.B23;
    sbit  ADM_EN_U4STA_bit at U4STA.B24;
    sbit  UTXSEL0_U4STA_bit at U4STA.B14;
    sbit  UTXSEL1_U4STA_bit at U4STA.B15;
sfr atomic unsigned long   volatile UGHSTA           absolute 0xBF822610;
    sbit  URXDA_UGHSTA_bit at UGHSTA.B0;
    sbit  OERR_UGHSTA_bit at UGHSTA.B1;
    sbit  FERR_UGHSTA_bit at UGHSTA.B2;
    sbit  PERR_UGHSTA_bit at UGHSTA.B3;
    sbit  RIDLE_UGHSTA_bit at UGHSTA.B4;
    sbit  ADDEN_UGHSTA_bit at UGHSTA.B5;
    sbit  URXISEL0_UGHSTA_bit at UGHSTA.B6;
    sbit  URXISEL1_UGHSTA_bit at UGHSTA.B7;
    sbit  TRMT_UGHSTA_bit at UGHSTA.B8;
    sbit  UTXBF_UGHSTA_bit at UGHSTA.B9;
    sbit  UTXEN_UGHSTA_bit at UGHSTA.B10;
    sbit  UTXBRK_UGHSTA_bit at UGHSTA.B11;
    sbit  URXEN_UGHSTA_bit at UGHSTA.B12;
    sbit  UTXINV_UGHSTA_bit at UGHSTA.B13;
    sbit  UTXISEL0_UGHSTA_bit at UGHSTA.B14;
    sbit  UTXISEL1_UGHSTA_bit at UGHSTA.B15;
    sbit  ADDR0_UGHSTA_bit at UGHSTA.B16;
    sbit  ADDR1_UGHSTA_bit at UGHSTA.B17;
    sbit  ADDR2_UGHSTA_bit at UGHSTA.B18;
    sbit  ADDR3_UGHSTA_bit at UGHSTA.B19;
    sbit  ADDR4_UGHSTA_bit at UGHSTA.B20;
    sbit  ADDR5_UGHSTA_bit at UGHSTA.B21;
    sbit  ADDR6_UGHSTA_bit at UGHSTA.B22;
    sbit  ADDR7_UGHSTA_bit at UGHSTA.B23;
    sbit  ADM_EN_UGHSTA_bit at UGHSTA.B24;
    sbit  UTXSEL0_UGHSTA_bit at UGHSTA.B14;
    sbit  UTXSEL1_UGHSTA_bit at UGHSTA.B15;
sfr unsigned long   volatile U4STACLR         absolute 0xBF822614;
sfr unsigned long   volatile UGHSTACLR        absolute 0xBF822614;
sfr unsigned long   volatile U4STASET         absolute 0xBF822618;
sfr unsigned long   volatile UGHSTASET        absolute 0xBF822618;
sfr unsigned long   volatile U4STAINV         absolute 0xBF82261C;
sfr unsigned long   volatile UGHSTAINV        absolute 0xBF82261C;
sfr unsigned long            U4TXREG          absolute 0xBF822620;
sfr unsigned long   volatile UGHTXREG         absolute 0xBF822620;
sfr unsigned long   volatile U4RXREG          absolute 0xBF822630;
sfr unsigned long   volatile UGHRXREG         absolute 0xBF822630;
sfr atomic unsigned long            U4BRG            absolute 0xBF822640;
sfr atomic unsigned long   volatile UGHBRG           absolute 0xBF822640;
sfr unsigned long   volatile U4BRGCLR         absolute 0xBF822644;
sfr unsigned long   volatile UGHBRGCLR        absolute 0xBF822644;
sfr unsigned long   volatile U4BRGSET         absolute 0xBF822648;
sfr unsigned long   volatile UGHBRGSET        absolute 0xBF822648;
sfr unsigned long   volatile U4BRGINV         absolute 0xBF82264C;
sfr unsigned long   volatile UGHBRGINV        absolute 0xBF82264C;
sfr atomic unsigned long   volatile U5MODE           absolute 0xBF822800;
    sbit  STSEL_U5MODE_bit at U5MODE.B0;
    sbit  PDSEL0_U5MODE_bit at U5MODE.B1;
    sbit  PDSEL1_U5MODE_bit at U5MODE.B2;
    sbit  BRGH_U5MODE_bit at U5MODE.B3;
    sbit  RXINV_U5MODE_bit at U5MODE.B4;
    sbit  ABAUD_U5MODE_bit at U5MODE.B5;
    sbit  LPBACK_U5MODE_bit at U5MODE.B6;
    sbit  WAKE_U5MODE_bit at U5MODE.B7;
    sbit  UEN0_U5MODE_bit at U5MODE.B8;
    sbit  UEN1_U5MODE_bit at U5MODE.B9;
    sbit  RTSMD_U5MODE_bit at U5MODE.B11;
    sbit  IREN_U5MODE_bit at U5MODE.B12;
    sbit  SIDL_U5MODE_bit at U5MODE.B13;
    sbit  ON_U5MODE_bit at U5MODE.B15;
    sbit  USIDL_U5MODE_bit at U5MODE.B13;
    sbit  UARTEN_U5MODE_bit at U5MODE.B15;
sfr atomic unsigned long   volatile UJKMODE          absolute 0xBF822800;
    sbit  STSEL_UJKMODE_bit at UJKMODE.B0;
    sbit  PDSEL0_UJKMODE_bit at UJKMODE.B1;
    sbit  PDSEL1_UJKMODE_bit at UJKMODE.B2;
    sbit  BRGH_UJKMODE_bit at UJKMODE.B3;
    sbit  RXINV_UJKMODE_bit at UJKMODE.B4;
    sbit  ABAUD_UJKMODE_bit at UJKMODE.B5;
    sbit  LPBACK_UJKMODE_bit at UJKMODE.B6;
    sbit  WAKE_UJKMODE_bit at UJKMODE.B7;
    sbit  UEN0_UJKMODE_bit at UJKMODE.B8;
    sbit  UEN1_UJKMODE_bit at UJKMODE.B9;
    sbit  RTSMD_UJKMODE_bit at UJKMODE.B11;
    sbit  IREN_UJKMODE_bit at UJKMODE.B12;
    sbit  SIDL_UJKMODE_bit at UJKMODE.B13;
    sbit  ON_UJKMODE_bit at UJKMODE.B15;
    sbit  USIDL_UJKMODE_bit at UJKMODE.B13;
    sbit  UARTEN_UJKMODE_bit at UJKMODE.B15;
sfr unsigned long   volatile U5MODECLR        absolute 0xBF822804;
sfr unsigned long   volatile UJKMODECLR       absolute 0xBF822804;
sfr unsigned long   volatile U5MODESET        absolute 0xBF822808;
sfr unsigned long   volatile UJKMODESET       absolute 0xBF822808;
sfr unsigned long   volatile U5MODEINV        absolute 0xBF82280C;
sfr unsigned long   volatile UJKMODEINV       absolute 0xBF82280C;
sfr atomic unsigned long   volatile U5STA            absolute 0xBF822810;
    sbit  URXDA_U5STA_bit at U5STA.B0;
    sbit  OERR_U5STA_bit at U5STA.B1;
    sbit  FERR_U5STA_bit at U5STA.B2;
    sbit  PERR_U5STA_bit at U5STA.B3;
    sbit  RIDLE_U5STA_bit at U5STA.B4;
    sbit  ADDEN_U5STA_bit at U5STA.B5;
    sbit  URXISEL0_U5STA_bit at U5STA.B6;
    sbit  URXISEL1_U5STA_bit at U5STA.B7;
    sbit  TRMT_U5STA_bit at U5STA.B8;
    sbit  UTXBF_U5STA_bit at U5STA.B9;
    sbit  UTXEN_U5STA_bit at U5STA.B10;
    sbit  UTXBRK_U5STA_bit at U5STA.B11;
    sbit  URXEN_U5STA_bit at U5STA.B12;
    sbit  UTXINV_U5STA_bit at U5STA.B13;
    sbit  UTXISEL0_U5STA_bit at U5STA.B14;
    sbit  UTXISEL1_U5STA_bit at U5STA.B15;
    sbit  ADDR0_U5STA_bit at U5STA.B16;
    sbit  ADDR1_U5STA_bit at U5STA.B17;
    sbit  ADDR2_U5STA_bit at U5STA.B18;
    sbit  ADDR3_U5STA_bit at U5STA.B19;
    sbit  ADDR4_U5STA_bit at U5STA.B20;
    sbit  ADDR5_U5STA_bit at U5STA.B21;
    sbit  ADDR6_U5STA_bit at U5STA.B22;
    sbit  ADDR7_U5STA_bit at U5STA.B23;
    sbit  ADM_EN_U5STA_bit at U5STA.B24;
    sbit  UTXSEL0_U5STA_bit at U5STA.B14;
    sbit  UTXSEL1_U5STA_bit at U5STA.B15;
sfr atomic unsigned long   volatile UJKSTA           absolute 0xBF822810;
    sbit  URXDA_UJKSTA_bit at UJKSTA.B0;
    sbit  OERR_UJKSTA_bit at UJKSTA.B1;
    sbit  FERR_UJKSTA_bit at UJKSTA.B2;
    sbit  PERR_UJKSTA_bit at UJKSTA.B3;
    sbit  RIDLE_UJKSTA_bit at UJKSTA.B4;
    sbit  ADDEN_UJKSTA_bit at UJKSTA.B5;
    sbit  URXISEL0_UJKSTA_bit at UJKSTA.B6;
    sbit  URXISEL1_UJKSTA_bit at UJKSTA.B7;
    sbit  TRMT_UJKSTA_bit at UJKSTA.B8;
    sbit  UTXBF_UJKSTA_bit at UJKSTA.B9;
    sbit  UTXEN_UJKSTA_bit at UJKSTA.B10;
    sbit  UTXBRK_UJKSTA_bit at UJKSTA.B11;
    sbit  URXEN_UJKSTA_bit at UJKSTA.B12;
    sbit  UTXINV_UJKSTA_bit at UJKSTA.B13;
    sbit  UTXISEL0_UJKSTA_bit at UJKSTA.B14;
    sbit  UTXISEL1_UJKSTA_bit at UJKSTA.B15;
    sbit  ADDR0_UJKSTA_bit at UJKSTA.B16;
    sbit  ADDR1_UJKSTA_bit at UJKSTA.B17;
    sbit  ADDR2_UJKSTA_bit at UJKSTA.B18;
    sbit  ADDR3_UJKSTA_bit at UJKSTA.B19;
    sbit  ADDR4_UJKSTA_bit at UJKSTA.B20;
    sbit  ADDR5_UJKSTA_bit at UJKSTA.B21;
    sbit  ADDR6_UJKSTA_bit at UJKSTA.B22;
    sbit  ADDR7_UJKSTA_bit at UJKSTA.B23;
    sbit  ADM_EN_UJKSTA_bit at UJKSTA.B24;
    sbit  UTXSEL0_UJKSTA_bit at UJKSTA.B14;
    sbit  UTXSEL1_UJKSTA_bit at UJKSTA.B15;
sfr unsigned long   volatile U5STACLR         absolute 0xBF822814;
sfr unsigned long   volatile UJKSTACLR        absolute 0xBF822814;
sfr unsigned long   volatile U5STASET         absolute 0xBF822818;
sfr unsigned long   volatile UJKSTASET        absolute 0xBF822818;
sfr unsigned long   volatile U5STAINV         absolute 0xBF82281C;
sfr unsigned long   volatile UJKSTAINV        absolute 0xBF82281C;
sfr unsigned long   volatile U5TXREG          absolute 0xBF822820;
sfr unsigned long   volatile UJKTXREG         absolute 0xBF822820;
sfr unsigned long   volatile U5RXREG          absolute 0xBF822830;
sfr unsigned long   volatile UJKRXREG         absolute 0xBF822830;
sfr atomic unsigned long   volatile U5BRG            absolute 0xBF822840;
sfr atomic unsigned long   volatile UJKBRG           absolute 0xBF822840;
sfr unsigned long   volatile U5BRGCLR         absolute 0xBF822844;
sfr unsigned long   volatile UJKBRGCLR        absolute 0xBF822844;
sfr unsigned long   volatile U5BRGSET         absolute 0xBF822848;
sfr unsigned long   volatile UJKBRGSET        absolute 0xBF822848;
sfr unsigned long   volatile U5BRGINV         absolute 0xBF82284C;
sfr unsigned long   volatile UJKBRGINV        absolute 0xBF82284C;
sfr atomic unsigned long   volatile U6MODE           absolute 0xBF822A00;
    sbit  STSEL_U6MODE_bit at U6MODE.B0;
    sbit  PDSEL0_U6MODE_bit at U6MODE.B1;
    sbit  PDSEL1_U6MODE_bit at U6MODE.B2;
    sbit  BRGH_U6MODE_bit at U6MODE.B3;
    sbit  RXINV_U6MODE_bit at U6MODE.B4;
    sbit  ABAUD_U6MODE_bit at U6MODE.B5;
    sbit  LPBACK_U6MODE_bit at U6MODE.B6;
    sbit  WAKE_U6MODE_bit at U6MODE.B7;
    sbit  UEN0_U6MODE_bit at U6MODE.B8;
    sbit  UEN1_U6MODE_bit at U6MODE.B9;
    sbit  RTSMD_U6MODE_bit at U6MODE.B11;
    sbit  IREN_U6MODE_bit at U6MODE.B12;
    sbit  SIDL_U6MODE_bit at U6MODE.B13;
    sbit  ON_U6MODE_bit at U6MODE.B15;
    sbit  USIDL_U6MODE_bit at U6MODE.B13;
    sbit  UARTEN_U6MODE_bit at U6MODE.B15;
sfr atomic unsigned long   volatile ULMMODE          absolute 0xBF822A00;
    sbit  STSEL_ULMMODE_bit at ULMMODE.B0;
    sbit  PDSEL0_ULMMODE_bit at ULMMODE.B1;
    sbit  PDSEL1_ULMMODE_bit at ULMMODE.B2;
    sbit  BRGH_ULMMODE_bit at ULMMODE.B3;
    sbit  RXINV_ULMMODE_bit at ULMMODE.B4;
    sbit  ABAUD_ULMMODE_bit at ULMMODE.B5;
    sbit  LPBACK_ULMMODE_bit at ULMMODE.B6;
    sbit  WAKE_ULMMODE_bit at ULMMODE.B7;
    sbit  UEN0_ULMMODE_bit at ULMMODE.B8;
    sbit  UEN1_ULMMODE_bit at ULMMODE.B9;
    sbit  RTSMD_ULMMODE_bit at ULMMODE.B11;
    sbit  IREN_ULMMODE_bit at ULMMODE.B12;
    sbit  SIDL_ULMMODE_bit at ULMMODE.B13;
    sbit  ON_ULMMODE_bit at ULMMODE.B15;
    sbit  USIDL_ULMMODE_bit at ULMMODE.B13;
    sbit  UARTEN_ULMMODE_bit at ULMMODE.B15;
sfr unsigned long   volatile U6MODECLR        absolute 0xBF822A04;
sfr unsigned long   volatile ULMMODECLR       absolute 0xBF822A04;
sfr unsigned long   volatile U6MODESET        absolute 0xBF822A08;
sfr unsigned long   volatile ULMMODESET       absolute 0xBF822A08;
sfr unsigned long   volatile U6MODEINV        absolute 0xBF822A0C;
sfr unsigned long   volatile ULMMODEINV       absolute 0xBF822A0C;
sfr atomic unsigned long   volatile U6STA            absolute 0xBF822A10;
    sbit  URXDA_U6STA_bit at U6STA.B0;
    sbit  OERR_U6STA_bit at U6STA.B1;
    sbit  FERR_U6STA_bit at U6STA.B2;
    sbit  PERR_U6STA_bit at U6STA.B3;
    sbit  RIDLE_U6STA_bit at U6STA.B4;
    sbit  ADDEN_U6STA_bit at U6STA.B5;
    sbit  URXISEL0_U6STA_bit at U6STA.B6;
    sbit  URXISEL1_U6STA_bit at U6STA.B7;
    sbit  TRMT_U6STA_bit at U6STA.B8;
    sbit  UTXBF_U6STA_bit at U6STA.B9;
    sbit  UTXEN_U6STA_bit at U6STA.B10;
    sbit  UTXBRK_U6STA_bit at U6STA.B11;
    sbit  URXEN_U6STA_bit at U6STA.B12;
    sbit  UTXINV_U6STA_bit at U6STA.B13;
    sbit  UTXISEL0_U6STA_bit at U6STA.B14;
    sbit  UTXISEL1_U6STA_bit at U6STA.B15;
    sbit  ADDR0_U6STA_bit at U6STA.B16;
    sbit  ADDR1_U6STA_bit at U6STA.B17;
    sbit  ADDR2_U6STA_bit at U6STA.B18;
    sbit  ADDR3_U6STA_bit at U6STA.B19;
    sbit  ADDR4_U6STA_bit at U6STA.B20;
    sbit  ADDR5_U6STA_bit at U6STA.B21;
    sbit  ADDR6_U6STA_bit at U6STA.B22;
    sbit  ADDR7_U6STA_bit at U6STA.B23;
    sbit  ADM_EN_U6STA_bit at U6STA.B24;
    sbit  UTXSEL0_U6STA_bit at U6STA.B14;
    sbit  UTXSEL1_U6STA_bit at U6STA.B15;
sfr atomic unsigned long   volatile ULMSTA           absolute 0xBF822A10;
    sbit  URXDA_ULMSTA_bit at ULMSTA.B0;
    sbit  OERR_ULMSTA_bit at ULMSTA.B1;
    sbit  FERR_ULMSTA_bit at ULMSTA.B2;
    sbit  PERR_ULMSTA_bit at ULMSTA.B3;
    sbit  RIDLE_ULMSTA_bit at ULMSTA.B4;
    sbit  ADDEN_ULMSTA_bit at ULMSTA.B5;
    sbit  URXISEL0_ULMSTA_bit at ULMSTA.B6;
    sbit  URXISEL1_ULMSTA_bit at ULMSTA.B7;
    sbit  TRMT_ULMSTA_bit at ULMSTA.B8;
    sbit  UTXBF_ULMSTA_bit at ULMSTA.B9;
    sbit  UTXEN_ULMSTA_bit at ULMSTA.B10;
    sbit  UTXBRK_ULMSTA_bit at ULMSTA.B11;
    sbit  URXEN_ULMSTA_bit at ULMSTA.B12;
    sbit  UTXINV_ULMSTA_bit at ULMSTA.B13;
    sbit  UTXISEL0_ULMSTA_bit at ULMSTA.B14;
    sbit  UTXISEL1_ULMSTA_bit at ULMSTA.B15;
    sbit  ADDR0_ULMSTA_bit at ULMSTA.B16;
    sbit  ADDR1_ULMSTA_bit at ULMSTA.B17;
    sbit  ADDR2_ULMSTA_bit at ULMSTA.B18;
    sbit  ADDR3_ULMSTA_bit at ULMSTA.B19;
    sbit  ADDR4_ULMSTA_bit at ULMSTA.B20;
    sbit  ADDR5_ULMSTA_bit at ULMSTA.B21;
    sbit  ADDR6_ULMSTA_bit at ULMSTA.B22;
    sbit  ADDR7_ULMSTA_bit at ULMSTA.B23;
    sbit  ADM_EN_ULMSTA_bit at ULMSTA.B24;
    sbit  UTXSEL0_ULMSTA_bit at ULMSTA.B14;
    sbit  UTXSEL1_ULMSTA_bit at ULMSTA.B15;
sfr unsigned long   volatile U6STACLR         absolute 0xBF822A14;
sfr unsigned long   volatile ULMSTACLR        absolute 0xBF822A14;
sfr unsigned long   volatile U6STASET         absolute 0xBF822A18;
sfr unsigned long   volatile ULMSTASET        absolute 0xBF822A18;
sfr unsigned long   volatile U6STAINV         absolute 0xBF822A1C;
sfr unsigned long   volatile ULMSTAINV        absolute 0xBF822A1C;
sfr unsigned long   volatile U6TXREG          absolute 0xBF822A20;
sfr unsigned long   volatile ULMTXREG         absolute 0xBF822A20;
sfr unsigned long   volatile U6RXREG          absolute 0xBF822A30;
sfr unsigned long   volatile ULMRXREG         absolute 0xBF822A30;
sfr atomic unsigned long   volatile U6BRG            absolute 0xBF822A40;
sfr atomic unsigned long   volatile ULMBRG           absolute 0xBF822A40;
sfr unsigned long   volatile U6BRGCLR         absolute 0xBF822A44;
sfr unsigned long   volatile ULMBRGCLR        absolute 0xBF822A44;
sfr unsigned long   volatile U6BRGSET         absolute 0xBF822A48;
sfr unsigned long   volatile ULMBRGSET        absolute 0xBF822A48;
sfr unsigned long   volatile U6BRGINV         absolute 0xBF822A4C;
sfr unsigned long   volatile ULMBRGINV        absolute 0xBF822A4C;
sfr atomic unsigned long            PMCON            absolute 0xBF82E000;
    const register unsigned short int RDSP = 0;
    sbit  RDSP_bit at PMCON.B0;
    const register unsigned short int WRSP = 1;
    sbit  WRSP_bit at PMCON.B1;
    const register unsigned short int CS1P = 3;
    sbit  CS1P_bit at PMCON.B3;
    const register unsigned short int CS2P = 4;
    sbit  CS2P_bit at PMCON.B4;
    const register unsigned short int ALP = 5;
    sbit  ALP_bit at PMCON.B5;
    const register unsigned short int CSF0 = 6;
    sbit  CSF0_bit at PMCON.B6;
    const register unsigned short int CSF1 = 7;
    sbit  CSF1_bit at PMCON.B7;
    const register unsigned short int PTRDEN = 8;
    sbit  PTRDEN_bit at PMCON.B8;
    const register unsigned short int PTWREN = 9;
    sbit  PTWREN_bit at PMCON.B9;
    const register unsigned short int PMPTTL = 10;
    sbit  PMPTTL_bit at PMCON.B10;
    const register unsigned short int ADRMUX0 = 11;
    sbit  ADRMUX0_bit at PMCON.B11;
    const register unsigned short int ADRMUX1 = 12;
    sbit  ADRMUX1_bit at PMCON.B12;
    sbit  SIDL_PMCON_bit at PMCON.B13;
    sbit  ON_PMCON_bit at PMCON.B15;
    sbit  CSF0_PMCON_bit at PMCON.B6;
    sbit  CSF1_PMCON_bit at PMCON.B7;
    sbit  ADRMUX0_PMCON_bit at PMCON.B11;
    sbit  ADRMUX1_PMCON_bit at PMCON.B12;
    const register unsigned short int PSIDL = 13;
    sbit  PSIDL_bit at PMCON.B13;
    const register unsigned short int PMPEN = 15;
    sbit  PMPEN_bit at PMCON.B15;
sfr unsigned long   volatile PMCONCLR         absolute 0xBF82E004;
sfr unsigned long   volatile PMCONSET         absolute 0xBF82E008;
sfr unsigned long   volatile PMCONINV         absolute 0xBF82E00C;
sfr atomic unsigned long   volatile PMMODE           absolute 0xBF82E010;
    const register unsigned short int WAITE0 = 0;
    sbit  WAITE0_bit at PMMODE.B0;
    const register unsigned short int WAITE1 = 1;
    sbit  WAITE1_bit at PMMODE.B1;
    const register unsigned short int WAITM0 = 2;
    sbit  WAITM0_bit at PMMODE.B2;
    const register unsigned short int WAITM1 = 3;
    sbit  WAITM1_bit at PMMODE.B3;
    const register unsigned short int WAITM2 = 4;
    sbit  WAITM2_bit at PMMODE.B4;
    const register unsigned short int WAITM3 = 5;
    sbit  WAITM3_bit at PMMODE.B5;
    const register unsigned short int WAITB0 = 6;
    sbit  WAITB0_bit at PMMODE.B6;
    const register unsigned short int WAITB1 = 7;
    sbit  WAITB1_bit at PMMODE.B7;
    const register unsigned short int MODE0 = 8;
    sbit  MODE0_bit at PMMODE.B8;
    const register unsigned short int MODE1 = 9;
    sbit  MODE1_bit at PMMODE.B9;
    sbit  MODE16_PMMODE_bit at PMMODE.B10;
    const register unsigned short int INCM0 = 11;
    sbit  INCM0_bit at PMMODE.B11;
    const register unsigned short int INCM1 = 12;
    sbit  INCM1_bit at PMMODE.B12;
    const register unsigned short int IRQM0 = 13;
    sbit  IRQM0_bit at PMMODE.B13;
    const register unsigned short int IRQM1 = 14;
    sbit  IRQM1_bit at PMMODE.B14;
    const register unsigned short int BUSY = 15;
    sbit  BUSY_bit at PMMODE.B15;
    sbit  WAITE0_PMMODE_bit at PMMODE.B0;
    sbit  WAITE1_PMMODE_bit at PMMODE.B1;
    sbit  WAITM0_PMMODE_bit at PMMODE.B2;
    sbit  WAITM1_PMMODE_bit at PMMODE.B3;
    sbit  WAITM2_PMMODE_bit at PMMODE.B4;
    sbit  WAITM3_PMMODE_bit at PMMODE.B5;
    sbit  WAITB0_PMMODE_bit at PMMODE.B6;
    sbit  WAITB1_PMMODE_bit at PMMODE.B7;
    sbit  MODE0_PMMODE_bit at PMMODE.B8;
    sbit  MODE1_PMMODE_bit at PMMODE.B9;
    sbit  INCM0_PMMODE_bit at PMMODE.B11;
    sbit  INCM1_PMMODE_bit at PMMODE.B12;
    sbit  IRQM0_PMMODE_bit at PMMODE.B13;
    sbit  IRQM1_PMMODE_bit at PMMODE.B14;
sfr unsigned long   volatile PMMODECLR        absolute 0xBF82E014;
sfr unsigned long   volatile PMMODESET        absolute 0xBF82E018;
sfr unsigned long   volatile PMMODEINV        absolute 0xBF82E01C;
sfr atomic unsigned long   volatile PMADDR           absolute 0xBF82E020;
    sbit  ADDR0_PMADDR_bit at PMADDR.B0;
    sbit  ADDR1_PMADDR_bit at PMADDR.B1;
    sbit  ADDR2_PMADDR_bit at PMADDR.B2;
    sbit  ADDR3_PMADDR_bit at PMADDR.B3;
    sbit  ADDR4_PMADDR_bit at PMADDR.B4;
    sbit  ADDR5_PMADDR_bit at PMADDR.B5;
    sbit  ADDR6_PMADDR_bit at PMADDR.B6;
    sbit  ADDR7_PMADDR_bit at PMADDR.B7;
    const register unsigned short int ADDR8 = 8;
    sbit  ADDR8_bit at PMADDR.B8;
    const register unsigned short int ADDR9 = 9;
    sbit  ADDR9_bit at PMADDR.B9;
    const register unsigned short int ADDR10 = 10;
    sbit  ADDR10_bit at PMADDR.B10;
    const register unsigned short int ADDR11 = 11;
    sbit  ADDR11_bit at PMADDR.B11;
    const register unsigned short int ADDR12 = 12;
    sbit  ADDR12_bit at PMADDR.B12;
    const register unsigned short int ADDR13 = 13;
    sbit  ADDR13_bit at PMADDR.B13;
    const register unsigned short int CS0 = 14;
    sbit  CS0_bit at PMADDR.B14;
    const register unsigned short int CS1 = 15;
    sbit  CS1_bit at PMADDR.B15;
    const register unsigned short int PADDR0 = 0;
    sbit  PADDR0_bit at PMADDR.B0;
    const register unsigned short int PADDR1 = 1;
    sbit  PADDR1_bit at PMADDR.B1;
    const register unsigned short int PADDR2 = 2;
    sbit  PADDR2_bit at PMADDR.B2;
    const register unsigned short int PADDR3 = 3;
    sbit  PADDR3_bit at PMADDR.B3;
    const register unsigned short int PADDR4 = 4;
    sbit  PADDR4_bit at PMADDR.B4;
    const register unsigned short int PADDR5 = 5;
    sbit  PADDR5_bit at PMADDR.B5;
    const register unsigned short int PADDR6 = 6;
    sbit  PADDR6_bit at PMADDR.B6;
    const register unsigned short int PADDR7 = 7;
    sbit  PADDR7_bit at PMADDR.B7;
    const register unsigned short int PADDR8 = 8;
    sbit  PADDR8_bit at PMADDR.B8;
    const register unsigned short int PADDR9 = 9;
    sbit  PADDR9_bit at PMADDR.B9;
    const register unsigned short int PADDR10 = 10;
    sbit  PADDR10_bit at PMADDR.B10;
    const register unsigned short int PADDR11 = 11;
    sbit  PADDR11_bit at PMADDR.B11;
    const register unsigned short int PADDR12 = 12;
    sbit  PADDR12_bit at PMADDR.B12;
    const register unsigned short int PADDR13 = 13;
    sbit  PADDR13_bit at PMADDR.B13;
    sbit  CS1_PMADDR_bit at PMADDR.B14;
    const register unsigned short int CS2 = 15;
    sbit  CS2_bit at PMADDR.B15;
sfr unsigned long   volatile PMADDRCLR        absolute 0xBF82E024;
sfr unsigned long   volatile PMADDRSET        absolute 0xBF82E028;
sfr unsigned long   volatile PMADDRINV        absolute 0xBF82E02C;
sfr atomic unsigned long   volatile PMDOUT           absolute 0xBF82E030;
    const register unsigned short int DATAOUT0 = 0;
    sbit  DATAOUT0_bit at PMDOUT.B0;
    const register unsigned short int DATAOUT1 = 1;
    sbit  DATAOUT1_bit at PMDOUT.B1;
    const register unsigned short int DATAOUT2 = 2;
    sbit  DATAOUT2_bit at PMDOUT.B2;
    const register unsigned short int DATAOUT3 = 3;
    sbit  DATAOUT3_bit at PMDOUT.B3;
    const register unsigned short int DATAOUT4 = 4;
    sbit  DATAOUT4_bit at PMDOUT.B4;
    const register unsigned short int DATAOUT5 = 5;
    sbit  DATAOUT5_bit at PMDOUT.B5;
    const register unsigned short int DATAOUT6 = 6;
    sbit  DATAOUT6_bit at PMDOUT.B6;
    const register unsigned short int DATAOUT7 = 7;
    sbit  DATAOUT7_bit at PMDOUT.B7;
    const register unsigned short int DATAOUT8 = 8;
    sbit  DATAOUT8_bit at PMDOUT.B8;
    const register unsigned short int DATAOUT9 = 9;
    sbit  DATAOUT9_bit at PMDOUT.B9;
    const register unsigned short int DATAOUT10 = 10;
    sbit  DATAOUT10_bit at PMDOUT.B10;
    const register unsigned short int DATAOUT11 = 11;
    sbit  DATAOUT11_bit at PMDOUT.B11;
    const register unsigned short int DATAOUT12 = 12;
    sbit  DATAOUT12_bit at PMDOUT.B12;
    const register unsigned short int DATAOUT13 = 13;
    sbit  DATAOUT13_bit at PMDOUT.B13;
    const register unsigned short int DATAOUT14 = 14;
    sbit  DATAOUT14_bit at PMDOUT.B14;
    const register unsigned short int DATAOUT15 = 15;
    sbit  DATAOUT15_bit at PMDOUT.B15;
    const register unsigned short int DATAOUT16 = 16;
    sbit  DATAOUT16_bit at PMDOUT.B16;
    const register unsigned short int DATAOUT17 = 17;
    sbit  DATAOUT17_bit at PMDOUT.B17;
    const register unsigned short int DATAOUT18 = 18;
    sbit  DATAOUT18_bit at PMDOUT.B18;
    const register unsigned short int DATAOUT19 = 19;
    sbit  DATAOUT19_bit at PMDOUT.B19;
    const register unsigned short int DATAOUT20 = 20;
    sbit  DATAOUT20_bit at PMDOUT.B20;
    const register unsigned short int DATAOUT21 = 21;
    sbit  DATAOUT21_bit at PMDOUT.B21;
    const register unsigned short int DATAOUT22 = 22;
    sbit  DATAOUT22_bit at PMDOUT.B22;
    const register unsigned short int DATAOUT23 = 23;
    sbit  DATAOUT23_bit at PMDOUT.B23;
    const register unsigned short int DATAOUT24 = 24;
    sbit  DATAOUT24_bit at PMDOUT.B24;
    const register unsigned short int DATAOUT25 = 25;
    sbit  DATAOUT25_bit at PMDOUT.B25;
    const register unsigned short int DATAOUT26 = 26;
    sbit  DATAOUT26_bit at PMDOUT.B26;
    const register unsigned short int DATAOUT27 = 27;
    sbit  DATAOUT27_bit at PMDOUT.B27;
    const register unsigned short int DATAOUT28 = 28;
    sbit  DATAOUT28_bit at PMDOUT.B28;
    const register unsigned short int DATAOUT29 = 29;
    sbit  DATAOUT29_bit at PMDOUT.B29;
    const register unsigned short int DATAOUT30 = 30;
    sbit  DATAOUT30_bit at PMDOUT.B30;
    const register unsigned short int DATAOUT31 = 31;
    sbit  DATAOUT31_bit at PMDOUT.B31;
sfr unsigned long   volatile PMDOUTCLR        absolute 0xBF82E034;
sfr unsigned long   volatile PMDOUTSET        absolute 0xBF82E038;
sfr unsigned long   volatile PMDOUTINV        absolute 0xBF82E03C;
sfr atomic unsigned long   volatile PMDIN            absolute 0xBF82E040;
    const register unsigned short int DATAIN0 = 0;
    sbit  DATAIN0_bit at PMDIN.B0;
    const register unsigned short int DATAIN1 = 1;
    sbit  DATAIN1_bit at PMDIN.B1;
    const register unsigned short int DATAIN2 = 2;
    sbit  DATAIN2_bit at PMDIN.B2;
    const register unsigned short int DATAIN3 = 3;
    sbit  DATAIN3_bit at PMDIN.B3;
    const register unsigned short int DATAIN4 = 4;
    sbit  DATAIN4_bit at PMDIN.B4;
    const register unsigned short int DATAIN5 = 5;
    sbit  DATAIN5_bit at PMDIN.B5;
    const register unsigned short int DATAIN6 = 6;
    sbit  DATAIN6_bit at PMDIN.B6;
    const register unsigned short int DATAIN7 = 7;
    sbit  DATAIN7_bit at PMDIN.B7;
    const register unsigned short int DATAIN8 = 8;
    sbit  DATAIN8_bit at PMDIN.B8;
    const register unsigned short int DATAIN9 = 9;
    sbit  DATAIN9_bit at PMDIN.B9;
    const register unsigned short int DATAIN10 = 10;
    sbit  DATAIN10_bit at PMDIN.B10;
    const register unsigned short int DATAIN11 = 11;
    sbit  DATAIN11_bit at PMDIN.B11;
    const register unsigned short int DATAIN12 = 12;
    sbit  DATAIN12_bit at PMDIN.B12;
    const register unsigned short int DATAIN13 = 13;
    sbit  DATAIN13_bit at PMDIN.B13;
    const register unsigned short int DATAIN14 = 14;
    sbit  DATAIN14_bit at PMDIN.B14;
    const register unsigned short int DATAIN15 = 15;
    sbit  DATAIN15_bit at PMDIN.B15;
    const register unsigned short int DATAIN16 = 16;
    sbit  DATAIN16_bit at PMDIN.B16;
    const register unsigned short int DATAIN17 = 17;
    sbit  DATAIN17_bit at PMDIN.B17;
    const register unsigned short int DATAIN18 = 18;
    sbit  DATAIN18_bit at PMDIN.B18;
    const register unsigned short int DATAIN19 = 19;
    sbit  DATAIN19_bit at PMDIN.B19;
    const register unsigned short int DATAIN20 = 20;
    sbit  DATAIN20_bit at PMDIN.B20;
    const register unsigned short int DATAIN21 = 21;
    sbit  DATAIN21_bit at PMDIN.B21;
    const register unsigned short int DATAIN22 = 22;
    sbit  DATAIN22_bit at PMDIN.B22;
    const register unsigned short int DATAIN23 = 23;
    sbit  DATAIN23_bit at PMDIN.B23;
    const register unsigned short int DATAIN24 = 24;
    sbit  DATAIN24_bit at PMDIN.B24;
    const register unsigned short int DATAIN25 = 25;
    sbit  DATAIN25_bit at PMDIN.B25;
    const register unsigned short int DATAIN26 = 26;
    sbit  DATAIN26_bit at PMDIN.B26;
    const register unsigned short int DATAIN27 = 27;
    sbit  DATAIN27_bit at PMDIN.B27;
    const register unsigned short int DATAIN28 = 28;
    sbit  DATAIN28_bit at PMDIN.B28;
    const register unsigned short int DATAIN29 = 29;
    sbit  DATAIN29_bit at PMDIN.B29;
    const register unsigned short int DATAIN30 = 30;
    sbit  DATAIN30_bit at PMDIN.B30;
    const register unsigned short int DATAIN31 = 31;
    sbit  DATAIN31_bit at PMDIN.B31;
sfr unsigned long   volatile PMDINCLR         absolute 0xBF82E044;
sfr unsigned long   volatile PMDINSET         absolute 0xBF82E048;
sfr unsigned long   volatile PMDININV         absolute 0xBF82E04C;
sfr atomic unsigned long   volatile PMAEN            absolute 0xBF82E050;
    const register unsigned short int PTEN0 = 0;
    sbit  PTEN0_bit at PMAEN.B0;
    const register unsigned short int PTEN1 = 1;
    sbit  PTEN1_bit at PMAEN.B1;
    const register unsigned short int PTEN2 = 2;
    sbit  PTEN2_bit at PMAEN.B2;
    const register unsigned short int PTEN3 = 3;
    sbit  PTEN3_bit at PMAEN.B3;
    const register unsigned short int PTEN4 = 4;
    sbit  PTEN4_bit at PMAEN.B4;
    const register unsigned short int PTEN5 = 5;
    sbit  PTEN5_bit at PMAEN.B5;
    const register unsigned short int PTEN6 = 6;
    sbit  PTEN6_bit at PMAEN.B6;
    const register unsigned short int PTEN7 = 7;
    sbit  PTEN7_bit at PMAEN.B7;
    const register unsigned short int PTEN8 = 8;
    sbit  PTEN8_bit at PMAEN.B8;
    const register unsigned short int PTEN9 = 9;
    sbit  PTEN9_bit at PMAEN.B9;
    const register unsigned short int PTEN10 = 10;
    sbit  PTEN10_bit at PMAEN.B10;
    const register unsigned short int PTEN11 = 11;
    sbit  PTEN11_bit at PMAEN.B11;
    const register unsigned short int PTEN12 = 12;
    sbit  PTEN12_bit at PMAEN.B12;
    const register unsigned short int PTEN13 = 13;
    sbit  PTEN13_bit at PMAEN.B13;
    const register unsigned short int PTEN14 = 14;
    sbit  PTEN14_bit at PMAEN.B14;
    const register unsigned short int PTEN15 = 15;
    sbit  PTEN15_bit at PMAEN.B15;
    sbit  PTEN0_PMAEN_bit at PMAEN.B0;
    sbit  PTEN1_PMAEN_bit at PMAEN.B1;
    sbit  PTEN2_PMAEN_bit at PMAEN.B2;
    sbit  PTEN3_PMAEN_bit at PMAEN.B3;
    sbit  PTEN4_PMAEN_bit at PMAEN.B4;
    sbit  PTEN5_PMAEN_bit at PMAEN.B5;
    sbit  PTEN6_PMAEN_bit at PMAEN.B6;
    sbit  PTEN7_PMAEN_bit at PMAEN.B7;
    sbit  PTEN8_PMAEN_bit at PMAEN.B8;
    sbit  PTEN9_PMAEN_bit at PMAEN.B9;
    sbit  PTEN10_PMAEN_bit at PMAEN.B10;
    sbit  PTEN11_PMAEN_bit at PMAEN.B11;
    sbit  PTEN12_PMAEN_bit at PMAEN.B12;
    sbit  PTEN13_PMAEN_bit at PMAEN.B13;
    sbit  PTEN14_PMAEN_bit at PMAEN.B14;
    sbit  PTEN15_PMAEN_bit at PMAEN.B15;
sfr unsigned long   volatile PMAENCLR         absolute 0xBF82E054;
sfr unsigned long   volatile PMAENSET         absolute 0xBF82E058;
sfr unsigned long   volatile PMAENINV         absolute 0xBF82E05C;
sfr atomic unsigned long   volatile PMSTAT           absolute 0xBF82E060;
    const register unsigned short int OB0E = 0;
    sbit  OB0E_bit at PMSTAT.B0;
    const register unsigned short int OB1E = 1;
    sbit  OB1E_bit at PMSTAT.B1;
    const register unsigned short int OB2E = 2;
    sbit  OB2E_bit at PMSTAT.B2;
    const register unsigned short int OB3E = 3;
    sbit  OB3E_bit at PMSTAT.B3;
    const register unsigned short int OBUF = 6;
    sbit  OBUF_bit at PMSTAT.B6;
    const register unsigned short int OBE = 7;
    sbit  OBE_bit at PMSTAT.B7;
    const register unsigned short int IB0F = 8;
    sbit  IB0F_bit at PMSTAT.B8;
    const register unsigned short int IB1F = 9;
    sbit  IB1F_bit at PMSTAT.B9;
    const register unsigned short int IB2F = 10;
    sbit  IB2F_bit at PMSTAT.B10;
    const register unsigned short int IB3F = 11;
    sbit  IB3F_bit at PMSTAT.B11;
    const register unsigned short int IBOV = 14;
    sbit  IBOV_bit at PMSTAT.B14;
    const register unsigned short int IBF = 15;
    sbit  IBF_bit at PMSTAT.B15;
sfr unsigned long   volatile PMSTATCLR        absolute 0xBF82E064;
sfr unsigned long   volatile PMSTATSET        absolute 0xBF82E068;
sfr unsigned long   volatile PMSTATINV        absolute 0xBF82E06C;
sfr atomic unsigned long   volatile T1CON            absolute 0xBF840000;
    const register unsigned short int TCS = 1;
    sbit  TCS_bit at T1CON.B1;
    const register unsigned short int TSYNC = 2;
    sbit  TSYNC_bit at T1CON.B2;
    const register unsigned short int TCKPS0 = 4;
    sbit  TCKPS0_bit at T1CON.B4;
    const register unsigned short int TCKPS1 = 5;
    sbit  TCKPS1_bit at T1CON.B5;
    const register unsigned short int TGATE = 7;
    sbit  TGATE_bit at T1CON.B7;
    const register unsigned short int TWIP = 11;
    sbit  TWIP_bit at T1CON.B11;
    const register unsigned short int TWDIS = 12;
    sbit  TWDIS_bit at T1CON.B12;
    sbit  SIDL_T1CON_bit at T1CON.B13;
    sbit  ON_T1CON_bit at T1CON.B15;
    sbit  TCKPS0_T1CON_bit at T1CON.B4;
    sbit  TCKPS1_T1CON_bit at T1CON.B5;
    const register unsigned short int TSIDL = 13;
    sbit  TSIDL_bit at T1CON.B13;
    const register unsigned short int TON = 15;
    sbit  TON_bit at T1CON.B15;
sfr unsigned long   volatile T1CONCLR         absolute 0xBF840004;
sfr unsigned long   volatile T1CONSET         absolute 0xBF840008;
sfr unsigned long   volatile T1CONINV         absolute 0xBF84000C;
sfr atomic unsigned long   volatile TMR1             absolute 0xBF840010;
sfr unsigned long   volatile TMR1CLR          absolute 0xBF840014;
sfr unsigned long   volatile TMR1SET          absolute 0xBF840018;
sfr unsigned long   volatile TMR1INV          absolute 0xBF84001C;
sfr atomic unsigned long   volatile PR1              absolute 0xBF840020;
sfr unsigned long   volatile PR1CLR           absolute 0xBF840024;
sfr unsigned long   volatile PR1SET           absolute 0xBF840028;
sfr unsigned long   volatile PR1INV           absolute 0xBF84002C;
sfr atomic unsigned long   volatile T2CON            absolute 0xBF840200;
    sbit  TCS_T2CON_bit at T2CON.B1;
    const register unsigned short int T32 = 3;
    sbit  T32_bit at T2CON.B3;
    sbit  TCKPS0_T2CON_bit at T2CON.B4;
    sbit  TCKPS1_T2CON_bit at T2CON.B5;
    const register unsigned short int TCKPS2 = 6;
    sbit  TCKPS2_bit at T2CON.B6;
    sbit  TGATE_T2CON_bit at T2CON.B7;
    sbit  SIDL_T2CON_bit at T2CON.B13;
    sbit  ON_T2CON_bit at T2CON.B15;
    sbit  TCKPS2_T2CON_bit at T2CON.B6;
    sbit  TSIDL_T2CON_bit at T2CON.B13;
    sbit  TON_T2CON_bit at T2CON.B15;
sfr unsigned long   volatile T2CONCLR         absolute 0xBF840204;
sfr unsigned long   volatile T2CONSET         absolute 0xBF840208;
sfr unsigned long   volatile T2CONINV         absolute 0xBF84020C;
sfr atomic unsigned long   volatile TMR2             absolute 0xBF840210;
sfr unsigned long   volatile TMR2CLR          absolute 0xBF840214;
sfr unsigned long   volatile TMR2SET          absolute 0xBF840218;
sfr unsigned long   volatile TMR2INV          absolute 0xBF84021C;
sfr atomic unsigned long   volatile PR2              absolute 0xBF840220;
sfr unsigned long   volatile PR2CLR           absolute 0xBF840224;
sfr unsigned long   volatile PR2SET           absolute 0xBF840228;
sfr unsigned long   volatile PR2INV           absolute 0xBF84022C;
sfr atomic unsigned long   volatile T3CON            absolute 0xBF840400;
    sbit  TCS_T3CON_bit at T3CON.B1;
    sbit  TCKPS0_T3CON_bit at T3CON.B4;
    sbit  TCKPS1_T3CON_bit at T3CON.B5;
    sbit  TCKPS2_T3CON_bit at T3CON.B6;
    sbit  TGATE_T3CON_bit at T3CON.B7;
    sbit  SIDL_T3CON_bit at T3CON.B13;
    sbit  ON_T3CON_bit at T3CON.B15;
    sbit  TSIDL_T3CON_bit at T3CON.B13;
    sbit  TON_T3CON_bit at T3CON.B15;
sfr unsigned long   volatile T3CONCLR         absolute 0xBF840404;
sfr unsigned long   volatile T3CONSET         absolute 0xBF840408;
sfr unsigned long   volatile T3CONINV         absolute 0xBF84040C;
sfr atomic unsigned long   volatile TMR3             absolute 0xBF840410;
sfr unsigned long   volatile TMR3CLR          absolute 0xBF840414;
sfr unsigned long   volatile TMR3SET          absolute 0xBF840418;
sfr unsigned long   volatile TMR3INV          absolute 0xBF84041C;
sfr atomic unsigned long   volatile PR3              absolute 0xBF840420;
sfr unsigned long   volatile PR3CLR           absolute 0xBF840424;
sfr unsigned long   volatile PR3SET           absolute 0xBF840428;
sfr unsigned long   volatile PR3INV           absolute 0xBF84042C;
sfr atomic unsigned long   volatile T4CON            absolute 0xBF840600;
    sbit  TCS_T4CON_bit at T4CON.B1;
    sbit  T32_T4CON_bit at T4CON.B3;
    sbit  TCKPS0_T4CON_bit at T4CON.B4;
    sbit  TCKPS1_T4CON_bit at T4CON.B5;
    sbit  TCKPS2_T4CON_bit at T4CON.B6;
    sbit  TGATE_T4CON_bit at T4CON.B7;
    sbit  SIDL_T4CON_bit at T4CON.B13;
    sbit  ON_T4CON_bit at T4CON.B15;
    sbit  TSIDL_T4CON_bit at T4CON.B13;
    sbit  TON_T4CON_bit at T4CON.B15;
sfr unsigned long   volatile T4CONCLR         absolute 0xBF840604;
sfr unsigned long   volatile T4CONSET         absolute 0xBF840608;
sfr unsigned long   volatile T4CONINV         absolute 0xBF84060C;
sfr atomic unsigned long   volatile TMR4             absolute 0xBF840610;
sfr unsigned long   volatile TMR4CLR          absolute 0xBF840614;
sfr unsigned long   volatile TMR4SET          absolute 0xBF840618;
sfr unsigned long   volatile TMR4INV          absolute 0xBF84061C;
sfr atomic unsigned long   volatile PR4              absolute 0xBF840620;
sfr unsigned long   volatile PR4CLR           absolute 0xBF840624;
sfr unsigned long   volatile PR4SET           absolute 0xBF840628;
sfr unsigned long   volatile PR4INV           absolute 0xBF84062C;
sfr atomic unsigned long   volatile T5CON            absolute 0xBF840800;
    sbit  TCS_T5CON_bit at T5CON.B1;
    sbit  TCKPS0_T5CON_bit at T5CON.B4;
    sbit  TCKPS1_T5CON_bit at T5CON.B5;
    sbit  TCKPS2_T5CON_bit at T5CON.B6;
    sbit  TGATE_T5CON_bit at T5CON.B7;
    sbit  SIDL_T5CON_bit at T5CON.B13;
    sbit  ON_T5CON_bit at T5CON.B15;
    sbit  TSIDL_T5CON_bit at T5CON.B13;
    sbit  TON_T5CON_bit at T5CON.B15;
sfr unsigned long   volatile T5CONCLR         absolute 0xBF840804;
sfr unsigned long   volatile T5CONSET         absolute 0xBF840808;
sfr unsigned long   volatile T5CONINV         absolute 0xBF84080C;
sfr atomic unsigned long   volatile TMR5             absolute 0xBF840810;
sfr unsigned long   volatile TMR5CLR          absolute 0xBF840814;
sfr unsigned long   volatile TMR5SET          absolute 0xBF840818;
sfr unsigned long   volatile TMR5INV          absolute 0xBF84081C;
sfr atomic unsigned long   volatile PR5              absolute 0xBF840820;
sfr unsigned long   volatile PR5CLR           absolute 0xBF840824;
sfr unsigned long   volatile PR5SET           absolute 0xBF840828;
sfr unsigned long   volatile PR5INV           absolute 0xBF84082C;
sfr atomic unsigned long   volatile T6CON            absolute 0xBF840A00;
    sbit  TCS_T6CON_bit at T6CON.B1;
    sbit  T32_T6CON_bit at T6CON.B3;
    sbit  TCKPS0_T6CON_bit at T6CON.B4;
    sbit  TCKPS1_T6CON_bit at T6CON.B5;
    sbit  TCKPS2_T6CON_bit at T6CON.B6;
    sbit  TGATE_T6CON_bit at T6CON.B7;
    sbit  SIDL_T6CON_bit at T6CON.B13;
    sbit  ON_T6CON_bit at T6CON.B15;
    sbit  TSIDL_T6CON_bit at T6CON.B13;
    sbit  TON_T6CON_bit at T6CON.B15;
sfr unsigned long   volatile T6CONCLR         absolute 0xBF840A04;
sfr unsigned long   volatile T6CONSET         absolute 0xBF840A08;
sfr unsigned long   volatile T6CONINV         absolute 0xBF840A0C;
sfr atomic unsigned long   volatile TMR6             absolute 0xBF840A10;
sfr unsigned long   volatile TMR6CLR          absolute 0xBF840A14;
sfr unsigned long   volatile TMR6SET          absolute 0xBF840A18;
sfr unsigned long   volatile TMR6INV          absolute 0xBF840A1C;
sfr atomic unsigned long   volatile PR6              absolute 0xBF840A20;
sfr unsigned long   volatile PR6CLR           absolute 0xBF840A24;
sfr unsigned long   volatile PR6SET           absolute 0xBF840A28;
sfr unsigned long   volatile PR6INV           absolute 0xBF840A2C;
sfr atomic unsigned long   volatile T7CON            absolute 0xBF840C00;
    sbit  TCS_T7CON_bit at T7CON.B1;
    sbit  TCKPS0_T7CON_bit at T7CON.B4;
    sbit  TCKPS1_T7CON_bit at T7CON.B5;
    sbit  TCKPS2_T7CON_bit at T7CON.B6;
    sbit  TGATE_T7CON_bit at T7CON.B7;
    sbit  SIDL_T7CON_bit at T7CON.B13;
    sbit  ON_T7CON_bit at T7CON.B15;
    sbit  TSIDL_T7CON_bit at T7CON.B13;
    sbit  TON_T7CON_bit at T7CON.B15;
sfr unsigned long   volatile T7CONCLR         absolute 0xBF840C04;
sfr unsigned long   volatile T7CONSET         absolute 0xBF840C08;
sfr unsigned long   volatile T7CONINV         absolute 0xBF840C0C;
sfr atomic unsigned long   volatile TMR7             absolute 0xBF840C10;
sfr unsigned long   volatile TMR7CLR          absolute 0xBF840C14;
sfr unsigned long   volatile TMR7SET          absolute 0xBF840C18;
sfr unsigned long   volatile TMR7INV          absolute 0xBF840C1C;
sfr atomic unsigned long   volatile PR7              absolute 0xBF840C20;
sfr unsigned long   volatile PR7CLR           absolute 0xBF840C24;
sfr unsigned long   volatile PR7SET           absolute 0xBF840C28;
sfr unsigned long   volatile PR7INV           absolute 0xBF840C2C;
sfr atomic unsigned long   volatile T8CON            absolute 0xBF840E00;
    sbit  TCS_T8CON_bit at T8CON.B1;
    sbit  T32_T8CON_bit at T8CON.B3;
    sbit  TCKPS0_T8CON_bit at T8CON.B4;
    sbit  TCKPS1_T8CON_bit at T8CON.B5;
    sbit  TCKPS2_T8CON_bit at T8CON.B6;
    sbit  TGATE_T8CON_bit at T8CON.B7;
    sbit  SIDL_T8CON_bit at T8CON.B13;
    sbit  ON_T8CON_bit at T8CON.B15;
    sbit  TSIDL_T8CON_bit at T8CON.B13;
    sbit  TON_T8CON_bit at T8CON.B15;
sfr unsigned long   volatile T8CONCLR         absolute 0xBF840E04;
sfr unsigned long   volatile T8CONSET         absolute 0xBF840E08;
sfr unsigned long   volatile T8CONINV         absolute 0xBF840E0C;
sfr atomic unsigned long   volatile TMR8             absolute 0xBF840E10;
sfr unsigned long   volatile TMR8CLR          absolute 0xBF840E14;
sfr unsigned long   volatile TMR8SET          absolute 0xBF840E18;
sfr unsigned long   volatile TMR8INV          absolute 0xBF840E1C;
sfr atomic unsigned long   volatile PR8              absolute 0xBF840E20;
sfr unsigned long   volatile PR8CLR           absolute 0xBF840E24;
sfr unsigned long   volatile PR8SET           absolute 0xBF840E28;
sfr unsigned long   volatile PR8INV           absolute 0xBF840E2C;
sfr atomic unsigned long   volatile T9CON            absolute 0xBF841000;
    sbit  TCS_T9CON_bit at T9CON.B1;
    sbit  TCKPS0_T9CON_bit at T9CON.B4;
    sbit  TCKPS1_T9CON_bit at T9CON.B5;
    sbit  TCKPS2_T9CON_bit at T9CON.B6;
    sbit  TGATE_T9CON_bit at T9CON.B7;
    sbit  SIDL_T9CON_bit at T9CON.B13;
    sbit  ON_T9CON_bit at T9CON.B15;
    sbit  TSIDL_T9CON_bit at T9CON.B13;
    sbit  TON_T9CON_bit at T9CON.B15;
sfr unsigned long   volatile T9CONCLR         absolute 0xBF841004;
sfr unsigned long   volatile T9CONSET         absolute 0xBF841008;
sfr unsigned long   volatile T9CONINV         absolute 0xBF84100C;
sfr atomic unsigned long   volatile TMR9             absolute 0xBF841010;
sfr unsigned long   volatile TMR9CLR          absolute 0xBF841014;
sfr unsigned long   volatile TMR9SET          absolute 0xBF841018;
sfr unsigned long   volatile TMR9INV          absolute 0xBF84101C;
sfr atomic unsigned long   volatile PR9              absolute 0xBF841020;
sfr unsigned long   volatile PR9CLR           absolute 0xBF841024;
sfr unsigned long   volatile PR9SET           absolute 0xBF841028;
sfr unsigned long   volatile PR9INV           absolute 0xBF84102C;
sfr atomic unsigned long   volatile IC1CON           absolute 0xBF842000;
    const register unsigned short int ICM0 = 0;
    sbit  ICM0_bit at IC1CON.B0;
    const register unsigned short int ICM1 = 1;
    sbit  ICM1_bit at IC1CON.B1;
    const register unsigned short int ICM2 = 2;
    sbit  ICM2_bit at IC1CON.B2;
    const register unsigned short int ICBNE = 3;
    sbit  ICBNE_bit at IC1CON.B3;
    const register unsigned short int ICOV = 4;
    sbit  ICOV_bit at IC1CON.B4;
    const register unsigned short int ICI0 = 5;
    sbit  ICI0_bit at IC1CON.B5;
    const register unsigned short int ICI1 = 6;
    sbit  ICI1_bit at IC1CON.B6;
    const register unsigned short int ICTMR = 7;
    sbit  ICTMR_bit at IC1CON.B7;
    const register unsigned short int C32 = 8;
    sbit  C32_bit at IC1CON.B8;
    const register unsigned short int FEDGE = 9;
    sbit  FEDGE_bit at IC1CON.B9;
    sbit  SIDL_IC1CON_bit at IC1CON.B13;
    sbit  ON_IC1CON_bit at IC1CON.B15;
    sbit  ICM0_IC1CON_bit at IC1CON.B0;
    sbit  ICM1_IC1CON_bit at IC1CON.B1;
    sbit  ICM2_IC1CON_bit at IC1CON.B2;
    sbit  ICI0_IC1CON_bit at IC1CON.B5;
    sbit  ICI1_IC1CON_bit at IC1CON.B6;
    const register unsigned short int ICSIDL = 13;
    sbit  ICSIDL_bit at IC1CON.B13;
sfr unsigned long   volatile IC1CONCLR        absolute 0xBF842004;
sfr unsigned long   volatile IC1CONSET        absolute 0xBF842008;
sfr unsigned long   volatile IC1CONINV        absolute 0xBF84200C;
sfr unsigned long   volatile IC1BUF           absolute 0xBF842010;
sfr atomic unsigned long   volatile IC2CON           absolute 0xBF842200;
    sbit  ICM0_IC2CON_bit at IC2CON.B0;
    sbit  ICM1_IC2CON_bit at IC2CON.B1;
    sbit  ICM2_IC2CON_bit at IC2CON.B2;
    sbit  ICBNE_IC2CON_bit at IC2CON.B3;
    sbit  ICOV_IC2CON_bit at IC2CON.B4;
    sbit  ICI0_IC2CON_bit at IC2CON.B5;
    sbit  ICI1_IC2CON_bit at IC2CON.B6;
    sbit  ICTMR_IC2CON_bit at IC2CON.B7;
    sbit  C32_IC2CON_bit at IC2CON.B8;
    sbit  FEDGE_IC2CON_bit at IC2CON.B9;
    sbit  SIDL_IC2CON_bit at IC2CON.B13;
    sbit  ON_IC2CON_bit at IC2CON.B15;
    sbit  ICSIDL_IC2CON_bit at IC2CON.B13;
sfr unsigned long   volatile IC2CONCLR        absolute 0xBF842204;
sfr unsigned long   volatile IC2CONSET        absolute 0xBF842208;
sfr unsigned long   volatile IC2CONINV        absolute 0xBF84220C;
sfr unsigned long   volatile IC2BUF           absolute 0xBF842210;
sfr atomic unsigned long   volatile IC3CON           absolute 0xBF842400;
    sbit  ICM0_IC3CON_bit at IC3CON.B0;
    sbit  ICM1_IC3CON_bit at IC3CON.B1;
    sbit  ICM2_IC3CON_bit at IC3CON.B2;
    sbit  ICBNE_IC3CON_bit at IC3CON.B3;
    sbit  ICOV_IC3CON_bit at IC3CON.B4;
    sbit  ICI0_IC3CON_bit at IC3CON.B5;
    sbit  ICI1_IC3CON_bit at IC3CON.B6;
    sbit  ICTMR_IC3CON_bit at IC3CON.B7;
    sbit  C32_IC3CON_bit at IC3CON.B8;
    sbit  FEDGE_IC3CON_bit at IC3CON.B9;
    sbit  SIDL_IC3CON_bit at IC3CON.B13;
    sbit  ON_IC3CON_bit at IC3CON.B15;
    sbit  ICSIDL_IC3CON_bit at IC3CON.B13;
sfr unsigned long   volatile IC3CONCLR        absolute 0xBF842404;
sfr unsigned long   volatile IC3CONSET        absolute 0xBF842408;
sfr unsigned long   volatile IC3CONINV        absolute 0xBF84240C;
sfr unsigned long   volatile IC3BUF           absolute 0xBF842410;
sfr atomic unsigned long   volatile IC4CON           absolute 0xBF842600;
    sbit  ICM0_IC4CON_bit at IC4CON.B0;
    sbit  ICM1_IC4CON_bit at IC4CON.B1;
    sbit  ICM2_IC4CON_bit at IC4CON.B2;
    sbit  ICBNE_IC4CON_bit at IC4CON.B3;
    sbit  ICOV_IC4CON_bit at IC4CON.B4;
    sbit  ICI0_IC4CON_bit at IC4CON.B5;
    sbit  ICI1_IC4CON_bit at IC4CON.B6;
    sbit  ICTMR_IC4CON_bit at IC4CON.B7;
    sbit  C32_IC4CON_bit at IC4CON.B8;
    sbit  FEDGE_IC4CON_bit at IC4CON.B9;
    sbit  SIDL_IC4CON_bit at IC4CON.B13;
    sbit  ON_IC4CON_bit at IC4CON.B15;
    sbit  ICSIDL_IC4CON_bit at IC4CON.B13;
sfr unsigned long   volatile IC4CONCLR        absolute 0xBF842604;
sfr unsigned long   volatile IC4CONSET        absolute 0xBF842608;
sfr unsigned long   volatile IC4CONINV        absolute 0xBF84260C;
sfr unsigned long   volatile IC4BUF           absolute 0xBF842610;
sfr atomic unsigned long   volatile IC5CON           absolute 0xBF842800;
    sbit  ICM0_IC5CON_bit at IC5CON.B0;
    sbit  ICM1_IC5CON_bit at IC5CON.B1;
    sbit  ICM2_IC5CON_bit at IC5CON.B2;
    sbit  ICBNE_IC5CON_bit at IC5CON.B3;
    sbit  ICOV_IC5CON_bit at IC5CON.B4;
    sbit  ICI0_IC5CON_bit at IC5CON.B5;
    sbit  ICI1_IC5CON_bit at IC5CON.B6;
    sbit  ICTMR_IC5CON_bit at IC5CON.B7;
    sbit  C32_IC5CON_bit at IC5CON.B8;
    sbit  FEDGE_IC5CON_bit at IC5CON.B9;
    sbit  SIDL_IC5CON_bit at IC5CON.B13;
    sbit  ON_IC5CON_bit at IC5CON.B15;
    sbit  ICSIDL_IC5CON_bit at IC5CON.B13;
sfr unsigned long   volatile IC5CONCLR        absolute 0xBF842804;
sfr unsigned long   volatile IC5CONSET        absolute 0xBF842808;
sfr unsigned long   volatile IC5CONINV        absolute 0xBF84280C;
sfr unsigned long   volatile IC5BUF           absolute 0xBF842810;
sfr atomic unsigned long   volatile IC6CON           absolute 0xBF842A00;
    sbit  ICM0_IC6CON_bit at IC6CON.B0;
    sbit  ICM1_IC6CON_bit at IC6CON.B1;
    sbit  ICM2_IC6CON_bit at IC6CON.B2;
    sbit  ICBNE_IC6CON_bit at IC6CON.B3;
    sbit  ICOV_IC6CON_bit at IC6CON.B4;
    sbit  ICI0_IC6CON_bit at IC6CON.B5;
    sbit  ICI1_IC6CON_bit at IC6CON.B6;
    sbit  ICTMR_IC6CON_bit at IC6CON.B7;
    sbit  C32_IC6CON_bit at IC6CON.B8;
    sbit  FEDGE_IC6CON_bit at IC6CON.B9;
    sbit  SIDL_IC6CON_bit at IC6CON.B13;
    sbit  ON_IC6CON_bit at IC6CON.B15;
    sbit  ICSIDL_IC6CON_bit at IC6CON.B13;
sfr unsigned long   volatile IC6CONCLR        absolute 0xBF842A04;
sfr unsigned long   volatile IC6CONSET        absolute 0xBF842A08;
sfr unsigned long   volatile IC6CONINV        absolute 0xBF842A0C;
sfr unsigned long   volatile IC6BUF           absolute 0xBF842A10;
sfr atomic unsigned long   volatile IC7CON           absolute 0xBF842C00;
    sbit  ICM0_IC7CON_bit at IC7CON.B0;
    sbit  ICM1_IC7CON_bit at IC7CON.B1;
    sbit  ICM2_IC7CON_bit at IC7CON.B2;
    sbit  ICBNE_IC7CON_bit at IC7CON.B3;
    sbit  ICOV_IC7CON_bit at IC7CON.B4;
    sbit  ICI0_IC7CON_bit at IC7CON.B5;
    sbit  ICI1_IC7CON_bit at IC7CON.B6;
    sbit  ICTMR_IC7CON_bit at IC7CON.B7;
    sbit  C32_IC7CON_bit at IC7CON.B8;
    sbit  FEDGE_IC7CON_bit at IC7CON.B9;
    sbit  SIDL_IC7CON_bit at IC7CON.B13;
    sbit  ON_IC7CON_bit at IC7CON.B15;
    sbit  ICSIDL_IC7CON_bit at IC7CON.B13;
sfr unsigned long   volatile IC7CONCLR        absolute 0xBF842C04;
sfr unsigned long   volatile IC7CONSET        absolute 0xBF842C08;
sfr unsigned long   volatile IC7CONINV        absolute 0xBF842C0C;
sfr unsigned long   volatile IC7BUF           absolute 0xBF842C10;
sfr atomic unsigned long   volatile IC8CON           absolute 0xBF842E00;
    sbit  ICM0_IC8CON_bit at IC8CON.B0;
    sbit  ICM1_IC8CON_bit at IC8CON.B1;
    sbit  ICM2_IC8CON_bit at IC8CON.B2;
    sbit  ICBNE_IC8CON_bit at IC8CON.B3;
    sbit  ICOV_IC8CON_bit at IC8CON.B4;
    sbit  ICI0_IC8CON_bit at IC8CON.B5;
    sbit  ICI1_IC8CON_bit at IC8CON.B6;
    sbit  ICTMR_IC8CON_bit at IC8CON.B7;
    sbit  C32_IC8CON_bit at IC8CON.B8;
    sbit  FEDGE_IC8CON_bit at IC8CON.B9;
    sbit  SIDL_IC8CON_bit at IC8CON.B13;
    sbit  ON_IC8CON_bit at IC8CON.B15;
    sbit  ICSIDL_IC8CON_bit at IC8CON.B13;
sfr unsigned long   volatile IC8CONCLR        absolute 0xBF842E04;
sfr unsigned long   volatile IC8CONSET        absolute 0xBF842E08;
sfr unsigned long   volatile IC8CONINV        absolute 0xBF842E0C;
sfr unsigned long   volatile IC8BUF           absolute 0xBF842E10;
sfr atomic unsigned long   volatile IC9CON           absolute 0xBF843000;
    sbit  ICM0_IC9CON_bit at IC9CON.B0;
    sbit  ICM1_IC9CON_bit at IC9CON.B1;
    sbit  ICM2_IC9CON_bit at IC9CON.B2;
    sbit  ICBNE_IC9CON_bit at IC9CON.B3;
    sbit  ICOV_IC9CON_bit at IC9CON.B4;
    sbit  ICI0_IC9CON_bit at IC9CON.B5;
    sbit  ICI1_IC9CON_bit at IC9CON.B6;
    sbit  ICTMR_IC9CON_bit at IC9CON.B7;
    sbit  C32_IC9CON_bit at IC9CON.B8;
    sbit  FEDGE_IC9CON_bit at IC9CON.B9;
    sbit  SIDL_IC9CON_bit at IC9CON.B13;
    sbit  ON_IC9CON_bit at IC9CON.B15;
    sbit  ICSIDL_IC9CON_bit at IC9CON.B13;
sfr unsigned long   volatile IC9CONCLR        absolute 0xBF843004;
sfr unsigned long   volatile IC9CONSET        absolute 0xBF843008;
sfr unsigned long   volatile IC9CONINV        absolute 0xBF84300C;
sfr unsigned long   volatile IC9BUF           absolute 0xBF843010;
sfr atomic unsigned long   volatile OC1CON           absolute 0xBF844000;
    const register unsigned short int OCM0 = 0;
    sbit  OCM0_bit at OC1CON.B0;
    const register unsigned short int OCM1 = 1;
    sbit  OCM1_bit at OC1CON.B1;
    const register unsigned short int OCM2 = 2;
    sbit  OCM2_bit at OC1CON.B2;
    const register unsigned short int OCTSEL = 3;
    sbit  OCTSEL_bit at OC1CON.B3;
    const register unsigned short int OCFLT = 4;
    sbit  OCFLT_bit at OC1CON.B4;
    const register unsigned short int OC32 = 5;
    sbit  OC32_bit at OC1CON.B5;
    sbit  SIDL_OC1CON_bit at OC1CON.B13;
    sbit  ON_OC1CON_bit at OC1CON.B15;
    sbit  OCM0_OC1CON_bit at OC1CON.B0;
    sbit  OCM1_OC1CON_bit at OC1CON.B1;
    sbit  OCM2_OC1CON_bit at OC1CON.B2;
    const register unsigned short int OCSIDL = 13;
    sbit  OCSIDL_bit at OC1CON.B13;
sfr unsigned long   volatile OC1CONCLR        absolute 0xBF844004;
sfr unsigned long   volatile OC1CONSET        absolute 0xBF844008;
sfr unsigned long   volatile OC1CONINV        absolute 0xBF84400C;
sfr atomic unsigned long   volatile OC1R             absolute 0xBF844010;
sfr unsigned long   volatile OC1RCLR          absolute 0xBF844014;
sfr unsigned long   volatile OC1RSET          absolute 0xBF844018;
sfr unsigned long   volatile OC1RINV          absolute 0xBF84401C;
sfr atomic unsigned long            OC1RS            absolute 0xBF844020;
sfr unsigned long   volatile OC1RSCLR         absolute 0xBF844024;
sfr unsigned long   volatile OC1RSSET         absolute 0xBF844028;
sfr unsigned long   volatile OC1RSINV         absolute 0xBF84402C;
sfr atomic unsigned long   volatile OC2CON           absolute 0xBF844200;
    sbit  OCM0_OC2CON_bit at OC2CON.B0;
    sbit  OCM1_OC2CON_bit at OC2CON.B1;
    sbit  OCM2_OC2CON_bit at OC2CON.B2;
    sbit  OCTSEL_OC2CON_bit at OC2CON.B3;
    sbit  OCFLT_OC2CON_bit at OC2CON.B4;
    sbit  OC32_OC2CON_bit at OC2CON.B5;
    sbit  SIDL_OC2CON_bit at OC2CON.B13;
    sbit  ON_OC2CON_bit at OC2CON.B15;
    sbit  OCSIDL_OC2CON_bit at OC2CON.B13;
sfr unsigned long   volatile OC2CONCLR        absolute 0xBF844204;
sfr unsigned long   volatile OC2CONSET        absolute 0xBF844208;
sfr unsigned long   volatile OC2CONINV        absolute 0xBF84420C;
sfr atomic unsigned long   volatile OC2R             absolute 0xBF844210;
sfr unsigned long   volatile OC2RCLR          absolute 0xBF844214;
sfr unsigned long   volatile OC2RSET          absolute 0xBF844218;
sfr unsigned long   volatile OC2RINV          absolute 0xBF84421C;
sfr atomic unsigned long            OC2RS            absolute 0xBF844220;
sfr unsigned long   volatile OC2RSCLR         absolute 0xBF844224;
sfr unsigned long   volatile OC2RSSET         absolute 0xBF844228;
sfr unsigned long   volatile OC2RSINV         absolute 0xBF84422C;
sfr atomic unsigned long   volatile OC3CON           absolute 0xBF844400;
    sbit  OCM0_OC3CON_bit at OC3CON.B0;
    sbit  OCM1_OC3CON_bit at OC3CON.B1;
    sbit  OCM2_OC3CON_bit at OC3CON.B2;
    sbit  OCTSEL_OC3CON_bit at OC3CON.B3;
    sbit  OCFLT_OC3CON_bit at OC3CON.B4;
    sbit  OC32_OC3CON_bit at OC3CON.B5;
    sbit  SIDL_OC3CON_bit at OC3CON.B13;
    sbit  ON_OC3CON_bit at OC3CON.B15;
    sbit  OCSIDL_OC3CON_bit at OC3CON.B13;
sfr unsigned long   volatile OC3CONCLR        absolute 0xBF844404;
sfr unsigned long   volatile OC3CONSET        absolute 0xBF844408;
sfr unsigned long   volatile OC3CONINV        absolute 0xBF84440C;
sfr atomic unsigned long   volatile OC3R             absolute 0xBF844410;
sfr unsigned long   volatile OC3RCLR          absolute 0xBF844414;
sfr unsigned long   volatile OC3RSET          absolute 0xBF844418;
sfr unsigned long   volatile OC3RINV          absolute 0xBF84441C;
sfr atomic unsigned long            OC3RS            absolute 0xBF844420;
sfr unsigned long   volatile OC3RSCLR         absolute 0xBF844424;
sfr unsigned long   volatile OC3RSSET         absolute 0xBF844428;
sfr unsigned long   volatile OC3RSINV         absolute 0xBF84442C;
sfr atomic unsigned long   volatile OC4CON           absolute 0xBF844600;
    sbit  OCM0_OC4CON_bit at OC4CON.B0;
    sbit  OCM1_OC4CON_bit at OC4CON.B1;
    sbit  OCM2_OC4CON_bit at OC4CON.B2;
    sbit  OCTSEL_OC4CON_bit at OC4CON.B3;
    sbit  OCFLT_OC4CON_bit at OC4CON.B4;
    sbit  OC32_OC4CON_bit at OC4CON.B5;
    sbit  SIDL_OC4CON_bit at OC4CON.B13;
    sbit  ON_OC4CON_bit at OC4CON.B15;
    sbit  OCSIDL_OC4CON_bit at OC4CON.B13;
sfr unsigned long   volatile OC4CONCLR        absolute 0xBF844604;
sfr unsigned long   volatile OC4CONSET        absolute 0xBF844608;
sfr unsigned long   volatile OC4CONINV        absolute 0xBF84460C;
sfr atomic unsigned long   volatile OC4R             absolute 0xBF844610;
sfr unsigned long   volatile OC4RCLR          absolute 0xBF844614;
sfr unsigned long   volatile OC4RSET          absolute 0xBF844618;
sfr unsigned long   volatile OC4RINV          absolute 0xBF84461C;
sfr atomic unsigned long            OC4RS            absolute 0xBF844620;
sfr unsigned long   volatile OC4RSCLR         absolute 0xBF844624;
sfr unsigned long   volatile OC4RSSET         absolute 0xBF844628;
sfr unsigned long   volatile OC4RSINV         absolute 0xBF84462C;
sfr atomic unsigned long   volatile OC5CON           absolute 0xBF844800;
    sbit  OCM0_OC5CON_bit at OC5CON.B0;
    sbit  OCM1_OC5CON_bit at OC5CON.B1;
    sbit  OCM2_OC5CON_bit at OC5CON.B2;
    sbit  OCTSEL_OC5CON_bit at OC5CON.B3;
    sbit  OCFLT_OC5CON_bit at OC5CON.B4;
    sbit  OC32_OC5CON_bit at OC5CON.B5;
    sbit  SIDL_OC5CON_bit at OC5CON.B13;
    sbit  ON_OC5CON_bit at OC5CON.B15;
    sbit  OCSIDL_OC5CON_bit at OC5CON.B13;
sfr unsigned long   volatile OC5CONCLR        absolute 0xBF844804;
sfr unsigned long   volatile OC5CONSET        absolute 0xBF844808;
sfr unsigned long   volatile OC5CONINV        absolute 0xBF84480C;
sfr atomic unsigned long   volatile OC5R             absolute 0xBF844810;
sfr unsigned long   volatile OC5RCLR          absolute 0xBF844814;
sfr unsigned long   volatile OC5RSET          absolute 0xBF844818;
sfr unsigned long   volatile OC5RINV          absolute 0xBF84481C;
sfr atomic unsigned long            OC5RS            absolute 0xBF844820;
sfr unsigned long   volatile OC5RSCLR         absolute 0xBF844824;
sfr unsigned long   volatile OC5RSSET         absolute 0xBF844828;
sfr unsigned long   volatile OC5RSINV         absolute 0xBF84482C;
sfr atomic unsigned long   volatile OC6CON           absolute 0xBF844A00;
    sbit  OCM0_OC6CON_bit at OC6CON.B0;
    sbit  OCM1_OC6CON_bit at OC6CON.B1;
    sbit  OCM2_OC6CON_bit at OC6CON.B2;
    sbit  OCTSEL_OC6CON_bit at OC6CON.B3;
    sbit  OCFLT_OC6CON_bit at OC6CON.B4;
    sbit  OC32_OC6CON_bit at OC6CON.B5;
    sbit  SIDL_OC6CON_bit at OC6CON.B13;
    sbit  ON_OC6CON_bit at OC6CON.B15;
    sbit  OCSIDL_OC6CON_bit at OC6CON.B13;
sfr unsigned long   volatile OC6CONCLR        absolute 0xBF844A04;
sfr unsigned long   volatile OC6CONSET        absolute 0xBF844A08;
sfr unsigned long   volatile OC6CONINV        absolute 0xBF844A0C;
sfr atomic unsigned long   volatile OC6R             absolute 0xBF844A10;
sfr unsigned long   volatile OC6RCLR          absolute 0xBF844A14;
sfr unsigned long   volatile OC6RSET          absolute 0xBF844A18;
sfr unsigned long   volatile OC6RINV          absolute 0xBF844A1C;
sfr atomic unsigned long            OC6RS            absolute 0xBF844A20;
sfr unsigned long   volatile OC6RSCLR         absolute 0xBF844A24;
sfr unsigned long   volatile OC6RSSET         absolute 0xBF844A28;
sfr unsigned long   volatile OC6RSINV         absolute 0xBF844A2C;
sfr atomic unsigned long   volatile OC7CON           absolute 0xBF844C00;
    sbit  OCM0_OC7CON_bit at OC7CON.B0;
    sbit  OCM1_OC7CON_bit at OC7CON.B1;
    sbit  OCM2_OC7CON_bit at OC7CON.B2;
    sbit  OCTSEL_OC7CON_bit at OC7CON.B3;
    sbit  OCFLT_OC7CON_bit at OC7CON.B4;
    sbit  OC32_OC7CON_bit at OC7CON.B5;
    sbit  SIDL_OC7CON_bit at OC7CON.B13;
    sbit  ON_OC7CON_bit at OC7CON.B15;
    sbit  OCSIDL_OC7CON_bit at OC7CON.B13;
sfr unsigned long   volatile OC7CONCLR        absolute 0xBF844C04;
sfr unsigned long   volatile OC7CONSET        absolute 0xBF844C08;
sfr unsigned long   volatile OC7CONINV        absolute 0xBF844C0C;
sfr atomic unsigned long   volatile OC7R             absolute 0xBF844C10;
sfr unsigned long   volatile OC7RCLR          absolute 0xBF844C14;
sfr unsigned long   volatile OC7RSET          absolute 0xBF844C18;
sfr unsigned long   volatile OC7RINV          absolute 0xBF844C1C;
sfr atomic unsigned long            OC7RS            absolute 0xBF844C20;
sfr unsigned long   volatile OC7RSCLR         absolute 0xBF844C24;
sfr unsigned long   volatile OC7RSSET         absolute 0xBF844C28;
sfr unsigned long   volatile OC7RSINV         absolute 0xBF844C2C;
sfr atomic unsigned long   volatile OC8CON           absolute 0xBF844E00;
    sbit  OCM0_OC8CON_bit at OC8CON.B0;
    sbit  OCM1_OC8CON_bit at OC8CON.B1;
    sbit  OCM2_OC8CON_bit at OC8CON.B2;
    sbit  OCTSEL_OC8CON_bit at OC8CON.B3;
    sbit  OCFLT_OC8CON_bit at OC8CON.B4;
    sbit  OC32_OC8CON_bit at OC8CON.B5;
    sbit  SIDL_OC8CON_bit at OC8CON.B13;
    sbit  ON_OC8CON_bit at OC8CON.B15;
    sbit  OCSIDL_OC8CON_bit at OC8CON.B13;
sfr unsigned long   volatile OC8CONCLR        absolute 0xBF844E04;
sfr unsigned long   volatile OC8CONSET        absolute 0xBF844E08;
sfr unsigned long   volatile OC8CONINV        absolute 0xBF844E0C;
sfr atomic unsigned long   volatile OC8R             absolute 0xBF844E10;
sfr unsigned long   volatile OC8RCLR          absolute 0xBF844E14;
sfr unsigned long   volatile OC8RSET          absolute 0xBF844E18;
sfr unsigned long   volatile OC8RINV          absolute 0xBF844E1C;
sfr atomic unsigned long            OC8RS            absolute 0xBF844E20;
sfr unsigned long   volatile OC8RSCLR         absolute 0xBF844E24;
sfr unsigned long   volatile OC8RSSET         absolute 0xBF844E28;
sfr unsigned long   volatile OC8RSINV         absolute 0xBF844E2C;
sfr atomic unsigned long   volatile OC9CON           absolute 0xBF845000;
    sbit  OCM0_OC9CON_bit at OC9CON.B0;
    sbit  OCM1_OC9CON_bit at OC9CON.B1;
    sbit  OCM2_OC9CON_bit at OC9CON.B2;
    sbit  OCTSEL_OC9CON_bit at OC9CON.B3;
    sbit  OCFLT_OC9CON_bit at OC9CON.B4;
    sbit  OC32_OC9CON_bit at OC9CON.B5;
    sbit  SIDL_OC9CON_bit at OC9CON.B13;
    sbit  ON_OC9CON_bit at OC9CON.B15;
    sbit  OCSIDL_OC9CON_bit at OC9CON.B13;
sfr unsigned long   volatile OC9CONCLR        absolute 0xBF845004;
sfr unsigned long   volatile OC9CONSET        absolute 0xBF845008;
sfr unsigned long   volatile OC9CONINV        absolute 0xBF84500C;
sfr atomic unsigned long   volatile OC9R             absolute 0xBF845010;
sfr unsigned long   volatile OC9RCLR          absolute 0xBF845014;
sfr unsigned long   volatile OC9RSET          absolute 0xBF845018;
sfr unsigned long   volatile OC9RINV          absolute 0xBF84501C;
sfr atomic unsigned long            OC9RS            absolute 0xBF845020;
sfr unsigned long   volatile OC9RSCLR         absolute 0xBF845024;
sfr unsigned long   volatile OC9RSSET         absolute 0xBF845028;
sfr unsigned long   volatile OC9RSINV         absolute 0xBF84502C;
sfr unsigned long   volatile AD1CON1          absolute 0xBF84B000;
    const register unsigned short int FRACT = 11;
    sbit  FRACT_bit at AD1CON1.B11;
    const register unsigned short int ADSIDL = 13;
    sbit  ADSIDL_bit at AD1CON1.B13;
    const register unsigned short int ADCEN = 15;
    sbit  ADCEN_bit at AD1CON1.B15;
    const register unsigned short int EIE0 = 16;
    sbit  EIE0_bit at AD1CON1.B16;
    const register unsigned short int EIE1 = 17;
    sbit  EIE1_bit at AD1CON1.B17;
    const register unsigned short int EIE2 = 18;
    sbit  EIE2_bit at AD1CON1.B18;
    const register unsigned short int STRGSRC0 = 22;
    sbit  STRGSRC0_bit at AD1CON1.B22;
    const register unsigned short int STRGSRC1 = 23;
    sbit  STRGSRC1_bit at AD1CON1.B23;
    const register unsigned short int STRGSRC2 = 24;
    sbit  STRGSRC2_bit at AD1CON1.B24;
    const register unsigned short int STRGSRC3 = 25;
    sbit  STRGSRC3_bit at AD1CON1.B25;
    const register unsigned short int STRGSRC4 = 26;
    sbit  STRGSRC4_bit at AD1CON1.B26;
    const register unsigned short int FILTRDLY0 = 27;
    sbit  FILTRDLY0_bit at AD1CON1.B27;
    const register unsigned short int FILTRDLY1 = 28;
    sbit  FILTRDLY1_bit at AD1CON1.B28;
    const register unsigned short int FILTRDLY2 = 29;
    sbit  FILTRDLY2_bit at AD1CON1.B29;
    const register unsigned short int FILTRDLY3 = 30;
    sbit  FILTRDLY3_bit at AD1CON1.B30;
    const register unsigned short int FILTRDLY4 = 31;
    sbit  FILTRDLY4_bit at AD1CON1.B31;
sfr unsigned long   volatile AD1CON2          absolute 0xBF84B004;
    const register unsigned short int ADCDIV0 = 0;
    sbit  ADCDIV0_bit at AD1CON2.B0;
    const register unsigned short int ADCDIV1 = 1;
    sbit  ADCDIV1_bit at AD1CON2.B1;
    const register unsigned short int ADCDIV2 = 2;
    sbit  ADCDIV2_bit at AD1CON2.B2;
    const register unsigned short int ADCDIV3 = 3;
    sbit  ADCDIV3_bit at AD1CON2.B3;
    const register unsigned short int ADCDIV4 = 4;
    sbit  ADCDIV4_bit at AD1CON2.B4;
    const register unsigned short int ADCDIV5 = 5;
    sbit  ADCDIV5_bit at AD1CON2.B5;
    const register unsigned short int ADCDIV6 = 6;
    sbit  ADCDIV6_bit at AD1CON2.B6;
    const register unsigned short int ADCSEL0 = 8;
    sbit  ADCSEL0_bit at AD1CON2.B8;
    const register unsigned short int ADCSEL1 = 9;
    sbit  ADCSEL1_bit at AD1CON2.B9;
    const register unsigned short int LOWPWR = 13;
    sbit  LOWPWR_bit at AD1CON2.B13;
    const register unsigned short int BOOST = 14;
    sbit  BOOST_bit at AD1CON2.B14;
    const register unsigned short int SAMC0 = 16;
    sbit  SAMC0_bit at AD1CON2.B16;
    const register unsigned short int SAMC1 = 17;
    sbit  SAMC1_bit at AD1CON2.B17;
    const register unsigned short int SAMC2 = 18;
    sbit  SAMC2_bit at AD1CON2.B18;
    const register unsigned short int SAMC3 = 19;
    sbit  SAMC3_bit at AD1CON2.B19;
    const register unsigned short int SAMC4 = 20;
    sbit  SAMC4_bit at AD1CON2.B20;
    const register unsigned short int SAMC5 = 21;
    sbit  SAMC5_bit at AD1CON2.B21;
    const register unsigned short int SAMC6 = 22;
    sbit  SAMC6_bit at AD1CON2.B22;
    const register unsigned short int SAMC7 = 23;
    sbit  SAMC7_bit at AD1CON2.B23;
    const register unsigned short int ADCRDY = 31;
    sbit  ADCRDY_bit at AD1CON2.B31;
sfr unsigned long   volatile AD1CON3          absolute 0xBF84B008;
    const register unsigned short int ADINSEL0 = 0;
    sbit  ADINSEL0_bit at AD1CON3.B0;
    const register unsigned short int ADINSEL1 = 1;
    sbit  ADINSEL1_bit at AD1CON3.B1;
    const register unsigned short int ADINSEL2 = 2;
    sbit  ADINSEL2_bit at AD1CON3.B2;
    const register unsigned short int ADINSEL3 = 3;
    sbit  ADINSEL3_bit at AD1CON3.B3;
    const register unsigned short int ADINSEL4 = 4;
    sbit  ADINSEL4_bit at AD1CON3.B4;
    const register unsigned short int ADINSEL5 = 5;
    sbit  ADINSEL5_bit at AD1CON3.B5;
    const register unsigned short int VREFSEL0 = 10;
    sbit  VREFSEL0_bit at AD1CON3.B10;
    const register unsigned short int VREFSEL1 = 11;
    sbit  VREFSEL1_bit at AD1CON3.B11;
    const register unsigned short int VREFSEL2 = 12;
    sbit  VREFSEL2_bit at AD1CON3.B12;
    const register unsigned short int RQCONVRT = 29;
    sbit  RQCONVRT_bit at AD1CON3.B29;
    const register unsigned short int GSWTRG = 30;
    sbit  GSWTRG_bit at AD1CON3.B30;
    const register unsigned short int CAL = 31;
    sbit  CAL_bit at AD1CON3.B31;
sfr unsigned long   volatile AD1IMOD          absolute 0xBF84B00C;
    const register unsigned short int SH0MOD0 = 0;
    sbit  SH0MOD0_bit at AD1IMOD.B0;
    const register unsigned short int SH0MOD1 = 1;
    sbit  SH0MOD1_bit at AD1IMOD.B1;
    const register unsigned short int SH1MOD0 = 2;
    sbit  SH1MOD0_bit at AD1IMOD.B2;
    const register unsigned short int SH1MOD1 = 3;
    sbit  SH1MOD1_bit at AD1IMOD.B3;
    const register unsigned short int SH2MOD0 = 4;
    sbit  SH2MOD0_bit at AD1IMOD.B4;
    const register unsigned short int SH2MOD1 = 5;
    sbit  SH2MOD1_bit at AD1IMOD.B5;
    const register unsigned short int SH3MOD0 = 6;
    sbit  SH3MOD0_bit at AD1IMOD.B6;
    const register unsigned short int SH3MOD1 = 7;
    sbit  SH3MOD1_bit at AD1IMOD.B7;
    const register unsigned short int SH4MOD0 = 8;
    sbit  SH4MOD0_bit at AD1IMOD.B8;
    const register unsigned short int SH4MOD1 = 9;
    sbit  SH4MOD1_bit at AD1IMOD.B9;
    const register unsigned short int SH5MOD0 = 10;
    sbit  SH5MOD0_bit at AD1IMOD.B10;
    const register unsigned short int SH5MOD1 = 11;
    sbit  SH5MOD1_bit at AD1IMOD.B11;
    const register unsigned short int SH0ALT0 = 16;
    sbit  SH0ALT0_bit at AD1IMOD.B16;
    const register unsigned short int SH0ALT1 = 17;
    sbit  SH0ALT1_bit at AD1IMOD.B17;
    const register unsigned short int SH1ALT0 = 18;
    sbit  SH1ALT0_bit at AD1IMOD.B18;
    const register unsigned short int SH1ALT1 = 19;
    sbit  SH1ALT1_bit at AD1IMOD.B19;
    const register unsigned short int SH2ALT0 = 20;
    sbit  SH2ALT0_bit at AD1IMOD.B20;
    const register unsigned short int SH2ALT1 = 21;
    sbit  SH2ALT1_bit at AD1IMOD.B21;
    const register unsigned short int SH3ALT0 = 22;
    sbit  SH3ALT0_bit at AD1IMOD.B22;
    const register unsigned short int SH3ALT1 = 23;
    sbit  SH3ALT1_bit at AD1IMOD.B23;
    const register unsigned short int SH4ALT0 = 24;
    sbit  SH4ALT0_bit at AD1IMOD.B24;
    const register unsigned short int SH4ALT1 = 25;
    sbit  SH4ALT1_bit at AD1IMOD.B25;
sfr unsigned long   volatile AD1GIRQEN1       absolute 0xBF84B010;
    const register unsigned short int AGIEN0 = 0;
    sbit  AGIEN0_bit at AD1GIRQEN1.B0;
    const register unsigned short int AGIEN1 = 1;
    sbit  AGIEN1_bit at AD1GIRQEN1.B1;
    const register unsigned short int AGIEN2 = 2;
    sbit  AGIEN2_bit at AD1GIRQEN1.B2;
    const register unsigned short int AGIEN3 = 3;
    sbit  AGIEN3_bit at AD1GIRQEN1.B3;
    const register unsigned short int AGIEN4 = 4;
    sbit  AGIEN4_bit at AD1GIRQEN1.B4;
    const register unsigned short int AGIEN5 = 5;
    sbit  AGIEN5_bit at AD1GIRQEN1.B5;
    const register unsigned short int AGIEN6 = 6;
    sbit  AGIEN6_bit at AD1GIRQEN1.B6;
    const register unsigned short int AGIEN7 = 7;
    sbit  AGIEN7_bit at AD1GIRQEN1.B7;
    const register unsigned short int AGIEN8 = 8;
    sbit  AGIEN8_bit at AD1GIRQEN1.B8;
    const register unsigned short int AGIEN9 = 9;
    sbit  AGIEN9_bit at AD1GIRQEN1.B9;
    const register unsigned short int AGIEN10 = 10;
    sbit  AGIEN10_bit at AD1GIRQEN1.B10;
    const register unsigned short int AGIEN11 = 11;
    sbit  AGIEN11_bit at AD1GIRQEN1.B11;
    const register unsigned short int AGIEN12 = 12;
    sbit  AGIEN12_bit at AD1GIRQEN1.B12;
    const register unsigned short int AGIEN13 = 13;
    sbit  AGIEN13_bit at AD1GIRQEN1.B13;
    const register unsigned short int AGIEN14 = 14;
    sbit  AGIEN14_bit at AD1GIRQEN1.B14;
    const register unsigned short int AGIEN15 = 15;
    sbit  AGIEN15_bit at AD1GIRQEN1.B15;
    const register unsigned short int AGIEN16 = 16;
    sbit  AGIEN16_bit at AD1GIRQEN1.B16;
    const register unsigned short int AGIEN17 = 17;
    sbit  AGIEN17_bit at AD1GIRQEN1.B17;
    const register unsigned short int AGIEN18 = 18;
    sbit  AGIEN18_bit at AD1GIRQEN1.B18;
    const register unsigned short int AGIEN19 = 19;
    sbit  AGIEN19_bit at AD1GIRQEN1.B19;
    const register unsigned short int AGIEN20 = 20;
    sbit  AGIEN20_bit at AD1GIRQEN1.B20;
    const register unsigned short int AGIEN21 = 21;
    sbit  AGIEN21_bit at AD1GIRQEN1.B21;
    const register unsigned short int AGIEN22 = 22;
    sbit  AGIEN22_bit at AD1GIRQEN1.B22;
    const register unsigned short int AGIEN23 = 23;
    sbit  AGIEN23_bit at AD1GIRQEN1.B23;
    const register unsigned short int AGIEN24 = 24;
    sbit  AGIEN24_bit at AD1GIRQEN1.B24;
    const register unsigned short int AGIEN25 = 25;
    sbit  AGIEN25_bit at AD1GIRQEN1.B25;
    const register unsigned short int AGIEN26 = 26;
    sbit  AGIEN26_bit at AD1GIRQEN1.B26;
    const register unsigned short int AGIEN27 = 27;
    sbit  AGIEN27_bit at AD1GIRQEN1.B27;
    const register unsigned short int AGIEN28 = 28;
    sbit  AGIEN28_bit at AD1GIRQEN1.B28;
    const register unsigned short int AGIEN29 = 29;
    sbit  AGIEN29_bit at AD1GIRQEN1.B29;
    const register unsigned short int AGIEN30 = 30;
    sbit  AGIEN30_bit at AD1GIRQEN1.B30;
    const register unsigned short int AGIEN31 = 31;
    sbit  AGIEN31_bit at AD1GIRQEN1.B31;
sfr unsigned long   volatile AD1GIRQEN2       absolute 0xBF84B014;
    const register unsigned short int AGIEN32 = 0;
    sbit  AGIEN32_bit at AD1GIRQEN2.B0;
    const register unsigned short int AGIEN33 = 1;
    sbit  AGIEN33_bit at AD1GIRQEN2.B1;
    const register unsigned short int AGIEN34 = 2;
    sbit  AGIEN34_bit at AD1GIRQEN2.B2;
    const register unsigned short int AGIEN35 = 3;
    sbit  AGIEN35_bit at AD1GIRQEN2.B3;
    const register unsigned short int AGIEN36 = 4;
    sbit  AGIEN36_bit at AD1GIRQEN2.B4;
    const register unsigned short int AGIEN37 = 5;
    sbit  AGIEN37_bit at AD1GIRQEN2.B5;
    const register unsigned short int AGIEN38 = 6;
    sbit  AGIEN38_bit at AD1GIRQEN2.B6;
    const register unsigned short int AGIEN39 = 7;
    sbit  AGIEN39_bit at AD1GIRQEN2.B7;
    const register unsigned short int AGIEN40 = 8;
    sbit  AGIEN40_bit at AD1GIRQEN2.B8;
    const register unsigned short int AGIEN41 = 9;
    sbit  AGIEN41_bit at AD1GIRQEN2.B9;
    const register unsigned short int AGIEN42 = 10;
    sbit  AGIEN42_bit at AD1GIRQEN2.B10;
    const register unsigned short int AGIEN43 = 11;
    sbit  AGIEN43_bit at AD1GIRQEN2.B11;
    const register unsigned short int AGIEN44 = 12;
    sbit  AGIEN44_bit at AD1GIRQEN2.B12;
sfr unsigned long   volatile AD1CSS1          absolute 0xBF84B018;
    const register unsigned short int CSS0 = 0;
    sbit  CSS0_bit at AD1CSS1.B0;
    const register unsigned short int CSS1 = 1;
    sbit  CSS1_bit at AD1CSS1.B1;
    const register unsigned short int CSS2 = 2;
    sbit  CSS2_bit at AD1CSS1.B2;
    const register unsigned short int CSS3 = 3;
    sbit  CSS3_bit at AD1CSS1.B3;
    const register unsigned short int CSS4 = 4;
    sbit  CSS4_bit at AD1CSS1.B4;
    const register unsigned short int CSS5 = 5;
    sbit  CSS5_bit at AD1CSS1.B5;
    const register unsigned short int CSS6 = 6;
    sbit  CSS6_bit at AD1CSS1.B6;
    const register unsigned short int CSS7 = 7;
    sbit  CSS7_bit at AD1CSS1.B7;
    const register unsigned short int CSS8 = 8;
    sbit  CSS8_bit at AD1CSS1.B8;
    const register unsigned short int CSS9 = 9;
    sbit  CSS9_bit at AD1CSS1.B9;
    const register unsigned short int CSS10 = 10;
    sbit  CSS10_bit at AD1CSS1.B10;
    const register unsigned short int CSS11 = 11;
    sbit  CSS11_bit at AD1CSS1.B11;
    const register unsigned short int CSS12 = 12;
    sbit  CSS12_bit at AD1CSS1.B12;
    const register unsigned short int CSS13 = 13;
    sbit  CSS13_bit at AD1CSS1.B13;
    const register unsigned short int CSS14 = 14;
    sbit  CSS14_bit at AD1CSS1.B14;
    const register unsigned short int CSS15 = 15;
    sbit  CSS15_bit at AD1CSS1.B15;
    const register unsigned short int CSS16 = 16;
    sbit  CSS16_bit at AD1CSS1.B16;
    const register unsigned short int CSS17 = 17;
    sbit  CSS17_bit at AD1CSS1.B17;
    const register unsigned short int CSS18 = 18;
    sbit  CSS18_bit at AD1CSS1.B18;
    const register unsigned short int CSS19 = 19;
    sbit  CSS19_bit at AD1CSS1.B19;
    const register unsigned short int CSS20 = 20;
    sbit  CSS20_bit at AD1CSS1.B20;
    const register unsigned short int CSS21 = 21;
    sbit  CSS21_bit at AD1CSS1.B21;
    const register unsigned short int CSS22 = 22;
    sbit  CSS22_bit at AD1CSS1.B22;
    const register unsigned short int CSS23 = 23;
    sbit  CSS23_bit at AD1CSS1.B23;
    const register unsigned short int CSS24 = 24;
    sbit  CSS24_bit at AD1CSS1.B24;
    const register unsigned short int CSS25 = 25;
    sbit  CSS25_bit at AD1CSS1.B25;
    const register unsigned short int CSS26 = 26;
    sbit  CSS26_bit at AD1CSS1.B26;
    const register unsigned short int CSS27 = 27;
    sbit  CSS27_bit at AD1CSS1.B27;
    const register unsigned short int CSS28 = 28;
    sbit  CSS28_bit at AD1CSS1.B28;
    const register unsigned short int CSS29 = 29;
    sbit  CSS29_bit at AD1CSS1.B29;
    const register unsigned short int CSS30 = 30;
    sbit  CSS30_bit at AD1CSS1.B30;
    const register unsigned short int CSS31 = 31;
    sbit  CSS31_bit at AD1CSS1.B31;
sfr unsigned long   volatile AD1CSS2          absolute 0xBF84B01C;
    const register unsigned short int CSS32 = 0;
    sbit  CSS32_bit at AD1CSS2.B0;
    const register unsigned short int CSS33 = 1;
    sbit  CSS33_bit at AD1CSS2.B1;
    const register unsigned short int CSS34 = 2;
    sbit  CSS34_bit at AD1CSS2.B2;
    const register unsigned short int CSS35 = 3;
    sbit  CSS35_bit at AD1CSS2.B3;
    const register unsigned short int CSS36 = 4;
    sbit  CSS36_bit at AD1CSS2.B4;
    const register unsigned short int CSS37 = 5;
    sbit  CSS37_bit at AD1CSS2.B5;
    const register unsigned short int CSS38 = 6;
    sbit  CSS38_bit at AD1CSS2.B6;
    const register unsigned short int CSS39 = 7;
    sbit  CSS39_bit at AD1CSS2.B7;
    const register unsigned short int CSS40 = 8;
    sbit  CSS40_bit at AD1CSS2.B8;
    const register unsigned short int CSS41 = 9;
    sbit  CSS41_bit at AD1CSS2.B9;
    const register unsigned short int CSS42 = 10;
    sbit  CSS42_bit at AD1CSS2.B10;
    const register unsigned short int CSS43 = 11;
    sbit  CSS43_bit at AD1CSS2.B11;
    const register unsigned short int CSS44 = 12;
    sbit  CSS44_bit at AD1CSS2.B12;
sfr unsigned long   volatile AD1DSTAT1        absolute 0xBF84B020;
    const register unsigned short int ARDY0 = 0;
    sbit  ARDY0_bit at AD1DSTAT1.B0;
    const register unsigned short int ARDY1 = 1;
    sbit  ARDY1_bit at AD1DSTAT1.B1;
    const register unsigned short int ARDY2 = 2;
    sbit  ARDY2_bit at AD1DSTAT1.B2;
    const register unsigned short int ARDY3 = 3;
    sbit  ARDY3_bit at AD1DSTAT1.B3;
    const register unsigned short int ARDY4 = 4;
    sbit  ARDY4_bit at AD1DSTAT1.B4;
    const register unsigned short int ARDY5 = 5;
    sbit  ARDY5_bit at AD1DSTAT1.B5;
    const register unsigned short int ARDY6 = 6;
    sbit  ARDY6_bit at AD1DSTAT1.B6;
    const register unsigned short int ARDY7 = 7;
    sbit  ARDY7_bit at AD1DSTAT1.B7;
    const register unsigned short int ARDY8 = 8;
    sbit  ARDY8_bit at AD1DSTAT1.B8;
    const register unsigned short int ARDY9 = 9;
    sbit  ARDY9_bit at AD1DSTAT1.B9;
    const register unsigned short int ARDY10 = 10;
    sbit  ARDY10_bit at AD1DSTAT1.B10;
    const register unsigned short int ARDY11 = 11;
    sbit  ARDY11_bit at AD1DSTAT1.B11;
    const register unsigned short int ARDY12 = 12;
    sbit  ARDY12_bit at AD1DSTAT1.B12;
    const register unsigned short int ARDY13 = 13;
    sbit  ARDY13_bit at AD1DSTAT1.B13;
    const register unsigned short int ARDY14 = 14;
    sbit  ARDY14_bit at AD1DSTAT1.B14;
    const register unsigned short int ARDY15 = 15;
    sbit  ARDY15_bit at AD1DSTAT1.B15;
    const register unsigned short int ARDY16 = 16;
    sbit  ARDY16_bit at AD1DSTAT1.B16;
    const register unsigned short int ARDY17 = 17;
    sbit  ARDY17_bit at AD1DSTAT1.B17;
    const register unsigned short int ARDY18 = 18;
    sbit  ARDY18_bit at AD1DSTAT1.B18;
    const register unsigned short int ARDY19 = 19;
    sbit  ARDY19_bit at AD1DSTAT1.B19;
    const register unsigned short int ARDY20 = 20;
    sbit  ARDY20_bit at AD1DSTAT1.B20;
    const register unsigned short int ARDY21 = 21;
    sbit  ARDY21_bit at AD1DSTAT1.B21;
    const register unsigned short int ARDY22 = 22;
    sbit  ARDY22_bit at AD1DSTAT1.B22;
    const register unsigned short int ARDY23 = 23;
    sbit  ARDY23_bit at AD1DSTAT1.B23;
    const register unsigned short int ARDY24 = 24;
    sbit  ARDY24_bit at AD1DSTAT1.B24;
    const register unsigned short int ARDY25 = 25;
    sbit  ARDY25_bit at AD1DSTAT1.B25;
    const register unsigned short int ARDY26 = 26;
    sbit  ARDY26_bit at AD1DSTAT1.B26;
    const register unsigned short int ARDY27 = 27;
    sbit  ARDY27_bit at AD1DSTAT1.B27;
    const register unsigned short int ARDY28 = 28;
    sbit  ARDY28_bit at AD1DSTAT1.B28;
    const register unsigned short int ARDY29 = 29;
    sbit  ARDY29_bit at AD1DSTAT1.B29;
    const register unsigned short int ARDY30 = 30;
    sbit  ARDY30_bit at AD1DSTAT1.B30;
    const register unsigned short int ARDY31 = 31;
    sbit  ARDY31_bit at AD1DSTAT1.B31;
sfr unsigned long   volatile AD1DSTAT2        absolute 0xBF84B024;
    const register unsigned short int ARDY32 = 0;
    sbit  ARDY32_bit at AD1DSTAT2.B0;
    const register unsigned short int ARDY33 = 1;
    sbit  ARDY33_bit at AD1DSTAT2.B1;
    const register unsigned short int ARDY34 = 2;
    sbit  ARDY34_bit at AD1DSTAT2.B2;
    const register unsigned short int ARDY35 = 3;
    sbit  ARDY35_bit at AD1DSTAT2.B3;
    const register unsigned short int ARDY36 = 4;
    sbit  ARDY36_bit at AD1DSTAT2.B4;
    const register unsigned short int ARDY37 = 5;
    sbit  ARDY37_bit at AD1DSTAT2.B5;
    const register unsigned short int ARDY38 = 6;
    sbit  ARDY38_bit at AD1DSTAT2.B6;
    const register unsigned short int ARDY39 = 7;
    sbit  ARDY39_bit at AD1DSTAT2.B7;
    const register unsigned short int ARDY40 = 8;
    sbit  ARDY40_bit at AD1DSTAT2.B8;
    const register unsigned short int ARDY41 = 9;
    sbit  ARDY41_bit at AD1DSTAT2.B9;
    const register unsigned short int ARDY42 = 10;
    sbit  ARDY42_bit at AD1DSTAT2.B10;
    const register unsigned short int ARDY43 = 11;
    sbit  ARDY43_bit at AD1DSTAT2.B11;
    const register unsigned short int ARDY44 = 12;
    sbit  ARDY44_bit at AD1DSTAT2.B12;
sfr unsigned long   volatile AD1CMPEN1        absolute 0xBF84B028;
    const register unsigned short int CMPE0 = 0;
    sbit  CMPE0_bit at AD1CMPEN1.B0;
    const register unsigned short int CMPE1 = 1;
    sbit  CMPE1_bit at AD1CMPEN1.B1;
    const register unsigned short int CMPE2 = 2;
    sbit  CMPE2_bit at AD1CMPEN1.B2;
    const register unsigned short int CMPE3 = 3;
    sbit  CMPE3_bit at AD1CMPEN1.B3;
    const register unsigned short int CMPE4 = 4;
    sbit  CMPE4_bit at AD1CMPEN1.B4;
    const register unsigned short int CMPE5 = 5;
    sbit  CMPE5_bit at AD1CMPEN1.B5;
    const register unsigned short int CMPE6 = 6;
    sbit  CMPE6_bit at AD1CMPEN1.B6;
    const register unsigned short int CMPE7 = 7;
    sbit  CMPE7_bit at AD1CMPEN1.B7;
    const register unsigned short int CMPE8 = 8;
    sbit  CMPE8_bit at AD1CMPEN1.B8;
    const register unsigned short int CMPE9 = 9;
    sbit  CMPE9_bit at AD1CMPEN1.B9;
    const register unsigned short int CMPE10 = 10;
    sbit  CMPE10_bit at AD1CMPEN1.B10;
    const register unsigned short int CMPE11 = 11;
    sbit  CMPE11_bit at AD1CMPEN1.B11;
    const register unsigned short int CMPE12 = 12;
    sbit  CMPE12_bit at AD1CMPEN1.B12;
    const register unsigned short int CMPE13 = 13;
    sbit  CMPE13_bit at AD1CMPEN1.B13;
    const register unsigned short int CMPE14 = 14;
    sbit  CMPE14_bit at AD1CMPEN1.B14;
    const register unsigned short int CMPE15 = 15;
    sbit  CMPE15_bit at AD1CMPEN1.B15;
    const register unsigned short int CMPE16 = 16;
    sbit  CMPE16_bit at AD1CMPEN1.B16;
    const register unsigned short int CMPE17 = 17;
    sbit  CMPE17_bit at AD1CMPEN1.B17;
    const register unsigned short int CMPE18 = 18;
    sbit  CMPE18_bit at AD1CMPEN1.B18;
    const register unsigned short int CMPE19 = 19;
    sbit  CMPE19_bit at AD1CMPEN1.B19;
    const register unsigned short int CMPE20 = 20;
    sbit  CMPE20_bit at AD1CMPEN1.B20;
    const register unsigned short int CMPE21 = 21;
    sbit  CMPE21_bit at AD1CMPEN1.B21;
    const register unsigned short int CMPE22 = 22;
    sbit  CMPE22_bit at AD1CMPEN1.B22;
    const register unsigned short int CMPE23 = 23;
    sbit  CMPE23_bit at AD1CMPEN1.B23;
    const register unsigned short int CMPE24 = 24;
    sbit  CMPE24_bit at AD1CMPEN1.B24;
    const register unsigned short int CMPE25 = 25;
    sbit  CMPE25_bit at AD1CMPEN1.B25;
    const register unsigned short int CMPE26 = 26;
    sbit  CMPE26_bit at AD1CMPEN1.B26;
    const register unsigned short int CMPE27 = 27;
    sbit  CMPE27_bit at AD1CMPEN1.B27;
    const register unsigned short int CMPE28 = 28;
    sbit  CMPE28_bit at AD1CMPEN1.B28;
    const register unsigned short int CMPE29 = 29;
    sbit  CMPE29_bit at AD1CMPEN1.B29;
    const register unsigned short int CMPE30 = 30;
    sbit  CMPE30_bit at AD1CMPEN1.B30;
    const register unsigned short int CMPE31 = 31;
    sbit  CMPE31_bit at AD1CMPEN1.B31;
sfr unsigned long   volatile AD1CMP1          absolute 0xBF84B02C;
    const register unsigned short int ADCMPLO0 = 0;
    sbit  ADCMPLO0_bit at AD1CMP1.B0;
    const register unsigned short int ADCMPLO1 = 1;
    sbit  ADCMPLO1_bit at AD1CMP1.B1;
    const register unsigned short int ADCMPLO2 = 2;
    sbit  ADCMPLO2_bit at AD1CMP1.B2;
    const register unsigned short int ADCMPLO3 = 3;
    sbit  ADCMPLO3_bit at AD1CMP1.B3;
    const register unsigned short int ADCMPLO4 = 4;
    sbit  ADCMPLO4_bit at AD1CMP1.B4;
    const register unsigned short int ADCMPLO5 = 5;
    sbit  ADCMPLO5_bit at AD1CMP1.B5;
    const register unsigned short int ADCMPLO6 = 6;
    sbit  ADCMPLO6_bit at AD1CMP1.B6;
    const register unsigned short int ADCMPLO7 = 7;
    sbit  ADCMPLO7_bit at AD1CMP1.B7;
    const register unsigned short int ADCMPLO8 = 8;
    sbit  ADCMPLO8_bit at AD1CMP1.B8;
    const register unsigned short int ADCMPLO9 = 9;
    sbit  ADCMPLO9_bit at AD1CMP1.B9;
    const register unsigned short int ADCMPLO10 = 10;
    sbit  ADCMPLO10_bit at AD1CMP1.B10;
    const register unsigned short int ADCMPLO11 = 11;
    sbit  ADCMPLO11_bit at AD1CMP1.B11;
    const register unsigned short int ADCMPLO12 = 12;
    sbit  ADCMPLO12_bit at AD1CMP1.B12;
    const register unsigned short int ADCMPLO13 = 13;
    sbit  ADCMPLO13_bit at AD1CMP1.B13;
    const register unsigned short int ADCMPLO14 = 14;
    sbit  ADCMPLO14_bit at AD1CMP1.B14;
    const register unsigned short int ADCMPLO15 = 15;
    sbit  ADCMPLO15_bit at AD1CMP1.B15;
    const register unsigned short int ADCMPHI0 = 16;
    sbit  ADCMPHI0_bit at AD1CMP1.B16;
    const register unsigned short int ADCMPHI1 = 17;
    sbit  ADCMPHI1_bit at AD1CMP1.B17;
    const register unsigned short int ADCMPHI2 = 18;
    sbit  ADCMPHI2_bit at AD1CMP1.B18;
    const register unsigned short int ADCMPHI3 = 19;
    sbit  ADCMPHI3_bit at AD1CMP1.B19;
    const register unsigned short int ADCMPHI4 = 20;
    sbit  ADCMPHI4_bit at AD1CMP1.B20;
    const register unsigned short int ADCMPHI5 = 21;
    sbit  ADCMPHI5_bit at AD1CMP1.B21;
    const register unsigned short int ADCMPHI6 = 22;
    sbit  ADCMPHI6_bit at AD1CMP1.B22;
    const register unsigned short int ADCMPHI7 = 23;
    sbit  ADCMPHI7_bit at AD1CMP1.B23;
    const register unsigned short int ADCMPHI8 = 24;
    sbit  ADCMPHI8_bit at AD1CMP1.B24;
    const register unsigned short int ADCMPHI9 = 25;
    sbit  ADCMPHI9_bit at AD1CMP1.B25;
    const register unsigned short int ADCMPHI10 = 26;
    sbit  ADCMPHI10_bit at AD1CMP1.B26;
    const register unsigned short int ADCMPHI11 = 27;
    sbit  ADCMPHI11_bit at AD1CMP1.B27;
    const register unsigned short int ADCMPHI12 = 28;
    sbit  ADCMPHI12_bit at AD1CMP1.B28;
    const register unsigned short int ADCMPHI13 = 29;
    sbit  ADCMPHI13_bit at AD1CMP1.B29;
    const register unsigned short int ADCMPHI14 = 30;
    sbit  ADCMPHI14_bit at AD1CMP1.B30;
    const register unsigned short int ADCMPHI15 = 31;
    sbit  ADCMPHI15_bit at AD1CMP1.B31;
sfr unsigned long   volatile AD1CMPEN2        absolute 0xBF84B030;
    sbit  CMPE0_AD1CMPEN2_bit at AD1CMPEN2.B0;
    sbit  CMPE1_AD1CMPEN2_bit at AD1CMPEN2.B1;
    sbit  CMPE2_AD1CMPEN2_bit at AD1CMPEN2.B2;
    sbit  CMPE3_AD1CMPEN2_bit at AD1CMPEN2.B3;
    sbit  CMPE4_AD1CMPEN2_bit at AD1CMPEN2.B4;
    sbit  CMPE5_AD1CMPEN2_bit at AD1CMPEN2.B5;
    sbit  CMPE6_AD1CMPEN2_bit at AD1CMPEN2.B6;
    sbit  CMPE7_AD1CMPEN2_bit at AD1CMPEN2.B7;
    sbit  CMPE8_AD1CMPEN2_bit at AD1CMPEN2.B8;
    sbit  CMPE9_AD1CMPEN2_bit at AD1CMPEN2.B9;
    sbit  CMPE10_AD1CMPEN2_bit at AD1CMPEN2.B10;
    sbit  CMPE11_AD1CMPEN2_bit at AD1CMPEN2.B11;
    sbit  CMPE12_AD1CMPEN2_bit at AD1CMPEN2.B12;
    sbit  CMPE13_AD1CMPEN2_bit at AD1CMPEN2.B13;
    sbit  CMPE14_AD1CMPEN2_bit at AD1CMPEN2.B14;
    sbit  CMPE15_AD1CMPEN2_bit at AD1CMPEN2.B15;
    sbit  CMPE16_AD1CMPEN2_bit at AD1CMPEN2.B16;
    sbit  CMPE17_AD1CMPEN2_bit at AD1CMPEN2.B17;
    sbit  CMPE18_AD1CMPEN2_bit at AD1CMPEN2.B18;
    sbit  CMPE19_AD1CMPEN2_bit at AD1CMPEN2.B19;
    sbit  CMPE20_AD1CMPEN2_bit at AD1CMPEN2.B20;
    sbit  CMPE21_AD1CMPEN2_bit at AD1CMPEN2.B21;
    sbit  CMPE22_AD1CMPEN2_bit at AD1CMPEN2.B22;
    sbit  CMPE23_AD1CMPEN2_bit at AD1CMPEN2.B23;
    sbit  CMPE24_AD1CMPEN2_bit at AD1CMPEN2.B24;
    sbit  CMPE25_AD1CMPEN2_bit at AD1CMPEN2.B25;
    sbit  CMPE26_AD1CMPEN2_bit at AD1CMPEN2.B26;
    sbit  CMPE27_AD1CMPEN2_bit at AD1CMPEN2.B27;
    sbit  CMPE28_AD1CMPEN2_bit at AD1CMPEN2.B28;
    sbit  CMPE29_AD1CMPEN2_bit at AD1CMPEN2.B29;
    sbit  CMPE30_AD1CMPEN2_bit at AD1CMPEN2.B30;
    sbit  CMPE31_AD1CMPEN2_bit at AD1CMPEN2.B31;
sfr unsigned long   volatile AD1CMP2          absolute 0xBF84B034;
    sbit  ADCMPLO0_AD1CMP2_bit at AD1CMP2.B0;
    sbit  ADCMPLO1_AD1CMP2_bit at AD1CMP2.B1;
    sbit  ADCMPLO2_AD1CMP2_bit at AD1CMP2.B2;
    sbit  ADCMPLO3_AD1CMP2_bit at AD1CMP2.B3;
    sbit  ADCMPLO4_AD1CMP2_bit at AD1CMP2.B4;
    sbit  ADCMPLO5_AD1CMP2_bit at AD1CMP2.B5;
    sbit  ADCMPLO6_AD1CMP2_bit at AD1CMP2.B6;
    sbit  ADCMPLO7_AD1CMP2_bit at AD1CMP2.B7;
    sbit  ADCMPLO8_AD1CMP2_bit at AD1CMP2.B8;
    sbit  ADCMPLO9_AD1CMP2_bit at AD1CMP2.B9;
    sbit  ADCMPLO10_AD1CMP2_bit at AD1CMP2.B10;
    sbit  ADCMPLO11_AD1CMP2_bit at AD1CMP2.B11;
    sbit  ADCMPLO12_AD1CMP2_bit at AD1CMP2.B12;
    sbit  ADCMPLO13_AD1CMP2_bit at AD1CMP2.B13;
    sbit  ADCMPLO14_AD1CMP2_bit at AD1CMP2.B14;
    sbit  ADCMPLO15_AD1CMP2_bit at AD1CMP2.B15;
    sbit  ADCMPHI0_AD1CMP2_bit at AD1CMP2.B16;
    sbit  ADCMPHI1_AD1CMP2_bit at AD1CMP2.B17;
    sbit  ADCMPHI2_AD1CMP2_bit at AD1CMP2.B18;
    sbit  ADCMPHI3_AD1CMP2_bit at AD1CMP2.B19;
    sbit  ADCMPHI4_AD1CMP2_bit at AD1CMP2.B20;
    sbit  ADCMPHI5_AD1CMP2_bit at AD1CMP2.B21;
    sbit  ADCMPHI6_AD1CMP2_bit at AD1CMP2.B22;
    sbit  ADCMPHI7_AD1CMP2_bit at AD1CMP2.B23;
    sbit  ADCMPHI8_AD1CMP2_bit at AD1CMP2.B24;
    sbit  ADCMPHI9_AD1CMP2_bit at AD1CMP2.B25;
    sbit  ADCMPHI10_AD1CMP2_bit at AD1CMP2.B26;
    sbit  ADCMPHI11_AD1CMP2_bit at AD1CMP2.B27;
    sbit  ADCMPHI12_AD1CMP2_bit at AD1CMP2.B28;
    sbit  ADCMPHI13_AD1CMP2_bit at AD1CMP2.B29;
    sbit  ADCMPHI14_AD1CMP2_bit at AD1CMP2.B30;
    sbit  ADCMPHI15_AD1CMP2_bit at AD1CMP2.B31;
sfr unsigned long   volatile AD1CMPEN3        absolute 0xBF84B038;
    sbit  CMPE0_AD1CMPEN3_bit at AD1CMPEN3.B0;
    sbit  CMPE1_AD1CMPEN3_bit at AD1CMPEN3.B1;
    sbit  CMPE2_AD1CMPEN3_bit at AD1CMPEN3.B2;
    sbit  CMPE3_AD1CMPEN3_bit at AD1CMPEN3.B3;
    sbit  CMPE4_AD1CMPEN3_bit at AD1CMPEN3.B4;
    sbit  CMPE5_AD1CMPEN3_bit at AD1CMPEN3.B5;
    sbit  CMPE6_AD1CMPEN3_bit at AD1CMPEN3.B6;
    sbit  CMPE7_AD1CMPEN3_bit at AD1CMPEN3.B7;
    sbit  CMPE8_AD1CMPEN3_bit at AD1CMPEN3.B8;
    sbit  CMPE9_AD1CMPEN3_bit at AD1CMPEN3.B9;
    sbit  CMPE10_AD1CMPEN3_bit at AD1CMPEN3.B10;
    sbit  CMPE11_AD1CMPEN3_bit at AD1CMPEN3.B11;
    sbit  CMPE12_AD1CMPEN3_bit at AD1CMPEN3.B12;
    sbit  CMPE13_AD1CMPEN3_bit at AD1CMPEN3.B13;
    sbit  CMPE14_AD1CMPEN3_bit at AD1CMPEN3.B14;
    sbit  CMPE15_AD1CMPEN3_bit at AD1CMPEN3.B15;
    sbit  CMPE16_AD1CMPEN3_bit at AD1CMPEN3.B16;
    sbit  CMPE17_AD1CMPEN3_bit at AD1CMPEN3.B17;
    sbit  CMPE18_AD1CMPEN3_bit at AD1CMPEN3.B18;
    sbit  CMPE19_AD1CMPEN3_bit at AD1CMPEN3.B19;
    sbit  CMPE20_AD1CMPEN3_bit at AD1CMPEN3.B20;
    sbit  CMPE21_AD1CMPEN3_bit at AD1CMPEN3.B21;
    sbit  CMPE22_AD1CMPEN3_bit at AD1CMPEN3.B22;
    sbit  CMPE23_AD1CMPEN3_bit at AD1CMPEN3.B23;
    sbit  CMPE24_AD1CMPEN3_bit at AD1CMPEN3.B24;
    sbit  CMPE25_AD1CMPEN3_bit at AD1CMPEN3.B25;
    sbit  CMPE26_AD1CMPEN3_bit at AD1CMPEN3.B26;
    sbit  CMPE27_AD1CMPEN3_bit at AD1CMPEN3.B27;
    sbit  CMPE28_AD1CMPEN3_bit at AD1CMPEN3.B28;
    sbit  CMPE29_AD1CMPEN3_bit at AD1CMPEN3.B29;
    sbit  CMPE30_AD1CMPEN3_bit at AD1CMPEN3.B30;
    sbit  CMPE31_AD1CMPEN3_bit at AD1CMPEN3.B31;
sfr unsigned long   volatile AD1CMP3          absolute 0xBF84B03C;
    sbit  ADCMPLO0_AD1CMP3_bit at AD1CMP3.B0;
    sbit  ADCMPLO1_AD1CMP3_bit at AD1CMP3.B1;
    sbit  ADCMPLO2_AD1CMP3_bit at AD1CMP3.B2;
    sbit  ADCMPLO3_AD1CMP3_bit at AD1CMP3.B3;
    sbit  ADCMPLO4_AD1CMP3_bit at AD1CMP3.B4;
    sbit  ADCMPLO5_AD1CMP3_bit at AD1CMP3.B5;
    sbit  ADCMPLO6_AD1CMP3_bit at AD1CMP3.B6;
    sbit  ADCMPLO7_AD1CMP3_bit at AD1CMP3.B7;
    sbit  ADCMPLO8_AD1CMP3_bit at AD1CMP3.B8;
    sbit  ADCMPLO9_AD1CMP3_bit at AD1CMP3.B9;
    sbit  ADCMPLO10_AD1CMP3_bit at AD1CMP3.B10;
    sbit  ADCMPLO11_AD1CMP3_bit at AD1CMP3.B11;
    sbit  ADCMPLO12_AD1CMP3_bit at AD1CMP3.B12;
    sbit  ADCMPLO13_AD1CMP3_bit at AD1CMP3.B13;
    sbit  ADCMPLO14_AD1CMP3_bit at AD1CMP3.B14;
    sbit  ADCMPLO15_AD1CMP3_bit at AD1CMP3.B15;
    sbit  ADCMPHI0_AD1CMP3_bit at AD1CMP3.B16;
    sbit  ADCMPHI1_AD1CMP3_bit at AD1CMP3.B17;
    sbit  ADCMPHI2_AD1CMP3_bit at AD1CMP3.B18;
    sbit  ADCMPHI3_AD1CMP3_bit at AD1CMP3.B19;
    sbit  ADCMPHI4_AD1CMP3_bit at AD1CMP3.B20;
    sbit  ADCMPHI5_AD1CMP3_bit at AD1CMP3.B21;
    sbit  ADCMPHI6_AD1CMP3_bit at AD1CMP3.B22;
    sbit  ADCMPHI7_AD1CMP3_bit at AD1CMP3.B23;
    sbit  ADCMPHI8_AD1CMP3_bit at AD1CMP3.B24;
    sbit  ADCMPHI9_AD1CMP3_bit at AD1CMP3.B25;
    sbit  ADCMPHI10_AD1CMP3_bit at AD1CMP3.B26;
    sbit  ADCMPHI11_AD1CMP3_bit at AD1CMP3.B27;
    sbit  ADCMPHI12_AD1CMP3_bit at AD1CMP3.B28;
    sbit  ADCMPHI13_AD1CMP3_bit at AD1CMP3.B29;
    sbit  ADCMPHI14_AD1CMP3_bit at AD1CMP3.B30;
    sbit  ADCMPHI15_AD1CMP3_bit at AD1CMP3.B31;
sfr unsigned long   volatile AD1CMPEN4        absolute 0xBF84B040;
    sbit  CMPE0_AD1CMPEN4_bit at AD1CMPEN4.B0;
    sbit  CMPE1_AD1CMPEN4_bit at AD1CMPEN4.B1;
    sbit  CMPE2_AD1CMPEN4_bit at AD1CMPEN4.B2;
    sbit  CMPE3_AD1CMPEN4_bit at AD1CMPEN4.B3;
    sbit  CMPE4_AD1CMPEN4_bit at AD1CMPEN4.B4;
    sbit  CMPE5_AD1CMPEN4_bit at AD1CMPEN4.B5;
    sbit  CMPE6_AD1CMPEN4_bit at AD1CMPEN4.B6;
    sbit  CMPE7_AD1CMPEN4_bit at AD1CMPEN4.B7;
    sbit  CMPE8_AD1CMPEN4_bit at AD1CMPEN4.B8;
    sbit  CMPE9_AD1CMPEN4_bit at AD1CMPEN4.B9;
    sbit  CMPE10_AD1CMPEN4_bit at AD1CMPEN4.B10;
    sbit  CMPE11_AD1CMPEN4_bit at AD1CMPEN4.B11;
    sbit  CMPE12_AD1CMPEN4_bit at AD1CMPEN4.B12;
    sbit  CMPE13_AD1CMPEN4_bit at AD1CMPEN4.B13;
    sbit  CMPE14_AD1CMPEN4_bit at AD1CMPEN4.B14;
    sbit  CMPE15_AD1CMPEN4_bit at AD1CMPEN4.B15;
    sbit  CMPE16_AD1CMPEN4_bit at AD1CMPEN4.B16;
    sbit  CMPE17_AD1CMPEN4_bit at AD1CMPEN4.B17;
    sbit  CMPE18_AD1CMPEN4_bit at AD1CMPEN4.B18;
    sbit  CMPE19_AD1CMPEN4_bit at AD1CMPEN4.B19;
    sbit  CMPE20_AD1CMPEN4_bit at AD1CMPEN4.B20;
    sbit  CMPE21_AD1CMPEN4_bit at AD1CMPEN4.B21;
    sbit  CMPE22_AD1CMPEN4_bit at AD1CMPEN4.B22;
    sbit  CMPE23_AD1CMPEN4_bit at AD1CMPEN4.B23;
    sbit  CMPE24_AD1CMPEN4_bit at AD1CMPEN4.B24;
    sbit  CMPE25_AD1CMPEN4_bit at AD1CMPEN4.B25;
    sbit  CMPE26_AD1CMPEN4_bit at AD1CMPEN4.B26;
    sbit  CMPE27_AD1CMPEN4_bit at AD1CMPEN4.B27;
    sbit  CMPE28_AD1CMPEN4_bit at AD1CMPEN4.B28;
    sbit  CMPE29_AD1CMPEN4_bit at AD1CMPEN4.B29;
    sbit  CMPE30_AD1CMPEN4_bit at AD1CMPEN4.B30;
    sbit  CMPE31_AD1CMPEN4_bit at AD1CMPEN4.B31;
sfr unsigned long   volatile AD1CMP4          absolute 0xBF84B044;
    sbit  ADCMPLO0_AD1CMP4_bit at AD1CMP4.B0;
    sbit  ADCMPLO1_AD1CMP4_bit at AD1CMP4.B1;
    sbit  ADCMPLO2_AD1CMP4_bit at AD1CMP4.B2;
    sbit  ADCMPLO3_AD1CMP4_bit at AD1CMP4.B3;
    sbit  ADCMPLO4_AD1CMP4_bit at AD1CMP4.B4;
    sbit  ADCMPLO5_AD1CMP4_bit at AD1CMP4.B5;
    sbit  ADCMPLO6_AD1CMP4_bit at AD1CMP4.B6;
    sbit  ADCMPLO7_AD1CMP4_bit at AD1CMP4.B7;
    sbit  ADCMPLO8_AD1CMP4_bit at AD1CMP4.B8;
    sbit  ADCMPLO9_AD1CMP4_bit at AD1CMP4.B9;
    sbit  ADCMPLO10_AD1CMP4_bit at AD1CMP4.B10;
    sbit  ADCMPLO11_AD1CMP4_bit at AD1CMP4.B11;
    sbit  ADCMPLO12_AD1CMP4_bit at AD1CMP4.B12;
    sbit  ADCMPLO13_AD1CMP4_bit at AD1CMP4.B13;
    sbit  ADCMPLO14_AD1CMP4_bit at AD1CMP4.B14;
    sbit  ADCMPLO15_AD1CMP4_bit at AD1CMP4.B15;
    sbit  ADCMPHI0_AD1CMP4_bit at AD1CMP4.B16;
    sbit  ADCMPHI1_AD1CMP4_bit at AD1CMP4.B17;
    sbit  ADCMPHI2_AD1CMP4_bit at AD1CMP4.B18;
    sbit  ADCMPHI3_AD1CMP4_bit at AD1CMP4.B19;
    sbit  ADCMPHI4_AD1CMP4_bit at AD1CMP4.B20;
    sbit  ADCMPHI5_AD1CMP4_bit at AD1CMP4.B21;
    sbit  ADCMPHI6_AD1CMP4_bit at AD1CMP4.B22;
    sbit  ADCMPHI7_AD1CMP4_bit at AD1CMP4.B23;
    sbit  ADCMPHI8_AD1CMP4_bit at AD1CMP4.B24;
    sbit  ADCMPHI9_AD1CMP4_bit at AD1CMP4.B25;
    sbit  ADCMPHI10_AD1CMP4_bit at AD1CMP4.B26;
    sbit  ADCMPHI11_AD1CMP4_bit at AD1CMP4.B27;
    sbit  ADCMPHI12_AD1CMP4_bit at AD1CMP4.B28;
    sbit  ADCMPHI13_AD1CMP4_bit at AD1CMP4.B29;
    sbit  ADCMPHI14_AD1CMP4_bit at AD1CMP4.B30;
    sbit  ADCMPHI15_AD1CMP4_bit at AD1CMP4.B31;
sfr unsigned long   volatile AD1CMPEN5        absolute 0xBF84B048;
    sbit  CMPE0_AD1CMPEN5_bit at AD1CMPEN5.B0;
    sbit  CMPE1_AD1CMPEN5_bit at AD1CMPEN5.B1;
    sbit  CMPE2_AD1CMPEN5_bit at AD1CMPEN5.B2;
    sbit  CMPE3_AD1CMPEN5_bit at AD1CMPEN5.B3;
    sbit  CMPE4_AD1CMPEN5_bit at AD1CMPEN5.B4;
    sbit  CMPE5_AD1CMPEN5_bit at AD1CMPEN5.B5;
    sbit  CMPE6_AD1CMPEN5_bit at AD1CMPEN5.B6;
    sbit  CMPE7_AD1CMPEN5_bit at AD1CMPEN5.B7;
    sbit  CMPE8_AD1CMPEN5_bit at AD1CMPEN5.B8;
    sbit  CMPE9_AD1CMPEN5_bit at AD1CMPEN5.B9;
    sbit  CMPE10_AD1CMPEN5_bit at AD1CMPEN5.B10;
    sbit  CMPE11_AD1CMPEN5_bit at AD1CMPEN5.B11;
    sbit  CMPE12_AD1CMPEN5_bit at AD1CMPEN5.B12;
    sbit  CMPE13_AD1CMPEN5_bit at AD1CMPEN5.B13;
    sbit  CMPE14_AD1CMPEN5_bit at AD1CMPEN5.B14;
    sbit  CMPE15_AD1CMPEN5_bit at AD1CMPEN5.B15;
    sbit  CMPE16_AD1CMPEN5_bit at AD1CMPEN5.B16;
    sbit  CMPE17_AD1CMPEN5_bit at AD1CMPEN5.B17;
    sbit  CMPE18_AD1CMPEN5_bit at AD1CMPEN5.B18;
    sbit  CMPE19_AD1CMPEN5_bit at AD1CMPEN5.B19;
    sbit  CMPE20_AD1CMPEN5_bit at AD1CMPEN5.B20;
    sbit  CMPE21_AD1CMPEN5_bit at AD1CMPEN5.B21;
    sbit  CMPE22_AD1CMPEN5_bit at AD1CMPEN5.B22;
    sbit  CMPE23_AD1CMPEN5_bit at AD1CMPEN5.B23;
    sbit  CMPE24_AD1CMPEN5_bit at AD1CMPEN5.B24;
    sbit  CMPE25_AD1CMPEN5_bit at AD1CMPEN5.B25;
    sbit  CMPE26_AD1CMPEN5_bit at AD1CMPEN5.B26;
    sbit  CMPE27_AD1CMPEN5_bit at AD1CMPEN5.B27;
    sbit  CMPE28_AD1CMPEN5_bit at AD1CMPEN5.B28;
    sbit  CMPE29_AD1CMPEN5_bit at AD1CMPEN5.B29;
    sbit  CMPE30_AD1CMPEN5_bit at AD1CMPEN5.B30;
    sbit  CMPE31_AD1CMPEN5_bit at AD1CMPEN5.B31;
sfr unsigned long   volatile AD1CMP5          absolute 0xBF84B04C;
    sbit  ADCMPLO0_AD1CMP5_bit at AD1CMP5.B0;
    sbit  ADCMPLO1_AD1CMP5_bit at AD1CMP5.B1;
    sbit  ADCMPLO2_AD1CMP5_bit at AD1CMP5.B2;
    sbit  ADCMPLO3_AD1CMP5_bit at AD1CMP5.B3;
    sbit  ADCMPLO4_AD1CMP5_bit at AD1CMP5.B4;
    sbit  ADCMPLO5_AD1CMP5_bit at AD1CMP5.B5;
    sbit  ADCMPLO6_AD1CMP5_bit at AD1CMP5.B6;
    sbit  ADCMPLO7_AD1CMP5_bit at AD1CMP5.B7;
    sbit  ADCMPLO8_AD1CMP5_bit at AD1CMP5.B8;
    sbit  ADCMPLO9_AD1CMP5_bit at AD1CMP5.B9;
    sbit  ADCMPLO10_AD1CMP5_bit at AD1CMP5.B10;
    sbit  ADCMPLO11_AD1CMP5_bit at AD1CMP5.B11;
    sbit  ADCMPLO12_AD1CMP5_bit at AD1CMP5.B12;
    sbit  ADCMPLO13_AD1CMP5_bit at AD1CMP5.B13;
    sbit  ADCMPLO14_AD1CMP5_bit at AD1CMP5.B14;
    sbit  ADCMPLO15_AD1CMP5_bit at AD1CMP5.B15;
    sbit  ADCMPHI0_AD1CMP5_bit at AD1CMP5.B16;
    sbit  ADCMPHI1_AD1CMP5_bit at AD1CMP5.B17;
    sbit  ADCMPHI2_AD1CMP5_bit at AD1CMP5.B18;
    sbit  ADCMPHI3_AD1CMP5_bit at AD1CMP5.B19;
    sbit  ADCMPHI4_AD1CMP5_bit at AD1CMP5.B20;
    sbit  ADCMPHI5_AD1CMP5_bit at AD1CMP5.B21;
    sbit  ADCMPHI6_AD1CMP5_bit at AD1CMP5.B22;
    sbit  ADCMPHI7_AD1CMP5_bit at AD1CMP5.B23;
    sbit  ADCMPHI8_AD1CMP5_bit at AD1CMP5.B24;
    sbit  ADCMPHI9_AD1CMP5_bit at AD1CMP5.B25;
    sbit  ADCMPHI10_AD1CMP5_bit at AD1CMP5.B26;
    sbit  ADCMPHI11_AD1CMP5_bit at AD1CMP5.B27;
    sbit  ADCMPHI12_AD1CMP5_bit at AD1CMP5.B28;
    sbit  ADCMPHI13_AD1CMP5_bit at AD1CMP5.B29;
    sbit  ADCMPHI14_AD1CMP5_bit at AD1CMP5.B30;
    sbit  ADCMPHI15_AD1CMP5_bit at AD1CMP5.B31;
sfr unsigned long   volatile AD1CMPEN6        absolute 0xBF84B050;
    sbit  CMPE0_AD1CMPEN6_bit at AD1CMPEN6.B0;
    sbit  CMPE1_AD1CMPEN6_bit at AD1CMPEN6.B1;
    sbit  CMPE2_AD1CMPEN6_bit at AD1CMPEN6.B2;
    sbit  CMPE3_AD1CMPEN6_bit at AD1CMPEN6.B3;
    sbit  CMPE4_AD1CMPEN6_bit at AD1CMPEN6.B4;
    sbit  CMPE5_AD1CMPEN6_bit at AD1CMPEN6.B5;
    sbit  CMPE6_AD1CMPEN6_bit at AD1CMPEN6.B6;
    sbit  CMPE7_AD1CMPEN6_bit at AD1CMPEN6.B7;
    sbit  CMPE8_AD1CMPEN6_bit at AD1CMPEN6.B8;
    sbit  CMPE9_AD1CMPEN6_bit at AD1CMPEN6.B9;
    sbit  CMPE10_AD1CMPEN6_bit at AD1CMPEN6.B10;
    sbit  CMPE11_AD1CMPEN6_bit at AD1CMPEN6.B11;
    sbit  CMPE12_AD1CMPEN6_bit at AD1CMPEN6.B12;
    sbit  CMPE13_AD1CMPEN6_bit at AD1CMPEN6.B13;
    sbit  CMPE14_AD1CMPEN6_bit at AD1CMPEN6.B14;
    sbit  CMPE15_AD1CMPEN6_bit at AD1CMPEN6.B15;
    sbit  CMPE16_AD1CMPEN6_bit at AD1CMPEN6.B16;
    sbit  CMPE17_AD1CMPEN6_bit at AD1CMPEN6.B17;
    sbit  CMPE18_AD1CMPEN6_bit at AD1CMPEN6.B18;
    sbit  CMPE19_AD1CMPEN6_bit at AD1CMPEN6.B19;
    sbit  CMPE20_AD1CMPEN6_bit at AD1CMPEN6.B20;
    sbit  CMPE21_AD1CMPEN6_bit at AD1CMPEN6.B21;
    sbit  CMPE22_AD1CMPEN6_bit at AD1CMPEN6.B22;
    sbit  CMPE23_AD1CMPEN6_bit at AD1CMPEN6.B23;
    sbit  CMPE24_AD1CMPEN6_bit at AD1CMPEN6.B24;
    sbit  CMPE25_AD1CMPEN6_bit at AD1CMPEN6.B25;
    sbit  CMPE26_AD1CMPEN6_bit at AD1CMPEN6.B26;
    sbit  CMPE27_AD1CMPEN6_bit at AD1CMPEN6.B27;
    sbit  CMPE28_AD1CMPEN6_bit at AD1CMPEN6.B28;
    sbit  CMPE29_AD1CMPEN6_bit at AD1CMPEN6.B29;
    sbit  CMPE30_AD1CMPEN6_bit at AD1CMPEN6.B30;
    sbit  CMPE31_AD1CMPEN6_bit at AD1CMPEN6.B31;
sfr unsigned long   volatile AD1CMP6          absolute 0xBF84B054;
    sbit  ADCMPLO0_AD1CMP6_bit at AD1CMP6.B0;
    sbit  ADCMPLO1_AD1CMP6_bit at AD1CMP6.B1;
    sbit  ADCMPLO2_AD1CMP6_bit at AD1CMP6.B2;
    sbit  ADCMPLO3_AD1CMP6_bit at AD1CMP6.B3;
    sbit  ADCMPLO4_AD1CMP6_bit at AD1CMP6.B4;
    sbit  ADCMPLO5_AD1CMP6_bit at AD1CMP6.B5;
    sbit  ADCMPLO6_AD1CMP6_bit at AD1CMP6.B6;
    sbit  ADCMPLO7_AD1CMP6_bit at AD1CMP6.B7;
    sbit  ADCMPLO8_AD1CMP6_bit at AD1CMP6.B8;
    sbit  ADCMPLO9_AD1CMP6_bit at AD1CMP6.B9;
    sbit  ADCMPLO10_AD1CMP6_bit at AD1CMP6.B10;
    sbit  ADCMPLO11_AD1CMP6_bit at AD1CMP6.B11;
    sbit  ADCMPLO12_AD1CMP6_bit at AD1CMP6.B12;
    sbit  ADCMPLO13_AD1CMP6_bit at AD1CMP6.B13;
    sbit  ADCMPLO14_AD1CMP6_bit at AD1CMP6.B14;
    sbit  ADCMPLO15_AD1CMP6_bit at AD1CMP6.B15;
    sbit  ADCMPHI0_AD1CMP6_bit at AD1CMP6.B16;
    sbit  ADCMPHI1_AD1CMP6_bit at AD1CMP6.B17;
    sbit  ADCMPHI2_AD1CMP6_bit at AD1CMP6.B18;
    sbit  ADCMPHI3_AD1CMP6_bit at AD1CMP6.B19;
    sbit  ADCMPHI4_AD1CMP6_bit at AD1CMP6.B20;
    sbit  ADCMPHI5_AD1CMP6_bit at AD1CMP6.B21;
    sbit  ADCMPHI6_AD1CMP6_bit at AD1CMP6.B22;
    sbit  ADCMPHI7_AD1CMP6_bit at AD1CMP6.B23;
    sbit  ADCMPHI8_AD1CMP6_bit at AD1CMP6.B24;
    sbit  ADCMPHI9_AD1CMP6_bit at AD1CMP6.B25;
    sbit  ADCMPHI10_AD1CMP6_bit at AD1CMP6.B26;
    sbit  ADCMPHI11_AD1CMP6_bit at AD1CMP6.B27;
    sbit  ADCMPHI12_AD1CMP6_bit at AD1CMP6.B28;
    sbit  ADCMPHI13_AD1CMP6_bit at AD1CMP6.B29;
    sbit  ADCMPHI14_AD1CMP6_bit at AD1CMP6.B30;
    sbit  ADCMPHI15_AD1CMP6_bit at AD1CMP6.B31;
sfr unsigned long   volatile AD1FLTR1         absolute 0xBF84B058;
    const register unsigned short int FLTRDATA0 = 0;
    sbit  FLTRDATA0_bit at AD1FLTR1.B0;
    const register unsigned short int FLTRDATA1 = 1;
    sbit  FLTRDATA1_bit at AD1FLTR1.B1;
    const register unsigned short int FLTRDATA2 = 2;
    sbit  FLTRDATA2_bit at AD1FLTR1.B2;
    const register unsigned short int FLTRDATA3 = 3;
    sbit  FLTRDATA3_bit at AD1FLTR1.B3;
    const register unsigned short int FLTRDATA4 = 4;
    sbit  FLTRDATA4_bit at AD1FLTR1.B4;
    const register unsigned short int FLTRDATA5 = 5;
    sbit  FLTRDATA5_bit at AD1FLTR1.B5;
    const register unsigned short int FLTRDATA6 = 6;
    sbit  FLTRDATA6_bit at AD1FLTR1.B6;
    const register unsigned short int FLTRDATA7 = 7;
    sbit  FLTRDATA7_bit at AD1FLTR1.B7;
    const register unsigned short int FLTRDATA8 = 8;
    sbit  FLTRDATA8_bit at AD1FLTR1.B8;
    const register unsigned short int FLTRDATA9 = 9;
    sbit  FLTRDATA9_bit at AD1FLTR1.B9;
    const register unsigned short int FLTRDATA10 = 10;
    sbit  FLTRDATA10_bit at AD1FLTR1.B10;
    const register unsigned short int FLTRDATA11 = 11;
    sbit  FLTRDATA11_bit at AD1FLTR1.B11;
    const register unsigned short int FLTRDATA12 = 12;
    sbit  FLTRDATA12_bit at AD1FLTR1.B12;
    const register unsigned short int FLTRDATA13 = 13;
    sbit  FLTRDATA13_bit at AD1FLTR1.B13;
    const register unsigned short int FLTRDATA14 = 14;
    sbit  FLTRDATA14_bit at AD1FLTR1.B14;
    const register unsigned short int FLTRDATA15 = 15;
    sbit  FLTRDATA15_bit at AD1FLTR1.B15;
    const register unsigned short int CHNLID0 = 16;
    sbit  CHNLID0_bit at AD1FLTR1.B16;
    const register unsigned short int CHNLID1 = 17;
    sbit  CHNLID1_bit at AD1FLTR1.B17;
    const register unsigned short int CHNLID2 = 18;
    sbit  CHNLID2_bit at AD1FLTR1.B18;
    const register unsigned short int CHNLID3 = 19;
    sbit  CHNLID3_bit at AD1FLTR1.B19;
    const register unsigned short int CHNLID4 = 20;
    sbit  CHNLID4_bit at AD1FLTR1.B20;
    const register unsigned short int CHNLID5 = 21;
    sbit  CHNLID5_bit at AD1FLTR1.B21;
    const register unsigned short int AFRDY = 24;
    sbit  AFRDY_bit at AD1FLTR1.B24;
    const register unsigned short int AFGIEN = 25;
    sbit  AFGIEN_bit at AD1FLTR1.B25;
    const register unsigned short int OVRSAM0 = 26;
    sbit  OVRSAM0_bit at AD1FLTR1.B26;
    const register unsigned short int OVRSAM1 = 27;
    sbit  OVRSAM1_bit at AD1FLTR1.B27;
    const register unsigned short int OVRSAM2 = 28;
    sbit  OVRSAM2_bit at AD1FLTR1.B28;
    const register unsigned short int AFEN = 31;
    sbit  AFEN_bit at AD1FLTR1.B31;
sfr unsigned long   volatile AD1FLTR2         absolute 0xBF84B05C;
    sbit  FLTRDATA0_AD1FLTR2_bit at AD1FLTR2.B0;
    sbit  FLTRDATA1_AD1FLTR2_bit at AD1FLTR2.B1;
    sbit  FLTRDATA2_AD1FLTR2_bit at AD1FLTR2.B2;
    sbit  FLTRDATA3_AD1FLTR2_bit at AD1FLTR2.B3;
    sbit  FLTRDATA4_AD1FLTR2_bit at AD1FLTR2.B4;
    sbit  FLTRDATA5_AD1FLTR2_bit at AD1FLTR2.B5;
    sbit  FLTRDATA6_AD1FLTR2_bit at AD1FLTR2.B6;
    sbit  FLTRDATA7_AD1FLTR2_bit at AD1FLTR2.B7;
    sbit  FLTRDATA8_AD1FLTR2_bit at AD1FLTR2.B8;
    sbit  FLTRDATA9_AD1FLTR2_bit at AD1FLTR2.B9;
    sbit  FLTRDATA10_AD1FLTR2_bit at AD1FLTR2.B10;
    sbit  FLTRDATA11_AD1FLTR2_bit at AD1FLTR2.B11;
    sbit  FLTRDATA12_AD1FLTR2_bit at AD1FLTR2.B12;
    sbit  FLTRDATA13_AD1FLTR2_bit at AD1FLTR2.B13;
    sbit  FLTRDATA14_AD1FLTR2_bit at AD1FLTR2.B14;
    sbit  FLTRDATA15_AD1FLTR2_bit at AD1FLTR2.B15;
    sbit  CHNLID0_AD1FLTR2_bit at AD1FLTR2.B16;
    sbit  CHNLID1_AD1FLTR2_bit at AD1FLTR2.B17;
    sbit  CHNLID2_AD1FLTR2_bit at AD1FLTR2.B18;
    sbit  CHNLID3_AD1FLTR2_bit at AD1FLTR2.B19;
    sbit  CHNLID4_AD1FLTR2_bit at AD1FLTR2.B20;
    sbit  CHNLID5_AD1FLTR2_bit at AD1FLTR2.B21;
    sbit  AFRDY_AD1FLTR2_bit at AD1FLTR2.B24;
    sbit  AFGIEN_AD1FLTR2_bit at AD1FLTR2.B25;
    sbit  OVRSAM0_AD1FLTR2_bit at AD1FLTR2.B26;
    sbit  OVRSAM1_AD1FLTR2_bit at AD1FLTR2.B27;
    sbit  OVRSAM2_AD1FLTR2_bit at AD1FLTR2.B28;
    sbit  AFEN_AD1FLTR2_bit at AD1FLTR2.B31;
sfr unsigned long   volatile AD1FLTR3         absolute 0xBF84B060;
    sbit  FLTRDATA0_AD1FLTR3_bit at AD1FLTR3.B0;
    sbit  FLTRDATA1_AD1FLTR3_bit at AD1FLTR3.B1;
    sbit  FLTRDATA2_AD1FLTR3_bit at AD1FLTR3.B2;
    sbit  FLTRDATA3_AD1FLTR3_bit at AD1FLTR3.B3;
    sbit  FLTRDATA4_AD1FLTR3_bit at AD1FLTR3.B4;
    sbit  FLTRDATA5_AD1FLTR3_bit at AD1FLTR3.B5;
    sbit  FLTRDATA6_AD1FLTR3_bit at AD1FLTR3.B6;
    sbit  FLTRDATA7_AD1FLTR3_bit at AD1FLTR3.B7;
    sbit  FLTRDATA8_AD1FLTR3_bit at AD1FLTR3.B8;
    sbit  FLTRDATA9_AD1FLTR3_bit at AD1FLTR3.B9;
    sbit  FLTRDATA10_AD1FLTR3_bit at AD1FLTR3.B10;
    sbit  FLTRDATA11_AD1FLTR3_bit at AD1FLTR3.B11;
    sbit  FLTRDATA12_AD1FLTR3_bit at AD1FLTR3.B12;
    sbit  FLTRDATA13_AD1FLTR3_bit at AD1FLTR3.B13;
    sbit  FLTRDATA14_AD1FLTR3_bit at AD1FLTR3.B14;
    sbit  FLTRDATA15_AD1FLTR3_bit at AD1FLTR3.B15;
    sbit  CHNLID0_AD1FLTR3_bit at AD1FLTR3.B16;
    sbit  CHNLID1_AD1FLTR3_bit at AD1FLTR3.B17;
    sbit  CHNLID2_AD1FLTR3_bit at AD1FLTR3.B18;
    sbit  CHNLID3_AD1FLTR3_bit at AD1FLTR3.B19;
    sbit  CHNLID4_AD1FLTR3_bit at AD1FLTR3.B20;
    sbit  CHNLID5_AD1FLTR3_bit at AD1FLTR3.B21;
    sbit  AFRDY_AD1FLTR3_bit at AD1FLTR3.B24;
    sbit  AFGIEN_AD1FLTR3_bit at AD1FLTR3.B25;
    sbit  OVRSAM0_AD1FLTR3_bit at AD1FLTR3.B26;
    sbit  OVRSAM1_AD1FLTR3_bit at AD1FLTR3.B27;
    sbit  OVRSAM2_AD1FLTR3_bit at AD1FLTR3.B28;
    sbit  AFEN_AD1FLTR3_bit at AD1FLTR3.B31;
sfr unsigned long   volatile AD1FLTR4         absolute 0xBF84B064;
    sbit  FLTRDATA0_AD1FLTR4_bit at AD1FLTR4.B0;
    sbit  FLTRDATA1_AD1FLTR4_bit at AD1FLTR4.B1;
    sbit  FLTRDATA2_AD1FLTR4_bit at AD1FLTR4.B2;
    sbit  FLTRDATA3_AD1FLTR4_bit at AD1FLTR4.B3;
    sbit  FLTRDATA4_AD1FLTR4_bit at AD1FLTR4.B4;
    sbit  FLTRDATA5_AD1FLTR4_bit at AD1FLTR4.B5;
    sbit  FLTRDATA6_AD1FLTR4_bit at AD1FLTR4.B6;
    sbit  FLTRDATA7_AD1FLTR4_bit at AD1FLTR4.B7;
    sbit  FLTRDATA8_AD1FLTR4_bit at AD1FLTR4.B8;
    sbit  FLTRDATA9_AD1FLTR4_bit at AD1FLTR4.B9;
    sbit  FLTRDATA10_AD1FLTR4_bit at AD1FLTR4.B10;
    sbit  FLTRDATA11_AD1FLTR4_bit at AD1FLTR4.B11;
    sbit  FLTRDATA12_AD1FLTR4_bit at AD1FLTR4.B12;
    sbit  FLTRDATA13_AD1FLTR4_bit at AD1FLTR4.B13;
    sbit  FLTRDATA14_AD1FLTR4_bit at AD1FLTR4.B14;
    sbit  FLTRDATA15_AD1FLTR4_bit at AD1FLTR4.B15;
    sbit  CHNLID0_AD1FLTR4_bit at AD1FLTR4.B16;
    sbit  CHNLID1_AD1FLTR4_bit at AD1FLTR4.B17;
    sbit  CHNLID2_AD1FLTR4_bit at AD1FLTR4.B18;
    sbit  CHNLID3_AD1FLTR4_bit at AD1FLTR4.B19;
    sbit  CHNLID4_AD1FLTR4_bit at AD1FLTR4.B20;
    sbit  CHNLID5_AD1FLTR4_bit at AD1FLTR4.B21;
    sbit  AFRDY_AD1FLTR4_bit at AD1FLTR4.B24;
    sbit  AFGIEN_AD1FLTR4_bit at AD1FLTR4.B25;
    sbit  OVRSAM0_AD1FLTR4_bit at AD1FLTR4.B26;
    sbit  OVRSAM1_AD1FLTR4_bit at AD1FLTR4.B27;
    sbit  OVRSAM2_AD1FLTR4_bit at AD1FLTR4.B28;
    sbit  AFEN_AD1FLTR4_bit at AD1FLTR4.B31;
sfr unsigned long   volatile AD1FLTR5         absolute 0xBF84B068;
    sbit  FLTRDATA0_AD1FLTR5_bit at AD1FLTR5.B0;
    sbit  FLTRDATA1_AD1FLTR5_bit at AD1FLTR5.B1;
    sbit  FLTRDATA2_AD1FLTR5_bit at AD1FLTR5.B2;
    sbit  FLTRDATA3_AD1FLTR5_bit at AD1FLTR5.B3;
    sbit  FLTRDATA4_AD1FLTR5_bit at AD1FLTR5.B4;
    sbit  FLTRDATA5_AD1FLTR5_bit at AD1FLTR5.B5;
    sbit  FLTRDATA6_AD1FLTR5_bit at AD1FLTR5.B6;
    sbit  FLTRDATA7_AD1FLTR5_bit at AD1FLTR5.B7;
    sbit  FLTRDATA8_AD1FLTR5_bit at AD1FLTR5.B8;
    sbit  FLTRDATA9_AD1FLTR5_bit at AD1FLTR5.B9;
    sbit  FLTRDATA10_AD1FLTR5_bit at AD1FLTR5.B10;
    sbit  FLTRDATA11_AD1FLTR5_bit at AD1FLTR5.B11;
    sbit  FLTRDATA12_AD1FLTR5_bit at AD1FLTR5.B12;
    sbit  FLTRDATA13_AD1FLTR5_bit at AD1FLTR5.B13;
    sbit  FLTRDATA14_AD1FLTR5_bit at AD1FLTR5.B14;
    sbit  FLTRDATA15_AD1FLTR5_bit at AD1FLTR5.B15;
    sbit  CHNLID0_AD1FLTR5_bit at AD1FLTR5.B16;
    sbit  CHNLID1_AD1FLTR5_bit at AD1FLTR5.B17;
    sbit  CHNLID2_AD1FLTR5_bit at AD1FLTR5.B18;
    sbit  CHNLID3_AD1FLTR5_bit at AD1FLTR5.B19;
    sbit  CHNLID4_AD1FLTR5_bit at AD1FLTR5.B20;
    sbit  CHNLID5_AD1FLTR5_bit at AD1FLTR5.B21;
    sbit  AFRDY_AD1FLTR5_bit at AD1FLTR5.B24;
    sbit  AFGIEN_AD1FLTR5_bit at AD1FLTR5.B25;
    sbit  OVRSAM0_AD1FLTR5_bit at AD1FLTR5.B26;
    sbit  OVRSAM1_AD1FLTR5_bit at AD1FLTR5.B27;
    sbit  OVRSAM2_AD1FLTR5_bit at AD1FLTR5.B28;
    sbit  AFEN_AD1FLTR5_bit at AD1FLTR5.B31;
sfr unsigned long   volatile AD1FLTR6         absolute 0xBF84B06C;
    sbit  FLTRDATA0_AD1FLTR6_bit at AD1FLTR6.B0;
    sbit  FLTRDATA1_AD1FLTR6_bit at AD1FLTR6.B1;
    sbit  FLTRDATA2_AD1FLTR6_bit at AD1FLTR6.B2;
    sbit  FLTRDATA3_AD1FLTR6_bit at AD1FLTR6.B3;
    sbit  FLTRDATA4_AD1FLTR6_bit at AD1FLTR6.B4;
    sbit  FLTRDATA5_AD1FLTR6_bit at AD1FLTR6.B5;
    sbit  FLTRDATA6_AD1FLTR6_bit at AD1FLTR6.B6;
    sbit  FLTRDATA7_AD1FLTR6_bit at AD1FLTR6.B7;
    sbit  FLTRDATA8_AD1FLTR6_bit at AD1FLTR6.B8;
    sbit  FLTRDATA9_AD1FLTR6_bit at AD1FLTR6.B9;
    sbit  FLTRDATA10_AD1FLTR6_bit at AD1FLTR6.B10;
    sbit  FLTRDATA11_AD1FLTR6_bit at AD1FLTR6.B11;
    sbit  FLTRDATA12_AD1FLTR6_bit at AD1FLTR6.B12;
    sbit  FLTRDATA13_AD1FLTR6_bit at AD1FLTR6.B13;
    sbit  FLTRDATA14_AD1FLTR6_bit at AD1FLTR6.B14;
    sbit  FLTRDATA15_AD1FLTR6_bit at AD1FLTR6.B15;
    sbit  CHNLID0_AD1FLTR6_bit at AD1FLTR6.B16;
    sbit  CHNLID1_AD1FLTR6_bit at AD1FLTR6.B17;
    sbit  CHNLID2_AD1FLTR6_bit at AD1FLTR6.B18;
    sbit  CHNLID3_AD1FLTR6_bit at AD1FLTR6.B19;
    sbit  CHNLID4_AD1FLTR6_bit at AD1FLTR6.B20;
    sbit  CHNLID5_AD1FLTR6_bit at AD1FLTR6.B21;
    sbit  AFRDY_AD1FLTR6_bit at AD1FLTR6.B24;
    sbit  AFGIEN_AD1FLTR6_bit at AD1FLTR6.B25;
    sbit  OVRSAM0_AD1FLTR6_bit at AD1FLTR6.B26;
    sbit  OVRSAM1_AD1FLTR6_bit at AD1FLTR6.B27;
    sbit  OVRSAM2_AD1FLTR6_bit at AD1FLTR6.B28;
    sbit  AFEN_AD1FLTR6_bit at AD1FLTR6.B31;
sfr unsigned long   volatile AD1TRG1          absolute 0xBF84B070;
    const register unsigned short int TRGSRC00 = 0;
    sbit  TRGSRC00_bit at AD1TRG1.B0;
    const register unsigned short int TRGSRC01 = 1;
    sbit  TRGSRC01_bit at AD1TRG1.B1;
    const register unsigned short int TRGSRC02 = 2;
    sbit  TRGSRC02_bit at AD1TRG1.B2;
    const register unsigned short int TRGSRC03 = 3;
    sbit  TRGSRC03_bit at AD1TRG1.B3;
    const register unsigned short int TRGSRC04 = 4;
    sbit  TRGSRC04_bit at AD1TRG1.B4;
    const register unsigned short int TRGSRC10 = 8;
    sbit  TRGSRC10_bit at AD1TRG1.B8;
    const register unsigned short int TRGSRC11 = 9;
    sbit  TRGSRC11_bit at AD1TRG1.B9;
    const register unsigned short int TRGSRC12 = 10;
    sbit  TRGSRC12_bit at AD1TRG1.B10;
    const register unsigned short int TRGSRC13 = 11;
    sbit  TRGSRC13_bit at AD1TRG1.B11;
    const register unsigned short int TRGSRC14 = 12;
    sbit  TRGSRC14_bit at AD1TRG1.B12;
    const register unsigned short int TRGSRC20 = 16;
    sbit  TRGSRC20_bit at AD1TRG1.B16;
    const register unsigned short int TRGSRC21 = 17;
    sbit  TRGSRC21_bit at AD1TRG1.B17;
    const register unsigned short int TRGSRC22 = 18;
    sbit  TRGSRC22_bit at AD1TRG1.B18;
    const register unsigned short int TRGSRC23 = 19;
    sbit  TRGSRC23_bit at AD1TRG1.B19;
    const register unsigned short int TRGSRC24 = 20;
    sbit  TRGSRC24_bit at AD1TRG1.B20;
    const register unsigned short int TRGSRC30 = 24;
    sbit  TRGSRC30_bit at AD1TRG1.B24;
    const register unsigned short int TRGSRC31 = 25;
    sbit  TRGSRC31_bit at AD1TRG1.B25;
    const register unsigned short int TRGSRC32 = 26;
    sbit  TRGSRC32_bit at AD1TRG1.B26;
    const register unsigned short int TRGSRC33 = 27;
    sbit  TRGSRC33_bit at AD1TRG1.B27;
    const register unsigned short int TRGSRC34 = 28;
    sbit  TRGSRC34_bit at AD1TRG1.B28;
sfr unsigned long   volatile AD1TRG2          absolute 0xBF84B074;
    const register unsigned short int TRGSRC40 = 0;
    sbit  TRGSRC40_bit at AD1TRG2.B0;
    const register unsigned short int TRGSRC41 = 1;
    sbit  TRGSRC41_bit at AD1TRG2.B1;
    const register unsigned short int TRGSRC42 = 2;
    sbit  TRGSRC42_bit at AD1TRG2.B2;
    const register unsigned short int TRGSRC43 = 3;
    sbit  TRGSRC43_bit at AD1TRG2.B3;
    const register unsigned short int TRGSRC44 = 4;
    sbit  TRGSRC44_bit at AD1TRG2.B4;
    const register unsigned short int TRGSRC50 = 8;
    sbit  TRGSRC50_bit at AD1TRG2.B8;
    const register unsigned short int TRGSRC51 = 9;
    sbit  TRGSRC51_bit at AD1TRG2.B9;
    const register unsigned short int TRGSRC52 = 10;
    sbit  TRGSRC52_bit at AD1TRG2.B10;
    const register unsigned short int TRGSRC53 = 11;
    sbit  TRGSRC53_bit at AD1TRG2.B11;
    const register unsigned short int TRGSRC54 = 12;
    sbit  TRGSRC54_bit at AD1TRG2.B12;
    const register unsigned short int TRGSRC60 = 16;
    sbit  TRGSRC60_bit at AD1TRG2.B16;
    const register unsigned short int TRGSRC61 = 17;
    sbit  TRGSRC61_bit at AD1TRG2.B17;
    const register unsigned short int TRGSRC62 = 18;
    sbit  TRGSRC62_bit at AD1TRG2.B18;
    const register unsigned short int TRGSRC63 = 19;
    sbit  TRGSRC63_bit at AD1TRG2.B19;
    const register unsigned short int TRGSRC64 = 20;
    sbit  TRGSRC64_bit at AD1TRG2.B20;
    const register unsigned short int TRGSRC70 = 24;
    sbit  TRGSRC70_bit at AD1TRG2.B24;
    const register unsigned short int TRGSRC71 = 25;
    sbit  TRGSRC71_bit at AD1TRG2.B25;
    const register unsigned short int TRGSRC72 = 26;
    sbit  TRGSRC72_bit at AD1TRG2.B26;
    const register unsigned short int TRGSRC73 = 27;
    sbit  TRGSRC73_bit at AD1TRG2.B27;
    const register unsigned short int TRGSRC74 = 28;
    sbit  TRGSRC74_bit at AD1TRG2.B28;
sfr unsigned long   volatile AD1TRG3          absolute 0xBF84B078;
    const register unsigned short int TRGSRC80 = 0;
    sbit  TRGSRC80_bit at AD1TRG3.B0;
    const register unsigned short int TRGSRC81 = 1;
    sbit  TRGSRC81_bit at AD1TRG3.B1;
    const register unsigned short int TRGSRC82 = 2;
    sbit  TRGSRC82_bit at AD1TRG3.B2;
    const register unsigned short int TRGSRC83 = 3;
    sbit  TRGSRC83_bit at AD1TRG3.B3;
    const register unsigned short int TRGSRC84 = 4;
    sbit  TRGSRC84_bit at AD1TRG3.B4;
    const register unsigned short int TRGSRC90 = 8;
    sbit  TRGSRC90_bit at AD1TRG3.B8;
    const register unsigned short int TRGSRC91 = 9;
    sbit  TRGSRC91_bit at AD1TRG3.B9;
    const register unsigned short int TRGSRC92 = 10;
    sbit  TRGSRC92_bit at AD1TRG3.B10;
    const register unsigned short int TRGSRC93 = 11;
    sbit  TRGSRC93_bit at AD1TRG3.B11;
    const register unsigned short int TRGSRC94 = 12;
    sbit  TRGSRC94_bit at AD1TRG3.B12;
    const register unsigned short int TRGSRC100 = 16;
    sbit  TRGSRC100_bit at AD1TRG3.B16;
    const register unsigned short int TRGSRC101 = 17;
    sbit  TRGSRC101_bit at AD1TRG3.B17;
    const register unsigned short int TRGSRC102 = 18;
    sbit  TRGSRC102_bit at AD1TRG3.B18;
    const register unsigned short int TRGSRC103 = 19;
    sbit  TRGSRC103_bit at AD1TRG3.B19;
    const register unsigned short int TRGSRC104 = 20;
    sbit  TRGSRC104_bit at AD1TRG3.B20;
    const register unsigned short int TRGSRC110 = 24;
    sbit  TRGSRC110_bit at AD1TRG3.B24;
    const register unsigned short int TRGSRC111 = 25;
    sbit  TRGSRC111_bit at AD1TRG3.B25;
    const register unsigned short int TRGSRC112 = 26;
    sbit  TRGSRC112_bit at AD1TRG3.B26;
    const register unsigned short int TRGSRC113 = 27;
    sbit  TRGSRC113_bit at AD1TRG3.B27;
    const register unsigned short int TRGSRC114 = 28;
    sbit  TRGSRC114_bit at AD1TRG3.B28;
sfr unsigned long   volatile AD1CMPCON1       absolute 0xBF84B090;
    const register unsigned short int IELOLO = 0;
    sbit  IELOLO_bit at AD1CMPCON1.B0;
    const register unsigned short int IELOHI = 1;
    sbit  IELOHI_bit at AD1CMPCON1.B1;
    const register unsigned short int IEHILO = 2;
    sbit  IEHILO_bit at AD1CMPCON1.B2;
    const register unsigned short int IEHIHI = 3;
    sbit  IEHIHI_bit at AD1CMPCON1.B3;
    const register unsigned short int IEBTWN = 4;
    sbit  IEBTWN_bit at AD1CMPCON1.B4;
    const register unsigned short int DCMPED = 5;
    sbit  DCMPED_bit at AD1CMPCON1.B5;
    const register unsigned short int DCMPGIEN = 6;
    sbit  DCMPGIEN_bit at AD1CMPCON1.B6;
    const register unsigned short int ENDCMP = 7;
    sbit  ENDCMP_bit at AD1CMPCON1.B7;
    const register unsigned short int AINID0 = 8;
    sbit  AINID0_bit at AD1CMPCON1.B8;
    const register unsigned short int AINID1 = 9;
    sbit  AINID1_bit at AD1CMPCON1.B9;
    const register unsigned short int AINID2 = 10;
    sbit  AINID2_bit at AD1CMPCON1.B10;
    const register unsigned short int AINID3 = 11;
    sbit  AINID3_bit at AD1CMPCON1.B11;
    const register unsigned short int AINID4 = 12;
    sbit  AINID4_bit at AD1CMPCON1.B12;
sfr unsigned long   volatile AD1CMPCON2       absolute 0xBF84B094;
    sbit  IELOLO_AD1CMPCON2_bit at AD1CMPCON2.B0;
    sbit  IELOHI_AD1CMPCON2_bit at AD1CMPCON2.B1;
    sbit  IEHILO_AD1CMPCON2_bit at AD1CMPCON2.B2;
    sbit  IEHIHI_AD1CMPCON2_bit at AD1CMPCON2.B3;
    sbit  IEBTWN_AD1CMPCON2_bit at AD1CMPCON2.B4;
    sbit  DCMPED_AD1CMPCON2_bit at AD1CMPCON2.B5;
    sbit  DCMPGIEN_AD1CMPCON2_bit at AD1CMPCON2.B6;
    sbit  ENDCMP_AD1CMPCON2_bit at AD1CMPCON2.B7;
    sbit  AINID0_AD1CMPCON2_bit at AD1CMPCON2.B8;
    sbit  AINID1_AD1CMPCON2_bit at AD1CMPCON2.B9;
    sbit  AINID2_AD1CMPCON2_bit at AD1CMPCON2.B10;
    sbit  AINID3_AD1CMPCON2_bit at AD1CMPCON2.B11;
    sbit  AINID4_AD1CMPCON2_bit at AD1CMPCON2.B12;
sfr unsigned long   volatile AD1CMPCON3       absolute 0xBF84B098;
    sbit  IELOLO_AD1CMPCON3_bit at AD1CMPCON3.B0;
    sbit  IELOHI_AD1CMPCON3_bit at AD1CMPCON3.B1;
    sbit  IEHILO_AD1CMPCON3_bit at AD1CMPCON3.B2;
    sbit  IEHIHI_AD1CMPCON3_bit at AD1CMPCON3.B3;
    sbit  IEBTWN_AD1CMPCON3_bit at AD1CMPCON3.B4;
    sbit  DCMPED_AD1CMPCON3_bit at AD1CMPCON3.B5;
    sbit  DCMPGIEN_AD1CMPCON3_bit at AD1CMPCON3.B6;
    sbit  ENDCMP_AD1CMPCON3_bit at AD1CMPCON3.B7;
    sbit  AINID0_AD1CMPCON3_bit at AD1CMPCON3.B8;
    sbit  AINID1_AD1CMPCON3_bit at AD1CMPCON3.B9;
    sbit  AINID2_AD1CMPCON3_bit at AD1CMPCON3.B10;
    sbit  AINID3_AD1CMPCON3_bit at AD1CMPCON3.B11;
    sbit  AINID4_AD1CMPCON3_bit at AD1CMPCON3.B12;
sfr unsigned long   volatile AD1CMPCON4       absolute 0xBF84B09C;
    sbit  IELOLO_AD1CMPCON4_bit at AD1CMPCON4.B0;
    sbit  IELOHI_AD1CMPCON4_bit at AD1CMPCON4.B1;
    sbit  IEHILO_AD1CMPCON4_bit at AD1CMPCON4.B2;
    sbit  IEHIHI_AD1CMPCON4_bit at AD1CMPCON4.B3;
    sbit  IEBTWN_AD1CMPCON4_bit at AD1CMPCON4.B4;
    sbit  DCMPED_AD1CMPCON4_bit at AD1CMPCON4.B5;
    sbit  DCMPGIEN_AD1CMPCON4_bit at AD1CMPCON4.B6;
    sbit  ENDCMP_AD1CMPCON4_bit at AD1CMPCON4.B7;
    sbit  AINID0_AD1CMPCON4_bit at AD1CMPCON4.B8;
    sbit  AINID1_AD1CMPCON4_bit at AD1CMPCON4.B9;
    sbit  AINID2_AD1CMPCON4_bit at AD1CMPCON4.B10;
    sbit  AINID3_AD1CMPCON4_bit at AD1CMPCON4.B11;
    sbit  AINID4_AD1CMPCON4_bit at AD1CMPCON4.B12;
sfr unsigned long   volatile AD1CMPCON5       absolute 0xBF84B0A0;
    sbit  IELOLO_AD1CMPCON5_bit at AD1CMPCON5.B0;
    sbit  IELOHI_AD1CMPCON5_bit at AD1CMPCON5.B1;
    sbit  IEHILO_AD1CMPCON5_bit at AD1CMPCON5.B2;
    sbit  IEHIHI_AD1CMPCON5_bit at AD1CMPCON5.B3;
    sbit  IEBTWN_AD1CMPCON5_bit at AD1CMPCON5.B4;
    sbit  DCMPED_AD1CMPCON5_bit at AD1CMPCON5.B5;
    sbit  DCMPGIEN_AD1CMPCON5_bit at AD1CMPCON5.B6;
    sbit  ENDCMP_AD1CMPCON5_bit at AD1CMPCON5.B7;
    sbit  AINID0_AD1CMPCON5_bit at AD1CMPCON5.B8;
    sbit  AINID1_AD1CMPCON5_bit at AD1CMPCON5.B9;
    sbit  AINID2_AD1CMPCON5_bit at AD1CMPCON5.B10;
    sbit  AINID3_AD1CMPCON5_bit at AD1CMPCON5.B11;
    sbit  AINID4_AD1CMPCON5_bit at AD1CMPCON5.B12;
sfr unsigned long   volatile AD1CMPCON6       absolute 0xBF84B0A4;
    sbit  IELOLO_AD1CMPCON6_bit at AD1CMPCON6.B0;
    sbit  IELOHI_AD1CMPCON6_bit at AD1CMPCON6.B1;
    sbit  IEHILO_AD1CMPCON6_bit at AD1CMPCON6.B2;
    sbit  IEHIHI_AD1CMPCON6_bit at AD1CMPCON6.B3;
    sbit  IEBTWN_AD1CMPCON6_bit at AD1CMPCON6.B4;
    sbit  DCMPED_AD1CMPCON6_bit at AD1CMPCON6.B5;
    sbit  DCMPGIEN_AD1CMPCON6_bit at AD1CMPCON6.B6;
    sbit  ENDCMP_AD1CMPCON6_bit at AD1CMPCON6.B7;
    sbit  AINID0_AD1CMPCON6_bit at AD1CMPCON6.B8;
    sbit  AINID1_AD1CMPCON6_bit at AD1CMPCON6.B9;
    sbit  AINID2_AD1CMPCON6_bit at AD1CMPCON6.B10;
    sbit  AINID3_AD1CMPCON6_bit at AD1CMPCON6.B11;
    sbit  AINID4_AD1CMPCON6_bit at AD1CMPCON6.B12;
sfr unsigned long   volatile AD1DATA0         absolute 0xBF84B0B8;
    const register unsigned short int DATA0 = 0;
    sbit  DATA0_bit at AD1DATA0.B0;
    const register unsigned short int DATA1 = 1;
    sbit  DATA1_bit at AD1DATA0.B1;
    const register unsigned short int DATA2 = 2;
    sbit  DATA2_bit at AD1DATA0.B2;
    const register unsigned short int DATA3 = 3;
    sbit  DATA3_bit at AD1DATA0.B3;
    const register unsigned short int DATA4 = 4;
    sbit  DATA4_bit at AD1DATA0.B4;
    const register unsigned short int DATA5 = 5;
    sbit  DATA5_bit at AD1DATA0.B5;
    const register unsigned short int DATA6 = 6;
    sbit  DATA6_bit at AD1DATA0.B6;
    const register unsigned short int DATA7 = 7;
    sbit  DATA7_bit at AD1DATA0.B7;
    const register unsigned short int DATA8 = 8;
    sbit  DATA8_bit at AD1DATA0.B8;
    const register unsigned short int DATA9 = 9;
    sbit  DATA9_bit at AD1DATA0.B9;
    const register unsigned short int DATA10 = 10;
    sbit  DATA10_bit at AD1DATA0.B10;
    const register unsigned short int DATA11 = 11;
    sbit  DATA11_bit at AD1DATA0.B11;
    const register unsigned short int DATA12 = 12;
    sbit  DATA12_bit at AD1DATA0.B12;
    const register unsigned short int DATA13 = 13;
    sbit  DATA13_bit at AD1DATA0.B13;
    const register unsigned short int DATA14 = 14;
    sbit  DATA14_bit at AD1DATA0.B14;
    const register unsigned short int DATA15 = 15;
    sbit  DATA15_bit at AD1DATA0.B15;
    const register unsigned short int DATA16 = 16;
    sbit  DATA16_bit at AD1DATA0.B16;
    const register unsigned short int DATA17 = 17;
    sbit  DATA17_bit at AD1DATA0.B17;
    const register unsigned short int DATA18 = 18;
    sbit  DATA18_bit at AD1DATA0.B18;
    const register unsigned short int DATA19 = 19;
    sbit  DATA19_bit at AD1DATA0.B19;
    const register unsigned short int DATA20 = 20;
    sbit  DATA20_bit at AD1DATA0.B20;
    const register unsigned short int DATA21 = 21;
    sbit  DATA21_bit at AD1DATA0.B21;
    const register unsigned short int DATA22 = 22;
    sbit  DATA22_bit at AD1DATA0.B22;
    const register unsigned short int DATA23 = 23;
    sbit  DATA23_bit at AD1DATA0.B23;
    const register unsigned short int DATA24 = 24;
    sbit  DATA24_bit at AD1DATA0.B24;
    const register unsigned short int DATA25 = 25;
    sbit  DATA25_bit at AD1DATA0.B25;
    const register unsigned short int DATA26 = 26;
    sbit  DATA26_bit at AD1DATA0.B26;
    const register unsigned short int DATA27 = 27;
    sbit  DATA27_bit at AD1DATA0.B27;
    const register unsigned short int DATA28 = 28;
    sbit  DATA28_bit at AD1DATA0.B28;
    const register unsigned short int DATA29 = 29;
    sbit  DATA29_bit at AD1DATA0.B29;
    const register unsigned short int DATA30 = 30;
    sbit  DATA30_bit at AD1DATA0.B30;
    const register unsigned short int DATA31 = 31;
    sbit  DATA31_bit at AD1DATA0.B31;
sfr unsigned long   volatile AD1DATA1         absolute 0xBF84B0BC;
    sbit  DATA0_AD1DATA1_bit at AD1DATA1.B0;
    sbit  DATA1_AD1DATA1_bit at AD1DATA1.B1;
    sbit  DATA2_AD1DATA1_bit at AD1DATA1.B2;
    sbit  DATA3_AD1DATA1_bit at AD1DATA1.B3;
    sbit  DATA4_AD1DATA1_bit at AD1DATA1.B4;
    sbit  DATA5_AD1DATA1_bit at AD1DATA1.B5;
    sbit  DATA6_AD1DATA1_bit at AD1DATA1.B6;
    sbit  DATA7_AD1DATA1_bit at AD1DATA1.B7;
    sbit  DATA8_AD1DATA1_bit at AD1DATA1.B8;
    sbit  DATA9_AD1DATA1_bit at AD1DATA1.B9;
    sbit  DATA10_AD1DATA1_bit at AD1DATA1.B10;
    sbit  DATA11_AD1DATA1_bit at AD1DATA1.B11;
    sbit  DATA12_AD1DATA1_bit at AD1DATA1.B12;
    sbit  DATA13_AD1DATA1_bit at AD1DATA1.B13;
    sbit  DATA14_AD1DATA1_bit at AD1DATA1.B14;
    sbit  DATA15_AD1DATA1_bit at AD1DATA1.B15;
    sbit  DATA16_AD1DATA1_bit at AD1DATA1.B16;
    sbit  DATA17_AD1DATA1_bit at AD1DATA1.B17;
    sbit  DATA18_AD1DATA1_bit at AD1DATA1.B18;
    sbit  DATA19_AD1DATA1_bit at AD1DATA1.B19;
    sbit  DATA20_AD1DATA1_bit at AD1DATA1.B20;
    sbit  DATA21_AD1DATA1_bit at AD1DATA1.B21;
    sbit  DATA22_AD1DATA1_bit at AD1DATA1.B22;
    sbit  DATA23_AD1DATA1_bit at AD1DATA1.B23;
    sbit  DATA24_AD1DATA1_bit at AD1DATA1.B24;
    sbit  DATA25_AD1DATA1_bit at AD1DATA1.B25;
    sbit  DATA26_AD1DATA1_bit at AD1DATA1.B26;
    sbit  DATA27_AD1DATA1_bit at AD1DATA1.B27;
    sbit  DATA28_AD1DATA1_bit at AD1DATA1.B28;
    sbit  DATA29_AD1DATA1_bit at AD1DATA1.B29;
    sbit  DATA30_AD1DATA1_bit at AD1DATA1.B30;
    sbit  DATA31_AD1DATA1_bit at AD1DATA1.B31;
sfr unsigned long   volatile AD1DATA2         absolute 0xBF84B0C0;
    sbit  DATA0_AD1DATA2_bit at AD1DATA2.B0;
    sbit  DATA1_AD1DATA2_bit at AD1DATA2.B1;
    sbit  DATA2_AD1DATA2_bit at AD1DATA2.B2;
    sbit  DATA3_AD1DATA2_bit at AD1DATA2.B3;
    sbit  DATA4_AD1DATA2_bit at AD1DATA2.B4;
    sbit  DATA5_AD1DATA2_bit at AD1DATA2.B5;
    sbit  DATA6_AD1DATA2_bit at AD1DATA2.B6;
    sbit  DATA7_AD1DATA2_bit at AD1DATA2.B7;
    sbit  DATA8_AD1DATA2_bit at AD1DATA2.B8;
    sbit  DATA9_AD1DATA2_bit at AD1DATA2.B9;
    sbit  DATA10_AD1DATA2_bit at AD1DATA2.B10;
    sbit  DATA11_AD1DATA2_bit at AD1DATA2.B11;
    sbit  DATA12_AD1DATA2_bit at AD1DATA2.B12;
    sbit  DATA13_AD1DATA2_bit at AD1DATA2.B13;
    sbit  DATA14_AD1DATA2_bit at AD1DATA2.B14;
    sbit  DATA15_AD1DATA2_bit at AD1DATA2.B15;
    sbit  DATA16_AD1DATA2_bit at AD1DATA2.B16;
    sbit  DATA17_AD1DATA2_bit at AD1DATA2.B17;
    sbit  DATA18_AD1DATA2_bit at AD1DATA2.B18;
    sbit  DATA19_AD1DATA2_bit at AD1DATA2.B19;
    sbit  DATA20_AD1DATA2_bit at AD1DATA2.B20;
    sbit  DATA21_AD1DATA2_bit at AD1DATA2.B21;
    sbit  DATA22_AD1DATA2_bit at AD1DATA2.B22;
    sbit  DATA23_AD1DATA2_bit at AD1DATA2.B23;
    sbit  DATA24_AD1DATA2_bit at AD1DATA2.B24;
    sbit  DATA25_AD1DATA2_bit at AD1DATA2.B25;
    sbit  DATA26_AD1DATA2_bit at AD1DATA2.B26;
    sbit  DATA27_AD1DATA2_bit at AD1DATA2.B27;
    sbit  DATA28_AD1DATA2_bit at AD1DATA2.B28;
    sbit  DATA29_AD1DATA2_bit at AD1DATA2.B29;
    sbit  DATA30_AD1DATA2_bit at AD1DATA2.B30;
    sbit  DATA31_AD1DATA2_bit at AD1DATA2.B31;
sfr unsigned long   volatile AD1DATA3         absolute 0xBF84B0C4;
    sbit  DATA0_AD1DATA3_bit at AD1DATA3.B0;
    sbit  DATA1_AD1DATA3_bit at AD1DATA3.B1;
    sbit  DATA2_AD1DATA3_bit at AD1DATA3.B2;
    sbit  DATA3_AD1DATA3_bit at AD1DATA3.B3;
    sbit  DATA4_AD1DATA3_bit at AD1DATA3.B4;
    sbit  DATA5_AD1DATA3_bit at AD1DATA3.B5;
    sbit  DATA6_AD1DATA3_bit at AD1DATA3.B6;
    sbit  DATA7_AD1DATA3_bit at AD1DATA3.B7;
    sbit  DATA8_AD1DATA3_bit at AD1DATA3.B8;
    sbit  DATA9_AD1DATA3_bit at AD1DATA3.B9;
    sbit  DATA10_AD1DATA3_bit at AD1DATA3.B10;
    sbit  DATA11_AD1DATA3_bit at AD1DATA3.B11;
    sbit  DATA12_AD1DATA3_bit at AD1DATA3.B12;
    sbit  DATA13_AD1DATA3_bit at AD1DATA3.B13;
    sbit  DATA14_AD1DATA3_bit at AD1DATA3.B14;
    sbit  DATA15_AD1DATA3_bit at AD1DATA3.B15;
    sbit  DATA16_AD1DATA3_bit at AD1DATA3.B16;
    sbit  DATA17_AD1DATA3_bit at AD1DATA3.B17;
    sbit  DATA18_AD1DATA3_bit at AD1DATA3.B18;
    sbit  DATA19_AD1DATA3_bit at AD1DATA3.B19;
    sbit  DATA20_AD1DATA3_bit at AD1DATA3.B20;
    sbit  DATA21_AD1DATA3_bit at AD1DATA3.B21;
    sbit  DATA22_AD1DATA3_bit at AD1DATA3.B22;
    sbit  DATA23_AD1DATA3_bit at AD1DATA3.B23;
    sbit  DATA24_AD1DATA3_bit at AD1DATA3.B24;
    sbit  DATA25_AD1DATA3_bit at AD1DATA3.B25;
    sbit  DATA26_AD1DATA3_bit at AD1DATA3.B26;
    sbit  DATA27_AD1DATA3_bit at AD1DATA3.B27;
    sbit  DATA28_AD1DATA3_bit at AD1DATA3.B28;
    sbit  DATA29_AD1DATA3_bit at AD1DATA3.B29;
    sbit  DATA30_AD1DATA3_bit at AD1DATA3.B30;
    sbit  DATA31_AD1DATA3_bit at AD1DATA3.B31;
sfr unsigned long   volatile AD1DATA4         absolute 0xBF84B0C8;
    sbit  DATA0_AD1DATA4_bit at AD1DATA4.B0;
    sbit  DATA1_AD1DATA4_bit at AD1DATA4.B1;
    sbit  DATA2_AD1DATA4_bit at AD1DATA4.B2;
    sbit  DATA3_AD1DATA4_bit at AD1DATA4.B3;
    sbit  DATA4_AD1DATA4_bit at AD1DATA4.B4;
    sbit  DATA5_AD1DATA4_bit at AD1DATA4.B5;
    sbit  DATA6_AD1DATA4_bit at AD1DATA4.B6;
    sbit  DATA7_AD1DATA4_bit at AD1DATA4.B7;
    sbit  DATA8_AD1DATA4_bit at AD1DATA4.B8;
    sbit  DATA9_AD1DATA4_bit at AD1DATA4.B9;
    sbit  DATA10_AD1DATA4_bit at AD1DATA4.B10;
    sbit  DATA11_AD1DATA4_bit at AD1DATA4.B11;
    sbit  DATA12_AD1DATA4_bit at AD1DATA4.B12;
    sbit  DATA13_AD1DATA4_bit at AD1DATA4.B13;
    sbit  DATA14_AD1DATA4_bit at AD1DATA4.B14;
    sbit  DATA15_AD1DATA4_bit at AD1DATA4.B15;
    sbit  DATA16_AD1DATA4_bit at AD1DATA4.B16;
    sbit  DATA17_AD1DATA4_bit at AD1DATA4.B17;
    sbit  DATA18_AD1DATA4_bit at AD1DATA4.B18;
    sbit  DATA19_AD1DATA4_bit at AD1DATA4.B19;
    sbit  DATA20_AD1DATA4_bit at AD1DATA4.B20;
    sbit  DATA21_AD1DATA4_bit at AD1DATA4.B21;
    sbit  DATA22_AD1DATA4_bit at AD1DATA4.B22;
    sbit  DATA23_AD1DATA4_bit at AD1DATA4.B23;
    sbit  DATA24_AD1DATA4_bit at AD1DATA4.B24;
    sbit  DATA25_AD1DATA4_bit at AD1DATA4.B25;
    sbit  DATA26_AD1DATA4_bit at AD1DATA4.B26;
    sbit  DATA27_AD1DATA4_bit at AD1DATA4.B27;
    sbit  DATA28_AD1DATA4_bit at AD1DATA4.B28;
    sbit  DATA29_AD1DATA4_bit at AD1DATA4.B29;
    sbit  DATA30_AD1DATA4_bit at AD1DATA4.B30;
    sbit  DATA31_AD1DATA4_bit at AD1DATA4.B31;
sfr unsigned long   volatile AD1DATA5         absolute 0xBF84B0CC;
    sbit  DATA0_AD1DATA5_bit at AD1DATA5.B0;
    sbit  DATA1_AD1DATA5_bit at AD1DATA5.B1;
    sbit  DATA2_AD1DATA5_bit at AD1DATA5.B2;
    sbit  DATA3_AD1DATA5_bit at AD1DATA5.B3;
    sbit  DATA4_AD1DATA5_bit at AD1DATA5.B4;
    sbit  DATA5_AD1DATA5_bit at AD1DATA5.B5;
    sbit  DATA6_AD1DATA5_bit at AD1DATA5.B6;
    sbit  DATA7_AD1DATA5_bit at AD1DATA5.B7;
    sbit  DATA8_AD1DATA5_bit at AD1DATA5.B8;
    sbit  DATA9_AD1DATA5_bit at AD1DATA5.B9;
    sbit  DATA10_AD1DATA5_bit at AD1DATA5.B10;
    sbit  DATA11_AD1DATA5_bit at AD1DATA5.B11;
    sbit  DATA12_AD1DATA5_bit at AD1DATA5.B12;
    sbit  DATA13_AD1DATA5_bit at AD1DATA5.B13;
    sbit  DATA14_AD1DATA5_bit at AD1DATA5.B14;
    sbit  DATA15_AD1DATA5_bit at AD1DATA5.B15;
    sbit  DATA16_AD1DATA5_bit at AD1DATA5.B16;
    sbit  DATA17_AD1DATA5_bit at AD1DATA5.B17;
    sbit  DATA18_AD1DATA5_bit at AD1DATA5.B18;
    sbit  DATA19_AD1DATA5_bit at AD1DATA5.B19;
    sbit  DATA20_AD1DATA5_bit at AD1DATA5.B20;
    sbit  DATA21_AD1DATA5_bit at AD1DATA5.B21;
    sbit  DATA22_AD1DATA5_bit at AD1DATA5.B22;
    sbit  DATA23_AD1DATA5_bit at AD1DATA5.B23;
    sbit  DATA24_AD1DATA5_bit at AD1DATA5.B24;
    sbit  DATA25_AD1DATA5_bit at AD1DATA5.B25;
    sbit  DATA26_AD1DATA5_bit at AD1DATA5.B26;
    sbit  DATA27_AD1DATA5_bit at AD1DATA5.B27;
    sbit  DATA28_AD1DATA5_bit at AD1DATA5.B28;
    sbit  DATA29_AD1DATA5_bit at AD1DATA5.B29;
    sbit  DATA30_AD1DATA5_bit at AD1DATA5.B30;
    sbit  DATA31_AD1DATA5_bit at AD1DATA5.B31;
sfr unsigned long   volatile AD1DATA6         absolute 0xBF84B0D0;
    sbit  DATA0_AD1DATA6_bit at AD1DATA6.B0;
    sbit  DATA1_AD1DATA6_bit at AD1DATA6.B1;
    sbit  DATA2_AD1DATA6_bit at AD1DATA6.B2;
    sbit  DATA3_AD1DATA6_bit at AD1DATA6.B3;
    sbit  DATA4_AD1DATA6_bit at AD1DATA6.B4;
    sbit  DATA5_AD1DATA6_bit at AD1DATA6.B5;
    sbit  DATA6_AD1DATA6_bit at AD1DATA6.B6;
    sbit  DATA7_AD1DATA6_bit at AD1DATA6.B7;
    sbit  DATA8_AD1DATA6_bit at AD1DATA6.B8;
    sbit  DATA9_AD1DATA6_bit at AD1DATA6.B9;
    sbit  DATA10_AD1DATA6_bit at AD1DATA6.B10;
    sbit  DATA11_AD1DATA6_bit at AD1DATA6.B11;
    sbit  DATA12_AD1DATA6_bit at AD1DATA6.B12;
    sbit  DATA13_AD1DATA6_bit at AD1DATA6.B13;
    sbit  DATA14_AD1DATA6_bit at AD1DATA6.B14;
    sbit  DATA15_AD1DATA6_bit at AD1DATA6.B15;
    sbit  DATA16_AD1DATA6_bit at AD1DATA6.B16;
    sbit  DATA17_AD1DATA6_bit at AD1DATA6.B17;
    sbit  DATA18_AD1DATA6_bit at AD1DATA6.B18;
    sbit  DATA19_AD1DATA6_bit at AD1DATA6.B19;
    sbit  DATA20_AD1DATA6_bit at AD1DATA6.B20;
    sbit  DATA21_AD1DATA6_bit at AD1DATA6.B21;
    sbit  DATA22_AD1DATA6_bit at AD1DATA6.B22;
    sbit  DATA23_AD1DATA6_bit at AD1DATA6.B23;
    sbit  DATA24_AD1DATA6_bit at AD1DATA6.B24;
    sbit  DATA25_AD1DATA6_bit at AD1DATA6.B25;
    sbit  DATA26_AD1DATA6_bit at AD1DATA6.B26;
    sbit  DATA27_AD1DATA6_bit at AD1DATA6.B27;
    sbit  DATA28_AD1DATA6_bit at AD1DATA6.B28;
    sbit  DATA29_AD1DATA6_bit at AD1DATA6.B29;
    sbit  DATA30_AD1DATA6_bit at AD1DATA6.B30;
    sbit  DATA31_AD1DATA6_bit at AD1DATA6.B31;
sfr unsigned long   volatile AD1DATA7         absolute 0xBF84B0D4;
    sbit  DATA0_AD1DATA7_bit at AD1DATA7.B0;
    sbit  DATA1_AD1DATA7_bit at AD1DATA7.B1;
    sbit  DATA2_AD1DATA7_bit at AD1DATA7.B2;
    sbit  DATA3_AD1DATA7_bit at AD1DATA7.B3;
    sbit  DATA4_AD1DATA7_bit at AD1DATA7.B4;
    sbit  DATA5_AD1DATA7_bit at AD1DATA7.B5;
    sbit  DATA6_AD1DATA7_bit at AD1DATA7.B6;
    sbit  DATA7_AD1DATA7_bit at AD1DATA7.B7;
    sbit  DATA8_AD1DATA7_bit at AD1DATA7.B8;
    sbit  DATA9_AD1DATA7_bit at AD1DATA7.B9;
    sbit  DATA10_AD1DATA7_bit at AD1DATA7.B10;
    sbit  DATA11_AD1DATA7_bit at AD1DATA7.B11;
    sbit  DATA12_AD1DATA7_bit at AD1DATA7.B12;
    sbit  DATA13_AD1DATA7_bit at AD1DATA7.B13;
    sbit  DATA14_AD1DATA7_bit at AD1DATA7.B14;
    sbit  DATA15_AD1DATA7_bit at AD1DATA7.B15;
    sbit  DATA16_AD1DATA7_bit at AD1DATA7.B16;
    sbit  DATA17_AD1DATA7_bit at AD1DATA7.B17;
    sbit  DATA18_AD1DATA7_bit at AD1DATA7.B18;
    sbit  DATA19_AD1DATA7_bit at AD1DATA7.B19;
    sbit  DATA20_AD1DATA7_bit at AD1DATA7.B20;
    sbit  DATA21_AD1DATA7_bit at AD1DATA7.B21;
    sbit  DATA22_AD1DATA7_bit at AD1DATA7.B22;
    sbit  DATA23_AD1DATA7_bit at AD1DATA7.B23;
    sbit  DATA24_AD1DATA7_bit at AD1DATA7.B24;
    sbit  DATA25_AD1DATA7_bit at AD1DATA7.B25;
    sbit  DATA26_AD1DATA7_bit at AD1DATA7.B26;
    sbit  DATA27_AD1DATA7_bit at AD1DATA7.B27;
    sbit  DATA28_AD1DATA7_bit at AD1DATA7.B28;
    sbit  DATA29_AD1DATA7_bit at AD1DATA7.B29;
    sbit  DATA30_AD1DATA7_bit at AD1DATA7.B30;
    sbit  DATA31_AD1DATA7_bit at AD1DATA7.B31;
sfr unsigned long   volatile AD1DATA8         absolute 0xBF84B0D8;
    sbit  DATA0_AD1DATA8_bit at AD1DATA8.B0;
    sbit  DATA1_AD1DATA8_bit at AD1DATA8.B1;
    sbit  DATA2_AD1DATA8_bit at AD1DATA8.B2;
    sbit  DATA3_AD1DATA8_bit at AD1DATA8.B3;
    sbit  DATA4_AD1DATA8_bit at AD1DATA8.B4;
    sbit  DATA5_AD1DATA8_bit at AD1DATA8.B5;
    sbit  DATA6_AD1DATA8_bit at AD1DATA8.B6;
    sbit  DATA7_AD1DATA8_bit at AD1DATA8.B7;
    sbit  DATA8_AD1DATA8_bit at AD1DATA8.B8;
    sbit  DATA9_AD1DATA8_bit at AD1DATA8.B9;
    sbit  DATA10_AD1DATA8_bit at AD1DATA8.B10;
    sbit  DATA11_AD1DATA8_bit at AD1DATA8.B11;
    sbit  DATA12_AD1DATA8_bit at AD1DATA8.B12;
    sbit  DATA13_AD1DATA8_bit at AD1DATA8.B13;
    sbit  DATA14_AD1DATA8_bit at AD1DATA8.B14;
    sbit  DATA15_AD1DATA8_bit at AD1DATA8.B15;
    sbit  DATA16_AD1DATA8_bit at AD1DATA8.B16;
    sbit  DATA17_AD1DATA8_bit at AD1DATA8.B17;
    sbit  DATA18_AD1DATA8_bit at AD1DATA8.B18;
    sbit  DATA19_AD1DATA8_bit at AD1DATA8.B19;
    sbit  DATA20_AD1DATA8_bit at AD1DATA8.B20;
    sbit  DATA21_AD1DATA8_bit at AD1DATA8.B21;
    sbit  DATA22_AD1DATA8_bit at AD1DATA8.B22;
    sbit  DATA23_AD1DATA8_bit at AD1DATA8.B23;
    sbit  DATA24_AD1DATA8_bit at AD1DATA8.B24;
    sbit  DATA25_AD1DATA8_bit at AD1DATA8.B25;
    sbit  DATA26_AD1DATA8_bit at AD1DATA8.B26;
    sbit  DATA27_AD1DATA8_bit at AD1DATA8.B27;
    sbit  DATA28_AD1DATA8_bit at AD1DATA8.B28;
    sbit  DATA29_AD1DATA8_bit at AD1DATA8.B29;
    sbit  DATA30_AD1DATA8_bit at AD1DATA8.B30;
    sbit  DATA31_AD1DATA8_bit at AD1DATA8.B31;
sfr unsigned long   volatile AD1DATA9         absolute 0xBF84B0DC;
    sbit  DATA0_AD1DATA9_bit at AD1DATA9.B0;
    sbit  DATA1_AD1DATA9_bit at AD1DATA9.B1;
    sbit  DATA2_AD1DATA9_bit at AD1DATA9.B2;
    sbit  DATA3_AD1DATA9_bit at AD1DATA9.B3;
    sbit  DATA4_AD1DATA9_bit at AD1DATA9.B4;
    sbit  DATA5_AD1DATA9_bit at AD1DATA9.B5;
    sbit  DATA6_AD1DATA9_bit at AD1DATA9.B6;
    sbit  DATA7_AD1DATA9_bit at AD1DATA9.B7;
    sbit  DATA8_AD1DATA9_bit at AD1DATA9.B8;
    sbit  DATA9_AD1DATA9_bit at AD1DATA9.B9;
    sbit  DATA10_AD1DATA9_bit at AD1DATA9.B10;
    sbit  DATA11_AD1DATA9_bit at AD1DATA9.B11;
    sbit  DATA12_AD1DATA9_bit at AD1DATA9.B12;
    sbit  DATA13_AD1DATA9_bit at AD1DATA9.B13;
    sbit  DATA14_AD1DATA9_bit at AD1DATA9.B14;
    sbit  DATA15_AD1DATA9_bit at AD1DATA9.B15;
    sbit  DATA16_AD1DATA9_bit at AD1DATA9.B16;
    sbit  DATA17_AD1DATA9_bit at AD1DATA9.B17;
    sbit  DATA18_AD1DATA9_bit at AD1DATA9.B18;
    sbit  DATA19_AD1DATA9_bit at AD1DATA9.B19;
    sbit  DATA20_AD1DATA9_bit at AD1DATA9.B20;
    sbit  DATA21_AD1DATA9_bit at AD1DATA9.B21;
    sbit  DATA22_AD1DATA9_bit at AD1DATA9.B22;
    sbit  DATA23_AD1DATA9_bit at AD1DATA9.B23;
    sbit  DATA24_AD1DATA9_bit at AD1DATA9.B24;
    sbit  DATA25_AD1DATA9_bit at AD1DATA9.B25;
    sbit  DATA26_AD1DATA9_bit at AD1DATA9.B26;
    sbit  DATA27_AD1DATA9_bit at AD1DATA9.B27;
    sbit  DATA28_AD1DATA9_bit at AD1DATA9.B28;
    sbit  DATA29_AD1DATA9_bit at AD1DATA9.B29;
    sbit  DATA30_AD1DATA9_bit at AD1DATA9.B30;
    sbit  DATA31_AD1DATA9_bit at AD1DATA9.B31;
sfr unsigned long   volatile AD1DATA10        absolute 0xBF84B0E0;
    sbit  DATA0_AD1DATA10_bit at AD1DATA10.B0;
    sbit  DATA1_AD1DATA10_bit at AD1DATA10.B1;
    sbit  DATA2_AD1DATA10_bit at AD1DATA10.B2;
    sbit  DATA3_AD1DATA10_bit at AD1DATA10.B3;
    sbit  DATA4_AD1DATA10_bit at AD1DATA10.B4;
    sbit  DATA5_AD1DATA10_bit at AD1DATA10.B5;
    sbit  DATA6_AD1DATA10_bit at AD1DATA10.B6;
    sbit  DATA7_AD1DATA10_bit at AD1DATA10.B7;
    sbit  DATA8_AD1DATA10_bit at AD1DATA10.B8;
    sbit  DATA9_AD1DATA10_bit at AD1DATA10.B9;
    sbit  DATA10_AD1DATA10_bit at AD1DATA10.B10;
    sbit  DATA11_AD1DATA10_bit at AD1DATA10.B11;
    sbit  DATA12_AD1DATA10_bit at AD1DATA10.B12;
    sbit  DATA13_AD1DATA10_bit at AD1DATA10.B13;
    sbit  DATA14_AD1DATA10_bit at AD1DATA10.B14;
    sbit  DATA15_AD1DATA10_bit at AD1DATA10.B15;
    sbit  DATA16_AD1DATA10_bit at AD1DATA10.B16;
    sbit  DATA17_AD1DATA10_bit at AD1DATA10.B17;
    sbit  DATA18_AD1DATA10_bit at AD1DATA10.B18;
    sbit  DATA19_AD1DATA10_bit at AD1DATA10.B19;
    sbit  DATA20_AD1DATA10_bit at AD1DATA10.B20;
    sbit  DATA21_AD1DATA10_bit at AD1DATA10.B21;
    sbit  DATA22_AD1DATA10_bit at AD1DATA10.B22;
    sbit  DATA23_AD1DATA10_bit at AD1DATA10.B23;
    sbit  DATA24_AD1DATA10_bit at AD1DATA10.B24;
    sbit  DATA25_AD1DATA10_bit at AD1DATA10.B25;
    sbit  DATA26_AD1DATA10_bit at AD1DATA10.B26;
    sbit  DATA27_AD1DATA10_bit at AD1DATA10.B27;
    sbit  DATA28_AD1DATA10_bit at AD1DATA10.B28;
    sbit  DATA29_AD1DATA10_bit at AD1DATA10.B29;
    sbit  DATA30_AD1DATA10_bit at AD1DATA10.B30;
    sbit  DATA31_AD1DATA10_bit at AD1DATA10.B31;
sfr unsigned long   volatile AD1DATA11        absolute 0xBF84B0E4;
    sbit  DATA0_AD1DATA11_bit at AD1DATA11.B0;
    sbit  DATA1_AD1DATA11_bit at AD1DATA11.B1;
    sbit  DATA2_AD1DATA11_bit at AD1DATA11.B2;
    sbit  DATA3_AD1DATA11_bit at AD1DATA11.B3;
    sbit  DATA4_AD1DATA11_bit at AD1DATA11.B4;
    sbit  DATA5_AD1DATA11_bit at AD1DATA11.B5;
    sbit  DATA6_AD1DATA11_bit at AD1DATA11.B6;
    sbit  DATA7_AD1DATA11_bit at AD1DATA11.B7;
    sbit  DATA8_AD1DATA11_bit at AD1DATA11.B8;
    sbit  DATA9_AD1DATA11_bit at AD1DATA11.B9;
    sbit  DATA10_AD1DATA11_bit at AD1DATA11.B10;
    sbit  DATA11_AD1DATA11_bit at AD1DATA11.B11;
    sbit  DATA12_AD1DATA11_bit at AD1DATA11.B12;
    sbit  DATA13_AD1DATA11_bit at AD1DATA11.B13;
    sbit  DATA14_AD1DATA11_bit at AD1DATA11.B14;
    sbit  DATA15_AD1DATA11_bit at AD1DATA11.B15;
    sbit  DATA16_AD1DATA11_bit at AD1DATA11.B16;
    sbit  DATA17_AD1DATA11_bit at AD1DATA11.B17;
    sbit  DATA18_AD1DATA11_bit at AD1DATA11.B18;
    sbit  DATA19_AD1DATA11_bit at AD1DATA11.B19;
    sbit  DATA20_AD1DATA11_bit at AD1DATA11.B20;
    sbit  DATA21_AD1DATA11_bit at AD1DATA11.B21;
    sbit  DATA22_AD1DATA11_bit at AD1DATA11.B22;
    sbit  DATA23_AD1DATA11_bit at AD1DATA11.B23;
    sbit  DATA24_AD1DATA11_bit at AD1DATA11.B24;
    sbit  DATA25_AD1DATA11_bit at AD1DATA11.B25;
    sbit  DATA26_AD1DATA11_bit at AD1DATA11.B26;
    sbit  DATA27_AD1DATA11_bit at AD1DATA11.B27;
    sbit  DATA28_AD1DATA11_bit at AD1DATA11.B28;
    sbit  DATA29_AD1DATA11_bit at AD1DATA11.B29;
    sbit  DATA30_AD1DATA11_bit at AD1DATA11.B30;
    sbit  DATA31_AD1DATA11_bit at AD1DATA11.B31;
sfr unsigned long   volatile AD1DATA12        absolute 0xBF84B0E8;
    sbit  DATA0_AD1DATA12_bit at AD1DATA12.B0;
    sbit  DATA1_AD1DATA12_bit at AD1DATA12.B1;
    sbit  DATA2_AD1DATA12_bit at AD1DATA12.B2;
    sbit  DATA3_AD1DATA12_bit at AD1DATA12.B3;
    sbit  DATA4_AD1DATA12_bit at AD1DATA12.B4;
    sbit  DATA5_AD1DATA12_bit at AD1DATA12.B5;
    sbit  DATA6_AD1DATA12_bit at AD1DATA12.B6;
    sbit  DATA7_AD1DATA12_bit at AD1DATA12.B7;
    sbit  DATA8_AD1DATA12_bit at AD1DATA12.B8;
    sbit  DATA9_AD1DATA12_bit at AD1DATA12.B9;
    sbit  DATA10_AD1DATA12_bit at AD1DATA12.B10;
    sbit  DATA11_AD1DATA12_bit at AD1DATA12.B11;
    sbit  DATA12_AD1DATA12_bit at AD1DATA12.B12;
    sbit  DATA13_AD1DATA12_bit at AD1DATA12.B13;
    sbit  DATA14_AD1DATA12_bit at AD1DATA12.B14;
    sbit  DATA15_AD1DATA12_bit at AD1DATA12.B15;
    sbit  DATA16_AD1DATA12_bit at AD1DATA12.B16;
    sbit  DATA17_AD1DATA12_bit at AD1DATA12.B17;
    sbit  DATA18_AD1DATA12_bit at AD1DATA12.B18;
    sbit  DATA19_AD1DATA12_bit at AD1DATA12.B19;
    sbit  DATA20_AD1DATA12_bit at AD1DATA12.B20;
    sbit  DATA21_AD1DATA12_bit at AD1DATA12.B21;
    sbit  DATA22_AD1DATA12_bit at AD1DATA12.B22;
    sbit  DATA23_AD1DATA12_bit at AD1DATA12.B23;
    sbit  DATA24_AD1DATA12_bit at AD1DATA12.B24;
    sbit  DATA25_AD1DATA12_bit at AD1DATA12.B25;
    sbit  DATA26_AD1DATA12_bit at AD1DATA12.B26;
    sbit  DATA27_AD1DATA12_bit at AD1DATA12.B27;
    sbit  DATA28_AD1DATA12_bit at AD1DATA12.B28;
    sbit  DATA29_AD1DATA12_bit at AD1DATA12.B29;
    sbit  DATA30_AD1DATA12_bit at AD1DATA12.B30;
    sbit  DATA31_AD1DATA12_bit at AD1DATA12.B31;
sfr unsigned long   volatile AD1DATA13        absolute 0xBF84B0EC;
    sbit  DATA0_AD1DATA13_bit at AD1DATA13.B0;
    sbit  DATA1_AD1DATA13_bit at AD1DATA13.B1;
    sbit  DATA2_AD1DATA13_bit at AD1DATA13.B2;
    sbit  DATA3_AD1DATA13_bit at AD1DATA13.B3;
    sbit  DATA4_AD1DATA13_bit at AD1DATA13.B4;
    sbit  DATA5_AD1DATA13_bit at AD1DATA13.B5;
    sbit  DATA6_AD1DATA13_bit at AD1DATA13.B6;
    sbit  DATA7_AD1DATA13_bit at AD1DATA13.B7;
    sbit  DATA8_AD1DATA13_bit at AD1DATA13.B8;
    sbit  DATA9_AD1DATA13_bit at AD1DATA13.B9;
    sbit  DATA10_AD1DATA13_bit at AD1DATA13.B10;
    sbit  DATA11_AD1DATA13_bit at AD1DATA13.B11;
    sbit  DATA12_AD1DATA13_bit at AD1DATA13.B12;
    sbit  DATA13_AD1DATA13_bit at AD1DATA13.B13;
    sbit  DATA14_AD1DATA13_bit at AD1DATA13.B14;
    sbit  DATA15_AD1DATA13_bit at AD1DATA13.B15;
    sbit  DATA16_AD1DATA13_bit at AD1DATA13.B16;
    sbit  DATA17_AD1DATA13_bit at AD1DATA13.B17;
    sbit  DATA18_AD1DATA13_bit at AD1DATA13.B18;
    sbit  DATA19_AD1DATA13_bit at AD1DATA13.B19;
    sbit  DATA20_AD1DATA13_bit at AD1DATA13.B20;
    sbit  DATA21_AD1DATA13_bit at AD1DATA13.B21;
    sbit  DATA22_AD1DATA13_bit at AD1DATA13.B22;
    sbit  DATA23_AD1DATA13_bit at AD1DATA13.B23;
    sbit  DATA24_AD1DATA13_bit at AD1DATA13.B24;
    sbit  DATA25_AD1DATA13_bit at AD1DATA13.B25;
    sbit  DATA26_AD1DATA13_bit at AD1DATA13.B26;
    sbit  DATA27_AD1DATA13_bit at AD1DATA13.B27;
    sbit  DATA28_AD1DATA13_bit at AD1DATA13.B28;
    sbit  DATA29_AD1DATA13_bit at AD1DATA13.B29;
    sbit  DATA30_AD1DATA13_bit at AD1DATA13.B30;
    sbit  DATA31_AD1DATA13_bit at AD1DATA13.B31;
sfr unsigned long   volatile AD1DATA14        absolute 0xBF84B0F0;
    sbit  DATA0_AD1DATA14_bit at AD1DATA14.B0;
    sbit  DATA1_AD1DATA14_bit at AD1DATA14.B1;
    sbit  DATA2_AD1DATA14_bit at AD1DATA14.B2;
    sbit  DATA3_AD1DATA14_bit at AD1DATA14.B3;
    sbit  DATA4_AD1DATA14_bit at AD1DATA14.B4;
    sbit  DATA5_AD1DATA14_bit at AD1DATA14.B5;
    sbit  DATA6_AD1DATA14_bit at AD1DATA14.B6;
    sbit  DATA7_AD1DATA14_bit at AD1DATA14.B7;
    sbit  DATA8_AD1DATA14_bit at AD1DATA14.B8;
    sbit  DATA9_AD1DATA14_bit at AD1DATA14.B9;
    sbit  DATA10_AD1DATA14_bit at AD1DATA14.B10;
    sbit  DATA11_AD1DATA14_bit at AD1DATA14.B11;
    sbit  DATA12_AD1DATA14_bit at AD1DATA14.B12;
    sbit  DATA13_AD1DATA14_bit at AD1DATA14.B13;
    sbit  DATA14_AD1DATA14_bit at AD1DATA14.B14;
    sbit  DATA15_AD1DATA14_bit at AD1DATA14.B15;
    sbit  DATA16_AD1DATA14_bit at AD1DATA14.B16;
    sbit  DATA17_AD1DATA14_bit at AD1DATA14.B17;
    sbit  DATA18_AD1DATA14_bit at AD1DATA14.B18;
    sbit  DATA19_AD1DATA14_bit at AD1DATA14.B19;
    sbit  DATA20_AD1DATA14_bit at AD1DATA14.B20;
    sbit  DATA21_AD1DATA14_bit at AD1DATA14.B21;
    sbit  DATA22_AD1DATA14_bit at AD1DATA14.B22;
    sbit  DATA23_AD1DATA14_bit at AD1DATA14.B23;
    sbit  DATA24_AD1DATA14_bit at AD1DATA14.B24;
    sbit  DATA25_AD1DATA14_bit at AD1DATA14.B25;
    sbit  DATA26_AD1DATA14_bit at AD1DATA14.B26;
    sbit  DATA27_AD1DATA14_bit at AD1DATA14.B27;
    sbit  DATA28_AD1DATA14_bit at AD1DATA14.B28;
    sbit  DATA29_AD1DATA14_bit at AD1DATA14.B29;
    sbit  DATA30_AD1DATA14_bit at AD1DATA14.B30;
    sbit  DATA31_AD1DATA14_bit at AD1DATA14.B31;
sfr unsigned long   volatile AD1DATA15        absolute 0xBF84B0F4;
    sbit  DATA0_AD1DATA15_bit at AD1DATA15.B0;
    sbit  DATA1_AD1DATA15_bit at AD1DATA15.B1;
    sbit  DATA2_AD1DATA15_bit at AD1DATA15.B2;
    sbit  DATA3_AD1DATA15_bit at AD1DATA15.B3;
    sbit  DATA4_AD1DATA15_bit at AD1DATA15.B4;
    sbit  DATA5_AD1DATA15_bit at AD1DATA15.B5;
    sbit  DATA6_AD1DATA15_bit at AD1DATA15.B6;
    sbit  DATA7_AD1DATA15_bit at AD1DATA15.B7;
    sbit  DATA8_AD1DATA15_bit at AD1DATA15.B8;
    sbit  DATA9_AD1DATA15_bit at AD1DATA15.B9;
    sbit  DATA10_AD1DATA15_bit at AD1DATA15.B10;
    sbit  DATA11_AD1DATA15_bit at AD1DATA15.B11;
    sbit  DATA12_AD1DATA15_bit at AD1DATA15.B12;
    sbit  DATA13_AD1DATA15_bit at AD1DATA15.B13;
    sbit  DATA14_AD1DATA15_bit at AD1DATA15.B14;
    sbit  DATA15_AD1DATA15_bit at AD1DATA15.B15;
    sbit  DATA16_AD1DATA15_bit at AD1DATA15.B16;
    sbit  DATA17_AD1DATA15_bit at AD1DATA15.B17;
    sbit  DATA18_AD1DATA15_bit at AD1DATA15.B18;
    sbit  DATA19_AD1DATA15_bit at AD1DATA15.B19;
    sbit  DATA20_AD1DATA15_bit at AD1DATA15.B20;
    sbit  DATA21_AD1DATA15_bit at AD1DATA15.B21;
    sbit  DATA22_AD1DATA15_bit at AD1DATA15.B22;
    sbit  DATA23_AD1DATA15_bit at AD1DATA15.B23;
    sbit  DATA24_AD1DATA15_bit at AD1DATA15.B24;
    sbit  DATA25_AD1DATA15_bit at AD1DATA15.B25;
    sbit  DATA26_AD1DATA15_bit at AD1DATA15.B26;
    sbit  DATA27_AD1DATA15_bit at AD1DATA15.B27;
    sbit  DATA28_AD1DATA15_bit at AD1DATA15.B28;
    sbit  DATA29_AD1DATA15_bit at AD1DATA15.B29;
    sbit  DATA30_AD1DATA15_bit at AD1DATA15.B30;
    sbit  DATA31_AD1DATA15_bit at AD1DATA15.B31;
sfr unsigned long   volatile AD1DATA16        absolute 0xBF84B0F8;
    sbit  DATA0_AD1DATA16_bit at AD1DATA16.B0;
    sbit  DATA1_AD1DATA16_bit at AD1DATA16.B1;
    sbit  DATA2_AD1DATA16_bit at AD1DATA16.B2;
    sbit  DATA3_AD1DATA16_bit at AD1DATA16.B3;
    sbit  DATA4_AD1DATA16_bit at AD1DATA16.B4;
    sbit  DATA5_AD1DATA16_bit at AD1DATA16.B5;
    sbit  DATA6_AD1DATA16_bit at AD1DATA16.B6;
    sbit  DATA7_AD1DATA16_bit at AD1DATA16.B7;
    sbit  DATA8_AD1DATA16_bit at AD1DATA16.B8;
    sbit  DATA9_AD1DATA16_bit at AD1DATA16.B9;
    sbit  DATA10_AD1DATA16_bit at AD1DATA16.B10;
    sbit  DATA11_AD1DATA16_bit at AD1DATA16.B11;
    sbit  DATA12_AD1DATA16_bit at AD1DATA16.B12;
    sbit  DATA13_AD1DATA16_bit at AD1DATA16.B13;
    sbit  DATA14_AD1DATA16_bit at AD1DATA16.B14;
    sbit  DATA15_AD1DATA16_bit at AD1DATA16.B15;
    sbit  DATA16_AD1DATA16_bit at AD1DATA16.B16;
    sbit  DATA17_AD1DATA16_bit at AD1DATA16.B17;
    sbit  DATA18_AD1DATA16_bit at AD1DATA16.B18;
    sbit  DATA19_AD1DATA16_bit at AD1DATA16.B19;
    sbit  DATA20_AD1DATA16_bit at AD1DATA16.B20;
    sbit  DATA21_AD1DATA16_bit at AD1DATA16.B21;
    sbit  DATA22_AD1DATA16_bit at AD1DATA16.B22;
    sbit  DATA23_AD1DATA16_bit at AD1DATA16.B23;
    sbit  DATA24_AD1DATA16_bit at AD1DATA16.B24;
    sbit  DATA25_AD1DATA16_bit at AD1DATA16.B25;
    sbit  DATA26_AD1DATA16_bit at AD1DATA16.B26;
    sbit  DATA27_AD1DATA16_bit at AD1DATA16.B27;
    sbit  DATA28_AD1DATA16_bit at AD1DATA16.B28;
    sbit  DATA29_AD1DATA16_bit at AD1DATA16.B29;
    sbit  DATA30_AD1DATA16_bit at AD1DATA16.B30;
    sbit  DATA31_AD1DATA16_bit at AD1DATA16.B31;
sfr unsigned long   volatile AD1DATA17        absolute 0xBF84B0FC;
    sbit  DATA0_AD1DATA17_bit at AD1DATA17.B0;
    sbit  DATA1_AD1DATA17_bit at AD1DATA17.B1;
    sbit  DATA2_AD1DATA17_bit at AD1DATA17.B2;
    sbit  DATA3_AD1DATA17_bit at AD1DATA17.B3;
    sbit  DATA4_AD1DATA17_bit at AD1DATA17.B4;
    sbit  DATA5_AD1DATA17_bit at AD1DATA17.B5;
    sbit  DATA6_AD1DATA17_bit at AD1DATA17.B6;
    sbit  DATA7_AD1DATA17_bit at AD1DATA17.B7;
    sbit  DATA8_AD1DATA17_bit at AD1DATA17.B8;
    sbit  DATA9_AD1DATA17_bit at AD1DATA17.B9;
    sbit  DATA10_AD1DATA17_bit at AD1DATA17.B10;
    sbit  DATA11_AD1DATA17_bit at AD1DATA17.B11;
    sbit  DATA12_AD1DATA17_bit at AD1DATA17.B12;
    sbit  DATA13_AD1DATA17_bit at AD1DATA17.B13;
    sbit  DATA14_AD1DATA17_bit at AD1DATA17.B14;
    sbit  DATA15_AD1DATA17_bit at AD1DATA17.B15;
    sbit  DATA16_AD1DATA17_bit at AD1DATA17.B16;
    sbit  DATA17_AD1DATA17_bit at AD1DATA17.B17;
    sbit  DATA18_AD1DATA17_bit at AD1DATA17.B18;
    sbit  DATA19_AD1DATA17_bit at AD1DATA17.B19;
    sbit  DATA20_AD1DATA17_bit at AD1DATA17.B20;
    sbit  DATA21_AD1DATA17_bit at AD1DATA17.B21;
    sbit  DATA22_AD1DATA17_bit at AD1DATA17.B22;
    sbit  DATA23_AD1DATA17_bit at AD1DATA17.B23;
    sbit  DATA24_AD1DATA17_bit at AD1DATA17.B24;
    sbit  DATA25_AD1DATA17_bit at AD1DATA17.B25;
    sbit  DATA26_AD1DATA17_bit at AD1DATA17.B26;
    sbit  DATA27_AD1DATA17_bit at AD1DATA17.B27;
    sbit  DATA28_AD1DATA17_bit at AD1DATA17.B28;
    sbit  DATA29_AD1DATA17_bit at AD1DATA17.B29;
    sbit  DATA30_AD1DATA17_bit at AD1DATA17.B30;
    sbit  DATA31_AD1DATA17_bit at AD1DATA17.B31;
sfr unsigned long   volatile AD1DATA18        absolute 0xBF84B100;
    sbit  DATA0_AD1DATA18_bit at AD1DATA18.B0;
    sbit  DATA1_AD1DATA18_bit at AD1DATA18.B1;
    sbit  DATA2_AD1DATA18_bit at AD1DATA18.B2;
    sbit  DATA3_AD1DATA18_bit at AD1DATA18.B3;
    sbit  DATA4_AD1DATA18_bit at AD1DATA18.B4;
    sbit  DATA5_AD1DATA18_bit at AD1DATA18.B5;
    sbit  DATA6_AD1DATA18_bit at AD1DATA18.B6;
    sbit  DATA7_AD1DATA18_bit at AD1DATA18.B7;
    sbit  DATA8_AD1DATA18_bit at AD1DATA18.B8;
    sbit  DATA9_AD1DATA18_bit at AD1DATA18.B9;
    sbit  DATA10_AD1DATA18_bit at AD1DATA18.B10;
    sbit  DATA11_AD1DATA18_bit at AD1DATA18.B11;
    sbit  DATA12_AD1DATA18_bit at AD1DATA18.B12;
    sbit  DATA13_AD1DATA18_bit at AD1DATA18.B13;
    sbit  DATA14_AD1DATA18_bit at AD1DATA18.B14;
    sbit  DATA15_AD1DATA18_bit at AD1DATA18.B15;
    sbit  DATA16_AD1DATA18_bit at AD1DATA18.B16;
    sbit  DATA17_AD1DATA18_bit at AD1DATA18.B17;
    sbit  DATA18_AD1DATA18_bit at AD1DATA18.B18;
    sbit  DATA19_AD1DATA18_bit at AD1DATA18.B19;
    sbit  DATA20_AD1DATA18_bit at AD1DATA18.B20;
    sbit  DATA21_AD1DATA18_bit at AD1DATA18.B21;
    sbit  DATA22_AD1DATA18_bit at AD1DATA18.B22;
    sbit  DATA23_AD1DATA18_bit at AD1DATA18.B23;
    sbit  DATA24_AD1DATA18_bit at AD1DATA18.B24;
    sbit  DATA25_AD1DATA18_bit at AD1DATA18.B25;
    sbit  DATA26_AD1DATA18_bit at AD1DATA18.B26;
    sbit  DATA27_AD1DATA18_bit at AD1DATA18.B27;
    sbit  DATA28_AD1DATA18_bit at AD1DATA18.B28;
    sbit  DATA29_AD1DATA18_bit at AD1DATA18.B29;
    sbit  DATA30_AD1DATA18_bit at AD1DATA18.B30;
    sbit  DATA31_AD1DATA18_bit at AD1DATA18.B31;
sfr unsigned long   volatile AD1DATA19        absolute 0xBF84B104;
    sbit  DATA0_AD1DATA19_bit at AD1DATA19.B0;
    sbit  DATA1_AD1DATA19_bit at AD1DATA19.B1;
    sbit  DATA2_AD1DATA19_bit at AD1DATA19.B2;
    sbit  DATA3_AD1DATA19_bit at AD1DATA19.B3;
    sbit  DATA4_AD1DATA19_bit at AD1DATA19.B4;
    sbit  DATA5_AD1DATA19_bit at AD1DATA19.B5;
    sbit  DATA6_AD1DATA19_bit at AD1DATA19.B6;
    sbit  DATA7_AD1DATA19_bit at AD1DATA19.B7;
    sbit  DATA8_AD1DATA19_bit at AD1DATA19.B8;
    sbit  DATA9_AD1DATA19_bit at AD1DATA19.B9;
    sbit  DATA10_AD1DATA19_bit at AD1DATA19.B10;
    sbit  DATA11_AD1DATA19_bit at AD1DATA19.B11;
    sbit  DATA12_AD1DATA19_bit at AD1DATA19.B12;
    sbit  DATA13_AD1DATA19_bit at AD1DATA19.B13;
    sbit  DATA14_AD1DATA19_bit at AD1DATA19.B14;
    sbit  DATA15_AD1DATA19_bit at AD1DATA19.B15;
    sbit  DATA16_AD1DATA19_bit at AD1DATA19.B16;
    sbit  DATA17_AD1DATA19_bit at AD1DATA19.B17;
    sbit  DATA18_AD1DATA19_bit at AD1DATA19.B18;
    sbit  DATA19_AD1DATA19_bit at AD1DATA19.B19;
    sbit  DATA20_AD1DATA19_bit at AD1DATA19.B20;
    sbit  DATA21_AD1DATA19_bit at AD1DATA19.B21;
    sbit  DATA22_AD1DATA19_bit at AD1DATA19.B22;
    sbit  DATA23_AD1DATA19_bit at AD1DATA19.B23;
    sbit  DATA24_AD1DATA19_bit at AD1DATA19.B24;
    sbit  DATA25_AD1DATA19_bit at AD1DATA19.B25;
    sbit  DATA26_AD1DATA19_bit at AD1DATA19.B26;
    sbit  DATA27_AD1DATA19_bit at AD1DATA19.B27;
    sbit  DATA28_AD1DATA19_bit at AD1DATA19.B28;
    sbit  DATA29_AD1DATA19_bit at AD1DATA19.B29;
    sbit  DATA30_AD1DATA19_bit at AD1DATA19.B30;
    sbit  DATA31_AD1DATA19_bit at AD1DATA19.B31;
sfr unsigned long   volatile AD1DATA20        absolute 0xBF84B108;
    sbit  DATA0_AD1DATA20_bit at AD1DATA20.B0;
    sbit  DATA1_AD1DATA20_bit at AD1DATA20.B1;
    sbit  DATA2_AD1DATA20_bit at AD1DATA20.B2;
    sbit  DATA3_AD1DATA20_bit at AD1DATA20.B3;
    sbit  DATA4_AD1DATA20_bit at AD1DATA20.B4;
    sbit  DATA5_AD1DATA20_bit at AD1DATA20.B5;
    sbit  DATA6_AD1DATA20_bit at AD1DATA20.B6;
    sbit  DATA7_AD1DATA20_bit at AD1DATA20.B7;
    sbit  DATA8_AD1DATA20_bit at AD1DATA20.B8;
    sbit  DATA9_AD1DATA20_bit at AD1DATA20.B9;
    sbit  DATA10_AD1DATA20_bit at AD1DATA20.B10;
    sbit  DATA11_AD1DATA20_bit at AD1DATA20.B11;
    sbit  DATA12_AD1DATA20_bit at AD1DATA20.B12;
    sbit  DATA13_AD1DATA20_bit at AD1DATA20.B13;
    sbit  DATA14_AD1DATA20_bit at AD1DATA20.B14;
    sbit  DATA15_AD1DATA20_bit at AD1DATA20.B15;
    sbit  DATA16_AD1DATA20_bit at AD1DATA20.B16;
    sbit  DATA17_AD1DATA20_bit at AD1DATA20.B17;
    sbit  DATA18_AD1DATA20_bit at AD1DATA20.B18;
    sbit  DATA19_AD1DATA20_bit at AD1DATA20.B19;
    sbit  DATA20_AD1DATA20_bit at AD1DATA20.B20;
    sbit  DATA21_AD1DATA20_bit at AD1DATA20.B21;
    sbit  DATA22_AD1DATA20_bit at AD1DATA20.B22;
    sbit  DATA23_AD1DATA20_bit at AD1DATA20.B23;
    sbit  DATA24_AD1DATA20_bit at AD1DATA20.B24;
    sbit  DATA25_AD1DATA20_bit at AD1DATA20.B25;
    sbit  DATA26_AD1DATA20_bit at AD1DATA20.B26;
    sbit  DATA27_AD1DATA20_bit at AD1DATA20.B27;
    sbit  DATA28_AD1DATA20_bit at AD1DATA20.B28;
    sbit  DATA29_AD1DATA20_bit at AD1DATA20.B29;
    sbit  DATA30_AD1DATA20_bit at AD1DATA20.B30;
    sbit  DATA31_AD1DATA20_bit at AD1DATA20.B31;
sfr unsigned long   volatile AD1DATA21        absolute 0xBF84B10C;
    sbit  DATA0_AD1DATA21_bit at AD1DATA21.B0;
    sbit  DATA1_AD1DATA21_bit at AD1DATA21.B1;
    sbit  DATA2_AD1DATA21_bit at AD1DATA21.B2;
    sbit  DATA3_AD1DATA21_bit at AD1DATA21.B3;
    sbit  DATA4_AD1DATA21_bit at AD1DATA21.B4;
    sbit  DATA5_AD1DATA21_bit at AD1DATA21.B5;
    sbit  DATA6_AD1DATA21_bit at AD1DATA21.B6;
    sbit  DATA7_AD1DATA21_bit at AD1DATA21.B7;
    sbit  DATA8_AD1DATA21_bit at AD1DATA21.B8;
    sbit  DATA9_AD1DATA21_bit at AD1DATA21.B9;
    sbit  DATA10_AD1DATA21_bit at AD1DATA21.B10;
    sbit  DATA11_AD1DATA21_bit at AD1DATA21.B11;
    sbit  DATA12_AD1DATA21_bit at AD1DATA21.B12;
    sbit  DATA13_AD1DATA21_bit at AD1DATA21.B13;
    sbit  DATA14_AD1DATA21_bit at AD1DATA21.B14;
    sbit  DATA15_AD1DATA21_bit at AD1DATA21.B15;
    sbit  DATA16_AD1DATA21_bit at AD1DATA21.B16;
    sbit  DATA17_AD1DATA21_bit at AD1DATA21.B17;
    sbit  DATA18_AD1DATA21_bit at AD1DATA21.B18;
    sbit  DATA19_AD1DATA21_bit at AD1DATA21.B19;
    sbit  DATA20_AD1DATA21_bit at AD1DATA21.B20;
    sbit  DATA21_AD1DATA21_bit at AD1DATA21.B21;
    sbit  DATA22_AD1DATA21_bit at AD1DATA21.B22;
    sbit  DATA23_AD1DATA21_bit at AD1DATA21.B23;
    sbit  DATA24_AD1DATA21_bit at AD1DATA21.B24;
    sbit  DATA25_AD1DATA21_bit at AD1DATA21.B25;
    sbit  DATA26_AD1DATA21_bit at AD1DATA21.B26;
    sbit  DATA27_AD1DATA21_bit at AD1DATA21.B27;
    sbit  DATA28_AD1DATA21_bit at AD1DATA21.B28;
    sbit  DATA29_AD1DATA21_bit at AD1DATA21.B29;
    sbit  DATA30_AD1DATA21_bit at AD1DATA21.B30;
    sbit  DATA31_AD1DATA21_bit at AD1DATA21.B31;
sfr unsigned long   volatile AD1DATA22        absolute 0xBF84B110;
    sbit  DATA0_AD1DATA22_bit at AD1DATA22.B0;
    sbit  DATA1_AD1DATA22_bit at AD1DATA22.B1;
    sbit  DATA2_AD1DATA22_bit at AD1DATA22.B2;
    sbit  DATA3_AD1DATA22_bit at AD1DATA22.B3;
    sbit  DATA4_AD1DATA22_bit at AD1DATA22.B4;
    sbit  DATA5_AD1DATA22_bit at AD1DATA22.B5;
    sbit  DATA6_AD1DATA22_bit at AD1DATA22.B6;
    sbit  DATA7_AD1DATA22_bit at AD1DATA22.B7;
    sbit  DATA8_AD1DATA22_bit at AD1DATA22.B8;
    sbit  DATA9_AD1DATA22_bit at AD1DATA22.B9;
    sbit  DATA10_AD1DATA22_bit at AD1DATA22.B10;
    sbit  DATA11_AD1DATA22_bit at AD1DATA22.B11;
    sbit  DATA12_AD1DATA22_bit at AD1DATA22.B12;
    sbit  DATA13_AD1DATA22_bit at AD1DATA22.B13;
    sbit  DATA14_AD1DATA22_bit at AD1DATA22.B14;
    sbit  DATA15_AD1DATA22_bit at AD1DATA22.B15;
    sbit  DATA16_AD1DATA22_bit at AD1DATA22.B16;
    sbit  DATA17_AD1DATA22_bit at AD1DATA22.B17;
    sbit  DATA18_AD1DATA22_bit at AD1DATA22.B18;
    sbit  DATA19_AD1DATA22_bit at AD1DATA22.B19;
    sbit  DATA20_AD1DATA22_bit at AD1DATA22.B20;
    sbit  DATA21_AD1DATA22_bit at AD1DATA22.B21;
    sbit  DATA22_AD1DATA22_bit at AD1DATA22.B22;
    sbit  DATA23_AD1DATA22_bit at AD1DATA22.B23;
    sbit  DATA24_AD1DATA22_bit at AD1DATA22.B24;
    sbit  DATA25_AD1DATA22_bit at AD1DATA22.B25;
    sbit  DATA26_AD1DATA22_bit at AD1DATA22.B26;
    sbit  DATA27_AD1DATA22_bit at AD1DATA22.B27;
    sbit  DATA28_AD1DATA22_bit at AD1DATA22.B28;
    sbit  DATA29_AD1DATA22_bit at AD1DATA22.B29;
    sbit  DATA30_AD1DATA22_bit at AD1DATA22.B30;
    sbit  DATA31_AD1DATA22_bit at AD1DATA22.B31;
sfr unsigned long   volatile AD1DATA23        absolute 0xBF84B114;
    sbit  DATA0_AD1DATA23_bit at AD1DATA23.B0;
    sbit  DATA1_AD1DATA23_bit at AD1DATA23.B1;
    sbit  DATA2_AD1DATA23_bit at AD1DATA23.B2;
    sbit  DATA3_AD1DATA23_bit at AD1DATA23.B3;
    sbit  DATA4_AD1DATA23_bit at AD1DATA23.B4;
    sbit  DATA5_AD1DATA23_bit at AD1DATA23.B5;
    sbit  DATA6_AD1DATA23_bit at AD1DATA23.B6;
    sbit  DATA7_AD1DATA23_bit at AD1DATA23.B7;
    sbit  DATA8_AD1DATA23_bit at AD1DATA23.B8;
    sbit  DATA9_AD1DATA23_bit at AD1DATA23.B9;
    sbit  DATA10_AD1DATA23_bit at AD1DATA23.B10;
    sbit  DATA11_AD1DATA23_bit at AD1DATA23.B11;
    sbit  DATA12_AD1DATA23_bit at AD1DATA23.B12;
    sbit  DATA13_AD1DATA23_bit at AD1DATA23.B13;
    sbit  DATA14_AD1DATA23_bit at AD1DATA23.B14;
    sbit  DATA15_AD1DATA23_bit at AD1DATA23.B15;
    sbit  DATA16_AD1DATA23_bit at AD1DATA23.B16;
    sbit  DATA17_AD1DATA23_bit at AD1DATA23.B17;
    sbit  DATA18_AD1DATA23_bit at AD1DATA23.B18;
    sbit  DATA19_AD1DATA23_bit at AD1DATA23.B19;
    sbit  DATA20_AD1DATA23_bit at AD1DATA23.B20;
    sbit  DATA21_AD1DATA23_bit at AD1DATA23.B21;
    sbit  DATA22_AD1DATA23_bit at AD1DATA23.B22;
    sbit  DATA23_AD1DATA23_bit at AD1DATA23.B23;
    sbit  DATA24_AD1DATA23_bit at AD1DATA23.B24;
    sbit  DATA25_AD1DATA23_bit at AD1DATA23.B25;
    sbit  DATA26_AD1DATA23_bit at AD1DATA23.B26;
    sbit  DATA27_AD1DATA23_bit at AD1DATA23.B27;
    sbit  DATA28_AD1DATA23_bit at AD1DATA23.B28;
    sbit  DATA29_AD1DATA23_bit at AD1DATA23.B29;
    sbit  DATA30_AD1DATA23_bit at AD1DATA23.B30;
    sbit  DATA31_AD1DATA23_bit at AD1DATA23.B31;
sfr unsigned long   volatile AD1DATA24        absolute 0xBF84B118;
    sbit  DATA0_AD1DATA24_bit at AD1DATA24.B0;
    sbit  DATA1_AD1DATA24_bit at AD1DATA24.B1;
    sbit  DATA2_AD1DATA24_bit at AD1DATA24.B2;
    sbit  DATA3_AD1DATA24_bit at AD1DATA24.B3;
    sbit  DATA4_AD1DATA24_bit at AD1DATA24.B4;
    sbit  DATA5_AD1DATA24_bit at AD1DATA24.B5;
    sbit  DATA6_AD1DATA24_bit at AD1DATA24.B6;
    sbit  DATA7_AD1DATA24_bit at AD1DATA24.B7;
    sbit  DATA8_AD1DATA24_bit at AD1DATA24.B8;
    sbit  DATA9_AD1DATA24_bit at AD1DATA24.B9;
    sbit  DATA10_AD1DATA24_bit at AD1DATA24.B10;
    sbit  DATA11_AD1DATA24_bit at AD1DATA24.B11;
    sbit  DATA12_AD1DATA24_bit at AD1DATA24.B12;
    sbit  DATA13_AD1DATA24_bit at AD1DATA24.B13;
    sbit  DATA14_AD1DATA24_bit at AD1DATA24.B14;
    sbit  DATA15_AD1DATA24_bit at AD1DATA24.B15;
    sbit  DATA16_AD1DATA24_bit at AD1DATA24.B16;
    sbit  DATA17_AD1DATA24_bit at AD1DATA24.B17;
    sbit  DATA18_AD1DATA24_bit at AD1DATA24.B18;
    sbit  DATA19_AD1DATA24_bit at AD1DATA24.B19;
    sbit  DATA20_AD1DATA24_bit at AD1DATA24.B20;
    sbit  DATA21_AD1DATA24_bit at AD1DATA24.B21;
    sbit  DATA22_AD1DATA24_bit at AD1DATA24.B22;
    sbit  DATA23_AD1DATA24_bit at AD1DATA24.B23;
    sbit  DATA24_AD1DATA24_bit at AD1DATA24.B24;
    sbit  DATA25_AD1DATA24_bit at AD1DATA24.B25;
    sbit  DATA26_AD1DATA24_bit at AD1DATA24.B26;
    sbit  DATA27_AD1DATA24_bit at AD1DATA24.B27;
    sbit  DATA28_AD1DATA24_bit at AD1DATA24.B28;
    sbit  DATA29_AD1DATA24_bit at AD1DATA24.B29;
    sbit  DATA30_AD1DATA24_bit at AD1DATA24.B30;
    sbit  DATA31_AD1DATA24_bit at AD1DATA24.B31;
sfr unsigned long   volatile AD1DATA25        absolute 0xBF84B11C;
    sbit  DATA0_AD1DATA25_bit at AD1DATA25.B0;
    sbit  DATA1_AD1DATA25_bit at AD1DATA25.B1;
    sbit  DATA2_AD1DATA25_bit at AD1DATA25.B2;
    sbit  DATA3_AD1DATA25_bit at AD1DATA25.B3;
    sbit  DATA4_AD1DATA25_bit at AD1DATA25.B4;
    sbit  DATA5_AD1DATA25_bit at AD1DATA25.B5;
    sbit  DATA6_AD1DATA25_bit at AD1DATA25.B6;
    sbit  DATA7_AD1DATA25_bit at AD1DATA25.B7;
    sbit  DATA8_AD1DATA25_bit at AD1DATA25.B8;
    sbit  DATA9_AD1DATA25_bit at AD1DATA25.B9;
    sbit  DATA10_AD1DATA25_bit at AD1DATA25.B10;
    sbit  DATA11_AD1DATA25_bit at AD1DATA25.B11;
    sbit  DATA12_AD1DATA25_bit at AD1DATA25.B12;
    sbit  DATA13_AD1DATA25_bit at AD1DATA25.B13;
    sbit  DATA14_AD1DATA25_bit at AD1DATA25.B14;
    sbit  DATA15_AD1DATA25_bit at AD1DATA25.B15;
    sbit  DATA16_AD1DATA25_bit at AD1DATA25.B16;
    sbit  DATA17_AD1DATA25_bit at AD1DATA25.B17;
    sbit  DATA18_AD1DATA25_bit at AD1DATA25.B18;
    sbit  DATA19_AD1DATA25_bit at AD1DATA25.B19;
    sbit  DATA20_AD1DATA25_bit at AD1DATA25.B20;
    sbit  DATA21_AD1DATA25_bit at AD1DATA25.B21;
    sbit  DATA22_AD1DATA25_bit at AD1DATA25.B22;
    sbit  DATA23_AD1DATA25_bit at AD1DATA25.B23;
    sbit  DATA24_AD1DATA25_bit at AD1DATA25.B24;
    sbit  DATA25_AD1DATA25_bit at AD1DATA25.B25;
    sbit  DATA26_AD1DATA25_bit at AD1DATA25.B26;
    sbit  DATA27_AD1DATA25_bit at AD1DATA25.B27;
    sbit  DATA28_AD1DATA25_bit at AD1DATA25.B28;
    sbit  DATA29_AD1DATA25_bit at AD1DATA25.B29;
    sbit  DATA30_AD1DATA25_bit at AD1DATA25.B30;
    sbit  DATA31_AD1DATA25_bit at AD1DATA25.B31;
sfr unsigned long   volatile AD1DATA26        absolute 0xBF84B120;
    sbit  DATA0_AD1DATA26_bit at AD1DATA26.B0;
    sbit  DATA1_AD1DATA26_bit at AD1DATA26.B1;
    sbit  DATA2_AD1DATA26_bit at AD1DATA26.B2;
    sbit  DATA3_AD1DATA26_bit at AD1DATA26.B3;
    sbit  DATA4_AD1DATA26_bit at AD1DATA26.B4;
    sbit  DATA5_AD1DATA26_bit at AD1DATA26.B5;
    sbit  DATA6_AD1DATA26_bit at AD1DATA26.B6;
    sbit  DATA7_AD1DATA26_bit at AD1DATA26.B7;
    sbit  DATA8_AD1DATA26_bit at AD1DATA26.B8;
    sbit  DATA9_AD1DATA26_bit at AD1DATA26.B9;
    sbit  DATA10_AD1DATA26_bit at AD1DATA26.B10;
    sbit  DATA11_AD1DATA26_bit at AD1DATA26.B11;
    sbit  DATA12_AD1DATA26_bit at AD1DATA26.B12;
    sbit  DATA13_AD1DATA26_bit at AD1DATA26.B13;
    sbit  DATA14_AD1DATA26_bit at AD1DATA26.B14;
    sbit  DATA15_AD1DATA26_bit at AD1DATA26.B15;
    sbit  DATA16_AD1DATA26_bit at AD1DATA26.B16;
    sbit  DATA17_AD1DATA26_bit at AD1DATA26.B17;
    sbit  DATA18_AD1DATA26_bit at AD1DATA26.B18;
    sbit  DATA19_AD1DATA26_bit at AD1DATA26.B19;
    sbit  DATA20_AD1DATA26_bit at AD1DATA26.B20;
    sbit  DATA21_AD1DATA26_bit at AD1DATA26.B21;
    sbit  DATA22_AD1DATA26_bit at AD1DATA26.B22;
    sbit  DATA23_AD1DATA26_bit at AD1DATA26.B23;
    sbit  DATA24_AD1DATA26_bit at AD1DATA26.B24;
    sbit  DATA25_AD1DATA26_bit at AD1DATA26.B25;
    sbit  DATA26_AD1DATA26_bit at AD1DATA26.B26;
    sbit  DATA27_AD1DATA26_bit at AD1DATA26.B27;
    sbit  DATA28_AD1DATA26_bit at AD1DATA26.B28;
    sbit  DATA29_AD1DATA26_bit at AD1DATA26.B29;
    sbit  DATA30_AD1DATA26_bit at AD1DATA26.B30;
    sbit  DATA31_AD1DATA26_bit at AD1DATA26.B31;
sfr unsigned long   volatile AD1DATA27        absolute 0xBF84B124;
    sbit  DATA0_AD1DATA27_bit at AD1DATA27.B0;
    sbit  DATA1_AD1DATA27_bit at AD1DATA27.B1;
    sbit  DATA2_AD1DATA27_bit at AD1DATA27.B2;
    sbit  DATA3_AD1DATA27_bit at AD1DATA27.B3;
    sbit  DATA4_AD1DATA27_bit at AD1DATA27.B4;
    sbit  DATA5_AD1DATA27_bit at AD1DATA27.B5;
    sbit  DATA6_AD1DATA27_bit at AD1DATA27.B6;
    sbit  DATA7_AD1DATA27_bit at AD1DATA27.B7;
    sbit  DATA8_AD1DATA27_bit at AD1DATA27.B8;
    sbit  DATA9_AD1DATA27_bit at AD1DATA27.B9;
    sbit  DATA10_AD1DATA27_bit at AD1DATA27.B10;
    sbit  DATA11_AD1DATA27_bit at AD1DATA27.B11;
    sbit  DATA12_AD1DATA27_bit at AD1DATA27.B12;
    sbit  DATA13_AD1DATA27_bit at AD1DATA27.B13;
    sbit  DATA14_AD1DATA27_bit at AD1DATA27.B14;
    sbit  DATA15_AD1DATA27_bit at AD1DATA27.B15;
    sbit  DATA16_AD1DATA27_bit at AD1DATA27.B16;
    sbit  DATA17_AD1DATA27_bit at AD1DATA27.B17;
    sbit  DATA18_AD1DATA27_bit at AD1DATA27.B18;
    sbit  DATA19_AD1DATA27_bit at AD1DATA27.B19;
    sbit  DATA20_AD1DATA27_bit at AD1DATA27.B20;
    sbit  DATA21_AD1DATA27_bit at AD1DATA27.B21;
    sbit  DATA22_AD1DATA27_bit at AD1DATA27.B22;
    sbit  DATA23_AD1DATA27_bit at AD1DATA27.B23;
    sbit  DATA24_AD1DATA27_bit at AD1DATA27.B24;
    sbit  DATA25_AD1DATA27_bit at AD1DATA27.B25;
    sbit  DATA26_AD1DATA27_bit at AD1DATA27.B26;
    sbit  DATA27_AD1DATA27_bit at AD1DATA27.B27;
    sbit  DATA28_AD1DATA27_bit at AD1DATA27.B28;
    sbit  DATA29_AD1DATA27_bit at AD1DATA27.B29;
    sbit  DATA30_AD1DATA27_bit at AD1DATA27.B30;
    sbit  DATA31_AD1DATA27_bit at AD1DATA27.B31;
sfr unsigned long   volatile AD1DATA28        absolute 0xBF84B128;
    sbit  DATA0_AD1DATA28_bit at AD1DATA28.B0;
    sbit  DATA1_AD1DATA28_bit at AD1DATA28.B1;
    sbit  DATA2_AD1DATA28_bit at AD1DATA28.B2;
    sbit  DATA3_AD1DATA28_bit at AD1DATA28.B3;
    sbit  DATA4_AD1DATA28_bit at AD1DATA28.B4;
    sbit  DATA5_AD1DATA28_bit at AD1DATA28.B5;
    sbit  DATA6_AD1DATA28_bit at AD1DATA28.B6;
    sbit  DATA7_AD1DATA28_bit at AD1DATA28.B7;
    sbit  DATA8_AD1DATA28_bit at AD1DATA28.B8;
    sbit  DATA9_AD1DATA28_bit at AD1DATA28.B9;
    sbit  DATA10_AD1DATA28_bit at AD1DATA28.B10;
    sbit  DATA11_AD1DATA28_bit at AD1DATA28.B11;
    sbit  DATA12_AD1DATA28_bit at AD1DATA28.B12;
    sbit  DATA13_AD1DATA28_bit at AD1DATA28.B13;
    sbit  DATA14_AD1DATA28_bit at AD1DATA28.B14;
    sbit  DATA15_AD1DATA28_bit at AD1DATA28.B15;
    sbit  DATA16_AD1DATA28_bit at AD1DATA28.B16;
    sbit  DATA17_AD1DATA28_bit at AD1DATA28.B17;
    sbit  DATA18_AD1DATA28_bit at AD1DATA28.B18;
    sbit  DATA19_AD1DATA28_bit at AD1DATA28.B19;
    sbit  DATA20_AD1DATA28_bit at AD1DATA28.B20;
    sbit  DATA21_AD1DATA28_bit at AD1DATA28.B21;
    sbit  DATA22_AD1DATA28_bit at AD1DATA28.B22;
    sbit  DATA23_AD1DATA28_bit at AD1DATA28.B23;
    sbit  DATA24_AD1DATA28_bit at AD1DATA28.B24;
    sbit  DATA25_AD1DATA28_bit at AD1DATA28.B25;
    sbit  DATA26_AD1DATA28_bit at AD1DATA28.B26;
    sbit  DATA27_AD1DATA28_bit at AD1DATA28.B27;
    sbit  DATA28_AD1DATA28_bit at AD1DATA28.B28;
    sbit  DATA29_AD1DATA28_bit at AD1DATA28.B29;
    sbit  DATA30_AD1DATA28_bit at AD1DATA28.B30;
    sbit  DATA31_AD1DATA28_bit at AD1DATA28.B31;
sfr unsigned long   volatile AD1DATA29        absolute 0xBF84B12C;
    sbit  DATA0_AD1DATA29_bit at AD1DATA29.B0;
    sbit  DATA1_AD1DATA29_bit at AD1DATA29.B1;
    sbit  DATA2_AD1DATA29_bit at AD1DATA29.B2;
    sbit  DATA3_AD1DATA29_bit at AD1DATA29.B3;
    sbit  DATA4_AD1DATA29_bit at AD1DATA29.B4;
    sbit  DATA5_AD1DATA29_bit at AD1DATA29.B5;
    sbit  DATA6_AD1DATA29_bit at AD1DATA29.B6;
    sbit  DATA7_AD1DATA29_bit at AD1DATA29.B7;
    sbit  DATA8_AD1DATA29_bit at AD1DATA29.B8;
    sbit  DATA9_AD1DATA29_bit at AD1DATA29.B9;
    sbit  DATA10_AD1DATA29_bit at AD1DATA29.B10;
    sbit  DATA11_AD1DATA29_bit at AD1DATA29.B11;
    sbit  DATA12_AD1DATA29_bit at AD1DATA29.B12;
    sbit  DATA13_AD1DATA29_bit at AD1DATA29.B13;
    sbit  DATA14_AD1DATA29_bit at AD1DATA29.B14;
    sbit  DATA15_AD1DATA29_bit at AD1DATA29.B15;
    sbit  DATA16_AD1DATA29_bit at AD1DATA29.B16;
    sbit  DATA17_AD1DATA29_bit at AD1DATA29.B17;
    sbit  DATA18_AD1DATA29_bit at AD1DATA29.B18;
    sbit  DATA19_AD1DATA29_bit at AD1DATA29.B19;
    sbit  DATA20_AD1DATA29_bit at AD1DATA29.B20;
    sbit  DATA21_AD1DATA29_bit at AD1DATA29.B21;
    sbit  DATA22_AD1DATA29_bit at AD1DATA29.B22;
    sbit  DATA23_AD1DATA29_bit at AD1DATA29.B23;
    sbit  DATA24_AD1DATA29_bit at AD1DATA29.B24;
    sbit  DATA25_AD1DATA29_bit at AD1DATA29.B25;
    sbit  DATA26_AD1DATA29_bit at AD1DATA29.B26;
    sbit  DATA27_AD1DATA29_bit at AD1DATA29.B27;
    sbit  DATA28_AD1DATA29_bit at AD1DATA29.B28;
    sbit  DATA29_AD1DATA29_bit at AD1DATA29.B29;
    sbit  DATA30_AD1DATA29_bit at AD1DATA29.B30;
    sbit  DATA31_AD1DATA29_bit at AD1DATA29.B31;
sfr unsigned long   volatile AD1DATA30        absolute 0xBF84B130;
    sbit  DATA0_AD1DATA30_bit at AD1DATA30.B0;
    sbit  DATA1_AD1DATA30_bit at AD1DATA30.B1;
    sbit  DATA2_AD1DATA30_bit at AD1DATA30.B2;
    sbit  DATA3_AD1DATA30_bit at AD1DATA30.B3;
    sbit  DATA4_AD1DATA30_bit at AD1DATA30.B4;
    sbit  DATA5_AD1DATA30_bit at AD1DATA30.B5;
    sbit  DATA6_AD1DATA30_bit at AD1DATA30.B6;
    sbit  DATA7_AD1DATA30_bit at AD1DATA30.B7;
    sbit  DATA8_AD1DATA30_bit at AD1DATA30.B8;
    sbit  DATA9_AD1DATA30_bit at AD1DATA30.B9;
    sbit  DATA10_AD1DATA30_bit at AD1DATA30.B10;
    sbit  DATA11_AD1DATA30_bit at AD1DATA30.B11;
    sbit  DATA12_AD1DATA30_bit at AD1DATA30.B12;
    sbit  DATA13_AD1DATA30_bit at AD1DATA30.B13;
    sbit  DATA14_AD1DATA30_bit at AD1DATA30.B14;
    sbit  DATA15_AD1DATA30_bit at AD1DATA30.B15;
    sbit  DATA16_AD1DATA30_bit at AD1DATA30.B16;
    sbit  DATA17_AD1DATA30_bit at AD1DATA30.B17;
    sbit  DATA18_AD1DATA30_bit at AD1DATA30.B18;
    sbit  DATA19_AD1DATA30_bit at AD1DATA30.B19;
    sbit  DATA20_AD1DATA30_bit at AD1DATA30.B20;
    sbit  DATA21_AD1DATA30_bit at AD1DATA30.B21;
    sbit  DATA22_AD1DATA30_bit at AD1DATA30.B22;
    sbit  DATA23_AD1DATA30_bit at AD1DATA30.B23;
    sbit  DATA24_AD1DATA30_bit at AD1DATA30.B24;
    sbit  DATA25_AD1DATA30_bit at AD1DATA30.B25;
    sbit  DATA26_AD1DATA30_bit at AD1DATA30.B26;
    sbit  DATA27_AD1DATA30_bit at AD1DATA30.B27;
    sbit  DATA28_AD1DATA30_bit at AD1DATA30.B28;
    sbit  DATA29_AD1DATA30_bit at AD1DATA30.B29;
    sbit  DATA30_AD1DATA30_bit at AD1DATA30.B30;
    sbit  DATA31_AD1DATA30_bit at AD1DATA30.B31;
sfr unsigned long   volatile AD1DATA31        absolute 0xBF84B134;
    sbit  DATA0_AD1DATA31_bit at AD1DATA31.B0;
    sbit  DATA1_AD1DATA31_bit at AD1DATA31.B1;
    sbit  DATA2_AD1DATA31_bit at AD1DATA31.B2;
    sbit  DATA3_AD1DATA31_bit at AD1DATA31.B3;
    sbit  DATA4_AD1DATA31_bit at AD1DATA31.B4;
    sbit  DATA5_AD1DATA31_bit at AD1DATA31.B5;
    sbit  DATA6_AD1DATA31_bit at AD1DATA31.B6;
    sbit  DATA7_AD1DATA31_bit at AD1DATA31.B7;
    sbit  DATA8_AD1DATA31_bit at AD1DATA31.B8;
    sbit  DATA9_AD1DATA31_bit at AD1DATA31.B9;
    sbit  DATA10_AD1DATA31_bit at AD1DATA31.B10;
    sbit  DATA11_AD1DATA31_bit at AD1DATA31.B11;
    sbit  DATA12_AD1DATA31_bit at AD1DATA31.B12;
    sbit  DATA13_AD1DATA31_bit at AD1DATA31.B13;
    sbit  DATA14_AD1DATA31_bit at AD1DATA31.B14;
    sbit  DATA15_AD1DATA31_bit at AD1DATA31.B15;
    sbit  DATA16_AD1DATA31_bit at AD1DATA31.B16;
    sbit  DATA17_AD1DATA31_bit at AD1DATA31.B17;
    sbit  DATA18_AD1DATA31_bit at AD1DATA31.B18;
    sbit  DATA19_AD1DATA31_bit at AD1DATA31.B19;
    sbit  DATA20_AD1DATA31_bit at AD1DATA31.B20;
    sbit  DATA21_AD1DATA31_bit at AD1DATA31.B21;
    sbit  DATA22_AD1DATA31_bit at AD1DATA31.B22;
    sbit  DATA23_AD1DATA31_bit at AD1DATA31.B23;
    sbit  DATA24_AD1DATA31_bit at AD1DATA31.B24;
    sbit  DATA25_AD1DATA31_bit at AD1DATA31.B25;
    sbit  DATA26_AD1DATA31_bit at AD1DATA31.B26;
    sbit  DATA27_AD1DATA31_bit at AD1DATA31.B27;
    sbit  DATA28_AD1DATA31_bit at AD1DATA31.B28;
    sbit  DATA29_AD1DATA31_bit at AD1DATA31.B29;
    sbit  DATA30_AD1DATA31_bit at AD1DATA31.B30;
    sbit  DATA31_AD1DATA31_bit at AD1DATA31.B31;
sfr unsigned long   volatile AD1DATA32        absolute 0xBF84B138;
    sbit  DATA0_AD1DATA32_bit at AD1DATA32.B0;
    sbit  DATA1_AD1DATA32_bit at AD1DATA32.B1;
    sbit  DATA2_AD1DATA32_bit at AD1DATA32.B2;
    sbit  DATA3_AD1DATA32_bit at AD1DATA32.B3;
    sbit  DATA4_AD1DATA32_bit at AD1DATA32.B4;
    sbit  DATA5_AD1DATA32_bit at AD1DATA32.B5;
    sbit  DATA6_AD1DATA32_bit at AD1DATA32.B6;
    sbit  DATA7_AD1DATA32_bit at AD1DATA32.B7;
    sbit  DATA8_AD1DATA32_bit at AD1DATA32.B8;
    sbit  DATA9_AD1DATA32_bit at AD1DATA32.B9;
    sbit  DATA10_AD1DATA32_bit at AD1DATA32.B10;
    sbit  DATA11_AD1DATA32_bit at AD1DATA32.B11;
    sbit  DATA12_AD1DATA32_bit at AD1DATA32.B12;
    sbit  DATA13_AD1DATA32_bit at AD1DATA32.B13;
    sbit  DATA14_AD1DATA32_bit at AD1DATA32.B14;
    sbit  DATA15_AD1DATA32_bit at AD1DATA32.B15;
    sbit  DATA16_AD1DATA32_bit at AD1DATA32.B16;
    sbit  DATA17_AD1DATA32_bit at AD1DATA32.B17;
    sbit  DATA18_AD1DATA32_bit at AD1DATA32.B18;
    sbit  DATA19_AD1DATA32_bit at AD1DATA32.B19;
    sbit  DATA20_AD1DATA32_bit at AD1DATA32.B20;
    sbit  DATA21_AD1DATA32_bit at AD1DATA32.B21;
    sbit  DATA22_AD1DATA32_bit at AD1DATA32.B22;
    sbit  DATA23_AD1DATA32_bit at AD1DATA32.B23;
    sbit  DATA24_AD1DATA32_bit at AD1DATA32.B24;
    sbit  DATA25_AD1DATA32_bit at AD1DATA32.B25;
    sbit  DATA26_AD1DATA32_bit at AD1DATA32.B26;
    sbit  DATA27_AD1DATA32_bit at AD1DATA32.B27;
    sbit  DATA28_AD1DATA32_bit at AD1DATA32.B28;
    sbit  DATA29_AD1DATA32_bit at AD1DATA32.B29;
    sbit  DATA30_AD1DATA32_bit at AD1DATA32.B30;
    sbit  DATA31_AD1DATA32_bit at AD1DATA32.B31;
sfr unsigned long   volatile AD1DATA33        absolute 0xBF84B13C;
    sbit  DATA0_AD1DATA33_bit at AD1DATA33.B0;
    sbit  DATA1_AD1DATA33_bit at AD1DATA33.B1;
    sbit  DATA2_AD1DATA33_bit at AD1DATA33.B2;
    sbit  DATA3_AD1DATA33_bit at AD1DATA33.B3;
    sbit  DATA4_AD1DATA33_bit at AD1DATA33.B4;
    sbit  DATA5_AD1DATA33_bit at AD1DATA33.B5;
    sbit  DATA6_AD1DATA33_bit at AD1DATA33.B6;
    sbit  DATA7_AD1DATA33_bit at AD1DATA33.B7;
    sbit  DATA8_AD1DATA33_bit at AD1DATA33.B8;
    sbit  DATA9_AD1DATA33_bit at AD1DATA33.B9;
    sbit  DATA10_AD1DATA33_bit at AD1DATA33.B10;
    sbit  DATA11_AD1DATA33_bit at AD1DATA33.B11;
    sbit  DATA12_AD1DATA33_bit at AD1DATA33.B12;
    sbit  DATA13_AD1DATA33_bit at AD1DATA33.B13;
    sbit  DATA14_AD1DATA33_bit at AD1DATA33.B14;
    sbit  DATA15_AD1DATA33_bit at AD1DATA33.B15;
    sbit  DATA16_AD1DATA33_bit at AD1DATA33.B16;
    sbit  DATA17_AD1DATA33_bit at AD1DATA33.B17;
    sbit  DATA18_AD1DATA33_bit at AD1DATA33.B18;
    sbit  DATA19_AD1DATA33_bit at AD1DATA33.B19;
    sbit  DATA20_AD1DATA33_bit at AD1DATA33.B20;
    sbit  DATA21_AD1DATA33_bit at AD1DATA33.B21;
    sbit  DATA22_AD1DATA33_bit at AD1DATA33.B22;
    sbit  DATA23_AD1DATA33_bit at AD1DATA33.B23;
    sbit  DATA24_AD1DATA33_bit at AD1DATA33.B24;
    sbit  DATA25_AD1DATA33_bit at AD1DATA33.B25;
    sbit  DATA26_AD1DATA33_bit at AD1DATA33.B26;
    sbit  DATA27_AD1DATA33_bit at AD1DATA33.B27;
    sbit  DATA28_AD1DATA33_bit at AD1DATA33.B28;
    sbit  DATA29_AD1DATA33_bit at AD1DATA33.B29;
    sbit  DATA30_AD1DATA33_bit at AD1DATA33.B30;
    sbit  DATA31_AD1DATA33_bit at AD1DATA33.B31;
sfr unsigned long   volatile AD1DATA34        absolute 0xBF84B140;
    sbit  DATA0_AD1DATA34_bit at AD1DATA34.B0;
    sbit  DATA1_AD1DATA34_bit at AD1DATA34.B1;
    sbit  DATA2_AD1DATA34_bit at AD1DATA34.B2;
    sbit  DATA3_AD1DATA34_bit at AD1DATA34.B3;
    sbit  DATA4_AD1DATA34_bit at AD1DATA34.B4;
    sbit  DATA5_AD1DATA34_bit at AD1DATA34.B5;
    sbit  DATA6_AD1DATA34_bit at AD1DATA34.B6;
    sbit  DATA7_AD1DATA34_bit at AD1DATA34.B7;
    sbit  DATA8_AD1DATA34_bit at AD1DATA34.B8;
    sbit  DATA9_AD1DATA34_bit at AD1DATA34.B9;
    sbit  DATA10_AD1DATA34_bit at AD1DATA34.B10;
    sbit  DATA11_AD1DATA34_bit at AD1DATA34.B11;
    sbit  DATA12_AD1DATA34_bit at AD1DATA34.B12;
    sbit  DATA13_AD1DATA34_bit at AD1DATA34.B13;
    sbit  DATA14_AD1DATA34_bit at AD1DATA34.B14;
    sbit  DATA15_AD1DATA34_bit at AD1DATA34.B15;
    sbit  DATA16_AD1DATA34_bit at AD1DATA34.B16;
    sbit  DATA17_AD1DATA34_bit at AD1DATA34.B17;
    sbit  DATA18_AD1DATA34_bit at AD1DATA34.B18;
    sbit  DATA19_AD1DATA34_bit at AD1DATA34.B19;
    sbit  DATA20_AD1DATA34_bit at AD1DATA34.B20;
    sbit  DATA21_AD1DATA34_bit at AD1DATA34.B21;
    sbit  DATA22_AD1DATA34_bit at AD1DATA34.B22;
    sbit  DATA23_AD1DATA34_bit at AD1DATA34.B23;
    sbit  DATA24_AD1DATA34_bit at AD1DATA34.B24;
    sbit  DATA25_AD1DATA34_bit at AD1DATA34.B25;
    sbit  DATA26_AD1DATA34_bit at AD1DATA34.B26;
    sbit  DATA27_AD1DATA34_bit at AD1DATA34.B27;
    sbit  DATA28_AD1DATA34_bit at AD1DATA34.B28;
    sbit  DATA29_AD1DATA34_bit at AD1DATA34.B29;
    sbit  DATA30_AD1DATA34_bit at AD1DATA34.B30;
    sbit  DATA31_AD1DATA34_bit at AD1DATA34.B31;
sfr unsigned long   volatile AD1DATA35        absolute 0xBF84B144;
    sbit  DATA0_AD1DATA35_bit at AD1DATA35.B0;
    sbit  DATA1_AD1DATA35_bit at AD1DATA35.B1;
    sbit  DATA2_AD1DATA35_bit at AD1DATA35.B2;
    sbit  DATA3_AD1DATA35_bit at AD1DATA35.B3;
    sbit  DATA4_AD1DATA35_bit at AD1DATA35.B4;
    sbit  DATA5_AD1DATA35_bit at AD1DATA35.B5;
    sbit  DATA6_AD1DATA35_bit at AD1DATA35.B6;
    sbit  DATA7_AD1DATA35_bit at AD1DATA35.B7;
    sbit  DATA8_AD1DATA35_bit at AD1DATA35.B8;
    sbit  DATA9_AD1DATA35_bit at AD1DATA35.B9;
    sbit  DATA10_AD1DATA35_bit at AD1DATA35.B10;
    sbit  DATA11_AD1DATA35_bit at AD1DATA35.B11;
    sbit  DATA12_AD1DATA35_bit at AD1DATA35.B12;
    sbit  DATA13_AD1DATA35_bit at AD1DATA35.B13;
    sbit  DATA14_AD1DATA35_bit at AD1DATA35.B14;
    sbit  DATA15_AD1DATA35_bit at AD1DATA35.B15;
    sbit  DATA16_AD1DATA35_bit at AD1DATA35.B16;
    sbit  DATA17_AD1DATA35_bit at AD1DATA35.B17;
    sbit  DATA18_AD1DATA35_bit at AD1DATA35.B18;
    sbit  DATA19_AD1DATA35_bit at AD1DATA35.B19;
    sbit  DATA20_AD1DATA35_bit at AD1DATA35.B20;
    sbit  DATA21_AD1DATA35_bit at AD1DATA35.B21;
    sbit  DATA22_AD1DATA35_bit at AD1DATA35.B22;
    sbit  DATA23_AD1DATA35_bit at AD1DATA35.B23;
    sbit  DATA24_AD1DATA35_bit at AD1DATA35.B24;
    sbit  DATA25_AD1DATA35_bit at AD1DATA35.B25;
    sbit  DATA26_AD1DATA35_bit at AD1DATA35.B26;
    sbit  DATA27_AD1DATA35_bit at AD1DATA35.B27;
    sbit  DATA28_AD1DATA35_bit at AD1DATA35.B28;
    sbit  DATA29_AD1DATA35_bit at AD1DATA35.B29;
    sbit  DATA30_AD1DATA35_bit at AD1DATA35.B30;
    sbit  DATA31_AD1DATA35_bit at AD1DATA35.B31;
sfr unsigned long   volatile AD1DATA36        absolute 0xBF84B148;
    sbit  DATA0_AD1DATA36_bit at AD1DATA36.B0;
    sbit  DATA1_AD1DATA36_bit at AD1DATA36.B1;
    sbit  DATA2_AD1DATA36_bit at AD1DATA36.B2;
    sbit  DATA3_AD1DATA36_bit at AD1DATA36.B3;
    sbit  DATA4_AD1DATA36_bit at AD1DATA36.B4;
    sbit  DATA5_AD1DATA36_bit at AD1DATA36.B5;
    sbit  DATA6_AD1DATA36_bit at AD1DATA36.B6;
    sbit  DATA7_AD1DATA36_bit at AD1DATA36.B7;
    sbit  DATA8_AD1DATA36_bit at AD1DATA36.B8;
    sbit  DATA9_AD1DATA36_bit at AD1DATA36.B9;
    sbit  DATA10_AD1DATA36_bit at AD1DATA36.B10;
    sbit  DATA11_AD1DATA36_bit at AD1DATA36.B11;
    sbit  DATA12_AD1DATA36_bit at AD1DATA36.B12;
    sbit  DATA13_AD1DATA36_bit at AD1DATA36.B13;
    sbit  DATA14_AD1DATA36_bit at AD1DATA36.B14;
    sbit  DATA15_AD1DATA36_bit at AD1DATA36.B15;
    sbit  DATA16_AD1DATA36_bit at AD1DATA36.B16;
    sbit  DATA17_AD1DATA36_bit at AD1DATA36.B17;
    sbit  DATA18_AD1DATA36_bit at AD1DATA36.B18;
    sbit  DATA19_AD1DATA36_bit at AD1DATA36.B19;
    sbit  DATA20_AD1DATA36_bit at AD1DATA36.B20;
    sbit  DATA21_AD1DATA36_bit at AD1DATA36.B21;
    sbit  DATA22_AD1DATA36_bit at AD1DATA36.B22;
    sbit  DATA23_AD1DATA36_bit at AD1DATA36.B23;
    sbit  DATA24_AD1DATA36_bit at AD1DATA36.B24;
    sbit  DATA25_AD1DATA36_bit at AD1DATA36.B25;
    sbit  DATA26_AD1DATA36_bit at AD1DATA36.B26;
    sbit  DATA27_AD1DATA36_bit at AD1DATA36.B27;
    sbit  DATA28_AD1DATA36_bit at AD1DATA36.B28;
    sbit  DATA29_AD1DATA36_bit at AD1DATA36.B29;
    sbit  DATA30_AD1DATA36_bit at AD1DATA36.B30;
    sbit  DATA31_AD1DATA36_bit at AD1DATA36.B31;
sfr unsigned long   volatile AD1DATA37        absolute 0xBF84B14C;
    sbit  DATA0_AD1DATA37_bit at AD1DATA37.B0;
    sbit  DATA1_AD1DATA37_bit at AD1DATA37.B1;
    sbit  DATA2_AD1DATA37_bit at AD1DATA37.B2;
    sbit  DATA3_AD1DATA37_bit at AD1DATA37.B3;
    sbit  DATA4_AD1DATA37_bit at AD1DATA37.B4;
    sbit  DATA5_AD1DATA37_bit at AD1DATA37.B5;
    sbit  DATA6_AD1DATA37_bit at AD1DATA37.B6;
    sbit  DATA7_AD1DATA37_bit at AD1DATA37.B7;
    sbit  DATA8_AD1DATA37_bit at AD1DATA37.B8;
    sbit  DATA9_AD1DATA37_bit at AD1DATA37.B9;
    sbit  DATA10_AD1DATA37_bit at AD1DATA37.B10;
    sbit  DATA11_AD1DATA37_bit at AD1DATA37.B11;
    sbit  DATA12_AD1DATA37_bit at AD1DATA37.B12;
    sbit  DATA13_AD1DATA37_bit at AD1DATA37.B13;
    sbit  DATA14_AD1DATA37_bit at AD1DATA37.B14;
    sbit  DATA15_AD1DATA37_bit at AD1DATA37.B15;
    sbit  DATA16_AD1DATA37_bit at AD1DATA37.B16;
    sbit  DATA17_AD1DATA37_bit at AD1DATA37.B17;
    sbit  DATA18_AD1DATA37_bit at AD1DATA37.B18;
    sbit  DATA19_AD1DATA37_bit at AD1DATA37.B19;
    sbit  DATA20_AD1DATA37_bit at AD1DATA37.B20;
    sbit  DATA21_AD1DATA37_bit at AD1DATA37.B21;
    sbit  DATA22_AD1DATA37_bit at AD1DATA37.B22;
    sbit  DATA23_AD1DATA37_bit at AD1DATA37.B23;
    sbit  DATA24_AD1DATA37_bit at AD1DATA37.B24;
    sbit  DATA25_AD1DATA37_bit at AD1DATA37.B25;
    sbit  DATA26_AD1DATA37_bit at AD1DATA37.B26;
    sbit  DATA27_AD1DATA37_bit at AD1DATA37.B27;
    sbit  DATA28_AD1DATA37_bit at AD1DATA37.B28;
    sbit  DATA29_AD1DATA37_bit at AD1DATA37.B29;
    sbit  DATA30_AD1DATA37_bit at AD1DATA37.B30;
    sbit  DATA31_AD1DATA37_bit at AD1DATA37.B31;
sfr unsigned long   volatile AD1DATA38        absolute 0xBF84B150;
    sbit  DATA0_AD1DATA38_bit at AD1DATA38.B0;
    sbit  DATA1_AD1DATA38_bit at AD1DATA38.B1;
    sbit  DATA2_AD1DATA38_bit at AD1DATA38.B2;
    sbit  DATA3_AD1DATA38_bit at AD1DATA38.B3;
    sbit  DATA4_AD1DATA38_bit at AD1DATA38.B4;
    sbit  DATA5_AD1DATA38_bit at AD1DATA38.B5;
    sbit  DATA6_AD1DATA38_bit at AD1DATA38.B6;
    sbit  DATA7_AD1DATA38_bit at AD1DATA38.B7;
    sbit  DATA8_AD1DATA38_bit at AD1DATA38.B8;
    sbit  DATA9_AD1DATA38_bit at AD1DATA38.B9;
    sbit  DATA10_AD1DATA38_bit at AD1DATA38.B10;
    sbit  DATA11_AD1DATA38_bit at AD1DATA38.B11;
    sbit  DATA12_AD1DATA38_bit at AD1DATA38.B12;
    sbit  DATA13_AD1DATA38_bit at AD1DATA38.B13;
    sbit  DATA14_AD1DATA38_bit at AD1DATA38.B14;
    sbit  DATA15_AD1DATA38_bit at AD1DATA38.B15;
    sbit  DATA16_AD1DATA38_bit at AD1DATA38.B16;
    sbit  DATA17_AD1DATA38_bit at AD1DATA38.B17;
    sbit  DATA18_AD1DATA38_bit at AD1DATA38.B18;
    sbit  DATA19_AD1DATA38_bit at AD1DATA38.B19;
    sbit  DATA20_AD1DATA38_bit at AD1DATA38.B20;
    sbit  DATA21_AD1DATA38_bit at AD1DATA38.B21;
    sbit  DATA22_AD1DATA38_bit at AD1DATA38.B22;
    sbit  DATA23_AD1DATA38_bit at AD1DATA38.B23;
    sbit  DATA24_AD1DATA38_bit at AD1DATA38.B24;
    sbit  DATA25_AD1DATA38_bit at AD1DATA38.B25;
    sbit  DATA26_AD1DATA38_bit at AD1DATA38.B26;
    sbit  DATA27_AD1DATA38_bit at AD1DATA38.B27;
    sbit  DATA28_AD1DATA38_bit at AD1DATA38.B28;
    sbit  DATA29_AD1DATA38_bit at AD1DATA38.B29;
    sbit  DATA30_AD1DATA38_bit at AD1DATA38.B30;
    sbit  DATA31_AD1DATA38_bit at AD1DATA38.B31;
sfr unsigned long   volatile AD1DATA39        absolute 0xBF84B154;
    sbit  DATA0_AD1DATA39_bit at AD1DATA39.B0;
    sbit  DATA1_AD1DATA39_bit at AD1DATA39.B1;
    sbit  DATA2_AD1DATA39_bit at AD1DATA39.B2;
    sbit  DATA3_AD1DATA39_bit at AD1DATA39.B3;
    sbit  DATA4_AD1DATA39_bit at AD1DATA39.B4;
    sbit  DATA5_AD1DATA39_bit at AD1DATA39.B5;
    sbit  DATA6_AD1DATA39_bit at AD1DATA39.B6;
    sbit  DATA7_AD1DATA39_bit at AD1DATA39.B7;
    sbit  DATA8_AD1DATA39_bit at AD1DATA39.B8;
    sbit  DATA9_AD1DATA39_bit at AD1DATA39.B9;
    sbit  DATA10_AD1DATA39_bit at AD1DATA39.B10;
    sbit  DATA11_AD1DATA39_bit at AD1DATA39.B11;
    sbit  DATA12_AD1DATA39_bit at AD1DATA39.B12;
    sbit  DATA13_AD1DATA39_bit at AD1DATA39.B13;
    sbit  DATA14_AD1DATA39_bit at AD1DATA39.B14;
    sbit  DATA15_AD1DATA39_bit at AD1DATA39.B15;
    sbit  DATA16_AD1DATA39_bit at AD1DATA39.B16;
    sbit  DATA17_AD1DATA39_bit at AD1DATA39.B17;
    sbit  DATA18_AD1DATA39_bit at AD1DATA39.B18;
    sbit  DATA19_AD1DATA39_bit at AD1DATA39.B19;
    sbit  DATA20_AD1DATA39_bit at AD1DATA39.B20;
    sbit  DATA21_AD1DATA39_bit at AD1DATA39.B21;
    sbit  DATA22_AD1DATA39_bit at AD1DATA39.B22;
    sbit  DATA23_AD1DATA39_bit at AD1DATA39.B23;
    sbit  DATA24_AD1DATA39_bit at AD1DATA39.B24;
    sbit  DATA25_AD1DATA39_bit at AD1DATA39.B25;
    sbit  DATA26_AD1DATA39_bit at AD1DATA39.B26;
    sbit  DATA27_AD1DATA39_bit at AD1DATA39.B27;
    sbit  DATA28_AD1DATA39_bit at AD1DATA39.B28;
    sbit  DATA29_AD1DATA39_bit at AD1DATA39.B29;
    sbit  DATA30_AD1DATA39_bit at AD1DATA39.B30;
    sbit  DATA31_AD1DATA39_bit at AD1DATA39.B31;
sfr unsigned long   volatile AD1DATA40        absolute 0xBF84B158;
    sbit  DATA0_AD1DATA40_bit at AD1DATA40.B0;
    sbit  DATA1_AD1DATA40_bit at AD1DATA40.B1;
    sbit  DATA2_AD1DATA40_bit at AD1DATA40.B2;
    sbit  DATA3_AD1DATA40_bit at AD1DATA40.B3;
    sbit  DATA4_AD1DATA40_bit at AD1DATA40.B4;
    sbit  DATA5_AD1DATA40_bit at AD1DATA40.B5;
    sbit  DATA6_AD1DATA40_bit at AD1DATA40.B6;
    sbit  DATA7_AD1DATA40_bit at AD1DATA40.B7;
    sbit  DATA8_AD1DATA40_bit at AD1DATA40.B8;
    sbit  DATA9_AD1DATA40_bit at AD1DATA40.B9;
    sbit  DATA10_AD1DATA40_bit at AD1DATA40.B10;
    sbit  DATA11_AD1DATA40_bit at AD1DATA40.B11;
    sbit  DATA12_AD1DATA40_bit at AD1DATA40.B12;
    sbit  DATA13_AD1DATA40_bit at AD1DATA40.B13;
    sbit  DATA14_AD1DATA40_bit at AD1DATA40.B14;
    sbit  DATA15_AD1DATA40_bit at AD1DATA40.B15;
    sbit  DATA16_AD1DATA40_bit at AD1DATA40.B16;
    sbit  DATA17_AD1DATA40_bit at AD1DATA40.B17;
    sbit  DATA18_AD1DATA40_bit at AD1DATA40.B18;
    sbit  DATA19_AD1DATA40_bit at AD1DATA40.B19;
    sbit  DATA20_AD1DATA40_bit at AD1DATA40.B20;
    sbit  DATA21_AD1DATA40_bit at AD1DATA40.B21;
    sbit  DATA22_AD1DATA40_bit at AD1DATA40.B22;
    sbit  DATA23_AD1DATA40_bit at AD1DATA40.B23;
    sbit  DATA24_AD1DATA40_bit at AD1DATA40.B24;
    sbit  DATA25_AD1DATA40_bit at AD1DATA40.B25;
    sbit  DATA26_AD1DATA40_bit at AD1DATA40.B26;
    sbit  DATA27_AD1DATA40_bit at AD1DATA40.B27;
    sbit  DATA28_AD1DATA40_bit at AD1DATA40.B28;
    sbit  DATA29_AD1DATA40_bit at AD1DATA40.B29;
    sbit  DATA30_AD1DATA40_bit at AD1DATA40.B30;
    sbit  DATA31_AD1DATA40_bit at AD1DATA40.B31;
sfr unsigned long   volatile AD1DATA41        absolute 0xBF84B15C;
    sbit  DATA0_AD1DATA41_bit at AD1DATA41.B0;
    sbit  DATA1_AD1DATA41_bit at AD1DATA41.B1;
    sbit  DATA2_AD1DATA41_bit at AD1DATA41.B2;
    sbit  DATA3_AD1DATA41_bit at AD1DATA41.B3;
    sbit  DATA4_AD1DATA41_bit at AD1DATA41.B4;
    sbit  DATA5_AD1DATA41_bit at AD1DATA41.B5;
    sbit  DATA6_AD1DATA41_bit at AD1DATA41.B6;
    sbit  DATA7_AD1DATA41_bit at AD1DATA41.B7;
    sbit  DATA8_AD1DATA41_bit at AD1DATA41.B8;
    sbit  DATA9_AD1DATA41_bit at AD1DATA41.B9;
    sbit  DATA10_AD1DATA41_bit at AD1DATA41.B10;
    sbit  DATA11_AD1DATA41_bit at AD1DATA41.B11;
    sbit  DATA12_AD1DATA41_bit at AD1DATA41.B12;
    sbit  DATA13_AD1DATA41_bit at AD1DATA41.B13;
    sbit  DATA14_AD1DATA41_bit at AD1DATA41.B14;
    sbit  DATA15_AD1DATA41_bit at AD1DATA41.B15;
    sbit  DATA16_AD1DATA41_bit at AD1DATA41.B16;
    sbit  DATA17_AD1DATA41_bit at AD1DATA41.B17;
    sbit  DATA18_AD1DATA41_bit at AD1DATA41.B18;
    sbit  DATA19_AD1DATA41_bit at AD1DATA41.B19;
    sbit  DATA20_AD1DATA41_bit at AD1DATA41.B20;
    sbit  DATA21_AD1DATA41_bit at AD1DATA41.B21;
    sbit  DATA22_AD1DATA41_bit at AD1DATA41.B22;
    sbit  DATA23_AD1DATA41_bit at AD1DATA41.B23;
    sbit  DATA24_AD1DATA41_bit at AD1DATA41.B24;
    sbit  DATA25_AD1DATA41_bit at AD1DATA41.B25;
    sbit  DATA26_AD1DATA41_bit at AD1DATA41.B26;
    sbit  DATA27_AD1DATA41_bit at AD1DATA41.B27;
    sbit  DATA28_AD1DATA41_bit at AD1DATA41.B28;
    sbit  DATA29_AD1DATA41_bit at AD1DATA41.B29;
    sbit  DATA30_AD1DATA41_bit at AD1DATA41.B30;
    sbit  DATA31_AD1DATA41_bit at AD1DATA41.B31;
sfr unsigned long   volatile AD1DATA42        absolute 0xBF84B160;
    sbit  DATA0_AD1DATA42_bit at AD1DATA42.B0;
    sbit  DATA1_AD1DATA42_bit at AD1DATA42.B1;
    sbit  DATA2_AD1DATA42_bit at AD1DATA42.B2;
    sbit  DATA3_AD1DATA42_bit at AD1DATA42.B3;
    sbit  DATA4_AD1DATA42_bit at AD1DATA42.B4;
    sbit  DATA5_AD1DATA42_bit at AD1DATA42.B5;
    sbit  DATA6_AD1DATA42_bit at AD1DATA42.B6;
    sbit  DATA7_AD1DATA42_bit at AD1DATA42.B7;
    sbit  DATA8_AD1DATA42_bit at AD1DATA42.B8;
    sbit  DATA9_AD1DATA42_bit at AD1DATA42.B9;
    sbit  DATA10_AD1DATA42_bit at AD1DATA42.B10;
    sbit  DATA11_AD1DATA42_bit at AD1DATA42.B11;
    sbit  DATA12_AD1DATA42_bit at AD1DATA42.B12;
    sbit  DATA13_AD1DATA42_bit at AD1DATA42.B13;
    sbit  DATA14_AD1DATA42_bit at AD1DATA42.B14;
    sbit  DATA15_AD1DATA42_bit at AD1DATA42.B15;
    sbit  DATA16_AD1DATA42_bit at AD1DATA42.B16;
    sbit  DATA17_AD1DATA42_bit at AD1DATA42.B17;
    sbit  DATA18_AD1DATA42_bit at AD1DATA42.B18;
    sbit  DATA19_AD1DATA42_bit at AD1DATA42.B19;
    sbit  DATA20_AD1DATA42_bit at AD1DATA42.B20;
    sbit  DATA21_AD1DATA42_bit at AD1DATA42.B21;
    sbit  DATA22_AD1DATA42_bit at AD1DATA42.B22;
    sbit  DATA23_AD1DATA42_bit at AD1DATA42.B23;
    sbit  DATA24_AD1DATA42_bit at AD1DATA42.B24;
    sbit  DATA25_AD1DATA42_bit at AD1DATA42.B25;
    sbit  DATA26_AD1DATA42_bit at AD1DATA42.B26;
    sbit  DATA27_AD1DATA42_bit at AD1DATA42.B27;
    sbit  DATA28_AD1DATA42_bit at AD1DATA42.B28;
    sbit  DATA29_AD1DATA42_bit at AD1DATA42.B29;
    sbit  DATA30_AD1DATA42_bit at AD1DATA42.B30;
    sbit  DATA31_AD1DATA42_bit at AD1DATA42.B31;
sfr unsigned long   volatile AD1DATA43        absolute 0xBF84B164;
    sbit  DATA0_AD1DATA43_bit at AD1DATA43.B0;
    sbit  DATA1_AD1DATA43_bit at AD1DATA43.B1;
    sbit  DATA2_AD1DATA43_bit at AD1DATA43.B2;
    sbit  DATA3_AD1DATA43_bit at AD1DATA43.B3;
    sbit  DATA4_AD1DATA43_bit at AD1DATA43.B4;
    sbit  DATA5_AD1DATA43_bit at AD1DATA43.B5;
    sbit  DATA6_AD1DATA43_bit at AD1DATA43.B6;
    sbit  DATA7_AD1DATA43_bit at AD1DATA43.B7;
    sbit  DATA8_AD1DATA43_bit at AD1DATA43.B8;
    sbit  DATA9_AD1DATA43_bit at AD1DATA43.B9;
    sbit  DATA10_AD1DATA43_bit at AD1DATA43.B10;
    sbit  DATA11_AD1DATA43_bit at AD1DATA43.B11;
    sbit  DATA12_AD1DATA43_bit at AD1DATA43.B12;
    sbit  DATA13_AD1DATA43_bit at AD1DATA43.B13;
    sbit  DATA14_AD1DATA43_bit at AD1DATA43.B14;
    sbit  DATA15_AD1DATA43_bit at AD1DATA43.B15;
    sbit  DATA16_AD1DATA43_bit at AD1DATA43.B16;
    sbit  DATA17_AD1DATA43_bit at AD1DATA43.B17;
    sbit  DATA18_AD1DATA43_bit at AD1DATA43.B18;
    sbit  DATA19_AD1DATA43_bit at AD1DATA43.B19;
    sbit  DATA20_AD1DATA43_bit at AD1DATA43.B20;
    sbit  DATA21_AD1DATA43_bit at AD1DATA43.B21;
    sbit  DATA22_AD1DATA43_bit at AD1DATA43.B22;
    sbit  DATA23_AD1DATA43_bit at AD1DATA43.B23;
    sbit  DATA24_AD1DATA43_bit at AD1DATA43.B24;
    sbit  DATA25_AD1DATA43_bit at AD1DATA43.B25;
    sbit  DATA26_AD1DATA43_bit at AD1DATA43.B26;
    sbit  DATA27_AD1DATA43_bit at AD1DATA43.B27;
    sbit  DATA28_AD1DATA43_bit at AD1DATA43.B28;
    sbit  DATA29_AD1DATA43_bit at AD1DATA43.B29;
    sbit  DATA30_AD1DATA43_bit at AD1DATA43.B30;
    sbit  DATA31_AD1DATA43_bit at AD1DATA43.B31;
sfr unsigned long   volatile AD1DATA44        absolute 0xBF84B168;
    sbit  DATA0_AD1DATA44_bit at AD1DATA44.B0;
    sbit  DATA1_AD1DATA44_bit at AD1DATA44.B1;
    sbit  DATA2_AD1DATA44_bit at AD1DATA44.B2;
    sbit  DATA3_AD1DATA44_bit at AD1DATA44.B3;
    sbit  DATA4_AD1DATA44_bit at AD1DATA44.B4;
    sbit  DATA5_AD1DATA44_bit at AD1DATA44.B5;
    sbit  DATA6_AD1DATA44_bit at AD1DATA44.B6;
    sbit  DATA7_AD1DATA44_bit at AD1DATA44.B7;
    sbit  DATA8_AD1DATA44_bit at AD1DATA44.B8;
    sbit  DATA9_AD1DATA44_bit at AD1DATA44.B9;
    sbit  DATA10_AD1DATA44_bit at AD1DATA44.B10;
    sbit  DATA11_AD1DATA44_bit at AD1DATA44.B11;
    sbit  DATA12_AD1DATA44_bit at AD1DATA44.B12;
    sbit  DATA13_AD1DATA44_bit at AD1DATA44.B13;
    sbit  DATA14_AD1DATA44_bit at AD1DATA44.B14;
    sbit  DATA15_AD1DATA44_bit at AD1DATA44.B15;
    sbit  DATA16_AD1DATA44_bit at AD1DATA44.B16;
    sbit  DATA17_AD1DATA44_bit at AD1DATA44.B17;
    sbit  DATA18_AD1DATA44_bit at AD1DATA44.B18;
    sbit  DATA19_AD1DATA44_bit at AD1DATA44.B19;
    sbit  DATA20_AD1DATA44_bit at AD1DATA44.B20;
    sbit  DATA21_AD1DATA44_bit at AD1DATA44.B21;
    sbit  DATA22_AD1DATA44_bit at AD1DATA44.B22;
    sbit  DATA23_AD1DATA44_bit at AD1DATA44.B23;
    sbit  DATA24_AD1DATA44_bit at AD1DATA44.B24;
    sbit  DATA25_AD1DATA44_bit at AD1DATA44.B25;
    sbit  DATA26_AD1DATA44_bit at AD1DATA44.B26;
    sbit  DATA27_AD1DATA44_bit at AD1DATA44.B27;
    sbit  DATA28_AD1DATA44_bit at AD1DATA44.B28;
    sbit  DATA29_AD1DATA44_bit at AD1DATA44.B29;
    sbit  DATA30_AD1DATA44_bit at AD1DATA44.B30;
    sbit  DATA31_AD1DATA44_bit at AD1DATA44.B31;
sfr unsigned long   volatile AD1CAL1          absolute 0xBF84B200;
    const register unsigned short int ADCAL0 = 0;
    sbit  ADCAL0_bit at AD1CAL1.B0;
    const register unsigned short int ADCAL1 = 1;
    sbit  ADCAL1_bit at AD1CAL1.B1;
    const register unsigned short int ADCAL2 = 2;
    sbit  ADCAL2_bit at AD1CAL1.B2;
    const register unsigned short int ADCAL3 = 3;
    sbit  ADCAL3_bit at AD1CAL1.B3;
    const register unsigned short int ADCAL4 = 4;
    sbit  ADCAL4_bit at AD1CAL1.B4;
    const register unsigned short int ADCAL5 = 5;
    sbit  ADCAL5_bit at AD1CAL1.B5;
    const register unsigned short int ADCAL6 = 6;
    sbit  ADCAL6_bit at AD1CAL1.B6;
    const register unsigned short int ADCAL7 = 7;
    sbit  ADCAL7_bit at AD1CAL1.B7;
    const register unsigned short int ADCAL8 = 8;
    sbit  ADCAL8_bit at AD1CAL1.B8;
    const register unsigned short int ADCAL9 = 9;
    sbit  ADCAL9_bit at AD1CAL1.B9;
    const register unsigned short int ADCAL10 = 10;
    sbit  ADCAL10_bit at AD1CAL1.B10;
    const register unsigned short int ADCAL11 = 11;
    sbit  ADCAL11_bit at AD1CAL1.B11;
    const register unsigned short int ADCAL12 = 12;
    sbit  ADCAL12_bit at AD1CAL1.B12;
    const register unsigned short int ADCAL13 = 13;
    sbit  ADCAL13_bit at AD1CAL1.B13;
    const register unsigned short int ADCAL14 = 14;
    sbit  ADCAL14_bit at AD1CAL1.B14;
    const register unsigned short int ADCAL15 = 15;
    sbit  ADCAL15_bit at AD1CAL1.B15;
    const register unsigned short int ADCAL16 = 16;
    sbit  ADCAL16_bit at AD1CAL1.B16;
    const register unsigned short int ADCAL17 = 17;
    sbit  ADCAL17_bit at AD1CAL1.B17;
    const register unsigned short int ADCAL18 = 18;
    sbit  ADCAL18_bit at AD1CAL1.B18;
    const register unsigned short int ADCAL19 = 19;
    sbit  ADCAL19_bit at AD1CAL1.B19;
    const register unsigned short int ADCAL20 = 20;
    sbit  ADCAL20_bit at AD1CAL1.B20;
    const register unsigned short int ADCAL21 = 21;
    sbit  ADCAL21_bit at AD1CAL1.B21;
    const register unsigned short int ADCAL22 = 22;
    sbit  ADCAL22_bit at AD1CAL1.B22;
    const register unsigned short int ADCAL23 = 23;
    sbit  ADCAL23_bit at AD1CAL1.B23;
    const register unsigned short int ADCAL24 = 24;
    sbit  ADCAL24_bit at AD1CAL1.B24;
    const register unsigned short int ADCAL25 = 25;
    sbit  ADCAL25_bit at AD1CAL1.B25;
    const register unsigned short int ADCAL26 = 26;
    sbit  ADCAL26_bit at AD1CAL1.B26;
    const register unsigned short int ADCAL27 = 27;
    sbit  ADCAL27_bit at AD1CAL1.B27;
    const register unsigned short int ADCAL28 = 28;
    sbit  ADCAL28_bit at AD1CAL1.B28;
    const register unsigned short int ADCAL29 = 29;
    sbit  ADCAL29_bit at AD1CAL1.B29;
    const register unsigned short int ADCAL30 = 30;
    sbit  ADCAL30_bit at AD1CAL1.B30;
    const register unsigned short int ADCAL31 = 31;
    sbit  ADCAL31_bit at AD1CAL1.B31;
sfr unsigned long   volatile AD1CAL2          absolute 0xBF84B204;
    sbit  ADCAL0_AD1CAL2_bit at AD1CAL2.B0;
    sbit  ADCAL1_AD1CAL2_bit at AD1CAL2.B1;
    sbit  ADCAL2_AD1CAL2_bit at AD1CAL2.B2;
    sbit  ADCAL3_AD1CAL2_bit at AD1CAL2.B3;
    sbit  ADCAL4_AD1CAL2_bit at AD1CAL2.B4;
    sbit  ADCAL5_AD1CAL2_bit at AD1CAL2.B5;
    sbit  ADCAL6_AD1CAL2_bit at AD1CAL2.B6;
    sbit  ADCAL7_AD1CAL2_bit at AD1CAL2.B7;
    sbit  ADCAL8_AD1CAL2_bit at AD1CAL2.B8;
    sbit  ADCAL9_AD1CAL2_bit at AD1CAL2.B9;
    sbit  ADCAL10_AD1CAL2_bit at AD1CAL2.B10;
    sbit  ADCAL11_AD1CAL2_bit at AD1CAL2.B11;
    sbit  ADCAL12_AD1CAL2_bit at AD1CAL2.B12;
    sbit  ADCAL13_AD1CAL2_bit at AD1CAL2.B13;
    sbit  ADCAL14_AD1CAL2_bit at AD1CAL2.B14;
    sbit  ADCAL15_AD1CAL2_bit at AD1CAL2.B15;
    sbit  ADCAL16_AD1CAL2_bit at AD1CAL2.B16;
    sbit  ADCAL17_AD1CAL2_bit at AD1CAL2.B17;
    sbit  ADCAL18_AD1CAL2_bit at AD1CAL2.B18;
    sbit  ADCAL19_AD1CAL2_bit at AD1CAL2.B19;
    sbit  ADCAL20_AD1CAL2_bit at AD1CAL2.B20;
    sbit  ADCAL21_AD1CAL2_bit at AD1CAL2.B21;
    sbit  ADCAL22_AD1CAL2_bit at AD1CAL2.B22;
    sbit  ADCAL23_AD1CAL2_bit at AD1CAL2.B23;
    sbit  ADCAL24_AD1CAL2_bit at AD1CAL2.B24;
    sbit  ADCAL25_AD1CAL2_bit at AD1CAL2.B25;
    sbit  ADCAL26_AD1CAL2_bit at AD1CAL2.B26;
    sbit  ADCAL27_AD1CAL2_bit at AD1CAL2.B27;
    sbit  ADCAL28_AD1CAL2_bit at AD1CAL2.B28;
    sbit  ADCAL29_AD1CAL2_bit at AD1CAL2.B29;
    sbit  ADCAL30_AD1CAL2_bit at AD1CAL2.B30;
    sbit  ADCAL31_AD1CAL2_bit at AD1CAL2.B31;
sfr unsigned long   volatile AD1CAL3          absolute 0xBF84B208;
    sbit  ADCAL0_AD1CAL3_bit at AD1CAL3.B0;
    sbit  ADCAL1_AD1CAL3_bit at AD1CAL3.B1;
    sbit  ADCAL2_AD1CAL3_bit at AD1CAL3.B2;
    sbit  ADCAL3_AD1CAL3_bit at AD1CAL3.B3;
    sbit  ADCAL4_AD1CAL3_bit at AD1CAL3.B4;
    sbit  ADCAL5_AD1CAL3_bit at AD1CAL3.B5;
    sbit  ADCAL6_AD1CAL3_bit at AD1CAL3.B6;
    sbit  ADCAL7_AD1CAL3_bit at AD1CAL3.B7;
    sbit  ADCAL8_AD1CAL3_bit at AD1CAL3.B8;
    sbit  ADCAL9_AD1CAL3_bit at AD1CAL3.B9;
    sbit  ADCAL10_AD1CAL3_bit at AD1CAL3.B10;
    sbit  ADCAL11_AD1CAL3_bit at AD1CAL3.B11;
    sbit  ADCAL12_AD1CAL3_bit at AD1CAL3.B12;
    sbit  ADCAL13_AD1CAL3_bit at AD1CAL3.B13;
    sbit  ADCAL14_AD1CAL3_bit at AD1CAL3.B14;
    sbit  ADCAL15_AD1CAL3_bit at AD1CAL3.B15;
    sbit  ADCAL16_AD1CAL3_bit at AD1CAL3.B16;
    sbit  ADCAL17_AD1CAL3_bit at AD1CAL3.B17;
    sbit  ADCAL18_AD1CAL3_bit at AD1CAL3.B18;
    sbit  ADCAL19_AD1CAL3_bit at AD1CAL3.B19;
    sbit  ADCAL20_AD1CAL3_bit at AD1CAL3.B20;
    sbit  ADCAL21_AD1CAL3_bit at AD1CAL3.B21;
    sbit  ADCAL22_AD1CAL3_bit at AD1CAL3.B22;
    sbit  ADCAL23_AD1CAL3_bit at AD1CAL3.B23;
    sbit  ADCAL24_AD1CAL3_bit at AD1CAL3.B24;
    sbit  ADCAL25_AD1CAL3_bit at AD1CAL3.B25;
    sbit  ADCAL26_AD1CAL3_bit at AD1CAL3.B26;
    sbit  ADCAL27_AD1CAL3_bit at AD1CAL3.B27;
    sbit  ADCAL28_AD1CAL3_bit at AD1CAL3.B28;
    sbit  ADCAL29_AD1CAL3_bit at AD1CAL3.B29;
    sbit  ADCAL30_AD1CAL3_bit at AD1CAL3.B30;
    sbit  ADCAL31_AD1CAL3_bit at AD1CAL3.B31;
sfr unsigned long   volatile AD1CAL4          absolute 0xBF84B20C;
    sbit  ADCAL0_AD1CAL4_bit at AD1CAL4.B0;
    sbit  ADCAL1_AD1CAL4_bit at AD1CAL4.B1;
    sbit  ADCAL2_AD1CAL4_bit at AD1CAL4.B2;
    sbit  ADCAL3_AD1CAL4_bit at AD1CAL4.B3;
    sbit  ADCAL4_AD1CAL4_bit at AD1CAL4.B4;
    sbit  ADCAL5_AD1CAL4_bit at AD1CAL4.B5;
    sbit  ADCAL6_AD1CAL4_bit at AD1CAL4.B6;
    sbit  ADCAL7_AD1CAL4_bit at AD1CAL4.B7;
    sbit  ADCAL8_AD1CAL4_bit at AD1CAL4.B8;
    sbit  ADCAL9_AD1CAL4_bit at AD1CAL4.B9;
    sbit  ADCAL10_AD1CAL4_bit at AD1CAL4.B10;
    sbit  ADCAL11_AD1CAL4_bit at AD1CAL4.B11;
    sbit  ADCAL12_AD1CAL4_bit at AD1CAL4.B12;
    sbit  ADCAL13_AD1CAL4_bit at AD1CAL4.B13;
    sbit  ADCAL14_AD1CAL4_bit at AD1CAL4.B14;
    sbit  ADCAL15_AD1CAL4_bit at AD1CAL4.B15;
    sbit  ADCAL16_AD1CAL4_bit at AD1CAL4.B16;
    sbit  ADCAL17_AD1CAL4_bit at AD1CAL4.B17;
    sbit  ADCAL18_AD1CAL4_bit at AD1CAL4.B18;
    sbit  ADCAL19_AD1CAL4_bit at AD1CAL4.B19;
    sbit  ADCAL20_AD1CAL4_bit at AD1CAL4.B20;
    sbit  ADCAL21_AD1CAL4_bit at AD1CAL4.B21;
    sbit  ADCAL22_AD1CAL4_bit at AD1CAL4.B22;
    sbit  ADCAL23_AD1CAL4_bit at AD1CAL4.B23;
    sbit  ADCAL24_AD1CAL4_bit at AD1CAL4.B24;
    sbit  ADCAL25_AD1CAL4_bit at AD1CAL4.B25;
    sbit  ADCAL26_AD1CAL4_bit at AD1CAL4.B26;
    sbit  ADCAL27_AD1CAL4_bit at AD1CAL4.B27;
    sbit  ADCAL28_AD1CAL4_bit at AD1CAL4.B28;
    sbit  ADCAL29_AD1CAL4_bit at AD1CAL4.B29;
    sbit  ADCAL30_AD1CAL4_bit at AD1CAL4.B30;
    sbit  ADCAL31_AD1CAL4_bit at AD1CAL4.B31;
sfr unsigned long   volatile AD1CAL5          absolute 0xBF84B210;
    sbit  ADCAL0_AD1CAL5_bit at AD1CAL5.B0;
    sbit  ADCAL1_AD1CAL5_bit at AD1CAL5.B1;
    sbit  ADCAL2_AD1CAL5_bit at AD1CAL5.B2;
    sbit  ADCAL3_AD1CAL5_bit at AD1CAL5.B3;
    sbit  ADCAL4_AD1CAL5_bit at AD1CAL5.B4;
    sbit  ADCAL5_AD1CAL5_bit at AD1CAL5.B5;
    sbit  ADCAL6_AD1CAL5_bit at AD1CAL5.B6;
    sbit  ADCAL7_AD1CAL5_bit at AD1CAL5.B7;
    sbit  ADCAL8_AD1CAL5_bit at AD1CAL5.B8;
    sbit  ADCAL9_AD1CAL5_bit at AD1CAL5.B9;
    sbit  ADCAL10_AD1CAL5_bit at AD1CAL5.B10;
    sbit  ADCAL11_AD1CAL5_bit at AD1CAL5.B11;
    sbit  ADCAL12_AD1CAL5_bit at AD1CAL5.B12;
    sbit  ADCAL13_AD1CAL5_bit at AD1CAL5.B13;
    sbit  ADCAL14_AD1CAL5_bit at AD1CAL5.B14;
    sbit  ADCAL15_AD1CAL5_bit at AD1CAL5.B15;
    sbit  ADCAL16_AD1CAL5_bit at AD1CAL5.B16;
    sbit  ADCAL17_AD1CAL5_bit at AD1CAL5.B17;
    sbit  ADCAL18_AD1CAL5_bit at AD1CAL5.B18;
    sbit  ADCAL19_AD1CAL5_bit at AD1CAL5.B19;
    sbit  ADCAL20_AD1CAL5_bit at AD1CAL5.B20;
    sbit  ADCAL21_AD1CAL5_bit at AD1CAL5.B21;
    sbit  ADCAL22_AD1CAL5_bit at AD1CAL5.B22;
    sbit  ADCAL23_AD1CAL5_bit at AD1CAL5.B23;
    sbit  ADCAL24_AD1CAL5_bit at AD1CAL5.B24;
    sbit  ADCAL25_AD1CAL5_bit at AD1CAL5.B25;
    sbit  ADCAL26_AD1CAL5_bit at AD1CAL5.B26;
    sbit  ADCAL27_AD1CAL5_bit at AD1CAL5.B27;
    sbit  ADCAL28_AD1CAL5_bit at AD1CAL5.B28;
    sbit  ADCAL29_AD1CAL5_bit at AD1CAL5.B29;
    sbit  ADCAL30_AD1CAL5_bit at AD1CAL5.B30;
    sbit  ADCAL31_AD1CAL5_bit at AD1CAL5.B31;
sfr atomic unsigned long   volatile CM1CON           absolute 0xBF84C000;
    const register unsigned short int CCH0 = 0;
    sbit  CCH0_bit at CM1CON.B0;
    const register unsigned short int CCH1 = 1;
    sbit  CCH1_bit at CM1CON.B1;
    const register unsigned short int CREF = 4;
    sbit  CREF_bit at CM1CON.B4;
    const register unsigned short int EVPOL0 = 6;
    sbit  EVPOL0_bit at CM1CON.B6;
    const register unsigned short int EVPOL1 = 7;
    sbit  EVPOL1_bit at CM1CON.B7;
    const register unsigned short int COUT = 8;
    sbit  COUT_bit at CM1CON.B8;
    const register unsigned short int CPOL = 13;
    sbit  CPOL_bit at CM1CON.B13;
    const register unsigned short int COE = 14;
    sbit  COE_bit at CM1CON.B14;
    sbit  ON_CM1CON_bit at CM1CON.B15;
    sbit  CCH0_CM1CON_bit at CM1CON.B0;
    sbit  CCH1_CM1CON_bit at CM1CON.B1;
    sbit  EVPOL0_CM1CON_bit at CM1CON.B6;
    sbit  EVPOL1_CM1CON_bit at CM1CON.B7;
sfr unsigned long   volatile CM1CONCLR        absolute 0xBF84C004;
sfr unsigned long   volatile CM1CONSET        absolute 0xBF84C008;
sfr unsigned long   volatile CM1CONINV        absolute 0xBF84C00C;
sfr atomic unsigned long   volatile CM2CON           absolute 0xBF84C010;
    sbit  CCH0_CM2CON_bit at CM2CON.B0;
    sbit  CCH1_CM2CON_bit at CM2CON.B1;
    sbit  CREF_CM2CON_bit at CM2CON.B4;
    sbit  EVPOL0_CM2CON_bit at CM2CON.B6;
    sbit  EVPOL1_CM2CON_bit at CM2CON.B7;
    sbit  COUT_CM2CON_bit at CM2CON.B8;
    sbit  CPOL_CM2CON_bit at CM2CON.B13;
    sbit  COE_CM2CON_bit at CM2CON.B14;
    sbit  ON_CM2CON_bit at CM2CON.B15;
sfr unsigned long   volatile CM2CONCLR        absolute 0xBF84C014;
sfr unsigned long   volatile CM2CONSET        absolute 0xBF84C018;
sfr unsigned long   volatile CM2CONINV        absolute 0xBF84C01C;
sfr atomic unsigned long   volatile CMSTAT           absolute 0xBF84C060;
    const register unsigned short int C1OUT = 0;
    sbit  C1OUT_bit at CMSTAT.B0;
    const register unsigned short int C2OUT = 1;
    sbit  C2OUT_bit at CMSTAT.B1;
    sbit  SIDL_CMSTAT_bit at CMSTAT.B13;
sfr unsigned long   volatile CMSTATCLR        absolute 0xBF84C064;
sfr unsigned long   volatile CMSTATSET        absolute 0xBF84C068;
sfr unsigned long   volatile CMSTATINV        absolute 0xBF84C06C;
sfr atomic unsigned long   volatile ANSELA           absolute 0xBF860000;
    const register unsigned short int ANSA0 = 0;
    sbit  ANSA0_bit at ANSELA.B0;
    const register unsigned short int ANSA1 = 1;
    sbit  ANSA1_bit at ANSELA.B1;
    const register unsigned short int ANSA5 = 5;
    sbit  ANSA5_bit at ANSELA.B5;
    const register unsigned short int ANSA9 = 9;
    sbit  ANSA9_bit at ANSELA.B9;
    const register unsigned short int ANSA10 = 10;
    sbit  ANSA10_bit at ANSELA.B10;
sfr unsigned long   volatile ANSELACLR        absolute 0xBF860004;
sfr unsigned long   volatile ANSELASET        absolute 0xBF860008;
sfr unsigned long   volatile ANSELAINV        absolute 0xBF86000C;
sfr atomic unsigned long   volatile TRISA            absolute 0xBF860010;
    const register unsigned short int TRISA0 = 0;
    sbit  TRISA0_bit at TRISA.B0;
    const register unsigned short int TRISA1 = 1;
    sbit  TRISA1_bit at TRISA.B1;
    const register unsigned short int TRISA2 = 2;
    sbit  TRISA2_bit at TRISA.B2;
    const register unsigned short int TRISA3 = 3;
    sbit  TRISA3_bit at TRISA.B3;
    const register unsigned short int TRISA4 = 4;
    sbit  TRISA4_bit at TRISA.B4;
    const register unsigned short int TRISA5 = 5;
    sbit  TRISA5_bit at TRISA.B5;
    const register unsigned short int TRISA6 = 6;
    sbit  TRISA6_bit at TRISA.B6;
    const register unsigned short int TRISA7 = 7;
    sbit  TRISA7_bit at TRISA.B7;
    const register unsigned short int TRISA9 = 9;
    sbit  TRISA9_bit at TRISA.B9;
    const register unsigned short int TRISA10 = 10;
    sbit  TRISA10_bit at TRISA.B10;
    const register unsigned short int TRISA14 = 14;
    sbit  TRISA14_bit at TRISA.B14;
    const register unsigned short int TRISA15 = 15;
    sbit  TRISA15_bit at TRISA.B15;
sfr unsigned long   volatile TRISACLR         absolute 0xBF860014;
sfr unsigned long   volatile TRISASET         absolute 0xBF860018;
sfr unsigned long   volatile TRISAINV         absolute 0xBF86001C;
sfr atomic unsigned long   volatile PORTA            absolute 0xBF860020;
    const register unsigned short int RA0 = 0;
    sbit  RA0_bit at PORTA.B0;
    const register unsigned short int RA1 = 1;
    sbit  RA1_bit at PORTA.B1;
    const register unsigned short int RA2 = 2;
    sbit  RA2_bit at PORTA.B2;
    const register unsigned short int RA3 = 3;
    sbit  RA3_bit at PORTA.B3;
    const register unsigned short int RA4 = 4;
    sbit  RA4_bit at PORTA.B4;
    const register unsigned short int RA5 = 5;
    sbit  RA5_bit at PORTA.B5;
    const register unsigned short int RA6 = 6;
    sbit  RA6_bit at PORTA.B6;
    const register unsigned short int RA7 = 7;
    sbit  RA7_bit at PORTA.B7;
    const register unsigned short int RA9 = 9;
    sbit  RA9_bit at PORTA.B9;
    const register unsigned short int RA10 = 10;
    sbit  RA10_bit at PORTA.B10;
    const register unsigned short int RA14 = 14;
    sbit  RA14_bit at PORTA.B14;
    const register unsigned short int RA15 = 15;
    sbit  RA15_bit at PORTA.B15;
sfr unsigned long   volatile PORTACLR         absolute 0xBF860024;
sfr unsigned long   volatile PORTASET         absolute 0xBF860028;
sfr unsigned long   volatile PORTAINV         absolute 0xBF86002C;
sfr atomic unsigned long   volatile LATA             absolute 0xBF860030;
    const register unsigned short int LATA0 = 0;
    sbit  LATA0_bit at LATA.B0;
    const register unsigned short int LATA1 = 1;
    sbit  LATA1_bit at LATA.B1;
    const register unsigned short int LATA2 = 2;
    sbit  LATA2_bit at LATA.B2;
    const register unsigned short int LATA3 = 3;
    sbit  LATA3_bit at LATA.B3;
    const register unsigned short int LATA4 = 4;
    sbit  LATA4_bit at LATA.B4;
    const register unsigned short int LATA5 = 5;
    sbit  LATA5_bit at LATA.B5;
    const register unsigned short int LATA6 = 6;
    sbit  LATA6_bit at LATA.B6;
    const register unsigned short int LATA7 = 7;
    sbit  LATA7_bit at LATA.B7;
    const register unsigned short int LATA9 = 9;
    sbit  LATA9_bit at LATA.B9;
    const register unsigned short int LATA10 = 10;
    sbit  LATA10_bit at LATA.B10;
    const register unsigned short int LATA14 = 14;
    sbit  LATA14_bit at LATA.B14;
    const register unsigned short int LATA15 = 15;
    sbit  LATA15_bit at LATA.B15;
sfr unsigned long   volatile LATACLR          absolute 0xBF860034;
sfr unsigned long   volatile LATASET          absolute 0xBF860038;
sfr unsigned long   volatile LATAINV          absolute 0xBF86003C;
sfr atomic unsigned long   volatile ODCA             absolute 0xBF860040;
    const register unsigned short int ODCA0 = 0;
    sbit  ODCA0_bit at ODCA.B0;
    const register unsigned short int ODCA1 = 1;
    sbit  ODCA1_bit at ODCA.B1;
    const register unsigned short int ODCA2 = 2;
    sbit  ODCA2_bit at ODCA.B2;
    const register unsigned short int ODCA3 = 3;
    sbit  ODCA3_bit at ODCA.B3;
    const register unsigned short int ODCA4 = 4;
    sbit  ODCA4_bit at ODCA.B4;
    const register unsigned short int ODCA5 = 5;
    sbit  ODCA5_bit at ODCA.B5;
    const register unsigned short int ODCA6 = 6;
    sbit  ODCA6_bit at ODCA.B6;
    const register unsigned short int ODCA7 = 7;
    sbit  ODCA7_bit at ODCA.B7;
    const register unsigned short int ODCA9 = 9;
    sbit  ODCA9_bit at ODCA.B9;
    const register unsigned short int ODCA10 = 10;
    sbit  ODCA10_bit at ODCA.B10;
    const register unsigned short int ODCA14 = 14;
    sbit  ODCA14_bit at ODCA.B14;
    const register unsigned short int ODCA15 = 15;
    sbit  ODCA15_bit at ODCA.B15;
sfr unsigned long   volatile ODCACLR          absolute 0xBF860044;
sfr unsigned long   volatile ODCASET          absolute 0xBF860048;
sfr unsigned long   volatile ODCAINV          absolute 0xBF86004C;
sfr atomic unsigned long   volatile CNPUA            absolute 0xBF860050;
    const register unsigned short int CNPUA0 = 0;
    sbit  CNPUA0_bit at CNPUA.B0;
    const register unsigned short int CNPUA1 = 1;
    sbit  CNPUA1_bit at CNPUA.B1;
    const register unsigned short int CNPUA2 = 2;
    sbit  CNPUA2_bit at CNPUA.B2;
    const register unsigned short int CNPUA3 = 3;
    sbit  CNPUA3_bit at CNPUA.B3;
    const register unsigned short int CNPUA4 = 4;
    sbit  CNPUA4_bit at CNPUA.B4;
    const register unsigned short int CNPUA5 = 5;
    sbit  CNPUA5_bit at CNPUA.B5;
    const register unsigned short int CNPUA6 = 6;
    sbit  CNPUA6_bit at CNPUA.B6;
    const register unsigned short int CNPUA7 = 7;
    sbit  CNPUA7_bit at CNPUA.B7;
    const register unsigned short int CNPUA9 = 9;
    sbit  CNPUA9_bit at CNPUA.B9;
    const register unsigned short int CNPUA10 = 10;
    sbit  CNPUA10_bit at CNPUA.B10;
    const register unsigned short int CNPUA14 = 14;
    sbit  CNPUA14_bit at CNPUA.B14;
    const register unsigned short int CNPUA15 = 15;
    sbit  CNPUA15_bit at CNPUA.B15;
sfr unsigned long   volatile CNPUACLR         absolute 0xBF860054;
sfr unsigned long   volatile CNPUASET         absolute 0xBF860058;
sfr unsigned long   volatile CNPUAINV         absolute 0xBF86005C;
sfr atomic unsigned long   volatile CNPDA            absolute 0xBF860060;
    const register unsigned short int CNPDA0 = 0;
    sbit  CNPDA0_bit at CNPDA.B0;
    const register unsigned short int CNPDA1 = 1;
    sbit  CNPDA1_bit at CNPDA.B1;
    const register unsigned short int CNPDA2 = 2;
    sbit  CNPDA2_bit at CNPDA.B2;
    const register unsigned short int CNPDA3 = 3;
    sbit  CNPDA3_bit at CNPDA.B3;
    const register unsigned short int CNPDA4 = 4;
    sbit  CNPDA4_bit at CNPDA.B4;
    const register unsigned short int CNPDA5 = 5;
    sbit  CNPDA5_bit at CNPDA.B5;
    const register unsigned short int CNPDA6 = 6;
    sbit  CNPDA6_bit at CNPDA.B6;
    const register unsigned short int CNPDA7 = 7;
    sbit  CNPDA7_bit at CNPDA.B7;
    const register unsigned short int CNPDA9 = 9;
    sbit  CNPDA9_bit at CNPDA.B9;
    const register unsigned short int CNPDA10 = 10;
    sbit  CNPDA10_bit at CNPDA.B10;
    const register unsigned short int CNPDA14 = 14;
    sbit  CNPDA14_bit at CNPDA.B14;
    const register unsigned short int CNPDA15 = 15;
    sbit  CNPDA15_bit at CNPDA.B15;
sfr unsigned long   volatile CNPDACLR         absolute 0xBF860064;
sfr unsigned long   volatile CNPDASET         absolute 0xBF860068;
sfr unsigned long   volatile CNPDAINV         absolute 0xBF86006C;
sfr atomic unsigned long   volatile CNCONA           absolute 0xBF860070;
    sbit  SIDL_CNCONA_bit at CNCONA.B13;
    sbit  ON_CNCONA_bit at CNCONA.B15;
sfr unsigned long   volatile CNCONACLR        absolute 0xBF860074;
sfr unsigned long   volatile CNCONASET        absolute 0xBF860078;
sfr unsigned long   volatile CNCONAINV        absolute 0xBF86007C;
sfr atomic unsigned long   volatile CNENA            absolute 0xBF860080;
    const register unsigned short int CNIEA0 = 0;
    sbit  CNIEA0_bit at CNENA.B0;
    const register unsigned short int CNIEA1 = 1;
    sbit  CNIEA1_bit at CNENA.B1;
    const register unsigned short int CNIEA2 = 2;
    sbit  CNIEA2_bit at CNENA.B2;
    const register unsigned short int CNIEA3 = 3;
    sbit  CNIEA3_bit at CNENA.B3;
    const register unsigned short int CNIEA4 = 4;
    sbit  CNIEA4_bit at CNENA.B4;
    const register unsigned short int CNIEA5 = 5;
    sbit  CNIEA5_bit at CNENA.B5;
    const register unsigned short int CNIEA6 = 6;
    sbit  CNIEA6_bit at CNENA.B6;
    const register unsigned short int CNIEA7 = 7;
    sbit  CNIEA7_bit at CNENA.B7;
    const register unsigned short int CNIEA9 = 9;
    sbit  CNIEA9_bit at CNENA.B9;
    const register unsigned short int CNIEA10 = 10;
    sbit  CNIEA10_bit at CNENA.B10;
    const register unsigned short int CNIEA14 = 14;
    sbit  CNIEA14_bit at CNENA.B14;
    const register unsigned short int CNIEA15 = 15;
    sbit  CNIEA15_bit at CNENA.B15;
sfr unsigned long   volatile CNENACLR         absolute 0xBF860084;
sfr unsigned long   volatile CNENASET         absolute 0xBF860088;
sfr unsigned long   volatile CNENAINV         absolute 0xBF86008C;
sfr atomic unsigned long   volatile CNSTATA          absolute 0xBF860090;
    const register unsigned short int CNSTATA0 = 0;
    sbit  CNSTATA0_bit at CNSTATA.B0;
    const register unsigned short int CNSTATA1 = 1;
    sbit  CNSTATA1_bit at CNSTATA.B1;
    const register unsigned short int CNSTATA2 = 2;
    sbit  CNSTATA2_bit at CNSTATA.B2;
    const register unsigned short int CNSTATA3 = 3;
    sbit  CNSTATA3_bit at CNSTATA.B3;
    const register unsigned short int CNSTATA4 = 4;
    sbit  CNSTATA4_bit at CNSTATA.B4;
    const register unsigned short int CNSTATA5 = 5;
    sbit  CNSTATA5_bit at CNSTATA.B5;
    const register unsigned short int CNSTATA6 = 6;
    sbit  CNSTATA6_bit at CNSTATA.B6;
    const register unsigned short int CNSTATA7 = 7;
    sbit  CNSTATA7_bit at CNSTATA.B7;
    const register unsigned short int CNSTATA9 = 9;
    sbit  CNSTATA9_bit at CNSTATA.B9;
    const register unsigned short int CNSTATA10 = 10;
    sbit  CNSTATA10_bit at CNSTATA.B10;
    const register unsigned short int CNSTATA14 = 14;
    sbit  CNSTATA14_bit at CNSTATA.B14;
    const register unsigned short int CNSTATA15 = 15;
    sbit  CNSTATA15_bit at CNSTATA.B15;
sfr unsigned long   volatile CNSTATACLR       absolute 0xBF860094;
sfr unsigned long   volatile CNSTATASET       absolute 0xBF860098;
sfr unsigned long   volatile CNSTATAINV       absolute 0xBF86009C;
sfr atomic unsigned long   volatile ANSELB           absolute 0xBF860100;
    const register unsigned short int ANSB0 = 0;
    sbit  ANSB0_bit at ANSELB.B0;
    const register unsigned short int ANSB1 = 1;
    sbit  ANSB1_bit at ANSELB.B1;
    const register unsigned short int ANSB2 = 2;
    sbit  ANSB2_bit at ANSELB.B2;
    const register unsigned short int ANSB3 = 3;
    sbit  ANSB3_bit at ANSELB.B3;
    const register unsigned short int ANSB4 = 4;
    sbit  ANSB4_bit at ANSELB.B4;
    const register unsigned short int ANSB5 = 5;
    sbit  ANSB5_bit at ANSELB.B5;
    const register unsigned short int ANSB6 = 6;
    sbit  ANSB6_bit at ANSELB.B6;
    const register unsigned short int ANSB7 = 7;
    sbit  ANSB7_bit at ANSELB.B7;
    const register unsigned short int ANSB8 = 8;
    sbit  ANSB8_bit at ANSELB.B8;
    const register unsigned short int ANSB9 = 9;
    sbit  ANSB9_bit at ANSELB.B9;
    const register unsigned short int ANSB10 = 10;
    sbit  ANSB10_bit at ANSELB.B10;
    const register unsigned short int ANSB11 = 11;
    sbit  ANSB11_bit at ANSELB.B11;
    const register unsigned short int ANSB12 = 12;
    sbit  ANSB12_bit at ANSELB.B12;
    const register unsigned short int ANSB13 = 13;
    sbit  ANSB13_bit at ANSELB.B13;
    const register unsigned short int ANSB14 = 14;
    sbit  ANSB14_bit at ANSELB.B14;
    const register unsigned short int ANSB15 = 15;
    sbit  ANSB15_bit at ANSELB.B15;
sfr unsigned long   volatile ANSELBCLR        absolute 0xBF860104;
sfr unsigned long   volatile ANSELBSET        absolute 0xBF860108;
sfr unsigned long   volatile ANSELBINV        absolute 0xBF86010C;
sfr atomic unsigned long   volatile TRISB            absolute 0xBF860110;
    const register unsigned short int TRISB0 = 0;
    sbit  TRISB0_bit at TRISB.B0;
    const register unsigned short int TRISB1 = 1;
    sbit  TRISB1_bit at TRISB.B1;
    const register unsigned short int TRISB2 = 2;
    sbit  TRISB2_bit at TRISB.B2;
    const register unsigned short int TRISB3 = 3;
    sbit  TRISB3_bit at TRISB.B3;
    const register unsigned short int TRISB4 = 4;
    sbit  TRISB4_bit at TRISB.B4;
    const register unsigned short int TRISB5 = 5;
    sbit  TRISB5_bit at TRISB.B5;
    const register unsigned short int TRISB6 = 6;
    sbit  TRISB6_bit at TRISB.B6;
    const register unsigned short int TRISB7 = 7;
    sbit  TRISB7_bit at TRISB.B7;
    const register unsigned short int TRISB8 = 8;
    sbit  TRISB8_bit at TRISB.B8;
    const register unsigned short int TRISB9 = 9;
    sbit  TRISB9_bit at TRISB.B9;
    const register unsigned short int TRISB10 = 10;
    sbit  TRISB10_bit at TRISB.B10;
    const register unsigned short int TRISB11 = 11;
    sbit  TRISB11_bit at TRISB.B11;
    const register unsigned short int TRISB12 = 12;
    sbit  TRISB12_bit at TRISB.B12;
    const register unsigned short int TRISB13 = 13;
    sbit  TRISB13_bit at TRISB.B13;
    const register unsigned short int TRISB14 = 14;
    sbit  TRISB14_bit at TRISB.B14;
    const register unsigned short int TRISB15 = 15;
    sbit  TRISB15_bit at TRISB.B15;
sfr unsigned long   volatile TRISBCLR         absolute 0xBF860114;
sfr unsigned long   volatile TRISBSET         absolute 0xBF860118;
sfr unsigned long   volatile TRISBINV         absolute 0xBF86011C;
sfr atomic unsigned long   volatile PORTB            absolute 0xBF860120;
    const register unsigned short int RB0 = 0;
    sbit  RB0_bit at PORTB.B0;
    const register unsigned short int RB1 = 1;
    sbit  RB1_bit at PORTB.B1;
    const register unsigned short int RB2 = 2;
    sbit  RB2_bit at PORTB.B2;
    const register unsigned short int RB3 = 3;
    sbit  RB3_bit at PORTB.B3;
    const register unsigned short int RB4 = 4;
    sbit  RB4_bit at PORTB.B4;
    const register unsigned short int RB5 = 5;
    sbit  RB5_bit at PORTB.B5;
    const register unsigned short int RB6 = 6;
    sbit  RB6_bit at PORTB.B6;
    const register unsigned short int RB7 = 7;
    sbit  RB7_bit at PORTB.B7;
    const register unsigned short int RB8 = 8;
    sbit  RB8_bit at PORTB.B8;
    const register unsigned short int RB9 = 9;
    sbit  RB9_bit at PORTB.B9;
    const register unsigned short int RB10 = 10;
    sbit  RB10_bit at PORTB.B10;
    const register unsigned short int RB11 = 11;
    sbit  RB11_bit at PORTB.B11;
    const register unsigned short int RB12 = 12;
    sbit  RB12_bit at PORTB.B12;
    const register unsigned short int RB13 = 13;
    sbit  RB13_bit at PORTB.B13;
    const register unsigned short int RB14 = 14;
    sbit  RB14_bit at PORTB.B14;
    const register unsigned short int RB15 = 15;
    sbit  RB15_bit at PORTB.B15;
sfr unsigned long   volatile PORTBCLR         absolute 0xBF860124;
sfr unsigned long   volatile PORTBSET         absolute 0xBF860128;
sfr unsigned long   volatile PORTBINV         absolute 0xBF86012C;
sfr atomic unsigned long   volatile LATB             absolute 0xBF860130;
    const register unsigned short int LATB0 = 0;
    sbit  LATB0_bit at LATB.B0;
    const register unsigned short int LATB1 = 1;
    sbit  LATB1_bit at LATB.B1;
    const register unsigned short int LATB2 = 2;
    sbit  LATB2_bit at LATB.B2;
    const register unsigned short int LATB3 = 3;
    sbit  LATB3_bit at LATB.B3;
    const register unsigned short int LATB4 = 4;
    sbit  LATB4_bit at LATB.B4;
    const register unsigned short int LATB5 = 5;
    sbit  LATB5_bit at LATB.B5;
    const register unsigned short int LATB6 = 6;
    sbit  LATB6_bit at LATB.B6;
    const register unsigned short int LATB7 = 7;
    sbit  LATB7_bit at LATB.B7;
    const register unsigned short int LATB8 = 8;
    sbit  LATB8_bit at LATB.B8;
    const register unsigned short int LATB9 = 9;
    sbit  LATB9_bit at LATB.B9;
    const register unsigned short int LATB10 = 10;
    sbit  LATB10_bit at LATB.B10;
    const register unsigned short int LATB11 = 11;
    sbit  LATB11_bit at LATB.B11;
    const register unsigned short int LATB12 = 12;
    sbit  LATB12_bit at LATB.B12;
    const register unsigned short int LATB13 = 13;
    sbit  LATB13_bit at LATB.B13;
    const register unsigned short int LATB14 = 14;
    sbit  LATB14_bit at LATB.B14;
    const register unsigned short int LATB15 = 15;
    sbit  LATB15_bit at LATB.B15;
sfr unsigned long   volatile LATBCLR          absolute 0xBF860134;
sfr unsigned long   volatile LATBSET          absolute 0xBF860138;
sfr unsigned long   volatile LATBINV          absolute 0xBF86013C;
sfr atomic unsigned long   volatile ODCB             absolute 0xBF860140;
    const register unsigned short int ODCB0 = 0;
    sbit  ODCB0_bit at ODCB.B0;
    const register unsigned short int ODCB1 = 1;
    sbit  ODCB1_bit at ODCB.B1;
    const register unsigned short int ODCB2 = 2;
    sbit  ODCB2_bit at ODCB.B2;
    const register unsigned short int ODCB3 = 3;
    sbit  ODCB3_bit at ODCB.B3;
    const register unsigned short int ODCB4 = 4;
    sbit  ODCB4_bit at ODCB.B4;
    const register unsigned short int ODCB5 = 5;
    sbit  ODCB5_bit at ODCB.B5;
    const register unsigned short int ODCB6 = 6;
    sbit  ODCB6_bit at ODCB.B6;
    const register unsigned short int ODCB7 = 7;
    sbit  ODCB7_bit at ODCB.B7;
    const register unsigned short int ODCB8 = 8;
    sbit  ODCB8_bit at ODCB.B8;
    const register unsigned short int ODCB9 = 9;
    sbit  ODCB9_bit at ODCB.B9;
    const register unsigned short int ODCB10 = 10;
    sbit  ODCB10_bit at ODCB.B10;
    const register unsigned short int ODCB11 = 11;
    sbit  ODCB11_bit at ODCB.B11;
    const register unsigned short int ODCB12 = 12;
    sbit  ODCB12_bit at ODCB.B12;
    const register unsigned short int ODCB13 = 13;
    sbit  ODCB13_bit at ODCB.B13;
    const register unsigned short int ODCB14 = 14;
    sbit  ODCB14_bit at ODCB.B14;
    const register unsigned short int ODCB15 = 15;
    sbit  ODCB15_bit at ODCB.B15;
sfr unsigned long   volatile ODCBCLR          absolute 0xBF860144;
sfr unsigned long   volatile ODCBSET          absolute 0xBF860148;
sfr unsigned long   volatile ODCBINV          absolute 0xBF86014C;
sfr atomic unsigned long   volatile CNPUB            absolute 0xBF860150;
    const register unsigned short int CNPUB0 = 0;
    sbit  CNPUB0_bit at CNPUB.B0;
    const register unsigned short int CNPUB1 = 1;
    sbit  CNPUB1_bit at CNPUB.B1;
    const register unsigned short int CNPUB2 = 2;
    sbit  CNPUB2_bit at CNPUB.B2;
    const register unsigned short int CNPUB3 = 3;
    sbit  CNPUB3_bit at CNPUB.B3;
    const register unsigned short int CNPUB4 = 4;
    sbit  CNPUB4_bit at CNPUB.B4;
    const register unsigned short int CNPUB5 = 5;
    sbit  CNPUB5_bit at CNPUB.B5;
    const register unsigned short int CNPUB6 = 6;
    sbit  CNPUB6_bit at CNPUB.B6;
    const register unsigned short int CNPUB7 = 7;
    sbit  CNPUB7_bit at CNPUB.B7;
    const register unsigned short int CNPUB8 = 8;
    sbit  CNPUB8_bit at CNPUB.B8;
    const register unsigned short int CNPUB9 = 9;
    sbit  CNPUB9_bit at CNPUB.B9;
    const register unsigned short int CNPUB10 = 10;
    sbit  CNPUB10_bit at CNPUB.B10;
    const register unsigned short int CNPUB11 = 11;
    sbit  CNPUB11_bit at CNPUB.B11;
    const register unsigned short int CNPUB12 = 12;
    sbit  CNPUB12_bit at CNPUB.B12;
    const register unsigned short int CNPUB13 = 13;
    sbit  CNPUB13_bit at CNPUB.B13;
    const register unsigned short int CNPUB14 = 14;
    sbit  CNPUB14_bit at CNPUB.B14;
    const register unsigned short int CNPUB15 = 15;
    sbit  CNPUB15_bit at CNPUB.B15;
sfr unsigned long   volatile CNPUBCLR         absolute 0xBF860154;
sfr unsigned long   volatile CNPUBSET         absolute 0xBF860158;
sfr unsigned long   volatile CNPUBINV         absolute 0xBF86015C;
sfr atomic unsigned long   volatile CNPDB            absolute 0xBF860160;
    const register unsigned short int CNPDB0 = 0;
    sbit  CNPDB0_bit at CNPDB.B0;
    const register unsigned short int CNPDB1 = 1;
    sbit  CNPDB1_bit at CNPDB.B1;
    const register unsigned short int CNPDB2 = 2;
    sbit  CNPDB2_bit at CNPDB.B2;
    const register unsigned short int CNPDB3 = 3;
    sbit  CNPDB3_bit at CNPDB.B3;
    const register unsigned short int CNPDB4 = 4;
    sbit  CNPDB4_bit at CNPDB.B4;
    const register unsigned short int CNPDB5 = 5;
    sbit  CNPDB5_bit at CNPDB.B5;
    const register unsigned short int CNPDB6 = 6;
    sbit  CNPDB6_bit at CNPDB.B6;
    const register unsigned short int CNPDB7 = 7;
    sbit  CNPDB7_bit at CNPDB.B7;
    const register unsigned short int CNPDB8 = 8;
    sbit  CNPDB8_bit at CNPDB.B8;
    const register unsigned short int CNPDB9 = 9;
    sbit  CNPDB9_bit at CNPDB.B9;
    const register unsigned short int CNPDB10 = 10;
    sbit  CNPDB10_bit at CNPDB.B10;
    const register unsigned short int CNPDB11 = 11;
    sbit  CNPDB11_bit at CNPDB.B11;
    const register unsigned short int CNPDB12 = 12;
    sbit  CNPDB12_bit at CNPDB.B12;
    const register unsigned short int CNPDB13 = 13;
    sbit  CNPDB13_bit at CNPDB.B13;
    const register unsigned short int CNPDB14 = 14;
    sbit  CNPDB14_bit at CNPDB.B14;
    const register unsigned short int CNPDB15 = 15;
    sbit  CNPDB15_bit at CNPDB.B15;
sfr unsigned long   volatile CNPDBCLR         absolute 0xBF860164;
sfr unsigned long   volatile CNPDBSET         absolute 0xBF860168;
sfr unsigned long   volatile CNPDBINV         absolute 0xBF86016C;
sfr atomic unsigned long   volatile CNCONB           absolute 0xBF860170;
    sbit  SIDL_CNCONB_bit at CNCONB.B13;
    sbit  ON_CNCONB_bit at CNCONB.B15;
sfr unsigned long   volatile CNCONBCLR        absolute 0xBF860174;
sfr unsigned long   volatile CNCONBSET        absolute 0xBF860178;
sfr unsigned long   volatile CNCONBINV        absolute 0xBF86017C;
sfr atomic unsigned long   volatile CNENB            absolute 0xBF860180;
    const register unsigned short int CNIEB0 = 0;
    sbit  CNIEB0_bit at CNENB.B0;
    const register unsigned short int CNIEB1 = 1;
    sbit  CNIEB1_bit at CNENB.B1;
    const register unsigned short int CNIEB2 = 2;
    sbit  CNIEB2_bit at CNENB.B2;
    const register unsigned short int CNIEB3 = 3;
    sbit  CNIEB3_bit at CNENB.B3;
    const register unsigned short int CNIEB4 = 4;
    sbit  CNIEB4_bit at CNENB.B4;
    const register unsigned short int CNIEB5 = 5;
    sbit  CNIEB5_bit at CNENB.B5;
    const register unsigned short int CNIEB6 = 6;
    sbit  CNIEB6_bit at CNENB.B6;
    const register unsigned short int CNIEB7 = 7;
    sbit  CNIEB7_bit at CNENB.B7;
    const register unsigned short int CNIEB8 = 8;
    sbit  CNIEB8_bit at CNENB.B8;
    const register unsigned short int CNIEB9 = 9;
    sbit  CNIEB9_bit at CNENB.B9;
    const register unsigned short int CNIEB10 = 10;
    sbit  CNIEB10_bit at CNENB.B10;
    const register unsigned short int CNIEB11 = 11;
    sbit  CNIEB11_bit at CNENB.B11;
    const register unsigned short int CNIEB12 = 12;
    sbit  CNIEB12_bit at CNENB.B12;
    const register unsigned short int CNIEB13 = 13;
    sbit  CNIEB13_bit at CNENB.B13;
    const register unsigned short int CNIEB14 = 14;
    sbit  CNIEB14_bit at CNENB.B14;
    const register unsigned short int CNIEB15 = 15;
    sbit  CNIEB15_bit at CNENB.B15;
sfr unsigned long   volatile CNENBCLR         absolute 0xBF860184;
sfr unsigned long   volatile CNENBSET         absolute 0xBF860188;
sfr unsigned long   volatile CNENBINV         absolute 0xBF86018C;
sfr atomic unsigned long   volatile CNSTATB          absolute 0xBF860190;
    const register unsigned short int CNSTATB0 = 0;
    sbit  CNSTATB0_bit at CNSTATB.B0;
    const register unsigned short int CNSTATB1 = 1;
    sbit  CNSTATB1_bit at CNSTATB.B1;
    const register unsigned short int CNSTATB2 = 2;
    sbit  CNSTATB2_bit at CNSTATB.B2;
    const register unsigned short int CNSTATB3 = 3;
    sbit  CNSTATB3_bit at CNSTATB.B3;
    const register unsigned short int CNSTATB4 = 4;
    sbit  CNSTATB4_bit at CNSTATB.B4;
    const register unsigned short int CNSTATB5 = 5;
    sbit  CNSTATB5_bit at CNSTATB.B5;
    const register unsigned short int CNSTATB6 = 6;
    sbit  CNSTATB6_bit at CNSTATB.B6;
    const register unsigned short int CNSTATB7 = 7;
    sbit  CNSTATB7_bit at CNSTATB.B7;
    const register unsigned short int CNSTATB8 = 8;
    sbit  CNSTATB8_bit at CNSTATB.B8;
    const register unsigned short int CNSTATB9 = 9;
    sbit  CNSTATB9_bit at CNSTATB.B9;
    const register unsigned short int CNSTATB10 = 10;
    sbit  CNSTATB10_bit at CNSTATB.B10;
    const register unsigned short int CNSTATB11 = 11;
    sbit  CNSTATB11_bit at CNSTATB.B11;
    const register unsigned short int CNSTATB12 = 12;
    sbit  CNSTATB12_bit at CNSTATB.B12;
    const register unsigned short int CNSTATB13 = 13;
    sbit  CNSTATB13_bit at CNSTATB.B13;
    const register unsigned short int CNSTATB14 = 14;
    sbit  CNSTATB14_bit at CNSTATB.B14;
    const register unsigned short int CNSTATB15 = 15;
    sbit  CNSTATB15_bit at CNSTATB.B15;
sfr unsigned long   volatile CNSTATBCLR       absolute 0xBF860194;
sfr unsigned long   volatile CNSTATBSET       absolute 0xBF860198;
sfr unsigned long   volatile CNSTATBINV       absolute 0xBF86019C;
sfr atomic unsigned long   volatile ANSELC           absolute 0xBF860200;
    const register unsigned short int ANSC1 = 1;
    sbit  ANSC1_bit at ANSELC.B1;
    const register unsigned short int ANSC2 = 2;
    sbit  ANSC2_bit at ANSELC.B2;
    const register unsigned short int ANSC3 = 3;
    sbit  ANSC3_bit at ANSELC.B3;
    const register unsigned short int ANSC4 = 4;
    sbit  ANSC4_bit at ANSELC.B4;
sfr unsigned long   volatile ANSELCCLR        absolute 0xBF860204;
sfr unsigned long   volatile ANSELCSET        absolute 0xBF860208;
sfr unsigned long   volatile ANSELCINV        absolute 0xBF86020C;
sfr atomic unsigned long   volatile TRISC            absolute 0xBF860210;
    const register unsigned short int TRISC1 = 1;
    sbit  TRISC1_bit at TRISC.B1;
    const register unsigned short int TRISC2 = 2;
    sbit  TRISC2_bit at TRISC.B2;
    const register unsigned short int TRISC3 = 3;
    sbit  TRISC3_bit at TRISC.B3;
    const register unsigned short int TRISC4 = 4;
    sbit  TRISC4_bit at TRISC.B4;
    const register unsigned short int TRISC12 = 12;
    sbit  TRISC12_bit at TRISC.B12;
    const register unsigned short int TRISC13 = 13;
    sbit  TRISC13_bit at TRISC.B13;
    const register unsigned short int TRISC14 = 14;
    sbit  TRISC14_bit at TRISC.B14;
    const register unsigned short int TRISC15 = 15;
    sbit  TRISC15_bit at TRISC.B15;
sfr unsigned long   volatile TRISCCLR         absolute 0xBF860214;
sfr unsigned long   volatile TRISCSET         absolute 0xBF860218;
sfr unsigned long   volatile TRISCINV         absolute 0xBF86021C;
sfr atomic unsigned long   volatile PORTC            absolute 0xBF860220;
    const register unsigned short int RC1 = 1;
    sbit  RC1_bit at PORTC.B1;
    const register unsigned short int RC2 = 2;
    sbit  RC2_bit at PORTC.B2;
    const register unsigned short int RC3 = 3;
    sbit  RC3_bit at PORTC.B3;
    const register unsigned short int RC4 = 4;
    sbit  RC4_bit at PORTC.B4;
    const register unsigned short int RC12 = 12;
    sbit  RC12_bit at PORTC.B12;
    const register unsigned short int RC13 = 13;
    sbit  RC13_bit at PORTC.B13;
    const register unsigned short int RC14 = 14;
    sbit  RC14_bit at PORTC.B14;
    const register unsigned short int RC15 = 15;
    sbit  RC15_bit at PORTC.B15;
sfr unsigned long   volatile PORTCCLR         absolute 0xBF860224;
sfr unsigned long   volatile PORTCSET         absolute 0xBF860228;
sfr unsigned long   volatile PORTCINV         absolute 0xBF86022C;
sfr atomic unsigned long   volatile LATC             absolute 0xBF860230;
    const register unsigned short int LATC1 = 1;
    sbit  LATC1_bit at LATC.B1;
    const register unsigned short int LATC2 = 2;
    sbit  LATC2_bit at LATC.B2;
    const register unsigned short int LATC3 = 3;
    sbit  LATC3_bit at LATC.B3;
    const register unsigned short int LATC4 = 4;
    sbit  LATC4_bit at LATC.B4;
    const register unsigned short int LATC12 = 12;
    sbit  LATC12_bit at LATC.B12;
    const register unsigned short int LATC13 = 13;
    sbit  LATC13_bit at LATC.B13;
    const register unsigned short int LATC14 = 14;
    sbit  LATC14_bit at LATC.B14;
    const register unsigned short int LATC15 = 15;
    sbit  LATC15_bit at LATC.B15;
sfr unsigned long   volatile LATCCLR          absolute 0xBF860234;
sfr unsigned long   volatile LATCSET          absolute 0xBF860238;
sfr unsigned long   volatile LATCINV          absolute 0xBF86023C;
sfr atomic unsigned long   volatile ODCC             absolute 0xBF860240;
    const register unsigned short int ODCC1 = 1;
    sbit  ODCC1_bit at ODCC.B1;
    const register unsigned short int ODCC2 = 2;
    sbit  ODCC2_bit at ODCC.B2;
    const register unsigned short int ODCC3 = 3;
    sbit  ODCC3_bit at ODCC.B3;
    const register unsigned short int ODCC4 = 4;
    sbit  ODCC4_bit at ODCC.B4;
    const register unsigned short int ODCC12 = 12;
    sbit  ODCC12_bit at ODCC.B12;
    const register unsigned short int ODCC13 = 13;
    sbit  ODCC13_bit at ODCC.B13;
    const register unsigned short int ODCC14 = 14;
    sbit  ODCC14_bit at ODCC.B14;
    const register unsigned short int ODCC15 = 15;
    sbit  ODCC15_bit at ODCC.B15;
sfr unsigned long   volatile ODCCCLR          absolute 0xBF860244;
sfr unsigned long   volatile ODCCSET          absolute 0xBF860248;
sfr unsigned long   volatile ODCCINV          absolute 0xBF86024C;
sfr atomic unsigned long   volatile CNPUC            absolute 0xBF860250;
    const register unsigned short int CNPUC1 = 1;
    sbit  CNPUC1_bit at CNPUC.B1;
    const register unsigned short int CNPUC2 = 2;
    sbit  CNPUC2_bit at CNPUC.B2;
    const register unsigned short int CNPUC3 = 3;
    sbit  CNPUC3_bit at CNPUC.B3;
    const register unsigned short int CNPUC4 = 4;
    sbit  CNPUC4_bit at CNPUC.B4;
    const register unsigned short int CNPUC12 = 12;
    sbit  CNPUC12_bit at CNPUC.B12;
    const register unsigned short int CNPUC13 = 13;
    sbit  CNPUC13_bit at CNPUC.B13;
    const register unsigned short int CNPUC14 = 14;
    sbit  CNPUC14_bit at CNPUC.B14;
    const register unsigned short int CNPUC15 = 15;
    sbit  CNPUC15_bit at CNPUC.B15;
sfr unsigned long   volatile CNPUCCLR         absolute 0xBF860254;
sfr unsigned long   volatile CNPUCSET         absolute 0xBF860258;
sfr unsigned long   volatile CNPUCINV         absolute 0xBF86025C;
sfr atomic unsigned long   volatile CNPDC            absolute 0xBF860260;
    const register unsigned short int CNPDC1 = 1;
    sbit  CNPDC1_bit at CNPDC.B1;
    const register unsigned short int CNPDC2 = 2;
    sbit  CNPDC2_bit at CNPDC.B2;
    const register unsigned short int CNPDC3 = 3;
    sbit  CNPDC3_bit at CNPDC.B3;
    const register unsigned short int CNPDC4 = 4;
    sbit  CNPDC4_bit at CNPDC.B4;
    const register unsigned short int CNPDC12 = 12;
    sbit  CNPDC12_bit at CNPDC.B12;
    const register unsigned short int CNPDC13 = 13;
    sbit  CNPDC13_bit at CNPDC.B13;
    const register unsigned short int CNPDC14 = 14;
    sbit  CNPDC14_bit at CNPDC.B14;
    const register unsigned short int CNPDC15 = 15;
    sbit  CNPDC15_bit at CNPDC.B15;
sfr unsigned long   volatile CNPDCCLR         absolute 0xBF860264;
sfr unsigned long   volatile CNPDCSET         absolute 0xBF860268;
sfr unsigned long   volatile CNPDCINV         absolute 0xBF86026C;
sfr atomic unsigned long   volatile CNCONC           absolute 0xBF860270;
    sbit  SIDL_CNCONC_bit at CNCONC.B13;
    sbit  ON_CNCONC_bit at CNCONC.B15;
sfr unsigned long   volatile CNCONCCLR        absolute 0xBF860274;
sfr unsigned long   volatile CNCONCSET        absolute 0xBF860278;
sfr unsigned long   volatile CNCONCINV        absolute 0xBF86027C;
sfr atomic unsigned long   volatile CNENC            absolute 0xBF860280;
    const register unsigned short int CNIEC1 = 1;
    sbit  CNIEC1_bit at CNENC.B1;
    const register unsigned short int CNIEC2 = 2;
    sbit  CNIEC2_bit at CNENC.B2;
    const register unsigned short int CNIEC3 = 3;
    sbit  CNIEC3_bit at CNENC.B3;
    const register unsigned short int CNIEC4 = 4;
    sbit  CNIEC4_bit at CNENC.B4;
    const register unsigned short int CNIEC12 = 12;
    sbit  CNIEC12_bit at CNENC.B12;
    const register unsigned short int CNIEC13 = 13;
    sbit  CNIEC13_bit at CNENC.B13;
    const register unsigned short int CNIEC14 = 14;
    sbit  CNIEC14_bit at CNENC.B14;
    const register unsigned short int CNIEC15 = 15;
    sbit  CNIEC15_bit at CNENC.B15;
sfr unsigned long   volatile CNENCCLR         absolute 0xBF860284;
sfr unsigned long   volatile CNENCSET         absolute 0xBF860288;
sfr unsigned long   volatile CNENCINV         absolute 0xBF86028C;
sfr atomic unsigned long   volatile CNSTATC          absolute 0xBF860290;
    const register unsigned short int CNSTATC1 = 1;
    sbit  CNSTATC1_bit at CNSTATC.B1;
    const register unsigned short int CNSTATC2 = 2;
    sbit  CNSTATC2_bit at CNSTATC.B2;
    const register unsigned short int CNSTATC3 = 3;
    sbit  CNSTATC3_bit at CNSTATC.B3;
    const register unsigned short int CNSTATC4 = 4;
    sbit  CNSTATC4_bit at CNSTATC.B4;
    const register unsigned short int CNSTATC12 = 12;
    sbit  CNSTATC12_bit at CNSTATC.B12;
    const register unsigned short int CNSTATC13 = 13;
    sbit  CNSTATC13_bit at CNSTATC.B13;
    const register unsigned short int CNSTATC14 = 14;
    sbit  CNSTATC14_bit at CNSTATC.B14;
    const register unsigned short int CNSTATC15 = 15;
    sbit  CNSTATC15_bit at CNSTATC.B15;
sfr unsigned long   volatile CNSTATCCLR       absolute 0xBF860294;
sfr unsigned long   volatile CNSTATCSET       absolute 0xBF860298;
sfr unsigned long   volatile CNSTATCINV       absolute 0xBF86029C;
sfr atomic unsigned long   volatile ANSELD           absolute 0xBF860300;
    const register unsigned short int ANSD14 = 14;
    sbit  ANSD14_bit at ANSELD.B14;
    const register unsigned short int ANSD15 = 15;
    sbit  ANSD15_bit at ANSELD.B15;
sfr unsigned long   volatile ANSELDCLR        absolute 0xBF860304;
sfr unsigned long   volatile ANSELDSET        absolute 0xBF860308;
sfr unsigned long   volatile ANSELDINV        absolute 0xBF86030C;
sfr atomic unsigned long   volatile TRISD            absolute 0xBF860310;
    const register unsigned short int TRISD0 = 0;
    sbit  TRISD0_bit at TRISD.B0;
    const register unsigned short int TRISD1 = 1;
    sbit  TRISD1_bit at TRISD.B1;
    const register unsigned short int TRISD2 = 2;
    sbit  TRISD2_bit at TRISD.B2;
    const register unsigned short int TRISD3 = 3;
    sbit  TRISD3_bit at TRISD.B3;
    const register unsigned short int TRISD4 = 4;
    sbit  TRISD4_bit at TRISD.B4;
    const register unsigned short int TRISD5 = 5;
    sbit  TRISD5_bit at TRISD.B5;
    const register unsigned short int TRISD6 = 6;
    sbit  TRISD6_bit at TRISD.B6;
    const register unsigned short int TRISD7 = 7;
    sbit  TRISD7_bit at TRISD.B7;
    const register unsigned short int TRISD9 = 9;
    sbit  TRISD9_bit at TRISD.B9;
    const register unsigned short int TRISD10 = 10;
    sbit  TRISD10_bit at TRISD.B10;
    const register unsigned short int TRISD11 = 11;
    sbit  TRISD11_bit at TRISD.B11;
    const register unsigned short int TRISD12 = 12;
    sbit  TRISD12_bit at TRISD.B12;
    const register unsigned short int TRISD13 = 13;
    sbit  TRISD13_bit at TRISD.B13;
    const register unsigned short int TRISD14 = 14;
    sbit  TRISD14_bit at TRISD.B14;
    const register unsigned short int TRISD15 = 15;
    sbit  TRISD15_bit at TRISD.B15;
sfr unsigned long   volatile TRISDCLR         absolute 0xBF860314;
sfr unsigned long   volatile TRISDSET         absolute 0xBF860318;
sfr unsigned long   volatile TRISDINV         absolute 0xBF86031C;
sfr atomic unsigned long   volatile PORTD            absolute 0xBF860320;
    const register unsigned short int RD0 = 0;
    sbit  RD0_bit at PORTD.B0;
    const register unsigned short int RD1 = 1;
    sbit  RD1_bit at PORTD.B1;
    const register unsigned short int RD2 = 2;
    sbit  RD2_bit at PORTD.B2;
    const register unsigned short int RD3 = 3;
    sbit  RD3_bit at PORTD.B3;
    const register unsigned short int RD4 = 4;
    sbit  RD4_bit at PORTD.B4;
    const register unsigned short int RD5 = 5;
    sbit  RD5_bit at PORTD.B5;
    const register unsigned short int RD6 = 6;
    sbit  RD6_bit at PORTD.B6;
    const register unsigned short int RD7 = 7;
    sbit  RD7_bit at PORTD.B7;
    const register unsigned short int RD9 = 9;
    sbit  RD9_bit at PORTD.B9;
    const register unsigned short int RD10 = 10;
    sbit  RD10_bit at PORTD.B10;
    const register unsigned short int RD11 = 11;
    sbit  RD11_bit at PORTD.B11;
    const register unsigned short int RD12 = 12;
    sbit  RD12_bit at PORTD.B12;
    const register unsigned short int RD13 = 13;
    sbit  RD13_bit at PORTD.B13;
    const register unsigned short int RD14 = 14;
    sbit  RD14_bit at PORTD.B14;
    const register unsigned short int RD15 = 15;
    sbit  RD15_bit at PORTD.B15;
sfr unsigned long   volatile PORTDCLR         absolute 0xBF860324;
sfr unsigned long   volatile PORTDSET         absolute 0xBF860328;
sfr unsigned long   volatile PORTDINV         absolute 0xBF86032C;
sfr atomic unsigned long   volatile LATD             absolute 0xBF860330;
    const register unsigned short int LATD0 = 0;
    sbit  LATD0_bit at LATD.B0;
    const register unsigned short int LATD1 = 1;
    sbit  LATD1_bit at LATD.B1;
    const register unsigned short int LATD2 = 2;
    sbit  LATD2_bit at LATD.B2;
    const register unsigned short int LATD3 = 3;
    sbit  LATD3_bit at LATD.B3;
    const register unsigned short int LATD4 = 4;
    sbit  LATD4_bit at LATD.B4;
    const register unsigned short int LATD5 = 5;
    sbit  LATD5_bit at LATD.B5;
    const register unsigned short int LATD6 = 6;
    sbit  LATD6_bit at LATD.B6;
    const register unsigned short int LATD7 = 7;
    sbit  LATD7_bit at LATD.B7;
    const register unsigned short int LATD9 = 9;
    sbit  LATD9_bit at LATD.B9;
    const register unsigned short int LATD10 = 10;
    sbit  LATD10_bit at LATD.B10;
    const register unsigned short int LATD11 = 11;
    sbit  LATD11_bit at LATD.B11;
    const register unsigned short int LATD12 = 12;
    sbit  LATD12_bit at LATD.B12;
    const register unsigned short int LATD13 = 13;
    sbit  LATD13_bit at LATD.B13;
    const register unsigned short int LATD14 = 14;
    sbit  LATD14_bit at LATD.B14;
    const register unsigned short int LATD15 = 15;
    sbit  LATD15_bit at LATD.B15;
sfr unsigned long   volatile LATDCLR          absolute 0xBF860334;
sfr unsigned long   volatile LATDSET          absolute 0xBF860338;
sfr unsigned long   volatile LATDINV          absolute 0xBF86033C;
sfr atomic unsigned long   volatile ODCD             absolute 0xBF860340;
    const register unsigned short int ODCD0 = 0;
    sbit  ODCD0_bit at ODCD.B0;
    const register unsigned short int ODCD1 = 1;
    sbit  ODCD1_bit at ODCD.B1;
    const register unsigned short int ODCD2 = 2;
    sbit  ODCD2_bit at ODCD.B2;
    const register unsigned short int ODCD3 = 3;
    sbit  ODCD3_bit at ODCD.B3;
    const register unsigned short int ODCD4 = 4;
    sbit  ODCD4_bit at ODCD.B4;
    const register unsigned short int ODCD5 = 5;
    sbit  ODCD5_bit at ODCD.B5;
    const register unsigned short int ODCD6 = 6;
    sbit  ODCD6_bit at ODCD.B6;
    const register unsigned short int ODCD7 = 7;
    sbit  ODCD7_bit at ODCD.B7;
    const register unsigned short int ODCD9 = 9;
    sbit  ODCD9_bit at ODCD.B9;
    const register unsigned short int ODCD10 = 10;
    sbit  ODCD10_bit at ODCD.B10;
    const register unsigned short int ODCD11 = 11;
    sbit  ODCD11_bit at ODCD.B11;
    const register unsigned short int ODCD12 = 12;
    sbit  ODCD12_bit at ODCD.B12;
    const register unsigned short int ODCD13 = 13;
    sbit  ODCD13_bit at ODCD.B13;
    const register unsigned short int ODCD14 = 14;
    sbit  ODCD14_bit at ODCD.B14;
    const register unsigned short int ODCD15 = 15;
    sbit  ODCD15_bit at ODCD.B15;
sfr unsigned long   volatile ODCDCLR          absolute 0xBF860344;
sfr unsigned long   volatile ODCDSET          absolute 0xBF860348;
sfr unsigned long   volatile ODCDINV          absolute 0xBF86034C;
sfr atomic unsigned long   volatile CNPUD            absolute 0xBF860350;
    const register unsigned short int CNPUD0 = 0;
    sbit  CNPUD0_bit at CNPUD.B0;
    const register unsigned short int CNPUD1 = 1;
    sbit  CNPUD1_bit at CNPUD.B1;
    const register unsigned short int CNPUD2 = 2;
    sbit  CNPUD2_bit at CNPUD.B2;
    const register unsigned short int CNPUD3 = 3;
    sbit  CNPUD3_bit at CNPUD.B3;
    const register unsigned short int CNPUD4 = 4;
    sbit  CNPUD4_bit at CNPUD.B4;
    const register unsigned short int CNPUD5 = 5;
    sbit  CNPUD5_bit at CNPUD.B5;
    const register unsigned short int CNPUD6 = 6;
    sbit  CNPUD6_bit at CNPUD.B6;
    const register unsigned short int CNPUD7 = 7;
    sbit  CNPUD7_bit at CNPUD.B7;
    const register unsigned short int CNPUD9 = 9;
    sbit  CNPUD9_bit at CNPUD.B9;
    const register unsigned short int CNPUD10 = 10;
    sbit  CNPUD10_bit at CNPUD.B10;
    const register unsigned short int CNPUD11 = 11;
    sbit  CNPUD11_bit at CNPUD.B11;
    const register unsigned short int CNPUD12 = 12;
    sbit  CNPUD12_bit at CNPUD.B12;
    const register unsigned short int CNPUD13 = 13;
    sbit  CNPUD13_bit at CNPUD.B13;
    const register unsigned short int CNPUD14 = 14;
    sbit  CNPUD14_bit at CNPUD.B14;
    const register unsigned short int CNPUD15 = 15;
    sbit  CNPUD15_bit at CNPUD.B15;
sfr unsigned long   volatile CNPUDCLR         absolute 0xBF860354;
sfr unsigned long   volatile CNPUDSET         absolute 0xBF860358;
sfr unsigned long   volatile CNPUDINV         absolute 0xBF86035C;
sfr atomic unsigned long   volatile CNPDD            absolute 0xBF860360;
    const register unsigned short int CNPDD0 = 0;
    sbit  CNPDD0_bit at CNPDD.B0;
    const register unsigned short int CNPDD1 = 1;
    sbit  CNPDD1_bit at CNPDD.B1;
    const register unsigned short int CNPDD2 = 2;
    sbit  CNPDD2_bit at CNPDD.B2;
    const register unsigned short int CNPDD3 = 3;
    sbit  CNPDD3_bit at CNPDD.B3;
    const register unsigned short int CNPDD4 = 4;
    sbit  CNPDD4_bit at CNPDD.B4;
    const register unsigned short int CNPDD5 = 5;
    sbit  CNPDD5_bit at CNPDD.B5;
    const register unsigned short int CNPDD6 = 6;
    sbit  CNPDD6_bit at CNPDD.B6;
    const register unsigned short int CNPDD7 = 7;
    sbit  CNPDD7_bit at CNPDD.B7;
    const register unsigned short int CNPDD9 = 9;
    sbit  CNPDD9_bit at CNPDD.B9;
    const register unsigned short int CNPDD10 = 10;
    sbit  CNPDD10_bit at CNPDD.B10;
    const register unsigned short int CNPDD11 = 11;
    sbit  CNPDD11_bit at CNPDD.B11;
    const register unsigned short int CNPDD12 = 12;
    sbit  CNPDD12_bit at CNPDD.B12;
    const register unsigned short int CNPDD13 = 13;
    sbit  CNPDD13_bit at CNPDD.B13;
    const register unsigned short int CNPDD14 = 14;
    sbit  CNPDD14_bit at CNPDD.B14;
    const register unsigned short int CNPDD15 = 15;
    sbit  CNPDD15_bit at CNPDD.B15;
sfr unsigned long   volatile CNPDDCLR         absolute 0xBF860364;
sfr unsigned long   volatile CNPDDSET         absolute 0xBF860368;
sfr unsigned long   volatile CNPDDINV         absolute 0xBF86036C;
sfr atomic unsigned long   volatile CNCOND           absolute 0xBF860370;
    sbit  SIDL_CNCOND_bit at CNCOND.B13;
    sbit  ON_CNCOND_bit at CNCOND.B15;
sfr unsigned long   volatile CNCONDCLR        absolute 0xBF860374;
sfr unsigned long   volatile CNCONDSET        absolute 0xBF860378;
sfr unsigned long   volatile CNCONDINV        absolute 0xBF86037C;
sfr atomic unsigned long   volatile CNEND            absolute 0xBF860380;
    const register unsigned short int CNIED0 = 0;
    sbit  CNIED0_bit at CNEND.B0;
    const register unsigned short int CNIED1 = 1;
    sbit  CNIED1_bit at CNEND.B1;
    const register unsigned short int CNIED2 = 2;
    sbit  CNIED2_bit at CNEND.B2;
    const register unsigned short int CNIED3 = 3;
    sbit  CNIED3_bit at CNEND.B3;
    const register unsigned short int CNIED4 = 4;
    sbit  CNIED4_bit at CNEND.B4;
    const register unsigned short int CNIED5 = 5;
    sbit  CNIED5_bit at CNEND.B5;
    const register unsigned short int CNIED6 = 6;
    sbit  CNIED6_bit at CNEND.B6;
    const register unsigned short int CNIED7 = 7;
    sbit  CNIED7_bit at CNEND.B7;
    const register unsigned short int CNIED9 = 9;
    sbit  CNIED9_bit at CNEND.B9;
    const register unsigned short int CNIED10 = 10;
    sbit  CNIED10_bit at CNEND.B10;
    const register unsigned short int CNIED11 = 11;
    sbit  CNIED11_bit at CNEND.B11;
    const register unsigned short int CNIED12 = 12;
    sbit  CNIED12_bit at CNEND.B12;
    const register unsigned short int CNIED13 = 13;
    sbit  CNIED13_bit at CNEND.B13;
    const register unsigned short int CNIED14 = 14;
    sbit  CNIED14_bit at CNEND.B14;
    const register unsigned short int CNIED15 = 15;
    sbit  CNIED15_bit at CNEND.B15;
sfr unsigned long   volatile CNENDCLR         absolute 0xBF860384;
sfr unsigned long   volatile CNENDSET         absolute 0xBF860388;
sfr unsigned long   volatile CNENDINV         absolute 0xBF86038C;
sfr atomic unsigned long   volatile CNSTATD          absolute 0xBF860390;
    const register unsigned short int CNSTATD0 = 0;
    sbit  CNSTATD0_bit at CNSTATD.B0;
    const register unsigned short int CNSTATD1 = 1;
    sbit  CNSTATD1_bit at CNSTATD.B1;
    const register unsigned short int CNSTATD2 = 2;
    sbit  CNSTATD2_bit at CNSTATD.B2;
    const register unsigned short int CNSTATD3 = 3;
    sbit  CNSTATD3_bit at CNSTATD.B3;
    const register unsigned short int CNSTATD4 = 4;
    sbit  CNSTATD4_bit at CNSTATD.B4;
    const register unsigned short int CNSTATD5 = 5;
    sbit  CNSTATD5_bit at CNSTATD.B5;
    const register unsigned short int CNSTATD6 = 6;
    sbit  CNSTATD6_bit at CNSTATD.B6;
    const register unsigned short int CNSTATD7 = 7;
    sbit  CNSTATD7_bit at CNSTATD.B7;
    const register unsigned short int CNSTATD9 = 9;
    sbit  CNSTATD9_bit at CNSTATD.B9;
    const register unsigned short int CNSTATD10 = 10;
    sbit  CNSTATD10_bit at CNSTATD.B10;
    const register unsigned short int CNSTATD11 = 11;
    sbit  CNSTATD11_bit at CNSTATD.B11;
    const register unsigned short int CNSTATD12 = 12;
    sbit  CNSTATD12_bit at CNSTATD.B12;
    const register unsigned short int CNSTATD13 = 13;
    sbit  CNSTATD13_bit at CNSTATD.B13;
    const register unsigned short int CNSTATD14 = 14;
    sbit  CNSTATD14_bit at CNSTATD.B14;
    const register unsigned short int CNSTATD15 = 15;
    sbit  CNSTATD15_bit at CNSTATD.B15;
sfr unsigned long   volatile CNSTATDCLR       absolute 0xBF860394;
sfr unsigned long   volatile CNSTATDSET       absolute 0xBF860398;
sfr unsigned long   volatile CNSTATDINV       absolute 0xBF86039C;
sfr atomic unsigned long   volatile ANSELE           absolute 0xBF860400;
    const register unsigned short int ANSE4 = 4;
    sbit  ANSE4_bit at ANSELE.B4;
    const register unsigned short int ANSE5 = 5;
    sbit  ANSE5_bit at ANSELE.B5;
    const register unsigned short int ANSE6 = 6;
    sbit  ANSE6_bit at ANSELE.B6;
    const register unsigned short int ANSE7 = 7;
    sbit  ANSE7_bit at ANSELE.B7;
    const register unsigned short int ANSE8 = 8;
    sbit  ANSE8_bit at ANSELE.B8;
    const register unsigned short int ANSE9 = 9;
    sbit  ANSE9_bit at ANSELE.B9;
sfr unsigned long   volatile ANSELECLR        absolute 0xBF860404;
sfr unsigned long   volatile ANSELESET        absolute 0xBF860408;
sfr unsigned long   volatile ANSELEINV        absolute 0xBF86040C;
sfr atomic unsigned long   volatile TRISE            absolute 0xBF860410;
    const register unsigned short int TRISE0 = 0;
    sbit  TRISE0_bit at TRISE.B0;
    const register unsigned short int TRISE1 = 1;
    sbit  TRISE1_bit at TRISE.B1;
    const register unsigned short int TRISE2 = 2;
    sbit  TRISE2_bit at TRISE.B2;
    const register unsigned short int TRISE3 = 3;
    sbit  TRISE3_bit at TRISE.B3;
    const register unsigned short int TRISE4 = 4;
    sbit  TRISE4_bit at TRISE.B4;
    const register unsigned short int TRISE5 = 5;
    sbit  TRISE5_bit at TRISE.B5;
    const register unsigned short int TRISE6 = 6;
    sbit  TRISE6_bit at TRISE.B6;
    const register unsigned short int TRISE7 = 7;
    sbit  TRISE7_bit at TRISE.B7;
    const register unsigned short int TRISE8 = 8;
    sbit  TRISE8_bit at TRISE.B8;
    const register unsigned short int TRISE9 = 9;
    sbit  TRISE9_bit at TRISE.B9;
sfr unsigned long   volatile TRISECLR         absolute 0xBF860414;
sfr unsigned long   volatile TRISESET         absolute 0xBF860418;
sfr unsigned long   volatile TRISEINV         absolute 0xBF86041C;
sfr atomic unsigned long   volatile PORTE            absolute 0xBF860420;
    const register unsigned short int RE0 = 0;
    sbit  RE0_bit at PORTE.B0;
    const register unsigned short int RE1 = 1;
    sbit  RE1_bit at PORTE.B1;
    const register unsigned short int RE2 = 2;
    sbit  RE2_bit at PORTE.B2;
    const register unsigned short int RE3 = 3;
    sbit  RE3_bit at PORTE.B3;
    const register unsigned short int RE4 = 4;
    sbit  RE4_bit at PORTE.B4;
    const register unsigned short int RE5 = 5;
    sbit  RE5_bit at PORTE.B5;
    const register unsigned short int RE6 = 6;
    sbit  RE6_bit at PORTE.B6;
    const register unsigned short int RE7 = 7;
    sbit  RE7_bit at PORTE.B7;
    const register unsigned short int RE8 = 8;
    sbit  RE8_bit at PORTE.B8;
    const register unsigned short int RE9 = 9;
    sbit  RE9_bit at PORTE.B9;
sfr unsigned long   volatile PORTECLR         absolute 0xBF860424;
sfr unsigned long   volatile PORTESET         absolute 0xBF860428;
sfr unsigned long   volatile PORTEINV         absolute 0xBF86042C;
sfr atomic unsigned long   volatile LATE             absolute 0xBF860430;
    const register unsigned short int LATE0 = 0;
    sbit  LATE0_bit at LATE.B0;
    const register unsigned short int LATE1 = 1;
    sbit  LATE1_bit at LATE.B1;
    const register unsigned short int LATE2 = 2;
    sbit  LATE2_bit at LATE.B2;
    const register unsigned short int LATE3 = 3;
    sbit  LATE3_bit at LATE.B3;
    const register unsigned short int LATE4 = 4;
    sbit  LATE4_bit at LATE.B4;
    const register unsigned short int LATE5 = 5;
    sbit  LATE5_bit at LATE.B5;
    const register unsigned short int LATE6 = 6;
    sbit  LATE6_bit at LATE.B6;
    const register unsigned short int LATE7 = 7;
    sbit  LATE7_bit at LATE.B7;
    const register unsigned short int LATE8 = 8;
    sbit  LATE8_bit at LATE.B8;
    const register unsigned short int LATE9 = 9;
    sbit  LATE9_bit at LATE.B9;
sfr unsigned long   volatile LATECLR          absolute 0xBF860434;
sfr unsigned long   volatile LATESET          absolute 0xBF860438;
sfr unsigned long   volatile LATEINV          absolute 0xBF86043C;
sfr atomic unsigned long   volatile ODCE             absolute 0xBF860440;
    const register unsigned short int ODCE0 = 0;
    sbit  ODCE0_bit at ODCE.B0;
    const register unsigned short int ODCE1 = 1;
    sbit  ODCE1_bit at ODCE.B1;
    const register unsigned short int ODCE2 = 2;
    sbit  ODCE2_bit at ODCE.B2;
    const register unsigned short int ODCE3 = 3;
    sbit  ODCE3_bit at ODCE.B3;
    const register unsigned short int ODCE4 = 4;
    sbit  ODCE4_bit at ODCE.B4;
    const register unsigned short int ODCE5 = 5;
    sbit  ODCE5_bit at ODCE.B5;
    const register unsigned short int ODCE6 = 6;
    sbit  ODCE6_bit at ODCE.B6;
    const register unsigned short int ODCE7 = 7;
    sbit  ODCE7_bit at ODCE.B7;
    const register unsigned short int ODCE8 = 8;
    sbit  ODCE8_bit at ODCE.B8;
    const register unsigned short int ODCE9 = 9;
    sbit  ODCE9_bit at ODCE.B9;
sfr unsigned long   volatile ODCECLR          absolute 0xBF860444;
sfr unsigned long   volatile ODCESET          absolute 0xBF860448;
sfr unsigned long   volatile ODCEINV          absolute 0xBF86044C;
sfr atomic unsigned long   volatile CNPUE            absolute 0xBF860450;
    const register unsigned short int CNPUE0 = 0;
    sbit  CNPUE0_bit at CNPUE.B0;
    const register unsigned short int CNPUE1 = 1;
    sbit  CNPUE1_bit at CNPUE.B1;
    const register unsigned short int CNPUE2 = 2;
    sbit  CNPUE2_bit at CNPUE.B2;
    const register unsigned short int CNPUE3 = 3;
    sbit  CNPUE3_bit at CNPUE.B3;
    const register unsigned short int CNPUE4 = 4;
    sbit  CNPUE4_bit at CNPUE.B4;
    const register unsigned short int CNPUE5 = 5;
    sbit  CNPUE5_bit at CNPUE.B5;
    const register unsigned short int CNPUE6 = 6;
    sbit  CNPUE6_bit at CNPUE.B6;
    const register unsigned short int CNPUE7 = 7;
    sbit  CNPUE7_bit at CNPUE.B7;
    const register unsigned short int CNPUE8 = 8;
    sbit  CNPUE8_bit at CNPUE.B8;
    const register unsigned short int CNPUE9 = 9;
    sbit  CNPUE9_bit at CNPUE.B9;
sfr unsigned long   volatile CNPUECLR         absolute 0xBF860454;
sfr unsigned long   volatile CNPUESET         absolute 0xBF860458;
sfr unsigned long   volatile CNPUEINV         absolute 0xBF86045C;
sfr atomic unsigned long   volatile CNPDE            absolute 0xBF860460;
    const register unsigned short int CNPDE0 = 0;
    sbit  CNPDE0_bit at CNPDE.B0;
    const register unsigned short int CNPDE1 = 1;
    sbit  CNPDE1_bit at CNPDE.B1;
    const register unsigned short int CNPDE2 = 2;
    sbit  CNPDE2_bit at CNPDE.B2;
    const register unsigned short int CNPDE3 = 3;
    sbit  CNPDE3_bit at CNPDE.B3;
    const register unsigned short int CNPDE4 = 4;
    sbit  CNPDE4_bit at CNPDE.B4;
    const register unsigned short int CNPDE5 = 5;
    sbit  CNPDE5_bit at CNPDE.B5;
    const register unsigned short int CNPDE6 = 6;
    sbit  CNPDE6_bit at CNPDE.B6;
    const register unsigned short int CNPDE7 = 7;
    sbit  CNPDE7_bit at CNPDE.B7;
    const register unsigned short int CNPDE8 = 8;
    sbit  CNPDE8_bit at CNPDE.B8;
    const register unsigned short int CNPDE9 = 9;
    sbit  CNPDE9_bit at CNPDE.B9;
sfr unsigned long   volatile CNPDECLR         absolute 0xBF860464;
sfr unsigned long   volatile CNPDESET         absolute 0xBF860468;
sfr unsigned long   volatile CNPDEINV         absolute 0xBF86046C;
sfr atomic unsigned long   volatile CNCONE           absolute 0xBF860470;
    sbit  SIDL_CNCONE_bit at CNCONE.B13;
    sbit  ON_CNCONE_bit at CNCONE.B15;
sfr unsigned long   volatile CNCONECLR        absolute 0xBF860474;
sfr unsigned long   volatile CNCONESET        absolute 0xBF860478;
sfr unsigned long   volatile CNCONEINV        absolute 0xBF86047C;
sfr atomic unsigned long   volatile CNENE            absolute 0xBF860480;
    const register unsigned short int CNIEE0 = 0;
    sbit  CNIEE0_bit at CNENE.B0;
    const register unsigned short int CNIEE1 = 1;
    sbit  CNIEE1_bit at CNENE.B1;
    const register unsigned short int CNIEE2 = 2;
    sbit  CNIEE2_bit at CNENE.B2;
    const register unsigned short int CNIEE3 = 3;
    sbit  CNIEE3_bit at CNENE.B3;
    const register unsigned short int CNIEE4 = 4;
    sbit  CNIEE4_bit at CNENE.B4;
    const register unsigned short int CNIEE5 = 5;
    sbit  CNIEE5_bit at CNENE.B5;
    const register unsigned short int CNIEE6 = 6;
    sbit  CNIEE6_bit at CNENE.B6;
    const register unsigned short int CNIEE7 = 7;
    sbit  CNIEE7_bit at CNENE.B7;
    const register unsigned short int CNIEE8 = 8;
    sbit  CNIEE8_bit at CNENE.B8;
    const register unsigned short int CNIEE9 = 9;
    sbit  CNIEE9_bit at CNENE.B9;
sfr unsigned long   volatile CNENECLR         absolute 0xBF860484;
sfr unsigned long   volatile CNENESET         absolute 0xBF860488;
sfr unsigned long   volatile CNENEINV         absolute 0xBF86048C;
sfr atomic unsigned long   volatile CNSTATE          absolute 0xBF860490;
    const register unsigned short int CNSTATE0 = 0;
    sbit  CNSTATE0_bit at CNSTATE.B0;
    const register unsigned short int CNSTATE1 = 1;
    sbit  CNSTATE1_bit at CNSTATE.B1;
    const register unsigned short int CNSTATE2 = 2;
    sbit  CNSTATE2_bit at CNSTATE.B2;
    const register unsigned short int CNSTATE3 = 3;
    sbit  CNSTATE3_bit at CNSTATE.B3;
    const register unsigned short int CNSTATE4 = 4;
    sbit  CNSTATE4_bit at CNSTATE.B4;
    const register unsigned short int CNSTATE5 = 5;
    sbit  CNSTATE5_bit at CNSTATE.B5;
    const register unsigned short int CNSTATE6 = 6;
    sbit  CNSTATE6_bit at CNSTATE.B6;
    const register unsigned short int CNSTATE7 = 7;
    sbit  CNSTATE7_bit at CNSTATE.B7;
    const register unsigned short int CNSTATE8 = 8;
    sbit  CNSTATE8_bit at CNSTATE.B8;
    const register unsigned short int CNSTATE9 = 9;
    sbit  CNSTATE9_bit at CNSTATE.B9;
sfr unsigned long   volatile CNSTATECLR       absolute 0xBF860494;
sfr unsigned long   volatile CNSTATESET       absolute 0xBF860498;
sfr unsigned long   volatile CNSTATEINV       absolute 0xBF86049C;
sfr atomic unsigned long   volatile ANSELF           absolute 0xBF860500;
    const register unsigned short int ANSF12 = 12;
    sbit  ANSF12_bit at ANSELF.B12;
    const register unsigned short int ANSF13 = 13;
    sbit  ANSF13_bit at ANSELF.B13;
sfr unsigned long   volatile ANSELFCLR        absolute 0xBF860504;
sfr unsigned long   volatile ANSELFSET        absolute 0xBF860508;
sfr unsigned long   volatile ANSELFINV        absolute 0xBF86050C;
sfr atomic unsigned long   volatile TRISF            absolute 0xBF860510;
    const register unsigned short int TRISF0 = 0;
    sbit  TRISF0_bit at TRISF.B0;
    const register unsigned short int TRISF1 = 1;
    sbit  TRISF1_bit at TRISF.B1;
    const register unsigned short int TRISF2 = 2;
    sbit  TRISF2_bit at TRISF.B2;
    const register unsigned short int TRISF3 = 3;
    sbit  TRISF3_bit at TRISF.B3;
    const register unsigned short int TRISF4 = 4;
    sbit  TRISF4_bit at TRISF.B4;
    const register unsigned short int TRISF5 = 5;
    sbit  TRISF5_bit at TRISF.B5;
    const register unsigned short int TRISF8 = 8;
    sbit  TRISF8_bit at TRISF.B8;
    const register unsigned short int TRISF12 = 12;
    sbit  TRISF12_bit at TRISF.B12;
    const register unsigned short int TRISF13 = 13;
    sbit  TRISF13_bit at TRISF.B13;
sfr unsigned long   volatile TRISFCLR         absolute 0xBF860514;
sfr unsigned long   volatile TRISFSET         absolute 0xBF860518;
sfr unsigned long   volatile TRISFINV         absolute 0xBF86051C;
sfr atomic unsigned long   volatile PORTF            absolute 0xBF860520;
    const register unsigned short int RF0 = 0;
    sbit  RF0_bit at PORTF.B0;
    const register unsigned short int RF1 = 1;
    sbit  RF1_bit at PORTF.B1;
    const register unsigned short int RF2 = 2;
    sbit  RF2_bit at PORTF.B2;
    const register unsigned short int RF3 = 3;
    sbit  RF3_bit at PORTF.B3;
    const register unsigned short int RF4 = 4;
    sbit  RF4_bit at PORTF.B4;
    const register unsigned short int RF5 = 5;
    sbit  RF5_bit at PORTF.B5;
    const register unsigned short int RF8 = 8;
    sbit  RF8_bit at PORTF.B8;
    const register unsigned short int RF12 = 12;
    sbit  RF12_bit at PORTF.B12;
    const register unsigned short int RF13 = 13;
    sbit  RF13_bit at PORTF.B13;
sfr unsigned long   volatile PORTFCLR         absolute 0xBF860524;
sfr unsigned long   volatile PORTFSET         absolute 0xBF860528;
sfr unsigned long   volatile PORTFINV         absolute 0xBF86052C;
sfr atomic unsigned long   volatile LATF             absolute 0xBF860530;
    const register unsigned short int LATF0 = 0;
    sbit  LATF0_bit at LATF.B0;
    const register unsigned short int LATF1 = 1;
    sbit  LATF1_bit at LATF.B1;
    const register unsigned short int LATF2 = 2;
    sbit  LATF2_bit at LATF.B2;
    const register unsigned short int LATF3 = 3;
    sbit  LATF3_bit at LATF.B3;
    const register unsigned short int LATF4 = 4;
    sbit  LATF4_bit at LATF.B4;
    const register unsigned short int LATF5 = 5;
    sbit  LATF5_bit at LATF.B5;
    const register unsigned short int LATF8 = 8;
    sbit  LATF8_bit at LATF.B8;
    const register unsigned short int LATF12 = 12;
    sbit  LATF12_bit at LATF.B12;
    const register unsigned short int LATF13 = 13;
    sbit  LATF13_bit at LATF.B13;
sfr unsigned long   volatile LATFCLR          absolute 0xBF860534;
sfr unsigned long   volatile LATFSET          absolute 0xBF860538;
sfr unsigned long   volatile LATFINV          absolute 0xBF86053C;
sfr atomic unsigned long   volatile ODCF             absolute 0xBF860540;
    const register unsigned short int ODCF0 = 0;
    sbit  ODCF0_bit at ODCF.B0;
    const register unsigned short int ODCF1 = 1;
    sbit  ODCF1_bit at ODCF.B1;
    const register unsigned short int ODCF2 = 2;
    sbit  ODCF2_bit at ODCF.B2;
    const register unsigned short int ODCF3 = 3;
    sbit  ODCF3_bit at ODCF.B3;
    const register unsigned short int ODCF4 = 4;
    sbit  ODCF4_bit at ODCF.B4;
    const register unsigned short int ODCF5 = 5;
    sbit  ODCF5_bit at ODCF.B5;
    const register unsigned short int ODCF8 = 8;
    sbit  ODCF8_bit at ODCF.B8;
    const register unsigned short int ODCF12 = 12;
    sbit  ODCF12_bit at ODCF.B12;
    const register unsigned short int ODCF13 = 13;
    sbit  ODCF13_bit at ODCF.B13;
sfr unsigned long   volatile ODCFCLR          absolute 0xBF860544;
sfr unsigned long   volatile ODCFSET          absolute 0xBF860548;
sfr unsigned long   volatile ODCFINV          absolute 0xBF86054C;
sfr atomic unsigned long   volatile CNPUF            absolute 0xBF860550;
    const register unsigned short int CNPUF0 = 0;
    sbit  CNPUF0_bit at CNPUF.B0;
    const register unsigned short int CNPUF1 = 1;
    sbit  CNPUF1_bit at CNPUF.B1;
    const register unsigned short int CNPUF2 = 2;
    sbit  CNPUF2_bit at CNPUF.B2;
    const register unsigned short int CNPUF3 = 3;
    sbit  CNPUF3_bit at CNPUF.B3;
    const register unsigned short int CNPUF4 = 4;
    sbit  CNPUF4_bit at CNPUF.B4;
    const register unsigned short int CNPUF5 = 5;
    sbit  CNPUF5_bit at CNPUF.B5;
    const register unsigned short int CNPUF8 = 8;
    sbit  CNPUF8_bit at CNPUF.B8;
    const register unsigned short int CNPUF12 = 12;
    sbit  CNPUF12_bit at CNPUF.B12;
    const register unsigned short int CNPUF13 = 13;
    sbit  CNPUF13_bit at CNPUF.B13;
sfr unsigned long   volatile CNPUFCLR         absolute 0xBF860554;
sfr unsigned long   volatile CNPUFSET         absolute 0xBF860558;
sfr unsigned long   volatile CNPUFINV         absolute 0xBF86055C;
sfr atomic unsigned long   volatile CNPDF            absolute 0xBF860560;
    const register unsigned short int CNPDF0 = 0;
    sbit  CNPDF0_bit at CNPDF.B0;
    const register unsigned short int CNPDF1 = 1;
    sbit  CNPDF1_bit at CNPDF.B1;
    const register unsigned short int CNPDF2 = 2;
    sbit  CNPDF2_bit at CNPDF.B2;
    const register unsigned short int CNPDF3 = 3;
    sbit  CNPDF3_bit at CNPDF.B3;
    const register unsigned short int CNPDF4 = 4;
    sbit  CNPDF4_bit at CNPDF.B4;
    const register unsigned short int CNPDF5 = 5;
    sbit  CNPDF5_bit at CNPDF.B5;
    const register unsigned short int CNPDF8 = 8;
    sbit  CNPDF8_bit at CNPDF.B8;
    const register unsigned short int CNPDF12 = 12;
    sbit  CNPDF12_bit at CNPDF.B12;
    const register unsigned short int CNPDF13 = 13;
    sbit  CNPDF13_bit at CNPDF.B13;
sfr unsigned long   volatile CNPDFCLR         absolute 0xBF860564;
sfr unsigned long   volatile CNPDFSET         absolute 0xBF860568;
sfr unsigned long   volatile CNPDFINV         absolute 0xBF86056C;
sfr atomic unsigned long   volatile CNCONF           absolute 0xBF860570;
    sbit  SIDL_CNCONF_bit at CNCONF.B13;
    sbit  ON_CNCONF_bit at CNCONF.B15;
sfr unsigned long   volatile CNCONFCLR        absolute 0xBF860574;
sfr unsigned long   volatile CNCONFSET        absolute 0xBF860578;
sfr unsigned long   volatile CNCONFINV        absolute 0xBF86057C;
sfr atomic unsigned long   volatile CNENF            absolute 0xBF860580;
    const register unsigned short int CNIEF0 = 0;
    sbit  CNIEF0_bit at CNENF.B0;
    const register unsigned short int CNIEF1 = 1;
    sbit  CNIEF1_bit at CNENF.B1;
    const register unsigned short int CNIEF2 = 2;
    sbit  CNIEF2_bit at CNENF.B2;
    const register unsigned short int CNIEF3 = 3;
    sbit  CNIEF3_bit at CNENF.B3;
    const register unsigned short int CNIEF4 = 4;
    sbit  CNIEF4_bit at CNENF.B4;
    const register unsigned short int CNIEF5 = 5;
    sbit  CNIEF5_bit at CNENF.B5;
    const register unsigned short int CNIEF8 = 8;
    sbit  CNIEF8_bit at CNENF.B8;
    const register unsigned short int CNIEF12 = 12;
    sbit  CNIEF12_bit at CNENF.B12;
    const register unsigned short int CNIEF13 = 13;
    sbit  CNIEF13_bit at CNENF.B13;
sfr unsigned long   volatile CNENFCLR         absolute 0xBF860584;
sfr unsigned long   volatile CNENFSET         absolute 0xBF860588;
sfr unsigned long   volatile CNENFINV         absolute 0xBF86058C;
sfr atomic unsigned long   volatile CNSTATF          absolute 0xBF860590;
    const register unsigned short int CNSTATF0 = 0;
    sbit  CNSTATF0_bit at CNSTATF.B0;
    const register unsigned short int CNSTATF1 = 1;
    sbit  CNSTATF1_bit at CNSTATF.B1;
    const register unsigned short int CNSTATF2 = 2;
    sbit  CNSTATF2_bit at CNSTATF.B2;
    const register unsigned short int CNSTATF3 = 3;
    sbit  CNSTATF3_bit at CNSTATF.B3;
    const register unsigned short int CNSTATF4 = 4;
    sbit  CNSTATF4_bit at CNSTATF.B4;
    const register unsigned short int CNSTATF5 = 5;
    sbit  CNSTATF5_bit at CNSTATF.B5;
    const register unsigned short int CNSTATF8 = 8;
    sbit  CNSTATF8_bit at CNSTATF.B8;
    const register unsigned short int CNSTATF12 = 12;
    sbit  CNSTATF12_bit at CNSTATF.B12;
    const register unsigned short int CNSTATF13 = 13;
    sbit  CNSTATF13_bit at CNSTATF.B13;
sfr unsigned long   volatile CNSTATFCLR       absolute 0xBF860594;
sfr unsigned long   volatile CNSTATFSET       absolute 0xBF860598;
sfr unsigned long   volatile CNSTATFINV       absolute 0xBF86059C;
sfr atomic unsigned long   volatile ANSELG           absolute 0xBF860600;
    const register unsigned short int ANSG6 = 6;
    sbit  ANSG6_bit at ANSELG.B6;
    const register unsigned short int ANSG7 = 7;
    sbit  ANSG7_bit at ANSELG.B7;
    const register unsigned short int ANSG8 = 8;
    sbit  ANSG8_bit at ANSELG.B8;
    const register unsigned short int ANSG9 = 9;
    sbit  ANSG9_bit at ANSELG.B9;
    const register unsigned short int ANSG15 = 15;
    sbit  ANSG15_bit at ANSELG.B15;
sfr unsigned long   volatile ANSELGCLR        absolute 0xBF860604;
sfr unsigned long   volatile ANSELGSET        absolute 0xBF860608;
sfr unsigned long   volatile ANSELGINV        absolute 0xBF86060C;
sfr atomic unsigned long   volatile TRISG            absolute 0xBF860610;
    const register unsigned short int TRISG0 = 0;
    sbit  TRISG0_bit at TRISG.B0;
    const register unsigned short int TRISG1 = 1;
    sbit  TRISG1_bit at TRISG.B1;
    const register unsigned short int TRISG6 = 6;
    sbit  TRISG6_bit at TRISG.B6;
    const register unsigned short int TRISG7 = 7;
    sbit  TRISG7_bit at TRISG.B7;
    const register unsigned short int TRISG8 = 8;
    sbit  TRISG8_bit at TRISG.B8;
    const register unsigned short int TRISG9 = 9;
    sbit  TRISG9_bit at TRISG.B9;
    const register unsigned short int TRISG12 = 12;
    sbit  TRISG12_bit at TRISG.B12;
    const register unsigned short int TRISG13 = 13;
    sbit  TRISG13_bit at TRISG.B13;
    const register unsigned short int TRISG14 = 14;
    sbit  TRISG14_bit at TRISG.B14;
    const register unsigned short int TRISG15 = 15;
    sbit  TRISG15_bit at TRISG.B15;
sfr unsigned long   volatile TRISGCLR         absolute 0xBF860614;
sfr unsigned long   volatile TRISGSET         absolute 0xBF860618;
sfr unsigned long   volatile TRISGINV         absolute 0xBF86061C;
sfr atomic unsigned long   volatile PORTG            absolute 0xBF860620;
    const register unsigned short int RG0 = 0;
    sbit  RG0_bit at PORTG.B0;
    const register unsigned short int RG1 = 1;
    sbit  RG1_bit at PORTG.B1;
    const register unsigned short int RG6 = 6;
    sbit  RG6_bit at PORTG.B6;
    const register unsigned short int RG7 = 7;
    sbit  RG7_bit at PORTG.B7;
    const register unsigned short int RG8 = 8;
    sbit  RG8_bit at PORTG.B8;
    const register unsigned short int RG9 = 9;
    sbit  RG9_bit at PORTG.B9;
    const register unsigned short int RG12 = 12;
    sbit  RG12_bit at PORTG.B12;
    const register unsigned short int RG13 = 13;
    sbit  RG13_bit at PORTG.B13;
    const register unsigned short int RG14 = 14;
    sbit  RG14_bit at PORTG.B14;
    const register unsigned short int RG15 = 15;
    sbit  RG15_bit at PORTG.B15;
sfr unsigned long   volatile PORTGCLR         absolute 0xBF860624;
sfr unsigned long   volatile PORTGSET         absolute 0xBF860628;
sfr unsigned long   volatile PORTGINV         absolute 0xBF86062C;
sfr atomic unsigned long   volatile LATG             absolute 0xBF860630;
    const register unsigned short int LATG0 = 0;
    sbit  LATG0_bit at LATG.B0;
    const register unsigned short int LATG1 = 1;
    sbit  LATG1_bit at LATG.B1;
    const register unsigned short int LATG6 = 6;
    sbit  LATG6_bit at LATG.B6;
    const register unsigned short int LATG7 = 7;
    sbit  LATG7_bit at LATG.B7;
    const register unsigned short int LATG8 = 8;
    sbit  LATG8_bit at LATG.B8;
    const register unsigned short int LATG9 = 9;
    sbit  LATG9_bit at LATG.B9;
    const register unsigned short int LATG12 = 12;
    sbit  LATG12_bit at LATG.B12;
    const register unsigned short int LATG13 = 13;
    sbit  LATG13_bit at LATG.B13;
    const register unsigned short int LATG14 = 14;
    sbit  LATG14_bit at LATG.B14;
    const register unsigned short int LATG15 = 15;
    sbit  LATG15_bit at LATG.B15;
sfr unsigned long   volatile LATGCLR          absolute 0xBF860634;
sfr unsigned long   volatile LATGSET          absolute 0xBF860638;
sfr unsigned long   volatile LATGINV          absolute 0xBF86063C;
sfr atomic unsigned long   volatile ODCG             absolute 0xBF860640;
    const register unsigned short int ODCG0 = 0;
    sbit  ODCG0_bit at ODCG.B0;
    const register unsigned short int ODCG1 = 1;
    sbit  ODCG1_bit at ODCG.B1;
    const register unsigned short int ODCG6 = 6;
    sbit  ODCG6_bit at ODCG.B6;
    const register unsigned short int ODCG7 = 7;
    sbit  ODCG7_bit at ODCG.B7;
    const register unsigned short int ODCG8 = 8;
    sbit  ODCG8_bit at ODCG.B8;
    const register unsigned short int ODCG9 = 9;
    sbit  ODCG9_bit at ODCG.B9;
    const register unsigned short int ODCG12 = 12;
    sbit  ODCG12_bit at ODCG.B12;
    const register unsigned short int ODCG13 = 13;
    sbit  ODCG13_bit at ODCG.B13;
    const register unsigned short int ODCG14 = 14;
    sbit  ODCG14_bit at ODCG.B14;
    const register unsigned short int ODCG15 = 15;
    sbit  ODCG15_bit at ODCG.B15;
sfr unsigned long   volatile ODCGCLR          absolute 0xBF860644;
sfr unsigned long   volatile ODCGSET          absolute 0xBF860648;
sfr unsigned long   volatile ODCGINV          absolute 0xBF86064C;
sfr atomic unsigned long   volatile CNPUG            absolute 0xBF860650;
    const register unsigned short int CNPUG0 = 0;
    sbit  CNPUG0_bit at CNPUG.B0;
    const register unsigned short int CNPUG1 = 1;
    sbit  CNPUG1_bit at CNPUG.B1;
    const register unsigned short int CNPUG6 = 6;
    sbit  CNPUG6_bit at CNPUG.B6;
    const register unsigned short int CNPUG7 = 7;
    sbit  CNPUG7_bit at CNPUG.B7;
    const register unsigned short int CNPUG8 = 8;
    sbit  CNPUG8_bit at CNPUG.B8;
    const register unsigned short int CNPUG9 = 9;
    sbit  CNPUG9_bit at CNPUG.B9;
    const register unsigned short int CNPUG12 = 12;
    sbit  CNPUG12_bit at CNPUG.B12;
    const register unsigned short int CNPUG13 = 13;
    sbit  CNPUG13_bit at CNPUG.B13;
    const register unsigned short int CNPUG14 = 14;
    sbit  CNPUG14_bit at CNPUG.B14;
    const register unsigned short int CNPUG15 = 15;
    sbit  CNPUG15_bit at CNPUG.B15;
sfr unsigned long   volatile CNPUGCLR         absolute 0xBF860654;
sfr unsigned long   volatile CNPUGSET         absolute 0xBF860658;
sfr unsigned long   volatile CNPUGINV         absolute 0xBF86065C;
sfr atomic unsigned long   volatile CNPDG            absolute 0xBF860660;
    const register unsigned short int CNPDG0 = 0;
    sbit  CNPDG0_bit at CNPDG.B0;
    const register unsigned short int CNPDG1 = 1;
    sbit  CNPDG1_bit at CNPDG.B1;
    const register unsigned short int CNPDG6 = 6;
    sbit  CNPDG6_bit at CNPDG.B6;
    const register unsigned short int CNPDG7 = 7;
    sbit  CNPDG7_bit at CNPDG.B7;
    const register unsigned short int CNPDG8 = 8;
    sbit  CNPDG8_bit at CNPDG.B8;
    const register unsigned short int CNPDG9 = 9;
    sbit  CNPDG9_bit at CNPDG.B9;
    const register unsigned short int CNPDG12 = 12;
    sbit  CNPDG12_bit at CNPDG.B12;
    const register unsigned short int CNPDG13 = 13;
    sbit  CNPDG13_bit at CNPDG.B13;
    const register unsigned short int CNPDG14 = 14;
    sbit  CNPDG14_bit at CNPDG.B14;
    const register unsigned short int CNPDG15 = 15;
    sbit  CNPDG15_bit at CNPDG.B15;
sfr unsigned long   volatile CNPDGCLR         absolute 0xBF860664;
sfr unsigned long   volatile CNPDGSET         absolute 0xBF860668;
sfr unsigned long   volatile CNPDGINV         absolute 0xBF86066C;
sfr atomic unsigned long   volatile CNCONG           absolute 0xBF860670;
    sbit  SIDL_CNCONG_bit at CNCONG.B13;
    sbit  ON_CNCONG_bit at CNCONG.B15;
sfr unsigned long   volatile CNCONGCLR        absolute 0xBF860674;
sfr unsigned long   volatile CNCONGSET        absolute 0xBF860678;
sfr unsigned long   volatile CNCONGINV        absolute 0xBF86067C;
sfr atomic unsigned long   volatile CNENG            absolute 0xBF860680;
    const register unsigned short int CNIEG0 = 0;
    sbit  CNIEG0_bit at CNENG.B0;
    const register unsigned short int CNIEG1 = 1;
    sbit  CNIEG1_bit at CNENG.B1;
    const register unsigned short int CNIEG6 = 6;
    sbit  CNIEG6_bit at CNENG.B6;
    const register unsigned short int CNIEG7 = 7;
    sbit  CNIEG7_bit at CNENG.B7;
    const register unsigned short int CNIEG8 = 8;
    sbit  CNIEG8_bit at CNENG.B8;
    const register unsigned short int CNIEG9 = 9;
    sbit  CNIEG9_bit at CNENG.B9;
    const register unsigned short int CNIEG12 = 12;
    sbit  CNIEG12_bit at CNENG.B12;
    const register unsigned short int CNIEG13 = 13;
    sbit  CNIEG13_bit at CNENG.B13;
    const register unsigned short int CNIEG14 = 14;
    sbit  CNIEG14_bit at CNENG.B14;
    const register unsigned short int CNIEG15 = 15;
    sbit  CNIEG15_bit at CNENG.B15;
sfr unsigned long   volatile CNENGCLR         absolute 0xBF860684;
sfr unsigned long   volatile CNENGSET         absolute 0xBF860688;
sfr unsigned long   volatile CNENGINV         absolute 0xBF86068C;
sfr atomic unsigned long   volatile CNSTATG          absolute 0xBF860690;
    const register unsigned short int CNSTATG0 = 0;
    sbit  CNSTATG0_bit at CNSTATG.B0;
    const register unsigned short int CNSTATG1 = 1;
    sbit  CNSTATG1_bit at CNSTATG.B1;
    const register unsigned short int CNSTATG6 = 6;
    sbit  CNSTATG6_bit at CNSTATG.B6;
    const register unsigned short int CNSTATG7 = 7;
    sbit  CNSTATG7_bit at CNSTATG.B7;
    const register unsigned short int CNSTATG8 = 8;
    sbit  CNSTATG8_bit at CNSTATG.B8;
    const register unsigned short int CNSTATG9 = 9;
    sbit  CNSTATG9_bit at CNSTATG.B9;
    const register unsigned short int CNSTATG12 = 12;
    sbit  CNSTATG12_bit at CNSTATG.B12;
    const register unsigned short int CNSTATG13 = 13;
    sbit  CNSTATG13_bit at CNSTATG.B13;
    const register unsigned short int CNSTATG14 = 14;
    sbit  CNSTATG14_bit at CNSTATG.B14;
    const register unsigned short int CNSTATG15 = 15;
    sbit  CNSTATG15_bit at CNSTATG.B15;
sfr unsigned long   volatile CNSTATGCLR       absolute 0xBF860694;
sfr unsigned long   volatile CNSTATGSET       absolute 0xBF860698;
sfr unsigned long   volatile CNSTATGINV       absolute 0xBF86069C;
sfr atomic unsigned long   volatile ANSELH           absolute 0xBF860700;
    const register unsigned short int ANSH0 = 0;
    sbit  ANSH0_bit at ANSELH.B0;
    const register unsigned short int ANSH1 = 1;
    sbit  ANSH1_bit at ANSELH.B1;
    const register unsigned short int ANSH4 = 4;
    sbit  ANSH4_bit at ANSELH.B4;
    const register unsigned short int ANSH5 = 5;
    sbit  ANSH5_bit at ANSELH.B5;
    const register unsigned short int ANSH6 = 6;
    sbit  ANSH6_bit at ANSELH.B6;
sfr unsigned long   volatile ANSELHCLR        absolute 0xBF860704;
sfr unsigned long   volatile ANSELHSET        absolute 0xBF860708;
sfr unsigned long   volatile ANSELHINV        absolute 0xBF86070C;
sfr atomic unsigned long   volatile TRISH            absolute 0xBF860710;
    const register unsigned short int TRISH0 = 0;
    sbit  TRISH0_bit at TRISH.B0;
    const register unsigned short int TRISH1 = 1;
    sbit  TRISH1_bit at TRISH.B1;
    const register unsigned short int TRISH4 = 4;
    sbit  TRISH4_bit at TRISH.B4;
    const register unsigned short int TRISH5 = 5;
    sbit  TRISH5_bit at TRISH.B5;
    const register unsigned short int TRISH6 = 6;
    sbit  TRISH6_bit at TRISH.B6;
    const register unsigned short int TRISH8 = 8;
    sbit  TRISH8_bit at TRISH.B8;
    const register unsigned short int TRISH9 = 9;
    sbit  TRISH9_bit at TRISH.B9;
    const register unsigned short int TRISH10 = 10;
    sbit  TRISH10_bit at TRISH.B10;
    const register unsigned short int TRISH12 = 12;
    sbit  TRISH12_bit at TRISH.B12;
    const register unsigned short int TRISH13 = 13;
    sbit  TRISH13_bit at TRISH.B13;
sfr unsigned long   volatile TRISHCLR         absolute 0xBF860714;
sfr unsigned long   volatile TRISHSET         absolute 0xBF860718;
sfr unsigned long   volatile TRISHINV         absolute 0xBF86071C;
sfr atomic unsigned long   volatile PORTH            absolute 0xBF860720;
    const register unsigned short int RH0 = 0;
    sbit  RH0_bit at PORTH.B0;
    const register unsigned short int RH1 = 1;
    sbit  RH1_bit at PORTH.B1;
    const register unsigned short int RH4 = 4;
    sbit  RH4_bit at PORTH.B4;
    const register unsigned short int RH5 = 5;
    sbit  RH5_bit at PORTH.B5;
    const register unsigned short int RH6 = 6;
    sbit  RH6_bit at PORTH.B6;
    const register unsigned short int RH8 = 8;
    sbit  RH8_bit at PORTH.B8;
    const register unsigned short int RH9 = 9;
    sbit  RH9_bit at PORTH.B9;
    const register unsigned short int RH10 = 10;
    sbit  RH10_bit at PORTH.B10;
    const register unsigned short int RH12 = 12;
    sbit  RH12_bit at PORTH.B12;
    const register unsigned short int RH13 = 13;
    sbit  RH13_bit at PORTH.B13;
sfr unsigned long   volatile PORTHCLR         absolute 0xBF860724;
sfr unsigned long   volatile PORTHSET         absolute 0xBF860728;
sfr unsigned long   volatile PORTHINV         absolute 0xBF86072C;
sfr atomic unsigned long   volatile LATH             absolute 0xBF860730;
    const register unsigned short int LATH0 = 0;
    sbit  LATH0_bit at LATH.B0;
    const register unsigned short int LATH1 = 1;
    sbit  LATH1_bit at LATH.B1;
    const register unsigned short int LATH4 = 4;
    sbit  LATH4_bit at LATH.B4;
    const register unsigned short int LATH5 = 5;
    sbit  LATH5_bit at LATH.B5;
    const register unsigned short int LATH6 = 6;
    sbit  LATH6_bit at LATH.B6;
    const register unsigned short int LATH8 = 8;
    sbit  LATH8_bit at LATH.B8;
    const register unsigned short int LATH9 = 9;
    sbit  LATH9_bit at LATH.B9;
    const register unsigned short int LATH10 = 10;
    sbit  LATH10_bit at LATH.B10;
    const register unsigned short int LATH12 = 12;
    sbit  LATH12_bit at LATH.B12;
    const register unsigned short int LATH13 = 13;
    sbit  LATH13_bit at LATH.B13;
sfr unsigned long   volatile LATHCLR          absolute 0xBF860734;
sfr unsigned long   volatile LATHSET          absolute 0xBF860738;
sfr unsigned long   volatile LATHINV          absolute 0xBF86073C;
sfr atomic unsigned long   volatile ODCH             absolute 0xBF860740;
    const register unsigned short int ODCH0 = 0;
    sbit  ODCH0_bit at ODCH.B0;
    const register unsigned short int ODCH1 = 1;
    sbit  ODCH1_bit at ODCH.B1;
    const register unsigned short int ODCH4 = 4;
    sbit  ODCH4_bit at ODCH.B4;
    const register unsigned short int ODCH5 = 5;
    sbit  ODCH5_bit at ODCH.B5;
    const register unsigned short int ODCH6 = 6;
    sbit  ODCH6_bit at ODCH.B6;
    const register unsigned short int ODCH8 = 8;
    sbit  ODCH8_bit at ODCH.B8;
    const register unsigned short int ODCH9 = 9;
    sbit  ODCH9_bit at ODCH.B9;
    const register unsigned short int ODCH10 = 10;
    sbit  ODCH10_bit at ODCH.B10;
    const register unsigned short int ODCH12 = 12;
    sbit  ODCH12_bit at ODCH.B12;
    const register unsigned short int ODCH13 = 13;
    sbit  ODCH13_bit at ODCH.B13;
sfr unsigned long   volatile ODCHCLR          absolute 0xBF860744;
sfr unsigned long   volatile ODCHSET          absolute 0xBF860748;
sfr unsigned long   volatile ODCHINV          absolute 0xBF86074C;
sfr atomic unsigned long   volatile CNPUH            absolute 0xBF860750;
    const register unsigned short int CNPUH0 = 0;
    sbit  CNPUH0_bit at CNPUH.B0;
    const register unsigned short int CNPUH1 = 1;
    sbit  CNPUH1_bit at CNPUH.B1;
    const register unsigned short int CNPUH4 = 4;
    sbit  CNPUH4_bit at CNPUH.B4;
    const register unsigned short int CNPUH5 = 5;
    sbit  CNPUH5_bit at CNPUH.B5;
    const register unsigned short int CNPUH6 = 6;
    sbit  CNPUH6_bit at CNPUH.B6;
    const register unsigned short int CNPUH8 = 8;
    sbit  CNPUH8_bit at CNPUH.B8;
    const register unsigned short int CNPUH9 = 9;
    sbit  CNPUH9_bit at CNPUH.B9;
    const register unsigned short int CNPUH10 = 10;
    sbit  CNPUH10_bit at CNPUH.B10;
    const register unsigned short int CNPUH12 = 12;
    sbit  CNPUH12_bit at CNPUH.B12;
    const register unsigned short int CNPUH13 = 13;
    sbit  CNPUH13_bit at CNPUH.B13;
sfr unsigned long   volatile CNPUHCLR         absolute 0xBF860754;
sfr unsigned long   volatile CNPUHSET         absolute 0xBF860758;
sfr unsigned long   volatile CNPUHINV         absolute 0xBF86075C;
sfr atomic unsigned long   volatile CNPDH            absolute 0xBF860760;
    const register unsigned short int CNPDH0 = 0;
    sbit  CNPDH0_bit at CNPDH.B0;
    const register unsigned short int CNPDH1 = 1;
    sbit  CNPDH1_bit at CNPDH.B1;
    const register unsigned short int CNPDH4 = 4;
    sbit  CNPDH4_bit at CNPDH.B4;
    const register unsigned short int CNPDH5 = 5;
    sbit  CNPDH5_bit at CNPDH.B5;
    const register unsigned short int CNPDH6 = 6;
    sbit  CNPDH6_bit at CNPDH.B6;
    const register unsigned short int CNPDH8 = 8;
    sbit  CNPDH8_bit at CNPDH.B8;
    const register unsigned short int CNPDH9 = 9;
    sbit  CNPDH9_bit at CNPDH.B9;
    const register unsigned short int CNPDH10 = 10;
    sbit  CNPDH10_bit at CNPDH.B10;
    const register unsigned short int CNPDH12 = 12;
    sbit  CNPDH12_bit at CNPDH.B12;
    const register unsigned short int CNPDH13 = 13;
    sbit  CNPDH13_bit at CNPDH.B13;
sfr unsigned long   volatile CNPDHCLR         absolute 0xBF860764;
sfr unsigned long   volatile CNPDHSET         absolute 0xBF860768;
sfr unsigned long   volatile CNPDHINV         absolute 0xBF86076C;
sfr atomic unsigned long   volatile CNCONH           absolute 0xBF860770;
    sbit  SIDL_CNCONH_bit at CNCONH.B13;
    sbit  ON_CNCONH_bit at CNCONH.B15;
sfr unsigned long   volatile CNCONHCLR        absolute 0xBF860774;
sfr unsigned long   volatile CNCONHSET        absolute 0xBF860778;
sfr unsigned long   volatile CNCONHINV        absolute 0xBF86077C;
sfr atomic unsigned long   volatile CNENH            absolute 0xBF860780;
    const register unsigned short int CNIEH0 = 0;
    sbit  CNIEH0_bit at CNENH.B0;
    const register unsigned short int CNIEH1 = 1;
    sbit  CNIEH1_bit at CNENH.B1;
    const register unsigned short int CNIEH4 = 4;
    sbit  CNIEH4_bit at CNENH.B4;
    const register unsigned short int CNIEH5 = 5;
    sbit  CNIEH5_bit at CNENH.B5;
    const register unsigned short int CNIEH6 = 6;
    sbit  CNIEH6_bit at CNENH.B6;
    const register unsigned short int CNIEH8 = 8;
    sbit  CNIEH8_bit at CNENH.B8;
    const register unsigned short int CNIEH9 = 9;
    sbit  CNIEH9_bit at CNENH.B9;
    const register unsigned short int CNIEH10 = 10;
    sbit  CNIEH10_bit at CNENH.B10;
    const register unsigned short int CNIEH12 = 12;
    sbit  CNIEH12_bit at CNENH.B12;
    const register unsigned short int CNIEH13 = 13;
    sbit  CNIEH13_bit at CNENH.B13;
sfr unsigned long   volatile CNENHCLR         absolute 0xBF860784;
sfr unsigned long   volatile CNENHSET         absolute 0xBF860788;
sfr unsigned long   volatile CNENHINV         absolute 0xBF86078C;
sfr atomic unsigned long   volatile CNSTATH          absolute 0xBF860790;
    const register unsigned short int CNSTATH0 = 0;
    sbit  CNSTATH0_bit at CNSTATH.B0;
    const register unsigned short int CNSTATH1 = 1;
    sbit  CNSTATH1_bit at CNSTATH.B1;
    const register unsigned short int CNSTATH4 = 4;
    sbit  CNSTATH4_bit at CNSTATH.B4;
    const register unsigned short int CNSTATH5 = 5;
    sbit  CNSTATH5_bit at CNSTATH.B5;
    const register unsigned short int CNSTATH6 = 6;
    sbit  CNSTATH6_bit at CNSTATH.B6;
    const register unsigned short int CNSTATH8 = 8;
    sbit  CNSTATH8_bit at CNSTATH.B8;
    const register unsigned short int CNSTATH9 = 9;
    sbit  CNSTATH9_bit at CNSTATH.B9;
    const register unsigned short int CNSTATH10 = 10;
    sbit  CNSTATH10_bit at CNSTATH.B10;
    const register unsigned short int CNSTATH12 = 12;
    sbit  CNSTATH12_bit at CNSTATH.B12;
    const register unsigned short int CNSTATH13 = 13;
    sbit  CNSTATH13_bit at CNSTATH.B13;
sfr unsigned long   volatile CNSTATHCLR       absolute 0xBF860794;
sfr unsigned long   volatile CNSTATHSET       absolute 0xBF860798;
sfr unsigned long   volatile CNSTATHINV       absolute 0xBF86079C;
sfr atomic unsigned long   volatile ANSELJ           absolute 0xBF860800;
    const register unsigned short int ANSJ8 = 8;
    sbit  ANSJ8_bit at ANSELJ.B8;
    const register unsigned short int ANSJ9 = 9;
    sbit  ANSJ9_bit at ANSELJ.B9;
    const register unsigned short int ANSJ11 = 11;
    sbit  ANSJ11_bit at ANSELJ.B11;
sfr unsigned long   volatile ANSELJCLR        absolute 0xBF860804;
sfr unsigned long   volatile ANSELJSET        absolute 0xBF860808;
sfr unsigned long   volatile ANSELJINV        absolute 0xBF86080C;
sfr atomic unsigned long   volatile TRISJ            absolute 0xBF860810;
    const register unsigned short int TRISJ0 = 0;
    sbit  TRISJ0_bit at TRISJ.B0;
    const register unsigned short int TRISJ1 = 1;
    sbit  TRISJ1_bit at TRISJ.B1;
    const register unsigned short int TRISJ2 = 2;
    sbit  TRISJ2_bit at TRISJ.B2;
    const register unsigned short int TRISJ4 = 4;
    sbit  TRISJ4_bit at TRISJ.B4;
    const register unsigned short int TRISJ8 = 8;
    sbit  TRISJ8_bit at TRISJ.B8;
    const register unsigned short int TRISJ9 = 9;
    sbit  TRISJ9_bit at TRISJ.B9;
    const register unsigned short int TRISJ11 = 11;
    sbit  TRISJ11_bit at TRISJ.B11;
sfr unsigned long   volatile TRISJCLR         absolute 0xBF860814;
sfr unsigned long   volatile TRISJSET         absolute 0xBF860818;
sfr unsigned long   volatile TRISJINV         absolute 0xBF86081C;
sfr atomic unsigned long   volatile PORTJ            absolute 0xBF860820;
    const register unsigned short int RJ0 = 0;
    sbit  RJ0_bit at PORTJ.B0;
    const register unsigned short int RJ1 = 1;
    sbit  RJ1_bit at PORTJ.B1;
    const register unsigned short int RJ2 = 2;
    sbit  RJ2_bit at PORTJ.B2;
    const register unsigned short int RJ4 = 4;
    sbit  RJ4_bit at PORTJ.B4;
    const register unsigned short int RJ8 = 8;
    sbit  RJ8_bit at PORTJ.B8;
    const register unsigned short int RJ9 = 9;
    sbit  RJ9_bit at PORTJ.B9;
    const register unsigned short int RJ11 = 11;
    sbit  RJ11_bit at PORTJ.B11;
sfr unsigned long   volatile PORTJCLR         absolute 0xBF860824;
sfr unsigned long   volatile PORTJSET         absolute 0xBF860828;
sfr unsigned long   volatile PORTJINV         absolute 0xBF86082C;
sfr atomic unsigned long   volatile LATJ             absolute 0xBF860830;
    const register unsigned short int LATJ0 = 0;
    sbit  LATJ0_bit at LATJ.B0;
    const register unsigned short int LATJ1 = 1;
    sbit  LATJ1_bit at LATJ.B1;
    const register unsigned short int LATJ2 = 2;
    sbit  LATJ2_bit at LATJ.B2;
    const register unsigned short int LATJ4 = 4;
    sbit  LATJ4_bit at LATJ.B4;
    const register unsigned short int LATJ8 = 8;
    sbit  LATJ8_bit at LATJ.B8;
    const register unsigned short int LATJ9 = 9;
    sbit  LATJ9_bit at LATJ.B9;
    const register unsigned short int LATJ11 = 11;
    sbit  LATJ11_bit at LATJ.B11;
sfr unsigned long   volatile LATJCLR          absolute 0xBF860834;
sfr unsigned long   volatile LATJSET          absolute 0xBF860838;
sfr unsigned long   volatile LATJINV          absolute 0xBF86083C;
sfr atomic unsigned long   volatile ODCJ             absolute 0xBF860840;
    const register unsigned short int ODCJ0 = 0;
    sbit  ODCJ0_bit at ODCJ.B0;
    const register unsigned short int ODCJ1 = 1;
    sbit  ODCJ1_bit at ODCJ.B1;
    const register unsigned short int ODCJ2 = 2;
    sbit  ODCJ2_bit at ODCJ.B2;
    const register unsigned short int ODCJ4 = 4;
    sbit  ODCJ4_bit at ODCJ.B4;
    const register unsigned short int ODCJ8 = 8;
    sbit  ODCJ8_bit at ODCJ.B8;
    const register unsigned short int ODCJ9 = 9;
    sbit  ODCJ9_bit at ODCJ.B9;
    const register unsigned short int ODCJ11 = 11;
    sbit  ODCJ11_bit at ODCJ.B11;
sfr unsigned long   volatile ODCJCLR          absolute 0xBF860844;
sfr unsigned long   volatile ODCJSET          absolute 0xBF860848;
sfr unsigned long   volatile ODCJINV          absolute 0xBF86084C;
sfr atomic unsigned long   volatile CNPUJ            absolute 0xBF860850;
    const register unsigned short int CNPUJ0 = 0;
    sbit  CNPUJ0_bit at CNPUJ.B0;
    const register unsigned short int CNPUJ1 = 1;
    sbit  CNPUJ1_bit at CNPUJ.B1;
    const register unsigned short int CNPUJ2 = 2;
    sbit  CNPUJ2_bit at CNPUJ.B2;
    const register unsigned short int CNPUJ4 = 4;
    sbit  CNPUJ4_bit at CNPUJ.B4;
    const register unsigned short int CNPUJ8 = 8;
    sbit  CNPUJ8_bit at CNPUJ.B8;
    const register unsigned short int CNPUJ9 = 9;
    sbit  CNPUJ9_bit at CNPUJ.B9;
    const register unsigned short int CNPUJ11 = 11;
    sbit  CNPUJ11_bit at CNPUJ.B11;
sfr unsigned long   volatile CNPUJCLR         absolute 0xBF860854;
sfr unsigned long   volatile CNPUJSET         absolute 0xBF860858;
sfr unsigned long   volatile CNPUJINV         absolute 0xBF86085C;
sfr atomic unsigned long   volatile CNPDJ            absolute 0xBF860860;
    const register unsigned short int CNPDJ0 = 0;
    sbit  CNPDJ0_bit at CNPDJ.B0;
    const register unsigned short int CNPDJ1 = 1;
    sbit  CNPDJ1_bit at CNPDJ.B1;
    const register unsigned short int CNPDJ2 = 2;
    sbit  CNPDJ2_bit at CNPDJ.B2;
    const register unsigned short int CNPDJ4 = 4;
    sbit  CNPDJ4_bit at CNPDJ.B4;
    const register unsigned short int CNPDJ8 = 8;
    sbit  CNPDJ8_bit at CNPDJ.B8;
    const register unsigned short int CNPDJ9 = 9;
    sbit  CNPDJ9_bit at CNPDJ.B9;
    const register unsigned short int CNPDJ11 = 11;
    sbit  CNPDJ11_bit at CNPDJ.B11;
sfr unsigned long   volatile CNPDJCLR         absolute 0xBF860864;
sfr unsigned long   volatile CNPDJSET         absolute 0xBF860868;
sfr unsigned long   volatile CNPDJINV         absolute 0xBF86086C;
sfr atomic unsigned long   volatile CNCONJ           absolute 0xBF860870;
    sbit  SIDL_CNCONJ_bit at CNCONJ.B13;
    sbit  ON_CNCONJ_bit at CNCONJ.B15;
sfr unsigned long   volatile CNCONJCLR        absolute 0xBF860874;
sfr unsigned long   volatile CNCONJSET        absolute 0xBF860878;
sfr unsigned long   volatile CNCONJINV        absolute 0xBF86087C;
sfr atomic unsigned long   volatile CNENJ            absolute 0xBF860880;
    const register unsigned short int CNIEJ0 = 0;
    sbit  CNIEJ0_bit at CNENJ.B0;
    const register unsigned short int CNIEJ1 = 1;
    sbit  CNIEJ1_bit at CNENJ.B1;
    const register unsigned short int CNIEJ2 = 2;
    sbit  CNIEJ2_bit at CNENJ.B2;
    const register unsigned short int CNIEJ4 = 4;
    sbit  CNIEJ4_bit at CNENJ.B4;
    const register unsigned short int CNIEJ8 = 8;
    sbit  CNIEJ8_bit at CNENJ.B8;
    const register unsigned short int CNIEJ9 = 9;
    sbit  CNIEJ9_bit at CNENJ.B9;
    const register unsigned short int CNIEJ11 = 11;
    sbit  CNIEJ11_bit at CNENJ.B11;
sfr unsigned long   volatile CNENJCLR         absolute 0xBF860884;
sfr unsigned long   volatile CNENJSET         absolute 0xBF860888;
sfr unsigned long   volatile CNENJINV         absolute 0xBF86088C;
sfr atomic unsigned long   volatile CNSTATJ          absolute 0xBF860890;
    const register unsigned short int CNSTATJ0 = 0;
    sbit  CNSTATJ0_bit at CNSTATJ.B0;
    const register unsigned short int CNSTATJ1 = 1;
    sbit  CNSTATJ1_bit at CNSTATJ.B1;
    const register unsigned short int CNSTATJ2 = 2;
    sbit  CNSTATJ2_bit at CNSTATJ.B2;
    const register unsigned short int CNSTATJ4 = 4;
    sbit  CNSTATJ4_bit at CNSTATJ.B4;
    const register unsigned short int CNSTATJ8 = 8;
    sbit  CNSTATJ8_bit at CNSTATJ.B8;
    const register unsigned short int CNSTATJ9 = 9;
    sbit  CNSTATJ9_bit at CNSTATJ.B9;
    const register unsigned short int CNSTATJ11 = 11;
    sbit  CNSTATJ11_bit at CNSTATJ.B11;
sfr unsigned long   volatile CNSTATJCLR       absolute 0xBF860894;
sfr unsigned long   volatile CNSTATJSET       absolute 0xBF860898;
sfr unsigned long   volatile CNSTATJINV       absolute 0xBF86089C;
sfr atomic unsigned long   volatile C1CON            absolute 0xBF880000;
    const register unsigned short int DNCNT0 = 0;
    sbit  DNCNT0_bit at C1CON.B0;
    const register unsigned short int DNCNT1 = 1;
    sbit  DNCNT1_bit at C1CON.B1;
    const register unsigned short int DNCNT2 = 2;
    sbit  DNCNT2_bit at C1CON.B2;
    const register unsigned short int DNCNT3 = 3;
    sbit  DNCNT3_bit at C1CON.B3;
    const register unsigned short int DNCNT4 = 4;
    sbit  DNCNT4_bit at C1CON.B4;
    const register unsigned short int CANBUSY = 11;
    sbit  CANBUSY_bit at C1CON.B11;
    sbit  SIDL_C1CON_bit at C1CON.B13;
    sbit  ON_C1CON_bit at C1CON.B15;
    const register unsigned short int CANCAP = 20;
    sbit  CANCAP_bit at C1CON.B20;
    const register unsigned short int OPMOD0 = 21;
    sbit  OPMOD0_bit at C1CON.B21;
    const register unsigned short int OPMOD1 = 22;
    sbit  OPMOD1_bit at C1CON.B22;
    const register unsigned short int OPMOD2 = 23;
    sbit  OPMOD2_bit at C1CON.B23;
    const register unsigned short int REQOP0 = 24;
    sbit  REQOP0_bit at C1CON.B24;
    const register unsigned short int REQOP1 = 25;
    sbit  REQOP1_bit at C1CON.B25;
    const register unsigned short int REQOP2 = 26;
    sbit  REQOP2_bit at C1CON.B26;
    const register unsigned short int ABAT = 27;
    sbit  ABAT_bit at C1CON.B27;
sfr unsigned long   volatile C1CONCLR         absolute 0xBF880004;
sfr unsigned long   volatile C1CONSET         absolute 0xBF880008;
sfr unsigned long   volatile C1CONINV         absolute 0xBF88000C;
sfr atomic unsigned long   volatile C1CFG            absolute 0xBF880010;
    const register unsigned short int BRP0 = 0;
    sbit  BRP0_bit at C1CFG.B0;
    const register unsigned short int BRP1 = 1;
    sbit  BRP1_bit at C1CFG.B1;
    const register unsigned short int BRP2 = 2;
    sbit  BRP2_bit at C1CFG.B2;
    const register unsigned short int BRP3 = 3;
    sbit  BRP3_bit at C1CFG.B3;
    const register unsigned short int BRP4 = 4;
    sbit  BRP4_bit at C1CFG.B4;
    const register unsigned short int BRP5 = 5;
    sbit  BRP5_bit at C1CFG.B5;
    const register unsigned short int SJW0 = 6;
    sbit  SJW0_bit at C1CFG.B6;
    const register unsigned short int SJW1 = 7;
    sbit  SJW1_bit at C1CFG.B7;
    const register unsigned short int PRSEG0 = 8;
    sbit  PRSEG0_bit at C1CFG.B8;
    const register unsigned short int PRSEG1 = 9;
    sbit  PRSEG1_bit at C1CFG.B9;
    const register unsigned short int PRSEG2 = 10;
    sbit  PRSEG2_bit at C1CFG.B10;
    const register unsigned short int SEG1PH0 = 11;
    sbit  SEG1PH0_bit at C1CFG.B11;
    const register unsigned short int SEG1PH1 = 12;
    sbit  SEG1PH1_bit at C1CFG.B12;
    const register unsigned short int SEG1PH2 = 13;
    sbit  SEG1PH2_bit at C1CFG.B13;
    const register unsigned short int SAM = 14;
    sbit  SAM_bit at C1CFG.B14;
    const register unsigned short int SEG2PHTS = 15;
    sbit  SEG2PHTS_bit at C1CFG.B15;
    const register unsigned short int SEG2PH0 = 16;
    sbit  SEG2PH0_bit at C1CFG.B16;
    const register unsigned short int SEG2PH1 = 17;
    sbit  SEG2PH1_bit at C1CFG.B17;
    const register unsigned short int SEG2PH2 = 18;
    sbit  SEG2PH2_bit at C1CFG.B18;
    const register unsigned short int WAKFIL = 22;
    sbit  WAKFIL_bit at C1CFG.B22;
sfr unsigned long   volatile C1CFGCLR         absolute 0xBF880014;
sfr unsigned long   volatile C1CFGSET         absolute 0xBF880018;
sfr unsigned long   volatile C1CFGINV         absolute 0xBF88001C;
sfr atomic unsigned long   volatile C1INT            absolute 0xBF880020;
    const register unsigned short int TBIF = 0;
    sbit  TBIF_bit at C1INT.B0;
    const register unsigned short int RBIF = 1;
    sbit  RBIF_bit at C1INT.B1;
    const register unsigned short int CTMRIF = 2;
    sbit  CTMRIF_bit at C1INT.B2;
    const register unsigned short int MODIF = 3;
    sbit  MODIF_bit at C1INT.B3;
    const register unsigned short int RBOVIF = 11;
    sbit  RBOVIF_bit at C1INT.B11;
    const register unsigned short int SERRIF = 12;
    sbit  SERRIF_bit at C1INT.B12;
    const register unsigned short int CERRIF = 13;
    sbit  CERRIF_bit at C1INT.B13;
    const register unsigned short int WAKIF = 14;
    sbit  WAKIF_bit at C1INT.B14;
    const register unsigned short int IVRIF = 15;
    sbit  IVRIF_bit at C1INT.B15;
    const register unsigned short int TBIE = 16;
    sbit  TBIE_bit at C1INT.B16;
    const register unsigned short int RBIE = 17;
    sbit  RBIE_bit at C1INT.B17;
    const register unsigned short int CTMRIE = 18;
    sbit  CTMRIE_bit at C1INT.B18;
    const register unsigned short int MODIE = 19;
    sbit  MODIE_bit at C1INT.B19;
    const register unsigned short int RBOVIE = 27;
    sbit  RBOVIE_bit at C1INT.B27;
    const register unsigned short int SERRIE = 28;
    sbit  SERRIE_bit at C1INT.B28;
    const register unsigned short int CERRIE = 29;
    sbit  CERRIE_bit at C1INT.B29;
    const register unsigned short int WAKIE = 30;
    sbit  WAKIE_bit at C1INT.B30;
    const register unsigned short int IVRIE = 31;
    sbit  IVRIE_bit at C1INT.B31;
sfr unsigned long   volatile C1INTCLR         absolute 0xBF880024;
sfr unsigned long   volatile C1INTSET         absolute 0xBF880028;
sfr unsigned long   volatile C1INTINV         absolute 0xBF88002C;
sfr atomic unsigned long   volatile C1VEC            absolute 0xBF880030;
    const register unsigned short int ICODE0 = 0;
    sbit  ICODE0_bit at C1VEC.B0;
    const register unsigned short int ICODE1 = 1;
    sbit  ICODE1_bit at C1VEC.B1;
    const register unsigned short int ICODE2 = 2;
    sbit  ICODE2_bit at C1VEC.B2;
    const register unsigned short int ICODE3 = 3;
    sbit  ICODE3_bit at C1VEC.B3;
    const register unsigned short int ICODE4 = 4;
    sbit  ICODE4_bit at C1VEC.B4;
    const register unsigned short int ICODE5 = 5;
    sbit  ICODE5_bit at C1VEC.B5;
    const register unsigned short int ICODE6 = 6;
    sbit  ICODE6_bit at C1VEC.B6;
    const register unsigned short int FILHIT0 = 8;
    sbit  FILHIT0_bit at C1VEC.B8;
    const register unsigned short int FILHIT1 = 9;
    sbit  FILHIT1_bit at C1VEC.B9;
    const register unsigned short int FILHIT2 = 10;
    sbit  FILHIT2_bit at C1VEC.B10;
    const register unsigned short int FILHIT3 = 11;
    sbit  FILHIT3_bit at C1VEC.B11;
    const register unsigned short int FILHIT4 = 12;
    sbit  FILHIT4_bit at C1VEC.B12;
sfr unsigned long   volatile C1VECCLR         absolute 0xBF880034;
sfr unsigned long   volatile C1VECSET         absolute 0xBF880038;
sfr unsigned long   volatile C1VECINV         absolute 0xBF88003C;
sfr atomic unsigned long   volatile C1TREC           absolute 0xBF880040;
    const register unsigned short int RERRCNT0 = 0;
    sbit  RERRCNT0_bit at C1TREC.B0;
    const register unsigned short int RERRCNT1 = 1;
    sbit  RERRCNT1_bit at C1TREC.B1;
    const register unsigned short int RERRCNT2 = 2;
    sbit  RERRCNT2_bit at C1TREC.B2;
    const register unsigned short int RERRCNT3 = 3;
    sbit  RERRCNT3_bit at C1TREC.B3;
    const register unsigned short int RERRCNT4 = 4;
    sbit  RERRCNT4_bit at C1TREC.B4;
    const register unsigned short int RERRCNT5 = 5;
    sbit  RERRCNT5_bit at C1TREC.B5;
    const register unsigned short int RERRCNT6 = 6;
    sbit  RERRCNT6_bit at C1TREC.B6;
    const register unsigned short int RERRCNT7 = 7;
    sbit  RERRCNT7_bit at C1TREC.B7;
    const register unsigned short int TERRCNT0 = 8;
    sbit  TERRCNT0_bit at C1TREC.B8;
    const register unsigned short int TERRCNT1 = 9;
    sbit  TERRCNT1_bit at C1TREC.B9;
    const register unsigned short int TERRCNT2 = 10;
    sbit  TERRCNT2_bit at C1TREC.B10;
    const register unsigned short int TERRCNT3 = 11;
    sbit  TERRCNT3_bit at C1TREC.B11;
    const register unsigned short int TERRCNT4 = 12;
    sbit  TERRCNT4_bit at C1TREC.B12;
    const register unsigned short int TERRCNT5 = 13;
    sbit  TERRCNT5_bit at C1TREC.B13;
    const register unsigned short int TERRCNT6 = 14;
    sbit  TERRCNT6_bit at C1TREC.B14;
    const register unsigned short int TERRCNT7 = 15;
    sbit  TERRCNT7_bit at C1TREC.B15;
    const register unsigned short int EWARN = 16;
    sbit  EWARN_bit at C1TREC.B16;
    const register unsigned short int RXWARN = 17;
    sbit  RXWARN_bit at C1TREC.B17;
    const register unsigned short int TXWARN = 18;
    sbit  TXWARN_bit at C1TREC.B18;
    const register unsigned short int RXBP = 19;
    sbit  RXBP_bit at C1TREC.B19;
    const register unsigned short int TXBP = 20;
    sbit  TXBP_bit at C1TREC.B20;
    const register unsigned short int TXBO = 21;
    sbit  TXBO_bit at C1TREC.B21;
sfr unsigned long   volatile C1TRECCLR        absolute 0xBF880044;
sfr unsigned long   volatile C1TRECSET        absolute 0xBF880048;
sfr unsigned long   volatile C1TRECINV        absolute 0xBF88004C;
sfr atomic unsigned long   volatile C1FSTAT          absolute 0xBF880050;
    const register unsigned short int FIFOIP0 = 0;
    sbit  FIFOIP0_bit at C1FSTAT.B0;
    const register unsigned short int FIFOIP1 = 1;
    sbit  FIFOIP1_bit at C1FSTAT.B1;
    const register unsigned short int FIFOIP2 = 2;
    sbit  FIFOIP2_bit at C1FSTAT.B2;
    const register unsigned short int FIFOIP3 = 3;
    sbit  FIFOIP3_bit at C1FSTAT.B3;
    const register unsigned short int FIFOIP4 = 4;
    sbit  FIFOIP4_bit at C1FSTAT.B4;
    const register unsigned short int FIFOIP5 = 5;
    sbit  FIFOIP5_bit at C1FSTAT.B5;
    const register unsigned short int FIFOIP6 = 6;
    sbit  FIFOIP6_bit at C1FSTAT.B6;
    const register unsigned short int FIFOIP7 = 7;
    sbit  FIFOIP7_bit at C1FSTAT.B7;
    const register unsigned short int FIFOIP8 = 8;
    sbit  FIFOIP8_bit at C1FSTAT.B8;
    const register unsigned short int FIFOIP9 = 9;
    sbit  FIFOIP9_bit at C1FSTAT.B9;
    const register unsigned short int FIFOIP10 = 10;
    sbit  FIFOIP10_bit at C1FSTAT.B10;
    const register unsigned short int FIFOIP11 = 11;
    sbit  FIFOIP11_bit at C1FSTAT.B11;
    const register unsigned short int FIFOIP12 = 12;
    sbit  FIFOIP12_bit at C1FSTAT.B12;
    const register unsigned short int FIFOIP13 = 13;
    sbit  FIFOIP13_bit at C1FSTAT.B13;
    const register unsigned short int FIFOIP14 = 14;
    sbit  FIFOIP14_bit at C1FSTAT.B14;
    const register unsigned short int FIFOIP15 = 15;
    sbit  FIFOIP15_bit at C1FSTAT.B15;
    const register unsigned short int FIFOIP16 = 16;
    sbit  FIFOIP16_bit at C1FSTAT.B16;
    const register unsigned short int FIFOIP17 = 17;
    sbit  FIFOIP17_bit at C1FSTAT.B17;
    const register unsigned short int FIFOIP18 = 18;
    sbit  FIFOIP18_bit at C1FSTAT.B18;
    const register unsigned short int FIFOIP19 = 19;
    sbit  FIFOIP19_bit at C1FSTAT.B19;
    const register unsigned short int FIFOIP20 = 20;
    sbit  FIFOIP20_bit at C1FSTAT.B20;
    const register unsigned short int FIFOIP21 = 21;
    sbit  FIFOIP21_bit at C1FSTAT.B21;
    const register unsigned short int FIFOIP22 = 22;
    sbit  FIFOIP22_bit at C1FSTAT.B22;
    const register unsigned short int FIFOIP23 = 23;
    sbit  FIFOIP23_bit at C1FSTAT.B23;
    const register unsigned short int FIFOIP24 = 24;
    sbit  FIFOIP24_bit at C1FSTAT.B24;
    const register unsigned short int FIFOIP25 = 25;
    sbit  FIFOIP25_bit at C1FSTAT.B25;
    const register unsigned short int FIFOIP26 = 26;
    sbit  FIFOIP26_bit at C1FSTAT.B26;
    const register unsigned short int FIFOIP27 = 27;
    sbit  FIFOIP27_bit at C1FSTAT.B27;
    const register unsigned short int FIFOIP28 = 28;
    sbit  FIFOIP28_bit at C1FSTAT.B28;
    const register unsigned short int FIFOIP29 = 29;
    sbit  FIFOIP29_bit at C1FSTAT.B29;
    const register unsigned short int FIFOIP30 = 30;
    sbit  FIFOIP30_bit at C1FSTAT.B30;
    const register unsigned short int FIFOIP31 = 31;
    sbit  FIFOIP31_bit at C1FSTAT.B31;
    sbit  FIFOIP0_C1FSTAT_bit at C1FSTAT.B0;
    sbit  FIFOIP1_C1FSTAT_bit at C1FSTAT.B1;
    sbit  FIFOIP2_C1FSTAT_bit at C1FSTAT.B2;
    sbit  FIFOIP3_C1FSTAT_bit at C1FSTAT.B3;
    sbit  FIFOIP4_C1FSTAT_bit at C1FSTAT.B4;
    sbit  FIFOIP5_C1FSTAT_bit at C1FSTAT.B5;
    sbit  FIFOIP6_C1FSTAT_bit at C1FSTAT.B6;
    sbit  FIFOIP7_C1FSTAT_bit at C1FSTAT.B7;
    sbit  FIFOIP8_C1FSTAT_bit at C1FSTAT.B8;
    sbit  FIFOIP9_C1FSTAT_bit at C1FSTAT.B9;
    sbit  FIFOIP10_C1FSTAT_bit at C1FSTAT.B10;
    sbit  FIFOIP11_C1FSTAT_bit at C1FSTAT.B11;
    sbit  FIFOIP12_C1FSTAT_bit at C1FSTAT.B12;
    sbit  FIFOIP13_C1FSTAT_bit at C1FSTAT.B13;
    sbit  FIFOIP14_C1FSTAT_bit at C1FSTAT.B14;
    sbit  FIFOIP15_C1FSTAT_bit at C1FSTAT.B15;
    sbit  FIFOIP16_C1FSTAT_bit at C1FSTAT.B16;
    sbit  FIFOIP17_C1FSTAT_bit at C1FSTAT.B17;
    sbit  FIFOIP18_C1FSTAT_bit at C1FSTAT.B18;
    sbit  FIFOIP19_C1FSTAT_bit at C1FSTAT.B19;
    sbit  FIFOIP20_C1FSTAT_bit at C1FSTAT.B20;
    sbit  FIFOIP21_C1FSTAT_bit at C1FSTAT.B21;
    sbit  FIFOIP22_C1FSTAT_bit at C1FSTAT.B22;
    sbit  FIFOIP23_C1FSTAT_bit at C1FSTAT.B23;
    sbit  FIFOIP24_C1FSTAT_bit at C1FSTAT.B24;
    sbit  FIFOIP25_C1FSTAT_bit at C1FSTAT.B25;
    sbit  FIFOIP26_C1FSTAT_bit at C1FSTAT.B26;
    sbit  FIFOIP27_C1FSTAT_bit at C1FSTAT.B27;
    sbit  FIFOIP28_C1FSTAT_bit at C1FSTAT.B28;
    sbit  FIFOIP29_C1FSTAT_bit at C1FSTAT.B29;
    sbit  FIFOIP30_C1FSTAT_bit at C1FSTAT.B30;
    sbit  FIFOIP31_C1FSTAT_bit at C1FSTAT.B31;
sfr unsigned long   volatile C1FSTATCLR       absolute 0xBF880054;
sfr unsigned long   volatile C1FSTATSET       absolute 0xBF880058;
sfr unsigned long   volatile C1FSTATINV       absolute 0xBF88005C;
sfr atomic unsigned long   volatile C1RXOVF          absolute 0xBF880060;
    const register unsigned short int RXOVF0 = 0;
    sbit  RXOVF0_bit at C1RXOVF.B0;
    const register unsigned short int RXOVF1 = 1;
    sbit  RXOVF1_bit at C1RXOVF.B1;
    const register unsigned short int RXOVF2 = 2;
    sbit  RXOVF2_bit at C1RXOVF.B2;
    const register unsigned short int RXOVF3 = 3;
    sbit  RXOVF3_bit at C1RXOVF.B3;
    const register unsigned short int RXOVF4 = 4;
    sbit  RXOVF4_bit at C1RXOVF.B4;
    const register unsigned short int RXOVF5 = 5;
    sbit  RXOVF5_bit at C1RXOVF.B5;
    const register unsigned short int RXOVF6 = 6;
    sbit  RXOVF6_bit at C1RXOVF.B6;
    const register unsigned short int RXOVF7 = 7;
    sbit  RXOVF7_bit at C1RXOVF.B7;
    const register unsigned short int RXOVF8 = 8;
    sbit  RXOVF8_bit at C1RXOVF.B8;
    const register unsigned short int RXOVF9 = 9;
    sbit  RXOVF9_bit at C1RXOVF.B9;
    const register unsigned short int RXOVF10 = 10;
    sbit  RXOVF10_bit at C1RXOVF.B10;
    const register unsigned short int RXOVF11 = 11;
    sbit  RXOVF11_bit at C1RXOVF.B11;
    const register unsigned short int RXOVF12 = 12;
    sbit  RXOVF12_bit at C1RXOVF.B12;
    const register unsigned short int RXOVF13 = 13;
    sbit  RXOVF13_bit at C1RXOVF.B13;
    const register unsigned short int RXOVF14 = 14;
    sbit  RXOVF14_bit at C1RXOVF.B14;
    const register unsigned short int RXOVF15 = 15;
    sbit  RXOVF15_bit at C1RXOVF.B15;
    const register unsigned short int RXOVF16 = 16;
    sbit  RXOVF16_bit at C1RXOVF.B16;
    const register unsigned short int RXOVF17 = 17;
    sbit  RXOVF17_bit at C1RXOVF.B17;
    const register unsigned short int RXOVF18 = 18;
    sbit  RXOVF18_bit at C1RXOVF.B18;
    const register unsigned short int RXOVF19 = 19;
    sbit  RXOVF19_bit at C1RXOVF.B19;
    const register unsigned short int RXOVF20 = 20;
    sbit  RXOVF20_bit at C1RXOVF.B20;
    const register unsigned short int RXOVF21 = 21;
    sbit  RXOVF21_bit at C1RXOVF.B21;
    const register unsigned short int RXOVF22 = 22;
    sbit  RXOVF22_bit at C1RXOVF.B22;
    const register unsigned short int RXOVF23 = 23;
    sbit  RXOVF23_bit at C1RXOVF.B23;
    const register unsigned short int RXOVF24 = 24;
    sbit  RXOVF24_bit at C1RXOVF.B24;
    const register unsigned short int RXOVF25 = 25;
    sbit  RXOVF25_bit at C1RXOVF.B25;
    const register unsigned short int RXOVF26 = 26;
    sbit  RXOVF26_bit at C1RXOVF.B26;
    const register unsigned short int RXOVF27 = 27;
    sbit  RXOVF27_bit at C1RXOVF.B27;
    const register unsigned short int RXOVF28 = 28;
    sbit  RXOVF28_bit at C1RXOVF.B28;
    const register unsigned short int RXOVF29 = 29;
    sbit  RXOVF29_bit at C1RXOVF.B29;
    const register unsigned short int RXOVF30 = 30;
    sbit  RXOVF30_bit at C1RXOVF.B30;
    const register unsigned short int RXOVF31 = 31;
    sbit  RXOVF31_bit at C1RXOVF.B31;
    sbit  RXOVF0_C1RXOVF_bit at C1RXOVF.B0;
    sbit  RXOVF1_C1RXOVF_bit at C1RXOVF.B1;
    sbit  RXOVF2_C1RXOVF_bit at C1RXOVF.B2;
    sbit  RXOVF3_C1RXOVF_bit at C1RXOVF.B3;
    sbit  RXOVF4_C1RXOVF_bit at C1RXOVF.B4;
    sbit  RXOVF5_C1RXOVF_bit at C1RXOVF.B5;
    sbit  RXOVF6_C1RXOVF_bit at C1RXOVF.B6;
    sbit  RXOVF7_C1RXOVF_bit at C1RXOVF.B7;
    sbit  RXOVF8_C1RXOVF_bit at C1RXOVF.B8;
    sbit  RXOVF9_C1RXOVF_bit at C1RXOVF.B9;
    sbit  RXOVF10_C1RXOVF_bit at C1RXOVF.B10;
    sbit  RXOVF11_C1RXOVF_bit at C1RXOVF.B11;
    sbit  RXOVF12_C1RXOVF_bit at C1RXOVF.B12;
    sbit  RXOVF13_C1RXOVF_bit at C1RXOVF.B13;
    sbit  RXOVF14_C1RXOVF_bit at C1RXOVF.B14;
    sbit  RXOVF15_C1RXOVF_bit at C1RXOVF.B15;
    sbit  RXOVF16_C1RXOVF_bit at C1RXOVF.B16;
    sbit  RXOVF17_C1RXOVF_bit at C1RXOVF.B17;
    sbit  RXOVF18_C1RXOVF_bit at C1RXOVF.B18;
    sbit  RXOVF19_C1RXOVF_bit at C1RXOVF.B19;
    sbit  RXOVF20_C1RXOVF_bit at C1RXOVF.B20;
    sbit  RXOVF21_C1RXOVF_bit at C1RXOVF.B21;
    sbit  RXOVF22_C1RXOVF_bit at C1RXOVF.B22;
    sbit  RXOVF23_C1RXOVF_bit at C1RXOVF.B23;
    sbit  RXOVF24_C1RXOVF_bit at C1RXOVF.B24;
    sbit  RXOVF25_C1RXOVF_bit at C1RXOVF.B25;
    sbit  RXOVF26_C1RXOVF_bit at C1RXOVF.B26;
    sbit  RXOVF27_C1RXOVF_bit at C1RXOVF.B27;
    sbit  RXOVF28_C1RXOVF_bit at C1RXOVF.B28;
    sbit  RXOVF29_C1RXOVF_bit at C1RXOVF.B29;
    sbit  RXOVF30_C1RXOVF_bit at C1RXOVF.B30;
    sbit  RXOVF31_C1RXOVF_bit at C1RXOVF.B31;
sfr unsigned long   volatile C1RXOVFCLR       absolute 0xBF880064;
sfr unsigned long   volatile C1RXOVFSET       absolute 0xBF880068;
sfr unsigned long   volatile C1RXOVFINV       absolute 0xBF88006C;
sfr atomic unsigned long   volatile C1TMR            absolute 0xBF880070;
    const register unsigned short int CANTSPRE0 = 0;
    sbit  CANTSPRE0_bit at C1TMR.B0;
    const register unsigned short int CANTSPRE1 = 1;
    sbit  CANTSPRE1_bit at C1TMR.B1;
    const register unsigned short int CANTSPRE2 = 2;
    sbit  CANTSPRE2_bit at C1TMR.B2;
    const register unsigned short int CANTSPRE3 = 3;
    sbit  CANTSPRE3_bit at C1TMR.B3;
    const register unsigned short int CANTSPRE4 = 4;
    sbit  CANTSPRE4_bit at C1TMR.B4;
    const register unsigned short int CANTSPRE5 = 5;
    sbit  CANTSPRE5_bit at C1TMR.B5;
    const register unsigned short int CANTSPRE6 = 6;
    sbit  CANTSPRE6_bit at C1TMR.B6;
    const register unsigned short int CANTSPRE7 = 7;
    sbit  CANTSPRE7_bit at C1TMR.B7;
    const register unsigned short int CANTSPRE8 = 8;
    sbit  CANTSPRE8_bit at C1TMR.B8;
    const register unsigned short int CANTSPRE9 = 9;
    sbit  CANTSPRE9_bit at C1TMR.B9;
    const register unsigned short int CANTSPRE10 = 10;
    sbit  CANTSPRE10_bit at C1TMR.B10;
    const register unsigned short int CANTSPRE11 = 11;
    sbit  CANTSPRE11_bit at C1TMR.B11;
    const register unsigned short int CANTSPRE12 = 12;
    sbit  CANTSPRE12_bit at C1TMR.B12;
    const register unsigned short int CANTSPRE13 = 13;
    sbit  CANTSPRE13_bit at C1TMR.B13;
    const register unsigned short int CANTSPRE14 = 14;
    sbit  CANTSPRE14_bit at C1TMR.B14;
    const register unsigned short int CANTSPRE15 = 15;
    sbit  CANTSPRE15_bit at C1TMR.B15;
    const register unsigned short int CANTS0 = 16;
    sbit  CANTS0_bit at C1TMR.B16;
    const register unsigned short int CANTS1 = 17;
    sbit  CANTS1_bit at C1TMR.B17;
    const register unsigned short int CANTS2 = 18;
    sbit  CANTS2_bit at C1TMR.B18;
    const register unsigned short int CANTS3 = 19;
    sbit  CANTS3_bit at C1TMR.B19;
    const register unsigned short int CANTS4 = 20;
    sbit  CANTS4_bit at C1TMR.B20;
    const register unsigned short int CANTS5 = 21;
    sbit  CANTS5_bit at C1TMR.B21;
    const register unsigned short int CANTS6 = 22;
    sbit  CANTS6_bit at C1TMR.B22;
    const register unsigned short int CANTS7 = 23;
    sbit  CANTS7_bit at C1TMR.B23;
    const register unsigned short int CANTS8 = 24;
    sbit  CANTS8_bit at C1TMR.B24;
    const register unsigned short int CANTS9 = 25;
    sbit  CANTS9_bit at C1TMR.B25;
    const register unsigned short int CANTS10 = 26;
    sbit  CANTS10_bit at C1TMR.B26;
    const register unsigned short int CANTS11 = 27;
    sbit  CANTS11_bit at C1TMR.B27;
    const register unsigned short int CANTS12 = 28;
    sbit  CANTS12_bit at C1TMR.B28;
    const register unsigned short int CANTS13 = 29;
    sbit  CANTS13_bit at C1TMR.B29;
    const register unsigned short int CANTS14 = 30;
    sbit  CANTS14_bit at C1TMR.B30;
    const register unsigned short int CANTS15 = 31;
    sbit  CANTS15_bit at C1TMR.B31;
sfr unsigned long   volatile C1TMRCLR         absolute 0xBF880074;
sfr unsigned long   volatile C1TMRSET         absolute 0xBF880078;
sfr unsigned long   volatile C1TMRINV         absolute 0xBF88007C;
sfr atomic unsigned long   volatile C1RXM0           absolute 0xBF880080;
    const register unsigned short int EID0 = 0;
    sbit  EID0_bit at C1RXM0.B0;
    const register unsigned short int EID1 = 1;
    sbit  EID1_bit at C1RXM0.B1;
    const register unsigned short int EID2 = 2;
    sbit  EID2_bit at C1RXM0.B2;
    const register unsigned short int EID3 = 3;
    sbit  EID3_bit at C1RXM0.B3;
    const register unsigned short int EID4 = 4;
    sbit  EID4_bit at C1RXM0.B4;
    const register unsigned short int EID5 = 5;
    sbit  EID5_bit at C1RXM0.B5;
    const register unsigned short int EID6 = 6;
    sbit  EID6_bit at C1RXM0.B6;
    const register unsigned short int EID7 = 7;
    sbit  EID7_bit at C1RXM0.B7;
    const register unsigned short int EID8 = 8;
    sbit  EID8_bit at C1RXM0.B8;
    const register unsigned short int EID9 = 9;
    sbit  EID9_bit at C1RXM0.B9;
    const register unsigned short int EID10 = 10;
    sbit  EID10_bit at C1RXM0.B10;
    const register unsigned short int EID11 = 11;
    sbit  EID11_bit at C1RXM0.B11;
    const register unsigned short int EID12 = 12;
    sbit  EID12_bit at C1RXM0.B12;
    const register unsigned short int EID13 = 13;
    sbit  EID13_bit at C1RXM0.B13;
    const register unsigned short int EID14 = 14;
    sbit  EID14_bit at C1RXM0.B14;
    const register unsigned short int EID15 = 15;
    sbit  EID15_bit at C1RXM0.B15;
    const register unsigned short int EID16 = 16;
    sbit  EID16_bit at C1RXM0.B16;
    const register unsigned short int EID17 = 17;
    sbit  EID17_bit at C1RXM0.B17;
    const register unsigned short int MIDE = 19;
    sbit  MIDE_bit at C1RXM0.B19;
    const register unsigned short int SID0 = 21;
    sbit  SID0_bit at C1RXM0.B21;
    const register unsigned short int SID1 = 22;
    sbit  SID1_bit at C1RXM0.B22;
    const register unsigned short int SID2 = 23;
    sbit  SID2_bit at C1RXM0.B23;
    const register unsigned short int SID3 = 24;
    sbit  SID3_bit at C1RXM0.B24;
    const register unsigned short int SID4 = 25;
    sbit  SID4_bit at C1RXM0.B25;
    const register unsigned short int SID5 = 26;
    sbit  SID5_bit at C1RXM0.B26;
    const register unsigned short int SID6 = 27;
    sbit  SID6_bit at C1RXM0.B27;
    const register unsigned short int SID7 = 28;
    sbit  SID7_bit at C1RXM0.B28;
    const register unsigned short int SID8 = 29;
    sbit  SID8_bit at C1RXM0.B29;
    const register unsigned short int SID9 = 30;
    sbit  SID9_bit at C1RXM0.B30;
    const register unsigned short int SID10 = 31;
    sbit  SID10_bit at C1RXM0.B31;
sfr unsigned long   volatile C1RXM0CLR        absolute 0xBF880084;
sfr unsigned long   volatile C1RXM0SET        absolute 0xBF880088;
sfr unsigned long   volatile C1RXM0INV        absolute 0xBF88008C;
sfr atomic unsigned long   volatile C1RXM1           absolute 0xBF880090;
    sbit  EID0_C1RXM1_bit at C1RXM1.B0;
    sbit  EID1_C1RXM1_bit at C1RXM1.B1;
    sbit  EID2_C1RXM1_bit at C1RXM1.B2;
    sbit  EID3_C1RXM1_bit at C1RXM1.B3;
    sbit  EID4_C1RXM1_bit at C1RXM1.B4;
    sbit  EID5_C1RXM1_bit at C1RXM1.B5;
    sbit  EID6_C1RXM1_bit at C1RXM1.B6;
    sbit  EID7_C1RXM1_bit at C1RXM1.B7;
    sbit  EID8_C1RXM1_bit at C1RXM1.B8;
    sbit  EID9_C1RXM1_bit at C1RXM1.B9;
    sbit  EID10_C1RXM1_bit at C1RXM1.B10;
    sbit  EID11_C1RXM1_bit at C1RXM1.B11;
    sbit  EID12_C1RXM1_bit at C1RXM1.B12;
    sbit  EID13_C1RXM1_bit at C1RXM1.B13;
    sbit  EID14_C1RXM1_bit at C1RXM1.B14;
    sbit  EID15_C1RXM1_bit at C1RXM1.B15;
    sbit  EID16_C1RXM1_bit at C1RXM1.B16;
    sbit  EID17_C1RXM1_bit at C1RXM1.B17;
    sbit  MIDE_C1RXM1_bit at C1RXM1.B19;
    sbit  SID0_C1RXM1_bit at C1RXM1.B21;
    sbit  SID1_C1RXM1_bit at C1RXM1.B22;
    sbit  SID2_C1RXM1_bit at C1RXM1.B23;
    sbit  SID3_C1RXM1_bit at C1RXM1.B24;
    sbit  SID4_C1RXM1_bit at C1RXM1.B25;
    sbit  SID5_C1RXM1_bit at C1RXM1.B26;
    sbit  SID6_C1RXM1_bit at C1RXM1.B27;
    sbit  SID7_C1RXM1_bit at C1RXM1.B28;
    sbit  SID8_C1RXM1_bit at C1RXM1.B29;
    sbit  SID9_C1RXM1_bit at C1RXM1.B30;
    sbit  SID10_C1RXM1_bit at C1RXM1.B31;
sfr unsigned long   volatile C1RXM1CLR        absolute 0xBF880094;
sfr unsigned long   volatile C1RXM1SET        absolute 0xBF880098;
sfr unsigned long   volatile C1RXM1INV        absolute 0xBF88009C;
sfr atomic unsigned long   volatile C1RXM2           absolute 0xBF8800A0;
    sbit  EID0_C1RXM2_bit at C1RXM2.B0;
    sbit  EID1_C1RXM2_bit at C1RXM2.B1;
    sbit  EID2_C1RXM2_bit at C1RXM2.B2;
    sbit  EID3_C1RXM2_bit at C1RXM2.B3;
    sbit  EID4_C1RXM2_bit at C1RXM2.B4;
    sbit  EID5_C1RXM2_bit at C1RXM2.B5;
    sbit  EID6_C1RXM2_bit at C1RXM2.B6;
    sbit  EID7_C1RXM2_bit at C1RXM2.B7;
    sbit  EID8_C1RXM2_bit at C1RXM2.B8;
    sbit  EID9_C1RXM2_bit at C1RXM2.B9;
    sbit  EID10_C1RXM2_bit at C1RXM2.B10;
    sbit  EID11_C1RXM2_bit at C1RXM2.B11;
    sbit  EID12_C1RXM2_bit at C1RXM2.B12;
    sbit  EID13_C1RXM2_bit at C1RXM2.B13;
    sbit  EID14_C1RXM2_bit at C1RXM2.B14;
    sbit  EID15_C1RXM2_bit at C1RXM2.B15;
    sbit  EID16_C1RXM2_bit at C1RXM2.B16;
    sbit  EID17_C1RXM2_bit at C1RXM2.B17;
    sbit  MIDE_C1RXM2_bit at C1RXM2.B19;
    sbit  SID0_C1RXM2_bit at C1RXM2.B21;
    sbit  SID1_C1RXM2_bit at C1RXM2.B22;
    sbit  SID2_C1RXM2_bit at C1RXM2.B23;
    sbit  SID3_C1RXM2_bit at C1RXM2.B24;
    sbit  SID4_C1RXM2_bit at C1RXM2.B25;
    sbit  SID5_C1RXM2_bit at C1RXM2.B26;
    sbit  SID6_C1RXM2_bit at C1RXM2.B27;
    sbit  SID7_C1RXM2_bit at C1RXM2.B28;
    sbit  SID8_C1RXM2_bit at C1RXM2.B29;
    sbit  SID9_C1RXM2_bit at C1RXM2.B30;
    sbit  SID10_C1RXM2_bit at C1RXM2.B31;
sfr unsigned long   volatile C1RXM2CLR        absolute 0xBF8800A4;
sfr unsigned long   volatile C1RXM2SET        absolute 0xBF8800A8;
sfr unsigned long   volatile C1RXM2INV        absolute 0xBF8800AC;
sfr atomic unsigned long   volatile C1RXM3           absolute 0xBF8800B0;
    sbit  EID0_C1RXM3_bit at C1RXM3.B0;
    sbit  EID1_C1RXM3_bit at C1RXM3.B1;
    sbit  EID2_C1RXM3_bit at C1RXM3.B2;
    sbit  EID3_C1RXM3_bit at C1RXM3.B3;
    sbit  EID4_C1RXM3_bit at C1RXM3.B4;
    sbit  EID5_C1RXM3_bit at C1RXM3.B5;
    sbit  EID6_C1RXM3_bit at C1RXM3.B6;
    sbit  EID7_C1RXM3_bit at C1RXM3.B7;
    sbit  EID8_C1RXM3_bit at C1RXM3.B8;
    sbit  EID9_C1RXM3_bit at C1RXM3.B9;
    sbit  EID10_C1RXM3_bit at C1RXM3.B10;
    sbit  EID11_C1RXM3_bit at C1RXM3.B11;
    sbit  EID12_C1RXM3_bit at C1RXM3.B12;
    sbit  EID13_C1RXM3_bit at C1RXM3.B13;
    sbit  EID14_C1RXM3_bit at C1RXM3.B14;
    sbit  EID15_C1RXM3_bit at C1RXM3.B15;
    sbit  EID16_C1RXM3_bit at C1RXM3.B16;
    sbit  EID17_C1RXM3_bit at C1RXM3.B17;
    sbit  MIDE_C1RXM3_bit at C1RXM3.B19;
    sbit  SID0_C1RXM3_bit at C1RXM3.B21;
    sbit  SID1_C1RXM3_bit at C1RXM3.B22;
    sbit  SID2_C1RXM3_bit at C1RXM3.B23;
    sbit  SID3_C1RXM3_bit at C1RXM3.B24;
    sbit  SID4_C1RXM3_bit at C1RXM3.B25;
    sbit  SID5_C1RXM3_bit at C1RXM3.B26;
    sbit  SID6_C1RXM3_bit at C1RXM3.B27;
    sbit  SID7_C1RXM3_bit at C1RXM3.B28;
    sbit  SID8_C1RXM3_bit at C1RXM3.B29;
    sbit  SID9_C1RXM3_bit at C1RXM3.B30;
    sbit  SID10_C1RXM3_bit at C1RXM3.B31;
sfr unsigned long   volatile C1RXM3CLR        absolute 0xBF8800B4;
sfr unsigned long   volatile C1RXM3SET        absolute 0xBF8800B8;
sfr unsigned long   volatile C1RXM3INV        absolute 0xBF8800BC;
sfr atomic unsigned long   volatile C1FLTCON0        absolute 0xBF8800C0;
    const register unsigned short int FSEL00 = 0;
    sbit  FSEL00_bit at C1FLTCON0.B0;
    const register unsigned short int FSEL01 = 1;
    sbit  FSEL01_bit at C1FLTCON0.B1;
    const register unsigned short int FSEL02 = 2;
    sbit  FSEL02_bit at C1FLTCON0.B2;
    const register unsigned short int FSEL03 = 3;
    sbit  FSEL03_bit at C1FLTCON0.B3;
    const register unsigned short int FSEL04 = 4;
    sbit  FSEL04_bit at C1FLTCON0.B4;
    const register unsigned short int MSEL00 = 5;
    sbit  MSEL00_bit at C1FLTCON0.B5;
    const register unsigned short int MSEL01 = 6;
    sbit  MSEL01_bit at C1FLTCON0.B6;
    const register unsigned short int FLTEN0 = 7;
    sbit  FLTEN0_bit at C1FLTCON0.B7;
    const register unsigned short int FSEL10 = 8;
    sbit  FSEL10_bit at C1FLTCON0.B8;
    const register unsigned short int FSEL11 = 9;
    sbit  FSEL11_bit at C1FLTCON0.B9;
    const register unsigned short int FSEL12 = 10;
    sbit  FSEL12_bit at C1FLTCON0.B10;
    const register unsigned short int FSEL13 = 11;
    sbit  FSEL13_bit at C1FLTCON0.B11;
    const register unsigned short int FSEL14 = 12;
    sbit  FSEL14_bit at C1FLTCON0.B12;
    const register unsigned short int MSEL10 = 13;
    sbit  MSEL10_bit at C1FLTCON0.B13;
    const register unsigned short int MSEL11 = 14;
    sbit  MSEL11_bit at C1FLTCON0.B14;
    const register unsigned short int FLTEN1 = 15;
    sbit  FLTEN1_bit at C1FLTCON0.B15;
    const register unsigned short int FSEL20 = 16;
    sbit  FSEL20_bit at C1FLTCON0.B16;
    const register unsigned short int FSEL21 = 17;
    sbit  FSEL21_bit at C1FLTCON0.B17;
    const register unsigned short int FSEL22 = 18;
    sbit  FSEL22_bit at C1FLTCON0.B18;
    const register unsigned short int FSEL23 = 19;
    sbit  FSEL23_bit at C1FLTCON0.B19;
    const register unsigned short int FSEL24 = 20;
    sbit  FSEL24_bit at C1FLTCON0.B20;
    const register unsigned short int MSEL20 = 21;
    sbit  MSEL20_bit at C1FLTCON0.B21;
    const register unsigned short int MSEL21 = 22;
    sbit  MSEL21_bit at C1FLTCON0.B22;
    const register unsigned short int FLTEN2 = 23;
    sbit  FLTEN2_bit at C1FLTCON0.B23;
    const register unsigned short int FSEL30 = 24;
    sbit  FSEL30_bit at C1FLTCON0.B24;
    const register unsigned short int FSEL31 = 25;
    sbit  FSEL31_bit at C1FLTCON0.B25;
    const register unsigned short int FSEL32 = 26;
    sbit  FSEL32_bit at C1FLTCON0.B26;
    const register unsigned short int FSEL33 = 27;
    sbit  FSEL33_bit at C1FLTCON0.B27;
    const register unsigned short int FSEL34 = 28;
    sbit  FSEL34_bit at C1FLTCON0.B28;
    const register unsigned short int MSEL30 = 29;
    sbit  MSEL30_bit at C1FLTCON0.B29;
    const register unsigned short int MSEL31 = 30;
    sbit  MSEL31_bit at C1FLTCON0.B30;
    const register unsigned short int FLTEN3 = 31;
    sbit  FLTEN3_bit at C1FLTCON0.B31;
sfr unsigned long   volatile C1FLTCON0CLR     absolute 0xBF8800C4;
sfr unsigned long   volatile C1FLTCON0SET     absolute 0xBF8800C8;
sfr unsigned long   volatile C1FLTCON0INV     absolute 0xBF8800CC;
sfr atomic unsigned long   volatile C1FLTCON1        absolute 0xBF8800D0;
    const register unsigned short int FSEL40 = 0;
    sbit  FSEL40_bit at C1FLTCON1.B0;
    const register unsigned short int FSEL41 = 1;
    sbit  FSEL41_bit at C1FLTCON1.B1;
    const register unsigned short int FSEL42 = 2;
    sbit  FSEL42_bit at C1FLTCON1.B2;
    const register unsigned short int FSEL43 = 3;
    sbit  FSEL43_bit at C1FLTCON1.B3;
    const register unsigned short int FSEL44 = 4;
    sbit  FSEL44_bit at C1FLTCON1.B4;
    const register unsigned short int MSEL40 = 5;
    sbit  MSEL40_bit at C1FLTCON1.B5;
    const register unsigned short int MSEL41 = 6;
    sbit  MSEL41_bit at C1FLTCON1.B6;
    const register unsigned short int FLTEN4 = 7;
    sbit  FLTEN4_bit at C1FLTCON1.B7;
    const register unsigned short int FSEL50 = 8;
    sbit  FSEL50_bit at C1FLTCON1.B8;
    const register unsigned short int FSEL51 = 9;
    sbit  FSEL51_bit at C1FLTCON1.B9;
    const register unsigned short int FSEL52 = 10;
    sbit  FSEL52_bit at C1FLTCON1.B10;
    const register unsigned short int FSEL53 = 11;
    sbit  FSEL53_bit at C1FLTCON1.B11;
    const register unsigned short int FSEL54 = 12;
    sbit  FSEL54_bit at C1FLTCON1.B12;
    const register unsigned short int MSEL50 = 13;
    sbit  MSEL50_bit at C1FLTCON1.B13;
    const register unsigned short int MSEL51 = 14;
    sbit  MSEL51_bit at C1FLTCON1.B14;
    const register unsigned short int FLTEN5 = 15;
    sbit  FLTEN5_bit at C1FLTCON1.B15;
    const register unsigned short int FSEL60 = 16;
    sbit  FSEL60_bit at C1FLTCON1.B16;
    const register unsigned short int FSEL61 = 17;
    sbit  FSEL61_bit at C1FLTCON1.B17;
    const register unsigned short int FSEL62 = 18;
    sbit  FSEL62_bit at C1FLTCON1.B18;
    const register unsigned short int FSEL63 = 19;
    sbit  FSEL63_bit at C1FLTCON1.B19;
    const register unsigned short int FSEL64 = 20;
    sbit  FSEL64_bit at C1FLTCON1.B20;
    const register unsigned short int MSEL60 = 21;
    sbit  MSEL60_bit at C1FLTCON1.B21;
    const register unsigned short int MSEL61 = 22;
    sbit  MSEL61_bit at C1FLTCON1.B22;
    const register unsigned short int FLTEN6 = 23;
    sbit  FLTEN6_bit at C1FLTCON1.B23;
    const register unsigned short int FSEL70 = 24;
    sbit  FSEL70_bit at C1FLTCON1.B24;
    const register unsigned short int FSEL71 = 25;
    sbit  FSEL71_bit at C1FLTCON1.B25;
    const register unsigned short int FSEL72 = 26;
    sbit  FSEL72_bit at C1FLTCON1.B26;
    const register unsigned short int FSEL73 = 27;
    sbit  FSEL73_bit at C1FLTCON1.B27;
    const register unsigned short int FSEL74 = 28;
    sbit  FSEL74_bit at C1FLTCON1.B28;
    const register unsigned short int MSEL70 = 29;
    sbit  MSEL70_bit at C1FLTCON1.B29;
    const register unsigned short int MSEL71 = 30;
    sbit  MSEL71_bit at C1FLTCON1.B30;
    const register unsigned short int FLTEN7 = 31;
    sbit  FLTEN7_bit at C1FLTCON1.B31;
sfr unsigned long   volatile C1FLTCON1CLR     absolute 0xBF8800D4;
sfr unsigned long   volatile C1FLTCON1SET     absolute 0xBF8800D8;
sfr unsigned long   volatile C1FLTCON1INV     absolute 0xBF8800DC;
sfr atomic unsigned long   volatile C1FLTCON2        absolute 0xBF8800E0;
    const register unsigned short int FSEL80 = 0;
    sbit  FSEL80_bit at C1FLTCON2.B0;
    const register unsigned short int FSEL81 = 1;
    sbit  FSEL81_bit at C1FLTCON2.B1;
    const register unsigned short int FSEL82 = 2;
    sbit  FSEL82_bit at C1FLTCON2.B2;
    const register unsigned short int FSEL83 = 3;
    sbit  FSEL83_bit at C1FLTCON2.B3;
    const register unsigned short int FSEL84 = 4;
    sbit  FSEL84_bit at C1FLTCON2.B4;
    const register unsigned short int MSEL80 = 5;
    sbit  MSEL80_bit at C1FLTCON2.B5;
    const register unsigned short int MSEL81 = 6;
    sbit  MSEL81_bit at C1FLTCON2.B6;
    const register unsigned short int FLTEN8 = 7;
    sbit  FLTEN8_bit at C1FLTCON2.B7;
    const register unsigned short int FSEL90 = 8;
    sbit  FSEL90_bit at C1FLTCON2.B8;
    const register unsigned short int FSEL91 = 9;
    sbit  FSEL91_bit at C1FLTCON2.B9;
    const register unsigned short int FSEL92 = 10;
    sbit  FSEL92_bit at C1FLTCON2.B10;
    const register unsigned short int FSEL93 = 11;
    sbit  FSEL93_bit at C1FLTCON2.B11;
    const register unsigned short int FSEL94 = 12;
    sbit  FSEL94_bit at C1FLTCON2.B12;
    const register unsigned short int MSEL90 = 13;
    sbit  MSEL90_bit at C1FLTCON2.B13;
    const register unsigned short int MSEL91 = 14;
    sbit  MSEL91_bit at C1FLTCON2.B14;
    const register unsigned short int FLTEN9 = 15;
    sbit  FLTEN9_bit at C1FLTCON2.B15;
    const register unsigned short int FSEL100 = 16;
    sbit  FSEL100_bit at C1FLTCON2.B16;
    const register unsigned short int FSEL101 = 17;
    sbit  FSEL101_bit at C1FLTCON2.B17;
    const register unsigned short int FSEL102 = 18;
    sbit  FSEL102_bit at C1FLTCON2.B18;
    const register unsigned short int FSEL103 = 19;
    sbit  FSEL103_bit at C1FLTCON2.B19;
    const register unsigned short int FSEL104 = 20;
    sbit  FSEL104_bit at C1FLTCON2.B20;
    const register unsigned short int MSEL100 = 21;
    sbit  MSEL100_bit at C1FLTCON2.B21;
    const register unsigned short int MSEL101 = 22;
    sbit  MSEL101_bit at C1FLTCON2.B22;
    const register unsigned short int FLTEN10 = 23;
    sbit  FLTEN10_bit at C1FLTCON2.B23;
    const register unsigned short int FSEL110 = 24;
    sbit  FSEL110_bit at C1FLTCON2.B24;
    const register unsigned short int FSEL111 = 25;
    sbit  FSEL111_bit at C1FLTCON2.B25;
    const register unsigned short int FSEL112 = 26;
    sbit  FSEL112_bit at C1FLTCON2.B26;
    const register unsigned short int FSEL113 = 27;
    sbit  FSEL113_bit at C1FLTCON2.B27;
    const register unsigned short int FSEL114 = 28;
    sbit  FSEL114_bit at C1FLTCON2.B28;
    const register unsigned short int MSEL110 = 29;
    sbit  MSEL110_bit at C1FLTCON2.B29;
    const register unsigned short int MSEL111 = 30;
    sbit  MSEL111_bit at C1FLTCON2.B30;
    const register unsigned short int FLTEN11 = 31;
    sbit  FLTEN11_bit at C1FLTCON2.B31;
sfr unsigned long   volatile C1FLTCON2CLR     absolute 0xBF8800E4;
sfr unsigned long   volatile C1FLTCON2SET     absolute 0xBF8800E8;
sfr unsigned long   volatile C1FLTCON2INV     absolute 0xBF8800EC;
sfr atomic unsigned long   volatile C1FLTCON3        absolute 0xBF8800F0;
    const register unsigned short int FSEL120 = 0;
    sbit  FSEL120_bit at C1FLTCON3.B0;
    const register unsigned short int FSEL121 = 1;
    sbit  FSEL121_bit at C1FLTCON3.B1;
    const register unsigned short int FSEL122 = 2;
    sbit  FSEL122_bit at C1FLTCON3.B2;
    const register unsigned short int FSEL123 = 3;
    sbit  FSEL123_bit at C1FLTCON3.B3;
    const register unsigned short int FSEL124 = 4;
    sbit  FSEL124_bit at C1FLTCON3.B4;
    const register unsigned short int MSEL120 = 5;
    sbit  MSEL120_bit at C1FLTCON3.B5;
    const register unsigned short int MSEL121 = 6;
    sbit  MSEL121_bit at C1FLTCON3.B6;
    const register unsigned short int FLTEN12 = 7;
    sbit  FLTEN12_bit at C1FLTCON3.B7;
    const register unsigned short int FSEL130 = 8;
    sbit  FSEL130_bit at C1FLTCON3.B8;
    const register unsigned short int FSEL131 = 9;
    sbit  FSEL131_bit at C1FLTCON3.B9;
    const register unsigned short int FSEL132 = 10;
    sbit  FSEL132_bit at C1FLTCON3.B10;
    const register unsigned short int FSEL133 = 11;
    sbit  FSEL133_bit at C1FLTCON3.B11;
    const register unsigned short int FSEL134 = 12;
    sbit  FSEL134_bit at C1FLTCON3.B12;
    const register unsigned short int MSEL130 = 13;
    sbit  MSEL130_bit at C1FLTCON3.B13;
    const register unsigned short int MSEL131 = 14;
    sbit  MSEL131_bit at C1FLTCON3.B14;
    const register unsigned short int FLTEN13 = 15;
    sbit  FLTEN13_bit at C1FLTCON3.B15;
    const register unsigned short int FSEL140 = 16;
    sbit  FSEL140_bit at C1FLTCON3.B16;
    const register unsigned short int FSEL141 = 17;
    sbit  FSEL141_bit at C1FLTCON3.B17;
    const register unsigned short int FSEL142 = 18;
    sbit  FSEL142_bit at C1FLTCON3.B18;
    const register unsigned short int FSEL143 = 19;
    sbit  FSEL143_bit at C1FLTCON3.B19;
    const register unsigned short int FSEL144 = 20;
    sbit  FSEL144_bit at C1FLTCON3.B20;
    const register unsigned short int MSEL140 = 21;
    sbit  MSEL140_bit at C1FLTCON3.B21;
    const register unsigned short int MSEL141 = 22;
    sbit  MSEL141_bit at C1FLTCON3.B22;
    const register unsigned short int FLTEN14 = 23;
    sbit  FLTEN14_bit at C1FLTCON3.B23;
    const register unsigned short int FSEL150 = 24;
    sbit  FSEL150_bit at C1FLTCON3.B24;
    const register unsigned short int FSEL151 = 25;
    sbit  FSEL151_bit at C1FLTCON3.B25;
    const register unsigned short int FSEL152 = 26;
    sbit  FSEL152_bit at C1FLTCON3.B26;
    const register unsigned short int FSEL153 = 27;
    sbit  FSEL153_bit at C1FLTCON3.B27;
    const register unsigned short int FSEL154 = 28;
    sbit  FSEL154_bit at C1FLTCON3.B28;
    const register unsigned short int MSEL150 = 29;
    sbit  MSEL150_bit at C1FLTCON3.B29;
    const register unsigned short int MSEL151 = 30;
    sbit  MSEL151_bit at C1FLTCON3.B30;
    const register unsigned short int FLTEN15 = 31;
    sbit  FLTEN15_bit at C1FLTCON3.B31;
sfr unsigned long   volatile C1FLTCON3CLR     absolute 0xBF8800F4;
sfr unsigned long   volatile C1FLTCON3SET     absolute 0xBF8800F8;
sfr unsigned long   volatile C1FLTCON3INV     absolute 0xBF8800FC;
sfr atomic unsigned long   volatile C1FLTCON4        absolute 0xBF880100;
    const register unsigned short int FSEL160 = 0;
    sbit  FSEL160_bit at C1FLTCON4.B0;
    const register unsigned short int FSEL161 = 1;
    sbit  FSEL161_bit at C1FLTCON4.B1;
    const register unsigned short int FSEL162 = 2;
    sbit  FSEL162_bit at C1FLTCON4.B2;
    const register unsigned short int FSEL163 = 3;
    sbit  FSEL163_bit at C1FLTCON4.B3;
    const register unsigned short int FSEL164 = 4;
    sbit  FSEL164_bit at C1FLTCON4.B4;
    const register unsigned short int MSEL160 = 5;
    sbit  MSEL160_bit at C1FLTCON4.B5;
    const register unsigned short int MSEL161 = 6;
    sbit  MSEL161_bit at C1FLTCON4.B6;
    const register unsigned short int FLTEN16 = 7;
    sbit  FLTEN16_bit at C1FLTCON4.B7;
    const register unsigned short int FSEL170 = 8;
    sbit  FSEL170_bit at C1FLTCON4.B8;
    const register unsigned short int FSEL171 = 9;
    sbit  FSEL171_bit at C1FLTCON4.B9;
    const register unsigned short int FSEL172 = 10;
    sbit  FSEL172_bit at C1FLTCON4.B10;
    const register unsigned short int FSEL173 = 11;
    sbit  FSEL173_bit at C1FLTCON4.B11;
    const register unsigned short int FSEL174 = 12;
    sbit  FSEL174_bit at C1FLTCON4.B12;
    const register unsigned short int MSEL170 = 13;
    sbit  MSEL170_bit at C1FLTCON4.B13;
    const register unsigned short int MSEL171 = 14;
    sbit  MSEL171_bit at C1FLTCON4.B14;
    const register unsigned short int FLTEN17 = 15;
    sbit  FLTEN17_bit at C1FLTCON4.B15;
    const register unsigned short int FSEL180 = 16;
    sbit  FSEL180_bit at C1FLTCON4.B16;
    const register unsigned short int FSEL181 = 17;
    sbit  FSEL181_bit at C1FLTCON4.B17;
    const register unsigned short int FSEL182 = 18;
    sbit  FSEL182_bit at C1FLTCON4.B18;
    const register unsigned short int FSEL183 = 19;
    sbit  FSEL183_bit at C1FLTCON4.B19;
    const register unsigned short int FSEL184 = 20;
    sbit  FSEL184_bit at C1FLTCON4.B20;
    const register unsigned short int MSEL180 = 21;
    sbit  MSEL180_bit at C1FLTCON4.B21;
    const register unsigned short int MSEL181 = 22;
    sbit  MSEL181_bit at C1FLTCON4.B22;
    const register unsigned short int FLTEN18 = 23;
    sbit  FLTEN18_bit at C1FLTCON4.B23;
    const register unsigned short int FSEL190 = 24;
    sbit  FSEL190_bit at C1FLTCON4.B24;
    const register unsigned short int FSEL191 = 25;
    sbit  FSEL191_bit at C1FLTCON4.B25;
    const register unsigned short int FSEL192 = 26;
    sbit  FSEL192_bit at C1FLTCON4.B26;
    const register unsigned short int FSEL193 = 27;
    sbit  FSEL193_bit at C1FLTCON4.B27;
    const register unsigned short int FSEL194 = 28;
    sbit  FSEL194_bit at C1FLTCON4.B28;
    const register unsigned short int MSEL190 = 29;
    sbit  MSEL190_bit at C1FLTCON4.B29;
    const register unsigned short int MSEL191 = 30;
    sbit  MSEL191_bit at C1FLTCON4.B30;
    const register unsigned short int FLTEN19 = 31;
    sbit  FLTEN19_bit at C1FLTCON4.B31;
sfr unsigned long   volatile C1FLTCON4CLR     absolute 0xBF880104;
sfr unsigned long   volatile C1FLTCON4SET     absolute 0xBF880108;
sfr unsigned long   volatile C1FLTCON4INV     absolute 0xBF88010C;
sfr atomic unsigned long   volatile C1FLTCON5        absolute 0xBF880110;
    const register unsigned short int FSEL200 = 0;
    sbit  FSEL200_bit at C1FLTCON5.B0;
    const register unsigned short int FSEL201 = 1;
    sbit  FSEL201_bit at C1FLTCON5.B1;
    const register unsigned short int FSEL202 = 2;
    sbit  FSEL202_bit at C1FLTCON5.B2;
    const register unsigned short int FSEL203 = 3;
    sbit  FSEL203_bit at C1FLTCON5.B3;
    const register unsigned short int FSEL204 = 4;
    sbit  FSEL204_bit at C1FLTCON5.B4;
    const register unsigned short int MSEL200 = 5;
    sbit  MSEL200_bit at C1FLTCON5.B5;
    const register unsigned short int MSEL201 = 6;
    sbit  MSEL201_bit at C1FLTCON5.B6;
    const register unsigned short int FLTEN20 = 7;
    sbit  FLTEN20_bit at C1FLTCON5.B7;
    const register unsigned short int FSEL210 = 8;
    sbit  FSEL210_bit at C1FLTCON5.B8;
    const register unsigned short int FSEL211 = 9;
    sbit  FSEL211_bit at C1FLTCON5.B9;
    const register unsigned short int FSEL212 = 10;
    sbit  FSEL212_bit at C1FLTCON5.B10;
    const register unsigned short int FSEL213 = 11;
    sbit  FSEL213_bit at C1FLTCON5.B11;
    const register unsigned short int FSEL214 = 12;
    sbit  FSEL214_bit at C1FLTCON5.B12;
    const register unsigned short int MSEL210 = 13;
    sbit  MSEL210_bit at C1FLTCON5.B13;
    const register unsigned short int MSEL211 = 14;
    sbit  MSEL211_bit at C1FLTCON5.B14;
    const register unsigned short int FLTEN21 = 15;
    sbit  FLTEN21_bit at C1FLTCON5.B15;
    const register unsigned short int FSEL220 = 16;
    sbit  FSEL220_bit at C1FLTCON5.B16;
    const register unsigned short int FSEL221 = 17;
    sbit  FSEL221_bit at C1FLTCON5.B17;
    const register unsigned short int FSEL222 = 18;
    sbit  FSEL222_bit at C1FLTCON5.B18;
    const register unsigned short int FSEL223 = 19;
    sbit  FSEL223_bit at C1FLTCON5.B19;
    const register unsigned short int FSEL224 = 20;
    sbit  FSEL224_bit at C1FLTCON5.B20;
    const register unsigned short int MSEL220 = 21;
    sbit  MSEL220_bit at C1FLTCON5.B21;
    const register unsigned short int MSEL221 = 22;
    sbit  MSEL221_bit at C1FLTCON5.B22;
    const register unsigned short int FLTEN22 = 23;
    sbit  FLTEN22_bit at C1FLTCON5.B23;
    const register unsigned short int FSEL230 = 24;
    sbit  FSEL230_bit at C1FLTCON5.B24;
    const register unsigned short int FSEL231 = 25;
    sbit  FSEL231_bit at C1FLTCON5.B25;
    const register unsigned short int FSEL232 = 26;
    sbit  FSEL232_bit at C1FLTCON5.B26;
    const register unsigned short int FSEL233 = 27;
    sbit  FSEL233_bit at C1FLTCON5.B27;
    const register unsigned short int FSEL234 = 28;
    sbit  FSEL234_bit at C1FLTCON5.B28;
    const register unsigned short int MSEL230 = 29;
    sbit  MSEL230_bit at C1FLTCON5.B29;
    const register unsigned short int MSEL231 = 30;
    sbit  MSEL231_bit at C1FLTCON5.B30;
    const register unsigned short int FLTEN23 = 31;
    sbit  FLTEN23_bit at C1FLTCON5.B31;
sfr unsigned long   volatile C1FLTCON5CLR     absolute 0xBF880114;
sfr unsigned long   volatile C1FLTCON5SET     absolute 0xBF880118;
sfr unsigned long   volatile C1FLTCON5INV     absolute 0xBF88011C;
sfr atomic unsigned long   volatile C1FLTCON6        absolute 0xBF880120;
    const register unsigned short int FSEL240 = 0;
    sbit  FSEL240_bit at C1FLTCON6.B0;
    const register unsigned short int FSEL241 = 1;
    sbit  FSEL241_bit at C1FLTCON6.B1;
    const register unsigned short int FSEL242 = 2;
    sbit  FSEL242_bit at C1FLTCON6.B2;
    const register unsigned short int FSEL243 = 3;
    sbit  FSEL243_bit at C1FLTCON6.B3;
    const register unsigned short int FSEL244 = 4;
    sbit  FSEL244_bit at C1FLTCON6.B4;
    const register unsigned short int MSEL240 = 5;
    sbit  MSEL240_bit at C1FLTCON6.B5;
    const register unsigned short int MSEL241 = 6;
    sbit  MSEL241_bit at C1FLTCON6.B6;
    const register unsigned short int FLTEN24 = 7;
    sbit  FLTEN24_bit at C1FLTCON6.B7;
    const register unsigned short int FSEL250 = 8;
    sbit  FSEL250_bit at C1FLTCON6.B8;
    const register unsigned short int FSEL251 = 9;
    sbit  FSEL251_bit at C1FLTCON6.B9;
    const register unsigned short int FSEL252 = 10;
    sbit  FSEL252_bit at C1FLTCON6.B10;
    const register unsigned short int FSEL253 = 11;
    sbit  FSEL253_bit at C1FLTCON6.B11;
    const register unsigned short int FSEL254 = 12;
    sbit  FSEL254_bit at C1FLTCON6.B12;
    const register unsigned short int MSEL250 = 13;
    sbit  MSEL250_bit at C1FLTCON6.B13;
    const register unsigned short int MSEL251 = 14;
    sbit  MSEL251_bit at C1FLTCON6.B14;
    const register unsigned short int FLTEN25 = 15;
    sbit  FLTEN25_bit at C1FLTCON6.B15;
    const register unsigned short int FSEL260 = 16;
    sbit  FSEL260_bit at C1FLTCON6.B16;
    const register unsigned short int FSEL261 = 17;
    sbit  FSEL261_bit at C1FLTCON6.B17;
    const register unsigned short int FSEL262 = 18;
    sbit  FSEL262_bit at C1FLTCON6.B18;
    const register unsigned short int FSEL263 = 19;
    sbit  FSEL263_bit at C1FLTCON6.B19;
    const register unsigned short int FSEL264 = 20;
    sbit  FSEL264_bit at C1FLTCON6.B20;
    const register unsigned short int MSEL260 = 21;
    sbit  MSEL260_bit at C1FLTCON6.B21;
    const register unsigned short int MSEL261 = 22;
    sbit  MSEL261_bit at C1FLTCON6.B22;
    const register unsigned short int FLTEN26 = 23;
    sbit  FLTEN26_bit at C1FLTCON6.B23;
    const register unsigned short int FSEL270 = 24;
    sbit  FSEL270_bit at C1FLTCON6.B24;
    const register unsigned short int FSEL271 = 25;
    sbit  FSEL271_bit at C1FLTCON6.B25;
    const register unsigned short int FSEL272 = 26;
    sbit  FSEL272_bit at C1FLTCON6.B26;
    const register unsigned short int FSEL273 = 27;
    sbit  FSEL273_bit at C1FLTCON6.B27;
    const register unsigned short int FSEL274 = 28;
    sbit  FSEL274_bit at C1FLTCON6.B28;
    const register unsigned short int MSEL270 = 29;
    sbit  MSEL270_bit at C1FLTCON6.B29;
    const register unsigned short int MSEL271 = 30;
    sbit  MSEL271_bit at C1FLTCON6.B30;
    const register unsigned short int FLTEN27 = 31;
    sbit  FLTEN27_bit at C1FLTCON6.B31;
sfr unsigned long   volatile C1FLTCON6CLR     absolute 0xBF880124;
sfr unsigned long   volatile C1FLTCON6SET     absolute 0xBF880128;
sfr unsigned long   volatile C1FLTCON6INV     absolute 0xBF88012C;
sfr atomic unsigned long   volatile C1FLTCON7        absolute 0xBF880130;
    const register unsigned short int FSEL280 = 0;
    sbit  FSEL280_bit at C1FLTCON7.B0;
    const register unsigned short int FSEL281 = 1;
    sbit  FSEL281_bit at C1FLTCON7.B1;
    const register unsigned short int FSEL282 = 2;
    sbit  FSEL282_bit at C1FLTCON7.B2;
    const register unsigned short int FSEL283 = 3;
    sbit  FSEL283_bit at C1FLTCON7.B3;
    const register unsigned short int FSEL284 = 4;
    sbit  FSEL284_bit at C1FLTCON7.B4;
    const register unsigned short int MSEL280 = 5;
    sbit  MSEL280_bit at C1FLTCON7.B5;
    const register unsigned short int MSEL281 = 6;
    sbit  MSEL281_bit at C1FLTCON7.B6;
    const register unsigned short int FLTEN28 = 7;
    sbit  FLTEN28_bit at C1FLTCON7.B7;
    const register unsigned short int FSEL290 = 8;
    sbit  FSEL290_bit at C1FLTCON7.B8;
    const register unsigned short int FSEL291 = 9;
    sbit  FSEL291_bit at C1FLTCON7.B9;
    const register unsigned short int FSEL292 = 10;
    sbit  FSEL292_bit at C1FLTCON7.B10;
    const register unsigned short int FSEL293 = 11;
    sbit  FSEL293_bit at C1FLTCON7.B11;
    const register unsigned short int FSEL294 = 12;
    sbit  FSEL294_bit at C1FLTCON7.B12;
    const register unsigned short int MSEL290 = 13;
    sbit  MSEL290_bit at C1FLTCON7.B13;
    const register unsigned short int MSEL291 = 14;
    sbit  MSEL291_bit at C1FLTCON7.B14;
    const register unsigned short int FLTEN29 = 15;
    sbit  FLTEN29_bit at C1FLTCON7.B15;
    const register unsigned short int FSEL300 = 16;
    sbit  FSEL300_bit at C1FLTCON7.B16;
    const register unsigned short int FSEL301 = 17;
    sbit  FSEL301_bit at C1FLTCON7.B17;
    const register unsigned short int FSEL302 = 18;
    sbit  FSEL302_bit at C1FLTCON7.B18;
    const register unsigned short int FSEL303 = 19;
    sbit  FSEL303_bit at C1FLTCON7.B19;
    const register unsigned short int FSEL304 = 20;
    sbit  FSEL304_bit at C1FLTCON7.B20;
    const register unsigned short int MSEL300 = 21;
    sbit  MSEL300_bit at C1FLTCON7.B21;
    const register unsigned short int MSEL301 = 22;
    sbit  MSEL301_bit at C1FLTCON7.B22;
    const register unsigned short int FLTEN30 = 23;
    sbit  FLTEN30_bit at C1FLTCON7.B23;
    const register unsigned short int FSEL310 = 24;
    sbit  FSEL310_bit at C1FLTCON7.B24;
    const register unsigned short int FSEL311 = 25;
    sbit  FSEL311_bit at C1FLTCON7.B25;
    const register unsigned short int FSEL312 = 26;
    sbit  FSEL312_bit at C1FLTCON7.B26;
    const register unsigned short int FSEL313 = 27;
    sbit  FSEL313_bit at C1FLTCON7.B27;
    const register unsigned short int FSEL314 = 28;
    sbit  FSEL314_bit at C1FLTCON7.B28;
    const register unsigned short int MSEL310 = 29;
    sbit  MSEL310_bit at C1FLTCON7.B29;
    const register unsigned short int MSEL311 = 30;
    sbit  MSEL311_bit at C1FLTCON7.B30;
    const register unsigned short int FLTEN31 = 31;
    sbit  FLTEN31_bit at C1FLTCON7.B31;
sfr unsigned long   volatile C1FLTCON7CLR     absolute 0xBF880134;
sfr unsigned long   volatile C1FLTCON7SET     absolute 0xBF880138;
sfr unsigned long   volatile C1FLTCON7INV     absolute 0xBF88013C;
sfr atomic unsigned long   volatile C1RXF0           absolute 0xBF880140;
    sbit  EID0_C1RXF0_bit at C1RXF0.B0;
    sbit  EID1_C1RXF0_bit at C1RXF0.B1;
    sbit  EID2_C1RXF0_bit at C1RXF0.B2;
    sbit  EID3_C1RXF0_bit at C1RXF0.B3;
    sbit  EID4_C1RXF0_bit at C1RXF0.B4;
    sbit  EID5_C1RXF0_bit at C1RXF0.B5;
    sbit  EID6_C1RXF0_bit at C1RXF0.B6;
    sbit  EID7_C1RXF0_bit at C1RXF0.B7;
    sbit  EID8_C1RXF0_bit at C1RXF0.B8;
    sbit  EID9_C1RXF0_bit at C1RXF0.B9;
    sbit  EID10_C1RXF0_bit at C1RXF0.B10;
    sbit  EID11_C1RXF0_bit at C1RXF0.B11;
    sbit  EID12_C1RXF0_bit at C1RXF0.B12;
    sbit  EID13_C1RXF0_bit at C1RXF0.B13;
    sbit  EID14_C1RXF0_bit at C1RXF0.B14;
    sbit  EID15_C1RXF0_bit at C1RXF0.B15;
    sbit  EID16_C1RXF0_bit at C1RXF0.B16;
    sbit  EID17_C1RXF0_bit at C1RXF0.B17;
    const register unsigned short int EXID = 19;
    sbit  EXID_bit at C1RXF0.B19;
    sbit  SID0_C1RXF0_bit at C1RXF0.B21;
    sbit  SID1_C1RXF0_bit at C1RXF0.B22;
    sbit  SID2_C1RXF0_bit at C1RXF0.B23;
    sbit  SID3_C1RXF0_bit at C1RXF0.B24;
    sbit  SID4_C1RXF0_bit at C1RXF0.B25;
    sbit  SID5_C1RXF0_bit at C1RXF0.B26;
    sbit  SID6_C1RXF0_bit at C1RXF0.B27;
    sbit  SID7_C1RXF0_bit at C1RXF0.B28;
    sbit  SID8_C1RXF0_bit at C1RXF0.B29;
    sbit  SID9_C1RXF0_bit at C1RXF0.B30;
    sbit  SID10_C1RXF0_bit at C1RXF0.B31;
sfr unsigned long   volatile C1RXF0CLR        absolute 0xBF880144;
sfr unsigned long   volatile C1RXF0SET        absolute 0xBF880148;
sfr unsigned long   volatile C1RXF0INV        absolute 0xBF88014C;
sfr atomic unsigned long   volatile C1RXF1           absolute 0xBF880150;
    sbit  EID0_C1RXF1_bit at C1RXF1.B0;
    sbit  EID1_C1RXF1_bit at C1RXF1.B1;
    sbit  EID2_C1RXF1_bit at C1RXF1.B2;
    sbit  EID3_C1RXF1_bit at C1RXF1.B3;
    sbit  EID4_C1RXF1_bit at C1RXF1.B4;
    sbit  EID5_C1RXF1_bit at C1RXF1.B5;
    sbit  EID6_C1RXF1_bit at C1RXF1.B6;
    sbit  EID7_C1RXF1_bit at C1RXF1.B7;
    sbit  EID8_C1RXF1_bit at C1RXF1.B8;
    sbit  EID9_C1RXF1_bit at C1RXF1.B9;
    sbit  EID10_C1RXF1_bit at C1RXF1.B10;
    sbit  EID11_C1RXF1_bit at C1RXF1.B11;
    sbit  EID12_C1RXF1_bit at C1RXF1.B12;
    sbit  EID13_C1RXF1_bit at C1RXF1.B13;
    sbit  EID14_C1RXF1_bit at C1RXF1.B14;
    sbit  EID15_C1RXF1_bit at C1RXF1.B15;
    sbit  EID16_C1RXF1_bit at C1RXF1.B16;
    sbit  EID17_C1RXF1_bit at C1RXF1.B17;
    sbit  EXID_C1RXF1_bit at C1RXF1.B19;
    sbit  SID0_C1RXF1_bit at C1RXF1.B21;
    sbit  SID1_C1RXF1_bit at C1RXF1.B22;
    sbit  SID2_C1RXF1_bit at C1RXF1.B23;
    sbit  SID3_C1RXF1_bit at C1RXF1.B24;
    sbit  SID4_C1RXF1_bit at C1RXF1.B25;
    sbit  SID5_C1RXF1_bit at C1RXF1.B26;
    sbit  SID6_C1RXF1_bit at C1RXF1.B27;
    sbit  SID7_C1RXF1_bit at C1RXF1.B28;
    sbit  SID8_C1RXF1_bit at C1RXF1.B29;
    sbit  SID9_C1RXF1_bit at C1RXF1.B30;
    sbit  SID10_C1RXF1_bit at C1RXF1.B31;
sfr unsigned long   volatile C1RXF1CLR        absolute 0xBF880154;
sfr unsigned long   volatile C1RXF1SET        absolute 0xBF880158;
sfr unsigned long   volatile C1RXF1INV        absolute 0xBF88015C;
sfr atomic unsigned long   volatile C1RXF2           absolute 0xBF880160;
    sbit  EID0_C1RXF2_bit at C1RXF2.B0;
    sbit  EID1_C1RXF2_bit at C1RXF2.B1;
    sbit  EID2_C1RXF2_bit at C1RXF2.B2;
    sbit  EID3_C1RXF2_bit at C1RXF2.B3;
    sbit  EID4_C1RXF2_bit at C1RXF2.B4;
    sbit  EID5_C1RXF2_bit at C1RXF2.B5;
    sbit  EID6_C1RXF2_bit at C1RXF2.B6;
    sbit  EID7_C1RXF2_bit at C1RXF2.B7;
    sbit  EID8_C1RXF2_bit at C1RXF2.B8;
    sbit  EID9_C1RXF2_bit at C1RXF2.B9;
    sbit  EID10_C1RXF2_bit at C1RXF2.B10;
    sbit  EID11_C1RXF2_bit at C1RXF2.B11;
    sbit  EID12_C1RXF2_bit at C1RXF2.B12;
    sbit  EID13_C1RXF2_bit at C1RXF2.B13;
    sbit  EID14_C1RXF2_bit at C1RXF2.B14;
    sbit  EID15_C1RXF2_bit at C1RXF2.B15;
    sbit  EID16_C1RXF2_bit at C1RXF2.B16;
    sbit  EID17_C1RXF2_bit at C1RXF2.B17;
    sbit  EXID_C1RXF2_bit at C1RXF2.B19;
    sbit  SID0_C1RXF2_bit at C1RXF2.B21;
    sbit  SID1_C1RXF2_bit at C1RXF2.B22;
    sbit  SID2_C1RXF2_bit at C1RXF2.B23;
    sbit  SID3_C1RXF2_bit at C1RXF2.B24;
    sbit  SID4_C1RXF2_bit at C1RXF2.B25;
    sbit  SID5_C1RXF2_bit at C1RXF2.B26;
    sbit  SID6_C1RXF2_bit at C1RXF2.B27;
    sbit  SID7_C1RXF2_bit at C1RXF2.B28;
    sbit  SID8_C1RXF2_bit at C1RXF2.B29;
    sbit  SID9_C1RXF2_bit at C1RXF2.B30;
    sbit  SID10_C1RXF2_bit at C1RXF2.B31;
sfr unsigned long   volatile C1RXF2CLR        absolute 0xBF880164;
sfr unsigned long   volatile C1RXF2SET        absolute 0xBF880168;
sfr unsigned long   volatile C1RXF2INV        absolute 0xBF88016C;
sfr atomic unsigned long   volatile C1RXF3           absolute 0xBF880170;
    sbit  EID0_C1RXF3_bit at C1RXF3.B0;
    sbit  EID1_C1RXF3_bit at C1RXF3.B1;
    sbit  EID2_C1RXF3_bit at C1RXF3.B2;
    sbit  EID3_C1RXF3_bit at C1RXF3.B3;
    sbit  EID4_C1RXF3_bit at C1RXF3.B4;
    sbit  EID5_C1RXF3_bit at C1RXF3.B5;
    sbit  EID6_C1RXF3_bit at C1RXF3.B6;
    sbit  EID7_C1RXF3_bit at C1RXF3.B7;
    sbit  EID8_C1RXF3_bit at C1RXF3.B8;
    sbit  EID9_C1RXF3_bit at C1RXF3.B9;
    sbit  EID10_C1RXF3_bit at C1RXF3.B10;
    sbit  EID11_C1RXF3_bit at C1RXF3.B11;
    sbit  EID12_C1RXF3_bit at C1RXF3.B12;
    sbit  EID13_C1RXF3_bit at C1RXF3.B13;
    sbit  EID14_C1RXF3_bit at C1RXF3.B14;
    sbit  EID15_C1RXF3_bit at C1RXF3.B15;
    sbit  EID16_C1RXF3_bit at C1RXF3.B16;
    sbit  EID17_C1RXF3_bit at C1RXF3.B17;
    sbit  EXID_C1RXF3_bit at C1RXF3.B19;
    sbit  SID0_C1RXF3_bit at C1RXF3.B21;
    sbit  SID1_C1RXF3_bit at C1RXF3.B22;
    sbit  SID2_C1RXF3_bit at C1RXF3.B23;
    sbit  SID3_C1RXF3_bit at C1RXF3.B24;
    sbit  SID4_C1RXF3_bit at C1RXF3.B25;
    sbit  SID5_C1RXF3_bit at C1RXF3.B26;
    sbit  SID6_C1RXF3_bit at C1RXF3.B27;
    sbit  SID7_C1RXF3_bit at C1RXF3.B28;
    sbit  SID8_C1RXF3_bit at C1RXF3.B29;
    sbit  SID9_C1RXF3_bit at C1RXF3.B30;
    sbit  SID10_C1RXF3_bit at C1RXF3.B31;
sfr unsigned long   volatile C1RXF3CLR        absolute 0xBF880174;
sfr unsigned long   volatile C1RXF3SET        absolute 0xBF880178;
sfr unsigned long   volatile C1RXF3INV        absolute 0xBF88017C;
sfr atomic unsigned long   volatile C1RXF4           absolute 0xBF880180;
    sbit  EID0_C1RXF4_bit at C1RXF4.B0;
    sbit  EID1_C1RXF4_bit at C1RXF4.B1;
    sbit  EID2_C1RXF4_bit at C1RXF4.B2;
    sbit  EID3_C1RXF4_bit at C1RXF4.B3;
    sbit  EID4_C1RXF4_bit at C1RXF4.B4;
    sbit  EID5_C1RXF4_bit at C1RXF4.B5;
    sbit  EID6_C1RXF4_bit at C1RXF4.B6;
    sbit  EID7_C1RXF4_bit at C1RXF4.B7;
    sbit  EID8_C1RXF4_bit at C1RXF4.B8;
    sbit  EID9_C1RXF4_bit at C1RXF4.B9;
    sbit  EID10_C1RXF4_bit at C1RXF4.B10;
    sbit  EID11_C1RXF4_bit at C1RXF4.B11;
    sbit  EID12_C1RXF4_bit at C1RXF4.B12;
    sbit  EID13_C1RXF4_bit at C1RXF4.B13;
    sbit  EID14_C1RXF4_bit at C1RXF4.B14;
    sbit  EID15_C1RXF4_bit at C1RXF4.B15;
    sbit  EID16_C1RXF4_bit at C1RXF4.B16;
    sbit  EID17_C1RXF4_bit at C1RXF4.B17;
    sbit  EXID_C1RXF4_bit at C1RXF4.B19;
    sbit  SID0_C1RXF4_bit at C1RXF4.B21;
    sbit  SID1_C1RXF4_bit at C1RXF4.B22;
    sbit  SID2_C1RXF4_bit at C1RXF4.B23;
    sbit  SID3_C1RXF4_bit at C1RXF4.B24;
    sbit  SID4_C1RXF4_bit at C1RXF4.B25;
    sbit  SID5_C1RXF4_bit at C1RXF4.B26;
    sbit  SID6_C1RXF4_bit at C1RXF4.B27;
    sbit  SID7_C1RXF4_bit at C1RXF4.B28;
    sbit  SID8_C1RXF4_bit at C1RXF4.B29;
    sbit  SID9_C1RXF4_bit at C1RXF4.B30;
    sbit  SID10_C1RXF4_bit at C1RXF4.B31;
sfr unsigned long   volatile C1RXF4CLR        absolute 0xBF880184;
sfr unsigned long   volatile C1RXF4SET        absolute 0xBF880188;
sfr unsigned long   volatile C1RXF4INV        absolute 0xBF88018C;
sfr atomic unsigned long   volatile C1RXF5           absolute 0xBF880190;
    sbit  EID0_C1RXF5_bit at C1RXF5.B0;
    sbit  EID1_C1RXF5_bit at C1RXF5.B1;
    sbit  EID2_C1RXF5_bit at C1RXF5.B2;
    sbit  EID3_C1RXF5_bit at C1RXF5.B3;
    sbit  EID4_C1RXF5_bit at C1RXF5.B4;
    sbit  EID5_C1RXF5_bit at C1RXF5.B5;
    sbit  EID6_C1RXF5_bit at C1RXF5.B6;
    sbit  EID7_C1RXF5_bit at C1RXF5.B7;
    sbit  EID8_C1RXF5_bit at C1RXF5.B8;
    sbit  EID9_C1RXF5_bit at C1RXF5.B9;
    sbit  EID10_C1RXF5_bit at C1RXF5.B10;
    sbit  EID11_C1RXF5_bit at C1RXF5.B11;
    sbit  EID12_C1RXF5_bit at C1RXF5.B12;
    sbit  EID13_C1RXF5_bit at C1RXF5.B13;
    sbit  EID14_C1RXF5_bit at C1RXF5.B14;
    sbit  EID15_C1RXF5_bit at C1RXF5.B15;
    sbit  EID16_C1RXF5_bit at C1RXF5.B16;
    sbit  EID17_C1RXF5_bit at C1RXF5.B17;
    sbit  EXID_C1RXF5_bit at C1RXF5.B19;
    sbit  SID0_C1RXF5_bit at C1RXF5.B21;
    sbit  SID1_C1RXF5_bit at C1RXF5.B22;
    sbit  SID2_C1RXF5_bit at C1RXF5.B23;
    sbit  SID3_C1RXF5_bit at C1RXF5.B24;
    sbit  SID4_C1RXF5_bit at C1RXF5.B25;
    sbit  SID5_C1RXF5_bit at C1RXF5.B26;
    sbit  SID6_C1RXF5_bit at C1RXF5.B27;
    sbit  SID7_C1RXF5_bit at C1RXF5.B28;
    sbit  SID8_C1RXF5_bit at C1RXF5.B29;
    sbit  SID9_C1RXF5_bit at C1RXF5.B30;
    sbit  SID10_C1RXF5_bit at C1RXF5.B31;
sfr unsigned long   volatile C1RXF5CLR        absolute 0xBF880194;
sfr unsigned long   volatile C1RXF5SET        absolute 0xBF880198;
sfr unsigned long   volatile C1RXF5INV        absolute 0xBF88019C;
sfr atomic unsigned long   volatile C1RXF6           absolute 0xBF8801A0;
    sbit  EID0_C1RXF6_bit at C1RXF6.B0;
    sbit  EID1_C1RXF6_bit at C1RXF6.B1;
    sbit  EID2_C1RXF6_bit at C1RXF6.B2;
    sbit  EID3_C1RXF6_bit at C1RXF6.B3;
    sbit  EID4_C1RXF6_bit at C1RXF6.B4;
    sbit  EID5_C1RXF6_bit at C1RXF6.B5;
    sbit  EID6_C1RXF6_bit at C1RXF6.B6;
    sbit  EID7_C1RXF6_bit at C1RXF6.B7;
    sbit  EID8_C1RXF6_bit at C1RXF6.B8;
    sbit  EID9_C1RXF6_bit at C1RXF6.B9;
    sbit  EID10_C1RXF6_bit at C1RXF6.B10;
    sbit  EID11_C1RXF6_bit at C1RXF6.B11;
    sbit  EID12_C1RXF6_bit at C1RXF6.B12;
    sbit  EID13_C1RXF6_bit at C1RXF6.B13;
    sbit  EID14_C1RXF6_bit at C1RXF6.B14;
    sbit  EID15_C1RXF6_bit at C1RXF6.B15;
    sbit  EID16_C1RXF6_bit at C1RXF6.B16;
    sbit  EID17_C1RXF6_bit at C1RXF6.B17;
    sbit  EXID_C1RXF6_bit at C1RXF6.B19;
    sbit  SID0_C1RXF6_bit at C1RXF6.B21;
    sbit  SID1_C1RXF6_bit at C1RXF6.B22;
    sbit  SID2_C1RXF6_bit at C1RXF6.B23;
    sbit  SID3_C1RXF6_bit at C1RXF6.B24;
    sbit  SID4_C1RXF6_bit at C1RXF6.B25;
    sbit  SID5_C1RXF6_bit at C1RXF6.B26;
    sbit  SID6_C1RXF6_bit at C1RXF6.B27;
    sbit  SID7_C1RXF6_bit at C1RXF6.B28;
    sbit  SID8_C1RXF6_bit at C1RXF6.B29;
    sbit  SID9_C1RXF6_bit at C1RXF6.B30;
    sbit  SID10_C1RXF6_bit at C1RXF6.B31;
sfr unsigned long   volatile C1RXF6CLR        absolute 0xBF8801A4;
sfr unsigned long   volatile C1RXF6SET        absolute 0xBF8801A8;
sfr unsigned long   volatile C1RXF6INV        absolute 0xBF8801AC;
sfr atomic unsigned long   volatile C1RXF7           absolute 0xBF8801B0;
    sbit  EID0_C1RXF7_bit at C1RXF7.B0;
    sbit  EID1_C1RXF7_bit at C1RXF7.B1;
    sbit  EID2_C1RXF7_bit at C1RXF7.B2;
    sbit  EID3_C1RXF7_bit at C1RXF7.B3;
    sbit  EID4_C1RXF7_bit at C1RXF7.B4;
    sbit  EID5_C1RXF7_bit at C1RXF7.B5;
    sbit  EID6_C1RXF7_bit at C1RXF7.B6;
    sbit  EID7_C1RXF7_bit at C1RXF7.B7;
    sbit  EID8_C1RXF7_bit at C1RXF7.B8;
    sbit  EID9_C1RXF7_bit at C1RXF7.B9;
    sbit  EID10_C1RXF7_bit at C1RXF7.B10;
    sbit  EID11_C1RXF7_bit at C1RXF7.B11;
    sbit  EID12_C1RXF7_bit at C1RXF7.B12;
    sbit  EID13_C1RXF7_bit at C1RXF7.B13;
    sbit  EID14_C1RXF7_bit at C1RXF7.B14;
    sbit  EID15_C1RXF7_bit at C1RXF7.B15;
    sbit  EID16_C1RXF7_bit at C1RXF7.B16;
    sbit  EID17_C1RXF7_bit at C1RXF7.B17;
    sbit  EXID_C1RXF7_bit at C1RXF7.B19;
    sbit  SID0_C1RXF7_bit at C1RXF7.B21;
    sbit  SID1_C1RXF7_bit at C1RXF7.B22;
    sbit  SID2_C1RXF7_bit at C1RXF7.B23;
    sbit  SID3_C1RXF7_bit at C1RXF7.B24;
    sbit  SID4_C1RXF7_bit at C1RXF7.B25;
    sbit  SID5_C1RXF7_bit at C1RXF7.B26;
    sbit  SID6_C1RXF7_bit at C1RXF7.B27;
    sbit  SID7_C1RXF7_bit at C1RXF7.B28;
    sbit  SID8_C1RXF7_bit at C1RXF7.B29;
    sbit  SID9_C1RXF7_bit at C1RXF7.B30;
    sbit  SID10_C1RXF7_bit at C1RXF7.B31;
sfr unsigned long   volatile C1RXF7CLR        absolute 0xBF8801B4;
sfr unsigned long   volatile C1RXF7SET        absolute 0xBF8801B8;
sfr unsigned long   volatile C1RXF7INV        absolute 0xBF8801BC;
sfr atomic unsigned long   volatile C1RXF8           absolute 0xBF8801C0;
    sbit  EID0_C1RXF8_bit at C1RXF8.B0;
    sbit  EID1_C1RXF8_bit at C1RXF8.B1;
    sbit  EID2_C1RXF8_bit at C1RXF8.B2;
    sbit  EID3_C1RXF8_bit at C1RXF8.B3;
    sbit  EID4_C1RXF8_bit at C1RXF8.B4;
    sbit  EID5_C1RXF8_bit at C1RXF8.B5;
    sbit  EID6_C1RXF8_bit at C1RXF8.B6;
    sbit  EID7_C1RXF8_bit at C1RXF8.B7;
    sbit  EID8_C1RXF8_bit at C1RXF8.B8;
    sbit  EID9_C1RXF8_bit at C1RXF8.B9;
    sbit  EID10_C1RXF8_bit at C1RXF8.B10;
    sbit  EID11_C1RXF8_bit at C1RXF8.B11;
    sbit  EID12_C1RXF8_bit at C1RXF8.B12;
    sbit  EID13_C1RXF8_bit at C1RXF8.B13;
    sbit  EID14_C1RXF8_bit at C1RXF8.B14;
    sbit  EID15_C1RXF8_bit at C1RXF8.B15;
    sbit  EID16_C1RXF8_bit at C1RXF8.B16;
    sbit  EID17_C1RXF8_bit at C1RXF8.B17;
    sbit  EXID_C1RXF8_bit at C1RXF8.B19;
    sbit  SID0_C1RXF8_bit at C1RXF8.B21;
    sbit  SID1_C1RXF8_bit at C1RXF8.B22;
    sbit  SID2_C1RXF8_bit at C1RXF8.B23;
    sbit  SID3_C1RXF8_bit at C1RXF8.B24;
    sbit  SID4_C1RXF8_bit at C1RXF8.B25;
    sbit  SID5_C1RXF8_bit at C1RXF8.B26;
    sbit  SID6_C1RXF8_bit at C1RXF8.B27;
    sbit  SID7_C1RXF8_bit at C1RXF8.B28;
    sbit  SID8_C1RXF8_bit at C1RXF8.B29;
    sbit  SID9_C1RXF8_bit at C1RXF8.B30;
    sbit  SID10_C1RXF8_bit at C1RXF8.B31;
sfr unsigned long   volatile C1RXF8CLR        absolute 0xBF8801C4;
sfr unsigned long   volatile C1RXF8SET        absolute 0xBF8801C8;
sfr unsigned long   volatile C1RXF8INV        absolute 0xBF8801CC;
sfr atomic unsigned long   volatile C1RXF9           absolute 0xBF8801D0;
    sbit  EID0_C1RXF9_bit at C1RXF9.B0;
    sbit  EID1_C1RXF9_bit at C1RXF9.B1;
    sbit  EID2_C1RXF9_bit at C1RXF9.B2;
    sbit  EID3_C1RXF9_bit at C1RXF9.B3;
    sbit  EID4_C1RXF9_bit at C1RXF9.B4;
    sbit  EID5_C1RXF9_bit at C1RXF9.B5;
    sbit  EID6_C1RXF9_bit at C1RXF9.B6;
    sbit  EID7_C1RXF9_bit at C1RXF9.B7;
    sbit  EID8_C1RXF9_bit at C1RXF9.B8;
    sbit  EID9_C1RXF9_bit at C1RXF9.B9;
    sbit  EID10_C1RXF9_bit at C1RXF9.B10;
    sbit  EID11_C1RXF9_bit at C1RXF9.B11;
    sbit  EID12_C1RXF9_bit at C1RXF9.B12;
    sbit  EID13_C1RXF9_bit at C1RXF9.B13;
    sbit  EID14_C1RXF9_bit at C1RXF9.B14;
    sbit  EID15_C1RXF9_bit at C1RXF9.B15;
    sbit  EID16_C1RXF9_bit at C1RXF9.B16;
    sbit  EID17_C1RXF9_bit at C1RXF9.B17;
    sbit  EXID_C1RXF9_bit at C1RXF9.B19;
    sbit  SID0_C1RXF9_bit at C1RXF9.B21;
    sbit  SID1_C1RXF9_bit at C1RXF9.B22;
    sbit  SID2_C1RXF9_bit at C1RXF9.B23;
    sbit  SID3_C1RXF9_bit at C1RXF9.B24;
    sbit  SID4_C1RXF9_bit at C1RXF9.B25;
    sbit  SID5_C1RXF9_bit at C1RXF9.B26;
    sbit  SID6_C1RXF9_bit at C1RXF9.B27;
    sbit  SID7_C1RXF9_bit at C1RXF9.B28;
    sbit  SID8_C1RXF9_bit at C1RXF9.B29;
    sbit  SID9_C1RXF9_bit at C1RXF9.B30;
    sbit  SID10_C1RXF9_bit at C1RXF9.B31;
sfr unsigned long   volatile C1RXF9CLR        absolute 0xBF8801D4;
sfr unsigned long   volatile C1RXF9SET        absolute 0xBF8801D8;
sfr unsigned long   volatile C1RXF9INV        absolute 0xBF8801DC;
sfr atomic unsigned long   volatile C1RXF10          absolute 0xBF8801E0;
    sbit  EID0_C1RXF10_bit at C1RXF10.B0;
    sbit  EID1_C1RXF10_bit at C1RXF10.B1;
    sbit  EID2_C1RXF10_bit at C1RXF10.B2;
    sbit  EID3_C1RXF10_bit at C1RXF10.B3;
    sbit  EID4_C1RXF10_bit at C1RXF10.B4;
    sbit  EID5_C1RXF10_bit at C1RXF10.B5;
    sbit  EID6_C1RXF10_bit at C1RXF10.B6;
    sbit  EID7_C1RXF10_bit at C1RXF10.B7;
    sbit  EID8_C1RXF10_bit at C1RXF10.B8;
    sbit  EID9_C1RXF10_bit at C1RXF10.B9;
    sbit  EID10_C1RXF10_bit at C1RXF10.B10;
    sbit  EID11_C1RXF10_bit at C1RXF10.B11;
    sbit  EID12_C1RXF10_bit at C1RXF10.B12;
    sbit  EID13_C1RXF10_bit at C1RXF10.B13;
    sbit  EID14_C1RXF10_bit at C1RXF10.B14;
    sbit  EID15_C1RXF10_bit at C1RXF10.B15;
    sbit  EID16_C1RXF10_bit at C1RXF10.B16;
    sbit  EID17_C1RXF10_bit at C1RXF10.B17;
    sbit  EXID_C1RXF10_bit at C1RXF10.B19;
    sbit  SID0_C1RXF10_bit at C1RXF10.B21;
    sbit  SID1_C1RXF10_bit at C1RXF10.B22;
    sbit  SID2_C1RXF10_bit at C1RXF10.B23;
    sbit  SID3_C1RXF10_bit at C1RXF10.B24;
    sbit  SID4_C1RXF10_bit at C1RXF10.B25;
    sbit  SID5_C1RXF10_bit at C1RXF10.B26;
    sbit  SID6_C1RXF10_bit at C1RXF10.B27;
    sbit  SID7_C1RXF10_bit at C1RXF10.B28;
    sbit  SID8_C1RXF10_bit at C1RXF10.B29;
    sbit  SID9_C1RXF10_bit at C1RXF10.B30;
    sbit  SID10_C1RXF10_bit at C1RXF10.B31;
sfr unsigned long   volatile C1RXF10CLR       absolute 0xBF8801E4;
sfr unsigned long   volatile C1RXF10SET       absolute 0xBF8801E8;
sfr unsigned long   volatile C1RXF10INV       absolute 0xBF8801EC;
sfr atomic unsigned long   volatile C1RXF11          absolute 0xBF8801F0;
    sbit  EID0_C1RXF11_bit at C1RXF11.B0;
    sbit  EID1_C1RXF11_bit at C1RXF11.B1;
    sbit  EID2_C1RXF11_bit at C1RXF11.B2;
    sbit  EID3_C1RXF11_bit at C1RXF11.B3;
    sbit  EID4_C1RXF11_bit at C1RXF11.B4;
    sbit  EID5_C1RXF11_bit at C1RXF11.B5;
    sbit  EID6_C1RXF11_bit at C1RXF11.B6;
    sbit  EID7_C1RXF11_bit at C1RXF11.B7;
    sbit  EID8_C1RXF11_bit at C1RXF11.B8;
    sbit  EID9_C1RXF11_bit at C1RXF11.B9;
    sbit  EID10_C1RXF11_bit at C1RXF11.B10;
    sbit  EID11_C1RXF11_bit at C1RXF11.B11;
    sbit  EID12_C1RXF11_bit at C1RXF11.B12;
    sbit  EID13_C1RXF11_bit at C1RXF11.B13;
    sbit  EID14_C1RXF11_bit at C1RXF11.B14;
    sbit  EID15_C1RXF11_bit at C1RXF11.B15;
    sbit  EID16_C1RXF11_bit at C1RXF11.B16;
    sbit  EID17_C1RXF11_bit at C1RXF11.B17;
    sbit  EXID_C1RXF11_bit at C1RXF11.B19;
    sbit  SID0_C1RXF11_bit at C1RXF11.B21;
    sbit  SID1_C1RXF11_bit at C1RXF11.B22;
    sbit  SID2_C1RXF11_bit at C1RXF11.B23;
    sbit  SID3_C1RXF11_bit at C1RXF11.B24;
    sbit  SID4_C1RXF11_bit at C1RXF11.B25;
    sbit  SID5_C1RXF11_bit at C1RXF11.B26;
    sbit  SID6_C1RXF11_bit at C1RXF11.B27;
    sbit  SID7_C1RXF11_bit at C1RXF11.B28;
    sbit  SID8_C1RXF11_bit at C1RXF11.B29;
    sbit  SID9_C1RXF11_bit at C1RXF11.B30;
    sbit  SID10_C1RXF11_bit at C1RXF11.B31;
sfr unsigned long   volatile C1RXF11CLR       absolute 0xBF8801F4;
sfr unsigned long   volatile C1RXF11SET       absolute 0xBF8801F8;
sfr unsigned long   volatile C1RXF11INV       absolute 0xBF8801FC;
sfr atomic unsigned long   volatile C1RXF12          absolute 0xBF880200;
    sbit  EID0_C1RXF12_bit at C1RXF12.B0;
    sbit  EID1_C1RXF12_bit at C1RXF12.B1;
    sbit  EID2_C1RXF12_bit at C1RXF12.B2;
    sbit  EID3_C1RXF12_bit at C1RXF12.B3;
    sbit  EID4_C1RXF12_bit at C1RXF12.B4;
    sbit  EID5_C1RXF12_bit at C1RXF12.B5;
    sbit  EID6_C1RXF12_bit at C1RXF12.B6;
    sbit  EID7_C1RXF12_bit at C1RXF12.B7;
    sbit  EID8_C1RXF12_bit at C1RXF12.B8;
    sbit  EID9_C1RXF12_bit at C1RXF12.B9;
    sbit  EID10_C1RXF12_bit at C1RXF12.B10;
    sbit  EID11_C1RXF12_bit at C1RXF12.B11;
    sbit  EID12_C1RXF12_bit at C1RXF12.B12;
    sbit  EID13_C1RXF12_bit at C1RXF12.B13;
    sbit  EID14_C1RXF12_bit at C1RXF12.B14;
    sbit  EID15_C1RXF12_bit at C1RXF12.B15;
    sbit  EID16_C1RXF12_bit at C1RXF12.B16;
    sbit  EID17_C1RXF12_bit at C1RXF12.B17;
    sbit  EXID_C1RXF12_bit at C1RXF12.B19;
    sbit  SID0_C1RXF12_bit at C1RXF12.B21;
    sbit  SID1_C1RXF12_bit at C1RXF12.B22;
    sbit  SID2_C1RXF12_bit at C1RXF12.B23;
    sbit  SID3_C1RXF12_bit at C1RXF12.B24;
    sbit  SID4_C1RXF12_bit at C1RXF12.B25;
    sbit  SID5_C1RXF12_bit at C1RXF12.B26;
    sbit  SID6_C1RXF12_bit at C1RXF12.B27;
    sbit  SID7_C1RXF12_bit at C1RXF12.B28;
    sbit  SID8_C1RXF12_bit at C1RXF12.B29;
    sbit  SID9_C1RXF12_bit at C1RXF12.B30;
    sbit  SID10_C1RXF12_bit at C1RXF12.B31;
sfr unsigned long   volatile C1RXF12CLR       absolute 0xBF880204;
sfr unsigned long   volatile C1RXF12SET       absolute 0xBF880208;
sfr unsigned long   volatile C1RXF12INV       absolute 0xBF88020C;
sfr atomic unsigned long   volatile C1RXF13          absolute 0xBF880210;
    sbit  EID0_C1RXF13_bit at C1RXF13.B0;
    sbit  EID1_C1RXF13_bit at C1RXF13.B1;
    sbit  EID2_C1RXF13_bit at C1RXF13.B2;
    sbit  EID3_C1RXF13_bit at C1RXF13.B3;
    sbit  EID4_C1RXF13_bit at C1RXF13.B4;
    sbit  EID5_C1RXF13_bit at C1RXF13.B5;
    sbit  EID6_C1RXF13_bit at C1RXF13.B6;
    sbit  EID7_C1RXF13_bit at C1RXF13.B7;
    sbit  EID8_C1RXF13_bit at C1RXF13.B8;
    sbit  EID9_C1RXF13_bit at C1RXF13.B9;
    sbit  EID10_C1RXF13_bit at C1RXF13.B10;
    sbit  EID11_C1RXF13_bit at C1RXF13.B11;
    sbit  EID12_C1RXF13_bit at C1RXF13.B12;
    sbit  EID13_C1RXF13_bit at C1RXF13.B13;
    sbit  EID14_C1RXF13_bit at C1RXF13.B14;
    sbit  EID15_C1RXF13_bit at C1RXF13.B15;
    sbit  EID16_C1RXF13_bit at C1RXF13.B16;
    sbit  EID17_C1RXF13_bit at C1RXF13.B17;
    sbit  EXID_C1RXF13_bit at C1RXF13.B19;
    sbit  SID0_C1RXF13_bit at C1RXF13.B21;
    sbit  SID1_C1RXF13_bit at C1RXF13.B22;
    sbit  SID2_C1RXF13_bit at C1RXF13.B23;
    sbit  SID3_C1RXF13_bit at C1RXF13.B24;
    sbit  SID4_C1RXF13_bit at C1RXF13.B25;
    sbit  SID5_C1RXF13_bit at C1RXF13.B26;
    sbit  SID6_C1RXF13_bit at C1RXF13.B27;
    sbit  SID7_C1RXF13_bit at C1RXF13.B28;
    sbit  SID8_C1RXF13_bit at C1RXF13.B29;
    sbit  SID9_C1RXF13_bit at C1RXF13.B30;
    sbit  SID10_C1RXF13_bit at C1RXF13.B31;
sfr unsigned long   volatile C1RXF13CLR       absolute 0xBF880214;
sfr unsigned long   volatile C1RXF13SET       absolute 0xBF880218;
sfr unsigned long   volatile C1RXF13INV       absolute 0xBF88021C;
sfr atomic unsigned long   volatile C1RXF14          absolute 0xBF880220;
    sbit  EID0_C1RXF14_bit at C1RXF14.B0;
    sbit  EID1_C1RXF14_bit at C1RXF14.B1;
    sbit  EID2_C1RXF14_bit at C1RXF14.B2;
    sbit  EID3_C1RXF14_bit at C1RXF14.B3;
    sbit  EID4_C1RXF14_bit at C1RXF14.B4;
    sbit  EID5_C1RXF14_bit at C1RXF14.B5;
    sbit  EID6_C1RXF14_bit at C1RXF14.B6;
    sbit  EID7_C1RXF14_bit at C1RXF14.B7;
    sbit  EID8_C1RXF14_bit at C1RXF14.B8;
    sbit  EID9_C1RXF14_bit at C1RXF14.B9;
    sbit  EID10_C1RXF14_bit at C1RXF14.B10;
    sbit  EID11_C1RXF14_bit at C1RXF14.B11;
    sbit  EID12_C1RXF14_bit at C1RXF14.B12;
    sbit  EID13_C1RXF14_bit at C1RXF14.B13;
    sbit  EID14_C1RXF14_bit at C1RXF14.B14;
    sbit  EID15_C1RXF14_bit at C1RXF14.B15;
    sbit  EID16_C1RXF14_bit at C1RXF14.B16;
    sbit  EID17_C1RXF14_bit at C1RXF14.B17;
    sbit  EXID_C1RXF14_bit at C1RXF14.B19;
    sbit  SID0_C1RXF14_bit at C1RXF14.B21;
    sbit  SID1_C1RXF14_bit at C1RXF14.B22;
    sbit  SID2_C1RXF14_bit at C1RXF14.B23;
    sbit  SID3_C1RXF14_bit at C1RXF14.B24;
    sbit  SID4_C1RXF14_bit at C1RXF14.B25;
    sbit  SID5_C1RXF14_bit at C1RXF14.B26;
    sbit  SID6_C1RXF14_bit at C1RXF14.B27;
    sbit  SID7_C1RXF14_bit at C1RXF14.B28;
    sbit  SID8_C1RXF14_bit at C1RXF14.B29;
    sbit  SID9_C1RXF14_bit at C1RXF14.B30;
    sbit  SID10_C1RXF14_bit at C1RXF14.B31;
sfr unsigned long   volatile C1RXF14CLR       absolute 0xBF880224;
sfr unsigned long   volatile C1RXF14SET       absolute 0xBF880228;
sfr unsigned long   volatile C1RXF14INV       absolute 0xBF88022C;
sfr atomic unsigned long   volatile C1RXF15          absolute 0xBF880230;
    sbit  EID0_C1RXF15_bit at C1RXF15.B0;
    sbit  EID1_C1RXF15_bit at C1RXF15.B1;
    sbit  EID2_C1RXF15_bit at C1RXF15.B2;
    sbit  EID3_C1RXF15_bit at C1RXF15.B3;
    sbit  EID4_C1RXF15_bit at C1RXF15.B4;
    sbit  EID5_C1RXF15_bit at C1RXF15.B5;
    sbit  EID6_C1RXF15_bit at C1RXF15.B6;
    sbit  EID7_C1RXF15_bit at C1RXF15.B7;
    sbit  EID8_C1RXF15_bit at C1RXF15.B8;
    sbit  EID9_C1RXF15_bit at C1RXF15.B9;
    sbit  EID10_C1RXF15_bit at C1RXF15.B10;
    sbit  EID11_C1RXF15_bit at C1RXF15.B11;
    sbit  EID12_C1RXF15_bit at C1RXF15.B12;
    sbit  EID13_C1RXF15_bit at C1RXF15.B13;
    sbit  EID14_C1RXF15_bit at C1RXF15.B14;
    sbit  EID15_C1RXF15_bit at C1RXF15.B15;
    sbit  EID16_C1RXF15_bit at C1RXF15.B16;
    sbit  EID17_C1RXF15_bit at C1RXF15.B17;
    sbit  EXID_C1RXF15_bit at C1RXF15.B19;
    sbit  SID0_C1RXF15_bit at C1RXF15.B21;
    sbit  SID1_C1RXF15_bit at C1RXF15.B22;
    sbit  SID2_C1RXF15_bit at C1RXF15.B23;
    sbit  SID3_C1RXF15_bit at C1RXF15.B24;
    sbit  SID4_C1RXF15_bit at C1RXF15.B25;
    sbit  SID5_C1RXF15_bit at C1RXF15.B26;
    sbit  SID6_C1RXF15_bit at C1RXF15.B27;
    sbit  SID7_C1RXF15_bit at C1RXF15.B28;
    sbit  SID8_C1RXF15_bit at C1RXF15.B29;
    sbit  SID9_C1RXF15_bit at C1RXF15.B30;
    sbit  SID10_C1RXF15_bit at C1RXF15.B31;
sfr unsigned long   volatile C1RXF15CLR       absolute 0xBF880234;
sfr unsigned long   volatile C1RXF15SET       absolute 0xBF880238;
sfr unsigned long   volatile C1RXF15INV       absolute 0xBF88023C;
sfr atomic unsigned long   volatile C1RXF16          absolute 0xBF880240;
    sbit  EID0_C1RXF16_bit at C1RXF16.B0;
    sbit  EID1_C1RXF16_bit at C1RXF16.B1;
    sbit  EID2_C1RXF16_bit at C1RXF16.B2;
    sbit  EID3_C1RXF16_bit at C1RXF16.B3;
    sbit  EID4_C1RXF16_bit at C1RXF16.B4;
    sbit  EID5_C1RXF16_bit at C1RXF16.B5;
    sbit  EID6_C1RXF16_bit at C1RXF16.B6;
    sbit  EID7_C1RXF16_bit at C1RXF16.B7;
    sbit  EID8_C1RXF16_bit at C1RXF16.B8;
    sbit  EID9_C1RXF16_bit at C1RXF16.B9;
    sbit  EID10_C1RXF16_bit at C1RXF16.B10;
    sbit  EID11_C1RXF16_bit at C1RXF16.B11;
    sbit  EID12_C1RXF16_bit at C1RXF16.B12;
    sbit  EID13_C1RXF16_bit at C1RXF16.B13;
    sbit  EID14_C1RXF16_bit at C1RXF16.B14;
    sbit  EID15_C1RXF16_bit at C1RXF16.B15;
    sbit  EID16_C1RXF16_bit at C1RXF16.B16;
    sbit  EID17_C1RXF16_bit at C1RXF16.B17;
    sbit  EXID_C1RXF16_bit at C1RXF16.B19;
    sbit  SID0_C1RXF16_bit at C1RXF16.B21;
    sbit  SID1_C1RXF16_bit at C1RXF16.B22;
    sbit  SID2_C1RXF16_bit at C1RXF16.B23;
    sbit  SID3_C1RXF16_bit at C1RXF16.B24;
    sbit  SID4_C1RXF16_bit at C1RXF16.B25;
    sbit  SID5_C1RXF16_bit at C1RXF16.B26;
    sbit  SID6_C1RXF16_bit at C1RXF16.B27;
    sbit  SID7_C1RXF16_bit at C1RXF16.B28;
    sbit  SID8_C1RXF16_bit at C1RXF16.B29;
    sbit  SID9_C1RXF16_bit at C1RXF16.B30;
    sbit  SID10_C1RXF16_bit at C1RXF16.B31;
sfr unsigned long   volatile C1RXF16CLR       absolute 0xBF880244;
sfr unsigned long   volatile C1RXF16SET       absolute 0xBF880248;
sfr unsigned long   volatile C1RXF16INV       absolute 0xBF88024C;
sfr atomic unsigned long   volatile C1RXF17          absolute 0xBF880250;
    sbit  EID0_C1RXF17_bit at C1RXF17.B0;
    sbit  EID1_C1RXF17_bit at C1RXF17.B1;
    sbit  EID2_C1RXF17_bit at C1RXF17.B2;
    sbit  EID3_C1RXF17_bit at C1RXF17.B3;
    sbit  EID4_C1RXF17_bit at C1RXF17.B4;
    sbit  EID5_C1RXF17_bit at C1RXF17.B5;
    sbit  EID6_C1RXF17_bit at C1RXF17.B6;
    sbit  EID7_C1RXF17_bit at C1RXF17.B7;
    sbit  EID8_C1RXF17_bit at C1RXF17.B8;
    sbit  EID9_C1RXF17_bit at C1RXF17.B9;
    sbit  EID10_C1RXF17_bit at C1RXF17.B10;
    sbit  EID11_C1RXF17_bit at C1RXF17.B11;
    sbit  EID12_C1RXF17_bit at C1RXF17.B12;
    sbit  EID13_C1RXF17_bit at C1RXF17.B13;
    sbit  EID14_C1RXF17_bit at C1RXF17.B14;
    sbit  EID15_C1RXF17_bit at C1RXF17.B15;
    sbit  EID16_C1RXF17_bit at C1RXF17.B16;
    sbit  EID17_C1RXF17_bit at C1RXF17.B17;
    sbit  EXID_C1RXF17_bit at C1RXF17.B19;
    sbit  SID0_C1RXF17_bit at C1RXF17.B21;
    sbit  SID1_C1RXF17_bit at C1RXF17.B22;
    sbit  SID2_C1RXF17_bit at C1RXF17.B23;
    sbit  SID3_C1RXF17_bit at C1RXF17.B24;
    sbit  SID4_C1RXF17_bit at C1RXF17.B25;
    sbit  SID5_C1RXF17_bit at C1RXF17.B26;
    sbit  SID6_C1RXF17_bit at C1RXF17.B27;
    sbit  SID7_C1RXF17_bit at C1RXF17.B28;
    sbit  SID8_C1RXF17_bit at C1RXF17.B29;
    sbit  SID9_C1RXF17_bit at C1RXF17.B30;
    sbit  SID10_C1RXF17_bit at C1RXF17.B31;
sfr unsigned long   volatile C1RXF17CLR       absolute 0xBF880254;
sfr unsigned long   volatile C1RXF17SET       absolute 0xBF880258;
sfr unsigned long   volatile C1RXF17INV       absolute 0xBF88025C;
sfr atomic unsigned long   volatile C1RXF18          absolute 0xBF880260;
    sbit  EID0_C1RXF18_bit at C1RXF18.B0;
    sbit  EID1_C1RXF18_bit at C1RXF18.B1;
    sbit  EID2_C1RXF18_bit at C1RXF18.B2;
    sbit  EID3_C1RXF18_bit at C1RXF18.B3;
    sbit  EID4_C1RXF18_bit at C1RXF18.B4;
    sbit  EID5_C1RXF18_bit at C1RXF18.B5;
    sbit  EID6_C1RXF18_bit at C1RXF18.B6;
    sbit  EID7_C1RXF18_bit at C1RXF18.B7;
    sbit  EID8_C1RXF18_bit at C1RXF18.B8;
    sbit  EID9_C1RXF18_bit at C1RXF18.B9;
    sbit  EID10_C1RXF18_bit at C1RXF18.B10;
    sbit  EID11_C1RXF18_bit at C1RXF18.B11;
    sbit  EID12_C1RXF18_bit at C1RXF18.B12;
    sbit  EID13_C1RXF18_bit at C1RXF18.B13;
    sbit  EID14_C1RXF18_bit at C1RXF18.B14;
    sbit  EID15_C1RXF18_bit at C1RXF18.B15;
    sbit  EID16_C1RXF18_bit at C1RXF18.B16;
    sbit  EID17_C1RXF18_bit at C1RXF18.B17;
    sbit  EXID_C1RXF18_bit at C1RXF18.B19;
    sbit  SID0_C1RXF18_bit at C1RXF18.B21;
    sbit  SID1_C1RXF18_bit at C1RXF18.B22;
    sbit  SID2_C1RXF18_bit at C1RXF18.B23;
    sbit  SID3_C1RXF18_bit at C1RXF18.B24;
    sbit  SID4_C1RXF18_bit at C1RXF18.B25;
    sbit  SID5_C1RXF18_bit at C1RXF18.B26;
    sbit  SID6_C1RXF18_bit at C1RXF18.B27;
    sbit  SID7_C1RXF18_bit at C1RXF18.B28;
    sbit  SID8_C1RXF18_bit at C1RXF18.B29;
    sbit  SID9_C1RXF18_bit at C1RXF18.B30;
    sbit  SID10_C1RXF18_bit at C1RXF18.B31;
sfr unsigned long   volatile C1RXF18CLR       absolute 0xBF880264;
sfr unsigned long   volatile C1RXF18SET       absolute 0xBF880268;
sfr unsigned long   volatile C1RXF18INV       absolute 0xBF88026C;
sfr atomic unsigned long   volatile C1RXF19          absolute 0xBF880270;
    sbit  EID0_C1RXF19_bit at C1RXF19.B0;
    sbit  EID1_C1RXF19_bit at C1RXF19.B1;
    sbit  EID2_C1RXF19_bit at C1RXF19.B2;
    sbit  EID3_C1RXF19_bit at C1RXF19.B3;
    sbit  EID4_C1RXF19_bit at C1RXF19.B4;
    sbit  EID5_C1RXF19_bit at C1RXF19.B5;
    sbit  EID6_C1RXF19_bit at C1RXF19.B6;
    sbit  EID7_C1RXF19_bit at C1RXF19.B7;
    sbit  EID8_C1RXF19_bit at C1RXF19.B8;
    sbit  EID9_C1RXF19_bit at C1RXF19.B9;
    sbit  EID10_C1RXF19_bit at C1RXF19.B10;
    sbit  EID11_C1RXF19_bit at C1RXF19.B11;
    sbit  EID12_C1RXF19_bit at C1RXF19.B12;
    sbit  EID13_C1RXF19_bit at C1RXF19.B13;
    sbit  EID14_C1RXF19_bit at C1RXF19.B14;
    sbit  EID15_C1RXF19_bit at C1RXF19.B15;
    sbit  EID16_C1RXF19_bit at C1RXF19.B16;
    sbit  EID17_C1RXF19_bit at C1RXF19.B17;
    sbit  EXID_C1RXF19_bit at C1RXF19.B19;
    sbit  SID0_C1RXF19_bit at C1RXF19.B21;
    sbit  SID1_C1RXF19_bit at C1RXF19.B22;
    sbit  SID2_C1RXF19_bit at C1RXF19.B23;
    sbit  SID3_C1RXF19_bit at C1RXF19.B24;
    sbit  SID4_C1RXF19_bit at C1RXF19.B25;
    sbit  SID5_C1RXF19_bit at C1RXF19.B26;
    sbit  SID6_C1RXF19_bit at C1RXF19.B27;
    sbit  SID7_C1RXF19_bit at C1RXF19.B28;
    sbit  SID8_C1RXF19_bit at C1RXF19.B29;
    sbit  SID9_C1RXF19_bit at C1RXF19.B30;
    sbit  SID10_C1RXF19_bit at C1RXF19.B31;
sfr unsigned long   volatile C1RXF19CLR       absolute 0xBF880274;
sfr unsigned long   volatile C1RXF19SET       absolute 0xBF880278;
sfr unsigned long   volatile C1RXF19INV       absolute 0xBF88027C;
sfr atomic unsigned long   volatile C1RXF20          absolute 0xBF880280;
    sbit  EID0_C1RXF20_bit at C1RXF20.B0;
    sbit  EID1_C1RXF20_bit at C1RXF20.B1;
    sbit  EID2_C1RXF20_bit at C1RXF20.B2;
    sbit  EID3_C1RXF20_bit at C1RXF20.B3;
    sbit  EID4_C1RXF20_bit at C1RXF20.B4;
    sbit  EID5_C1RXF20_bit at C1RXF20.B5;
    sbit  EID6_C1RXF20_bit at C1RXF20.B6;
    sbit  EID7_C1RXF20_bit at C1RXF20.B7;
    sbit  EID8_C1RXF20_bit at C1RXF20.B8;
    sbit  EID9_C1RXF20_bit at C1RXF20.B9;
    sbit  EID10_C1RXF20_bit at C1RXF20.B10;
    sbit  EID11_C1RXF20_bit at C1RXF20.B11;
    sbit  EID12_C1RXF20_bit at C1RXF20.B12;
    sbit  EID13_C1RXF20_bit at C1RXF20.B13;
    sbit  EID14_C1RXF20_bit at C1RXF20.B14;
    sbit  EID15_C1RXF20_bit at C1RXF20.B15;
    sbit  EID16_C1RXF20_bit at C1RXF20.B16;
    sbit  EID17_C1RXF20_bit at C1RXF20.B17;
    sbit  EXID_C1RXF20_bit at C1RXF20.B19;
    sbit  SID0_C1RXF20_bit at C1RXF20.B21;
    sbit  SID1_C1RXF20_bit at C1RXF20.B22;
    sbit  SID2_C1RXF20_bit at C1RXF20.B23;
    sbit  SID3_C1RXF20_bit at C1RXF20.B24;
    sbit  SID4_C1RXF20_bit at C1RXF20.B25;
    sbit  SID5_C1RXF20_bit at C1RXF20.B26;
    sbit  SID6_C1RXF20_bit at C1RXF20.B27;
    sbit  SID7_C1RXF20_bit at C1RXF20.B28;
    sbit  SID8_C1RXF20_bit at C1RXF20.B29;
    sbit  SID9_C1RXF20_bit at C1RXF20.B30;
    sbit  SID10_C1RXF20_bit at C1RXF20.B31;
sfr unsigned long   volatile C1RXF20CLR       absolute 0xBF880284;
sfr unsigned long   volatile C1RXF20SET       absolute 0xBF880288;
sfr unsigned long   volatile C1RXF20INV       absolute 0xBF88028C;
sfr atomic unsigned long   volatile C1RXF21          absolute 0xBF880290;
    sbit  EID0_C1RXF21_bit at C1RXF21.B0;
    sbit  EID1_C1RXF21_bit at C1RXF21.B1;
    sbit  EID2_C1RXF21_bit at C1RXF21.B2;
    sbit  EID3_C1RXF21_bit at C1RXF21.B3;
    sbit  EID4_C1RXF21_bit at C1RXF21.B4;
    sbit  EID5_C1RXF21_bit at C1RXF21.B5;
    sbit  EID6_C1RXF21_bit at C1RXF21.B6;
    sbit  EID7_C1RXF21_bit at C1RXF21.B7;
    sbit  EID8_C1RXF21_bit at C1RXF21.B8;
    sbit  EID9_C1RXF21_bit at C1RXF21.B9;
    sbit  EID10_C1RXF21_bit at C1RXF21.B10;
    sbit  EID11_C1RXF21_bit at C1RXF21.B11;
    sbit  EID12_C1RXF21_bit at C1RXF21.B12;
    sbit  EID13_C1RXF21_bit at C1RXF21.B13;
    sbit  EID14_C1RXF21_bit at C1RXF21.B14;
    sbit  EID15_C1RXF21_bit at C1RXF21.B15;
    sbit  EID16_C1RXF21_bit at C1RXF21.B16;
    sbit  EID17_C1RXF21_bit at C1RXF21.B17;
    sbit  EXID_C1RXF21_bit at C1RXF21.B19;
    sbit  SID0_C1RXF21_bit at C1RXF21.B21;
    sbit  SID1_C1RXF21_bit at C1RXF21.B22;
    sbit  SID2_C1RXF21_bit at C1RXF21.B23;
    sbit  SID3_C1RXF21_bit at C1RXF21.B24;
    sbit  SID4_C1RXF21_bit at C1RXF21.B25;
    sbit  SID5_C1RXF21_bit at C1RXF21.B26;
    sbit  SID6_C1RXF21_bit at C1RXF21.B27;
    sbit  SID7_C1RXF21_bit at C1RXF21.B28;
    sbit  SID8_C1RXF21_bit at C1RXF21.B29;
    sbit  SID9_C1RXF21_bit at C1RXF21.B30;
    sbit  SID10_C1RXF21_bit at C1RXF21.B31;
sfr unsigned long   volatile C1RXF21CLR       absolute 0xBF880294;
sfr unsigned long   volatile C1RXF21SET       absolute 0xBF880298;
sfr unsigned long   volatile C1RXF21INV       absolute 0xBF88029C;
sfr atomic unsigned long   volatile C1RXF22          absolute 0xBF8802A0;
    sbit  EID0_C1RXF22_bit at C1RXF22.B0;
    sbit  EID1_C1RXF22_bit at C1RXF22.B1;
    sbit  EID2_C1RXF22_bit at C1RXF22.B2;
    sbit  EID3_C1RXF22_bit at C1RXF22.B3;
    sbit  EID4_C1RXF22_bit at C1RXF22.B4;
    sbit  EID5_C1RXF22_bit at C1RXF22.B5;
    sbit  EID6_C1RXF22_bit at C1RXF22.B6;
    sbit  EID7_C1RXF22_bit at C1RXF22.B7;
    sbit  EID8_C1RXF22_bit at C1RXF22.B8;
    sbit  EID9_C1RXF22_bit at C1RXF22.B9;
    sbit  EID10_C1RXF22_bit at C1RXF22.B10;
    sbit  EID11_C1RXF22_bit at C1RXF22.B11;
    sbit  EID12_C1RXF22_bit at C1RXF22.B12;
    sbit  EID13_C1RXF22_bit at C1RXF22.B13;
    sbit  EID14_C1RXF22_bit at C1RXF22.B14;
    sbit  EID15_C1RXF22_bit at C1RXF22.B15;
    sbit  EID16_C1RXF22_bit at C1RXF22.B16;
    sbit  EID17_C1RXF22_bit at C1RXF22.B17;
    sbit  EXID_C1RXF22_bit at C1RXF22.B19;
    sbit  SID0_C1RXF22_bit at C1RXF22.B21;
    sbit  SID1_C1RXF22_bit at C1RXF22.B22;
    sbit  SID2_C1RXF22_bit at C1RXF22.B23;
    sbit  SID3_C1RXF22_bit at C1RXF22.B24;
    sbit  SID4_C1RXF22_bit at C1RXF22.B25;
    sbit  SID5_C1RXF22_bit at C1RXF22.B26;
    sbit  SID6_C1RXF22_bit at C1RXF22.B27;
    sbit  SID7_C1RXF22_bit at C1RXF22.B28;
    sbit  SID8_C1RXF22_bit at C1RXF22.B29;
    sbit  SID9_C1RXF22_bit at C1RXF22.B30;
    sbit  SID10_C1RXF22_bit at C1RXF22.B31;
sfr unsigned long   volatile C1RXF22CLR       absolute 0xBF8802A4;
sfr unsigned long   volatile C1RXF22SET       absolute 0xBF8802A8;
sfr unsigned long   volatile C1RXF22INV       absolute 0xBF8802AC;
sfr atomic unsigned long   volatile C1RXF23          absolute 0xBF8802B0;
    sbit  EID0_C1RXF23_bit at C1RXF23.B0;
    sbit  EID1_C1RXF23_bit at C1RXF23.B1;
    sbit  EID2_C1RXF23_bit at C1RXF23.B2;
    sbit  EID3_C1RXF23_bit at C1RXF23.B3;
    sbit  EID4_C1RXF23_bit at C1RXF23.B4;
    sbit  EID5_C1RXF23_bit at C1RXF23.B5;
    sbit  EID6_C1RXF23_bit at C1RXF23.B6;
    sbit  EID7_C1RXF23_bit at C1RXF23.B7;
    sbit  EID8_C1RXF23_bit at C1RXF23.B8;
    sbit  EID9_C1RXF23_bit at C1RXF23.B9;
    sbit  EID10_C1RXF23_bit at C1RXF23.B10;
    sbit  EID11_C1RXF23_bit at C1RXF23.B11;
    sbit  EID12_C1RXF23_bit at C1RXF23.B12;
    sbit  EID13_C1RXF23_bit at C1RXF23.B13;
    sbit  EID14_C1RXF23_bit at C1RXF23.B14;
    sbit  EID15_C1RXF23_bit at C1RXF23.B15;
    sbit  EID16_C1RXF23_bit at C1RXF23.B16;
    sbit  EID17_C1RXF23_bit at C1RXF23.B17;
    sbit  EXID_C1RXF23_bit at C1RXF23.B19;
    sbit  SID0_C1RXF23_bit at C1RXF23.B21;
    sbit  SID1_C1RXF23_bit at C1RXF23.B22;
    sbit  SID2_C1RXF23_bit at C1RXF23.B23;
    sbit  SID3_C1RXF23_bit at C1RXF23.B24;
    sbit  SID4_C1RXF23_bit at C1RXF23.B25;
    sbit  SID5_C1RXF23_bit at C1RXF23.B26;
    sbit  SID6_C1RXF23_bit at C1RXF23.B27;
    sbit  SID7_C1RXF23_bit at C1RXF23.B28;
    sbit  SID8_C1RXF23_bit at C1RXF23.B29;
    sbit  SID9_C1RXF23_bit at C1RXF23.B30;
    sbit  SID10_C1RXF23_bit at C1RXF23.B31;
sfr unsigned long   volatile C1RXF23CLR       absolute 0xBF8802B4;
sfr unsigned long   volatile C1RXF23SET       absolute 0xBF8802B8;
sfr unsigned long   volatile C1RXF23INV       absolute 0xBF8802BC;
sfr atomic unsigned long   volatile C1RXF24          absolute 0xBF8802C0;
    sbit  EID0_C1RXF24_bit at C1RXF24.B0;
    sbit  EID1_C1RXF24_bit at C1RXF24.B1;
    sbit  EID2_C1RXF24_bit at C1RXF24.B2;
    sbit  EID3_C1RXF24_bit at C1RXF24.B3;
    sbit  EID4_C1RXF24_bit at C1RXF24.B4;
    sbit  EID5_C1RXF24_bit at C1RXF24.B5;
    sbit  EID6_C1RXF24_bit at C1RXF24.B6;
    sbit  EID7_C1RXF24_bit at C1RXF24.B7;
    sbit  EID8_C1RXF24_bit at C1RXF24.B8;
    sbit  EID9_C1RXF24_bit at C1RXF24.B9;
    sbit  EID10_C1RXF24_bit at C1RXF24.B10;
    sbit  EID11_C1RXF24_bit at C1RXF24.B11;
    sbit  EID12_C1RXF24_bit at C1RXF24.B12;
    sbit  EID13_C1RXF24_bit at C1RXF24.B13;
    sbit  EID14_C1RXF24_bit at C1RXF24.B14;
    sbit  EID15_C1RXF24_bit at C1RXF24.B15;
    sbit  EID16_C1RXF24_bit at C1RXF24.B16;
    sbit  EID17_C1RXF24_bit at C1RXF24.B17;
    sbit  EXID_C1RXF24_bit at C1RXF24.B19;
    sbit  SID0_C1RXF24_bit at C1RXF24.B21;
    sbit  SID1_C1RXF24_bit at C1RXF24.B22;
    sbit  SID2_C1RXF24_bit at C1RXF24.B23;
    sbit  SID3_C1RXF24_bit at C1RXF24.B24;
    sbit  SID4_C1RXF24_bit at C1RXF24.B25;
    sbit  SID5_C1RXF24_bit at C1RXF24.B26;
    sbit  SID6_C1RXF24_bit at C1RXF24.B27;
    sbit  SID7_C1RXF24_bit at C1RXF24.B28;
    sbit  SID8_C1RXF24_bit at C1RXF24.B29;
    sbit  SID9_C1RXF24_bit at C1RXF24.B30;
    sbit  SID10_C1RXF24_bit at C1RXF24.B31;
sfr unsigned long   volatile C1RXF24CLR       absolute 0xBF8802C4;
sfr unsigned long   volatile C1RXF24SET       absolute 0xBF8802C8;
sfr unsigned long   volatile C1RXF24INV       absolute 0xBF8802CC;
sfr atomic unsigned long   volatile C1RXF25          absolute 0xBF8802D0;
    sbit  EID0_C1RXF25_bit at C1RXF25.B0;
    sbit  EID1_C1RXF25_bit at C1RXF25.B1;
    sbit  EID2_C1RXF25_bit at C1RXF25.B2;
    sbit  EID3_C1RXF25_bit at C1RXF25.B3;
    sbit  EID4_C1RXF25_bit at C1RXF25.B4;
    sbit  EID5_C1RXF25_bit at C1RXF25.B5;
    sbit  EID6_C1RXF25_bit at C1RXF25.B6;
    sbit  EID7_C1RXF25_bit at C1RXF25.B7;
    sbit  EID8_C1RXF25_bit at C1RXF25.B8;
    sbit  EID9_C1RXF25_bit at C1RXF25.B9;
    sbit  EID10_C1RXF25_bit at C1RXF25.B10;
    sbit  EID11_C1RXF25_bit at C1RXF25.B11;
    sbit  EID12_C1RXF25_bit at C1RXF25.B12;
    sbit  EID13_C1RXF25_bit at C1RXF25.B13;
    sbit  EID14_C1RXF25_bit at C1RXF25.B14;
    sbit  EID15_C1RXF25_bit at C1RXF25.B15;
    sbit  EID16_C1RXF25_bit at C1RXF25.B16;
    sbit  EID17_C1RXF25_bit at C1RXF25.B17;
    sbit  EXID_C1RXF25_bit at C1RXF25.B19;
    sbit  SID0_C1RXF25_bit at C1RXF25.B21;
    sbit  SID1_C1RXF25_bit at C1RXF25.B22;
    sbit  SID2_C1RXF25_bit at C1RXF25.B23;
    sbit  SID3_C1RXF25_bit at C1RXF25.B24;
    sbit  SID4_C1RXF25_bit at C1RXF25.B25;
    sbit  SID5_C1RXF25_bit at C1RXF25.B26;
    sbit  SID6_C1RXF25_bit at C1RXF25.B27;
    sbit  SID7_C1RXF25_bit at C1RXF25.B28;
    sbit  SID8_C1RXF25_bit at C1RXF25.B29;
    sbit  SID9_C1RXF25_bit at C1RXF25.B30;
    sbit  SID10_C1RXF25_bit at C1RXF25.B31;
sfr unsigned long   volatile C1RXF25CLR       absolute 0xBF8802D4;
sfr unsigned long   volatile C1RXF25SET       absolute 0xBF8802D8;
sfr unsigned long   volatile C1RXF25INV       absolute 0xBF8802DC;
sfr atomic unsigned long   volatile C1RXF26          absolute 0xBF8802E0;
    sbit  EID0_C1RXF26_bit at C1RXF26.B0;
    sbit  EID1_C1RXF26_bit at C1RXF26.B1;
    sbit  EID2_C1RXF26_bit at C1RXF26.B2;
    sbit  EID3_C1RXF26_bit at C1RXF26.B3;
    sbit  EID4_C1RXF26_bit at C1RXF26.B4;
    sbit  EID5_C1RXF26_bit at C1RXF26.B5;
    sbit  EID6_C1RXF26_bit at C1RXF26.B6;
    sbit  EID7_C1RXF26_bit at C1RXF26.B7;
    sbit  EID8_C1RXF26_bit at C1RXF26.B8;
    sbit  EID9_C1RXF26_bit at C1RXF26.B9;
    sbit  EID10_C1RXF26_bit at C1RXF26.B10;
    sbit  EID11_C1RXF26_bit at C1RXF26.B11;
    sbit  EID12_C1RXF26_bit at C1RXF26.B12;
    sbit  EID13_C1RXF26_bit at C1RXF26.B13;
    sbit  EID14_C1RXF26_bit at C1RXF26.B14;
    sbit  EID15_C1RXF26_bit at C1RXF26.B15;
    sbit  EID16_C1RXF26_bit at C1RXF26.B16;
    sbit  EID17_C1RXF26_bit at C1RXF26.B17;
    sbit  EXID_C1RXF26_bit at C1RXF26.B19;
    sbit  SID0_C1RXF26_bit at C1RXF26.B21;
    sbit  SID1_C1RXF26_bit at C1RXF26.B22;
    sbit  SID2_C1RXF26_bit at C1RXF26.B23;
    sbit  SID3_C1RXF26_bit at C1RXF26.B24;
    sbit  SID4_C1RXF26_bit at C1RXF26.B25;
    sbit  SID5_C1RXF26_bit at C1RXF26.B26;
    sbit  SID6_C1RXF26_bit at C1RXF26.B27;
    sbit  SID7_C1RXF26_bit at C1RXF26.B28;
    sbit  SID8_C1RXF26_bit at C1RXF26.B29;
    sbit  SID9_C1RXF26_bit at C1RXF26.B30;
    sbit  SID10_C1RXF26_bit at C1RXF26.B31;
sfr unsigned long   volatile C1RXF26CLR       absolute 0xBF8802E4;
sfr unsigned long   volatile C1RXF26SET       absolute 0xBF8802E8;
sfr unsigned long   volatile C1RXF26INV       absolute 0xBF8802EC;
sfr atomic unsigned long   volatile C1RXF27          absolute 0xBF8802F0;
    sbit  EID0_C1RXF27_bit at C1RXF27.B0;
    sbit  EID1_C1RXF27_bit at C1RXF27.B1;
    sbit  EID2_C1RXF27_bit at C1RXF27.B2;
    sbit  EID3_C1RXF27_bit at C1RXF27.B3;
    sbit  EID4_C1RXF27_bit at C1RXF27.B4;
    sbit  EID5_C1RXF27_bit at C1RXF27.B5;
    sbit  EID6_C1RXF27_bit at C1RXF27.B6;
    sbit  EID7_C1RXF27_bit at C1RXF27.B7;
    sbit  EID8_C1RXF27_bit at C1RXF27.B8;
    sbit  EID9_C1RXF27_bit at C1RXF27.B9;
    sbit  EID10_C1RXF27_bit at C1RXF27.B10;
    sbit  EID11_C1RXF27_bit at C1RXF27.B11;
    sbit  EID12_C1RXF27_bit at C1RXF27.B12;
    sbit  EID13_C1RXF27_bit at C1RXF27.B13;
    sbit  EID14_C1RXF27_bit at C1RXF27.B14;
    sbit  EID15_C1RXF27_bit at C1RXF27.B15;
    sbit  EID16_C1RXF27_bit at C1RXF27.B16;
    sbit  EID17_C1RXF27_bit at C1RXF27.B17;
    sbit  EXID_C1RXF27_bit at C1RXF27.B19;
    sbit  SID0_C1RXF27_bit at C1RXF27.B21;
    sbit  SID1_C1RXF27_bit at C1RXF27.B22;
    sbit  SID2_C1RXF27_bit at C1RXF27.B23;
    sbit  SID3_C1RXF27_bit at C1RXF27.B24;
    sbit  SID4_C1RXF27_bit at C1RXF27.B25;
    sbit  SID5_C1RXF27_bit at C1RXF27.B26;
    sbit  SID6_C1RXF27_bit at C1RXF27.B27;
    sbit  SID7_C1RXF27_bit at C1RXF27.B28;
    sbit  SID8_C1RXF27_bit at C1RXF27.B29;
    sbit  SID9_C1RXF27_bit at C1RXF27.B30;
    sbit  SID10_C1RXF27_bit at C1RXF27.B31;
sfr unsigned long   volatile C1RXF27CLR       absolute 0xBF8802F4;
sfr unsigned long   volatile C1RXF27SET       absolute 0xBF8802F8;
sfr unsigned long   volatile C1RXF27INV       absolute 0xBF8802FC;
sfr atomic unsigned long   volatile C1RXF28          absolute 0xBF880300;
    sbit  EID0_C1RXF28_bit at C1RXF28.B0;
    sbit  EID1_C1RXF28_bit at C1RXF28.B1;
    sbit  EID2_C1RXF28_bit at C1RXF28.B2;
    sbit  EID3_C1RXF28_bit at C1RXF28.B3;
    sbit  EID4_C1RXF28_bit at C1RXF28.B4;
    sbit  EID5_C1RXF28_bit at C1RXF28.B5;
    sbit  EID6_C1RXF28_bit at C1RXF28.B6;
    sbit  EID7_C1RXF28_bit at C1RXF28.B7;
    sbit  EID8_C1RXF28_bit at C1RXF28.B8;
    sbit  EID9_C1RXF28_bit at C1RXF28.B9;
    sbit  EID10_C1RXF28_bit at C1RXF28.B10;
    sbit  EID11_C1RXF28_bit at C1RXF28.B11;
    sbit  EID12_C1RXF28_bit at C1RXF28.B12;
    sbit  EID13_C1RXF28_bit at C1RXF28.B13;
    sbit  EID14_C1RXF28_bit at C1RXF28.B14;
    sbit  EID15_C1RXF28_bit at C1RXF28.B15;
    sbit  EID16_C1RXF28_bit at C1RXF28.B16;
    sbit  EID17_C1RXF28_bit at C1RXF28.B17;
    sbit  EXID_C1RXF28_bit at C1RXF28.B19;
    sbit  SID0_C1RXF28_bit at C1RXF28.B21;
    sbit  SID1_C1RXF28_bit at C1RXF28.B22;
    sbit  SID2_C1RXF28_bit at C1RXF28.B23;
    sbit  SID3_C1RXF28_bit at C1RXF28.B24;
    sbit  SID4_C1RXF28_bit at C1RXF28.B25;
    sbit  SID5_C1RXF28_bit at C1RXF28.B26;
    sbit  SID6_C1RXF28_bit at C1RXF28.B27;
    sbit  SID7_C1RXF28_bit at C1RXF28.B28;
    sbit  SID8_C1RXF28_bit at C1RXF28.B29;
    sbit  SID9_C1RXF28_bit at C1RXF28.B30;
    sbit  SID10_C1RXF28_bit at C1RXF28.B31;
sfr unsigned long   volatile C1RXF28CLR       absolute 0xBF880304;
sfr unsigned long   volatile C1RXF28SET       absolute 0xBF880308;
sfr unsigned long   volatile C1RXF28INV       absolute 0xBF88030C;
sfr atomic unsigned long   volatile C1RXF29          absolute 0xBF880310;
    sbit  EID0_C1RXF29_bit at C1RXF29.B0;
    sbit  EID1_C1RXF29_bit at C1RXF29.B1;
    sbit  EID2_C1RXF29_bit at C1RXF29.B2;
    sbit  EID3_C1RXF29_bit at C1RXF29.B3;
    sbit  EID4_C1RXF29_bit at C1RXF29.B4;
    sbit  EID5_C1RXF29_bit at C1RXF29.B5;
    sbit  EID6_C1RXF29_bit at C1RXF29.B6;
    sbit  EID7_C1RXF29_bit at C1RXF29.B7;
    sbit  EID8_C1RXF29_bit at C1RXF29.B8;
    sbit  EID9_C1RXF29_bit at C1RXF29.B9;
    sbit  EID10_C1RXF29_bit at C1RXF29.B10;
    sbit  EID11_C1RXF29_bit at C1RXF29.B11;
    sbit  EID12_C1RXF29_bit at C1RXF29.B12;
    sbit  EID13_C1RXF29_bit at C1RXF29.B13;
    sbit  EID14_C1RXF29_bit at C1RXF29.B14;
    sbit  EID15_C1RXF29_bit at C1RXF29.B15;
    sbit  EID16_C1RXF29_bit at C1RXF29.B16;
    sbit  EID17_C1RXF29_bit at C1RXF29.B17;
    sbit  EXID_C1RXF29_bit at C1RXF29.B19;
    sbit  SID0_C1RXF29_bit at C1RXF29.B21;
    sbit  SID1_C1RXF29_bit at C1RXF29.B22;
    sbit  SID2_C1RXF29_bit at C1RXF29.B23;
    sbit  SID3_C1RXF29_bit at C1RXF29.B24;
    sbit  SID4_C1RXF29_bit at C1RXF29.B25;
    sbit  SID5_C1RXF29_bit at C1RXF29.B26;
    sbit  SID6_C1RXF29_bit at C1RXF29.B27;
    sbit  SID7_C1RXF29_bit at C1RXF29.B28;
    sbit  SID8_C1RXF29_bit at C1RXF29.B29;
    sbit  SID9_C1RXF29_bit at C1RXF29.B30;
    sbit  SID10_C1RXF29_bit at C1RXF29.B31;
sfr unsigned long   volatile C1RXF29CLR       absolute 0xBF880314;
sfr unsigned long   volatile C1RXF29SET       absolute 0xBF880318;
sfr unsigned long   volatile C1RXF29INV       absolute 0xBF88031C;
sfr atomic unsigned long   volatile C1RXF30          absolute 0xBF880320;
    sbit  EID0_C1RXF30_bit at C1RXF30.B0;
    sbit  EID1_C1RXF30_bit at C1RXF30.B1;
    sbit  EID2_C1RXF30_bit at C1RXF30.B2;
    sbit  EID3_C1RXF30_bit at C1RXF30.B3;
    sbit  EID4_C1RXF30_bit at C1RXF30.B4;
    sbit  EID5_C1RXF30_bit at C1RXF30.B5;
    sbit  EID6_C1RXF30_bit at C1RXF30.B6;
    sbit  EID7_C1RXF30_bit at C1RXF30.B7;
    sbit  EID8_C1RXF30_bit at C1RXF30.B8;
    sbit  EID9_C1RXF30_bit at C1RXF30.B9;
    sbit  EID10_C1RXF30_bit at C1RXF30.B10;
    sbit  EID11_C1RXF30_bit at C1RXF30.B11;
    sbit  EID12_C1RXF30_bit at C1RXF30.B12;
    sbit  EID13_C1RXF30_bit at C1RXF30.B13;
    sbit  EID14_C1RXF30_bit at C1RXF30.B14;
    sbit  EID15_C1RXF30_bit at C1RXF30.B15;
    sbit  EID16_C1RXF30_bit at C1RXF30.B16;
    sbit  EID17_C1RXF30_bit at C1RXF30.B17;
    sbit  EXID_C1RXF30_bit at C1RXF30.B19;
    sbit  SID0_C1RXF30_bit at C1RXF30.B21;
    sbit  SID1_C1RXF30_bit at C1RXF30.B22;
    sbit  SID2_C1RXF30_bit at C1RXF30.B23;
    sbit  SID3_C1RXF30_bit at C1RXF30.B24;
    sbit  SID4_C1RXF30_bit at C1RXF30.B25;
    sbit  SID5_C1RXF30_bit at C1RXF30.B26;
    sbit  SID6_C1RXF30_bit at C1RXF30.B27;
    sbit  SID7_C1RXF30_bit at C1RXF30.B28;
    sbit  SID8_C1RXF30_bit at C1RXF30.B29;
    sbit  SID9_C1RXF30_bit at C1RXF30.B30;
    sbit  SID10_C1RXF30_bit at C1RXF30.B31;
sfr unsigned long   volatile C1RXF30CLR       absolute 0xBF880324;
sfr unsigned long   volatile C1RXF30SET       absolute 0xBF880328;
sfr unsigned long   volatile C1RXF30INV       absolute 0xBF88032C;
sfr atomic unsigned long   volatile C1RXF31          absolute 0xBF880330;
    sbit  EID0_C1RXF31_bit at C1RXF31.B0;
    sbit  EID1_C1RXF31_bit at C1RXF31.B1;
    sbit  EID2_C1RXF31_bit at C1RXF31.B2;
    sbit  EID3_C1RXF31_bit at C1RXF31.B3;
    sbit  EID4_C1RXF31_bit at C1RXF31.B4;
    sbit  EID5_C1RXF31_bit at C1RXF31.B5;
    sbit  EID6_C1RXF31_bit at C1RXF31.B6;
    sbit  EID7_C1RXF31_bit at C1RXF31.B7;
    sbit  EID8_C1RXF31_bit at C1RXF31.B8;
    sbit  EID9_C1RXF31_bit at C1RXF31.B9;
    sbit  EID10_C1RXF31_bit at C1RXF31.B10;
    sbit  EID11_C1RXF31_bit at C1RXF31.B11;
    sbit  EID12_C1RXF31_bit at C1RXF31.B12;
    sbit  EID13_C1RXF31_bit at C1RXF31.B13;
    sbit  EID14_C1RXF31_bit at C1RXF31.B14;
    sbit  EID15_C1RXF31_bit at C1RXF31.B15;
    sbit  EID16_C1RXF31_bit at C1RXF31.B16;
    sbit  EID17_C1RXF31_bit at C1RXF31.B17;
    sbit  EXID_C1RXF31_bit at C1RXF31.B19;
    sbit  SID0_C1RXF31_bit at C1RXF31.B21;
    sbit  SID1_C1RXF31_bit at C1RXF31.B22;
    sbit  SID2_C1RXF31_bit at C1RXF31.B23;
    sbit  SID3_C1RXF31_bit at C1RXF31.B24;
    sbit  SID4_C1RXF31_bit at C1RXF31.B25;
    sbit  SID5_C1RXF31_bit at C1RXF31.B26;
    sbit  SID6_C1RXF31_bit at C1RXF31.B27;
    sbit  SID7_C1RXF31_bit at C1RXF31.B28;
    sbit  SID8_C1RXF31_bit at C1RXF31.B29;
    sbit  SID9_C1RXF31_bit at C1RXF31.B30;
    sbit  SID10_C1RXF31_bit at C1RXF31.B31;
sfr unsigned long   volatile C1RXF31CLR       absolute 0xBF880334;
sfr unsigned long   volatile C1RXF31SET       absolute 0xBF880338;
sfr unsigned long   volatile C1RXF31INV       absolute 0xBF88033C;
sfr atomic unsigned long   volatile C1FIFOBA         absolute 0xBF880340;
sfr unsigned long   volatile C1FIFOBACLR      absolute 0xBF880344;
sfr unsigned long   volatile C1FIFOBASET      absolute 0xBF880348;
sfr unsigned long   volatile C1FIFOBAINV      absolute 0xBF88034C;
sfr atomic unsigned long   volatile C1FIFOCON0       absolute 0xBF880350;
    const register unsigned short int TXPRI0 = 0;
    sbit  TXPRI0_bit at C1FIFOCON0.B0;
    const register unsigned short int TXPRI1 = 1;
    sbit  TXPRI1_bit at C1FIFOCON0.B1;
    const register unsigned short int RTREN = 2;
    sbit  RTREN_bit at C1FIFOCON0.B2;
    const register unsigned short int TXREQ = 3;
    sbit  TXREQ_bit at C1FIFOCON0.B3;
    const register unsigned short int TXERR = 4;
    sbit  TXERR_bit at C1FIFOCON0.B4;
    const register unsigned short int TXLARB = 5;
    sbit  TXLARB_bit at C1FIFOCON0.B5;
    const register unsigned short int TXABAT = 6;
    sbit  TXABAT_bit at C1FIFOCON0.B6;
    const register unsigned short int TXEN = 7;
    sbit  TXEN_bit at C1FIFOCON0.B7;
    const register unsigned short int DONLY = 12;
    sbit  DONLY_bit at C1FIFOCON0.B12;
    const register unsigned short int UINC = 13;
    sbit  UINC_bit at C1FIFOCON0.B13;
    const register unsigned short int FRESET = 14;
    sbit  FRESET_bit at C1FIFOCON0.B14;
    const register unsigned short int FSIZE0 = 16;
    sbit  FSIZE0_bit at C1FIFOCON0.B16;
    const register unsigned short int FSIZE1 = 17;
    sbit  FSIZE1_bit at C1FIFOCON0.B17;
    const register unsigned short int FSIZE2 = 18;
    sbit  FSIZE2_bit at C1FIFOCON0.B18;
    const register unsigned short int FSIZE3 = 19;
    sbit  FSIZE3_bit at C1FIFOCON0.B19;
    const register unsigned short int FSIZE4 = 20;
    sbit  FSIZE4_bit at C1FIFOCON0.B20;
sfr unsigned long   volatile C1FIFOCON0CLR    absolute 0xBF880354;
sfr unsigned long   volatile C1FIFOCON0SET    absolute 0xBF880358;
sfr unsigned long   volatile C1FIFOCON0INV    absolute 0xBF88035C;
sfr atomic unsigned long   volatile C1FIFOINT0       absolute 0xBF880360;
    const register unsigned short int RXNEMPTYIF = 0;
    sbit  RXNEMPTYIF_bit at C1FIFOINT0.B0;
    const register unsigned short int RXHALFIF = 1;
    sbit  RXHALFIF_bit at C1FIFOINT0.B1;
    const register unsigned short int RXFULLIF = 2;
    sbit  RXFULLIF_bit at C1FIFOINT0.B2;
    const register unsigned short int RXOVFLIF = 3;
    sbit  RXOVFLIF_bit at C1FIFOINT0.B3;
    const register unsigned short int TXEMPTYIF = 8;
    sbit  TXEMPTYIF_bit at C1FIFOINT0.B8;
    const register unsigned short int TXHALFIF = 9;
    sbit  TXHALFIF_bit at C1FIFOINT0.B9;
    const register unsigned short int TXNFULLIF = 10;
    sbit  TXNFULLIF_bit at C1FIFOINT0.B10;
    const register unsigned short int RXNEMPTYIE = 16;
    sbit  RXNEMPTYIE_bit at C1FIFOINT0.B16;
    const register unsigned short int RXHALFIE = 17;
    sbit  RXHALFIE_bit at C1FIFOINT0.B17;
    const register unsigned short int RXFULLIE = 18;
    sbit  RXFULLIE_bit at C1FIFOINT0.B18;
    const register unsigned short int RXOVFLIE = 19;
    sbit  RXOVFLIE_bit at C1FIFOINT0.B19;
    const register unsigned short int TXEMPTYIE = 24;
    sbit  TXEMPTYIE_bit at C1FIFOINT0.B24;
    const register unsigned short int TXHALFIE = 25;
    sbit  TXHALFIE_bit at C1FIFOINT0.B25;
    const register unsigned short int TXNFULLIE = 26;
    sbit  TXNFULLIE_bit at C1FIFOINT0.B26;
sfr unsigned long   volatile C1FIFOINT0CLR    absolute 0xBF880364;
sfr unsigned long   volatile C1FIFOINT0SET    absolute 0xBF880368;
sfr unsigned long   volatile C1FIFOINT0INV    absolute 0xBF88036C;
sfr atomic unsigned long   volatile C1FIFOUA0        absolute 0xBF880370;
sfr unsigned long   volatile C1FIFOUA0CLR     absolute 0xBF880374;
sfr unsigned long   volatile C1FIFOUA0SET     absolute 0xBF880378;
sfr unsigned long   volatile C1FIFOUA0INV     absolute 0xBF88037C;
sfr atomic unsigned long   volatile C1FIFOCI0        absolute 0xBF880380;
    const register unsigned short int CFIFOCI0 = 0;
    sbit  CFIFOCI0_bit at C1FIFOCI0.B0;
    const register unsigned short int CFIFOCI1 = 1;
    sbit  CFIFOCI1_bit at C1FIFOCI0.B1;
    const register unsigned short int CFIFOCI2 = 2;
    sbit  CFIFOCI2_bit at C1FIFOCI0.B2;
    const register unsigned short int CFIFOCI3 = 3;
    sbit  CFIFOCI3_bit at C1FIFOCI0.B3;
    const register unsigned short int CFIFOCI4 = 4;
    sbit  CFIFOCI4_bit at C1FIFOCI0.B4;
sfr unsigned long   volatile C1FIFOCI0CLR     absolute 0xBF880384;
sfr unsigned long   volatile C1FIFOCI0SET     absolute 0xBF880388;
sfr unsigned long   volatile C1FIFOCI0INV     absolute 0xBF88038C;
sfr atomic unsigned long   volatile C1FIFOCON1       absolute 0xBF880390;
    sbit  TXPRI0_C1FIFOCON1_bit at C1FIFOCON1.B0;
    sbit  TXPRI1_C1FIFOCON1_bit at C1FIFOCON1.B1;
    sbit  RTREN_C1FIFOCON1_bit at C1FIFOCON1.B2;
    sbit  TXREQ_C1FIFOCON1_bit at C1FIFOCON1.B3;
    sbit  TXERR_C1FIFOCON1_bit at C1FIFOCON1.B4;
    sbit  TXLARB_C1FIFOCON1_bit at C1FIFOCON1.B5;
    sbit  TXABAT_C1FIFOCON1_bit at C1FIFOCON1.B6;
    sbit  TXEN_C1FIFOCON1_bit at C1FIFOCON1.B7;
    sbit  DONLY_C1FIFOCON1_bit at C1FIFOCON1.B12;
    sbit  UINC_C1FIFOCON1_bit at C1FIFOCON1.B13;
    sbit  FRESET_C1FIFOCON1_bit at C1FIFOCON1.B14;
    sbit  FSIZE0_C1FIFOCON1_bit at C1FIFOCON1.B16;
    sbit  FSIZE1_C1FIFOCON1_bit at C1FIFOCON1.B17;
    sbit  FSIZE2_C1FIFOCON1_bit at C1FIFOCON1.B18;
    sbit  FSIZE3_C1FIFOCON1_bit at C1FIFOCON1.B19;
    sbit  FSIZE4_C1FIFOCON1_bit at C1FIFOCON1.B20;
sfr unsigned long   volatile C1FIFOCON1CLR    absolute 0xBF880394;
sfr unsigned long   volatile C1FIFOCON1SET    absolute 0xBF880398;
sfr unsigned long   volatile C1FIFOCON1INV    absolute 0xBF88039C;
sfr atomic unsigned long   volatile C1FIFOINT1       absolute 0xBF8803A0;
    sbit  RXNEMPTYIF_C1FIFOINT1_bit at C1FIFOINT1.B0;
    sbit  RXHALFIF_C1FIFOINT1_bit at C1FIFOINT1.B1;
    sbit  RXFULLIF_C1FIFOINT1_bit at C1FIFOINT1.B2;
    sbit  RXOVFLIF_C1FIFOINT1_bit at C1FIFOINT1.B3;
    sbit  TXEMPTYIF_C1FIFOINT1_bit at C1FIFOINT1.B8;
    sbit  TXHALFIF_C1FIFOINT1_bit at C1FIFOINT1.B9;
    sbit  TXNFULLIF_C1FIFOINT1_bit at C1FIFOINT1.B10;
    sbit  RXNEMPTYIE_C1FIFOINT1_bit at C1FIFOINT1.B16;
    sbit  RXHALFIE_C1FIFOINT1_bit at C1FIFOINT1.B17;
    sbit  RXFULLIE_C1FIFOINT1_bit at C1FIFOINT1.B18;
    sbit  RXOVFLIE_C1FIFOINT1_bit at C1FIFOINT1.B19;
    sbit  TXEMPTYIE_C1FIFOINT1_bit at C1FIFOINT1.B24;
    sbit  TXHALFIE_C1FIFOINT1_bit at C1FIFOINT1.B25;
    sbit  TXNFULLIE_C1FIFOINT1_bit at C1FIFOINT1.B26;
sfr unsigned long   volatile C1FIFOINT1CLR    absolute 0xBF8803A4;
sfr unsigned long   volatile C1FIFOINT1SET    absolute 0xBF8803A8;
sfr unsigned long   volatile C1FIFOINT1INV    absolute 0xBF8803AC;
sfr atomic unsigned long   volatile C1FIFOUA1        absolute 0xBF8803B0;
sfr unsigned long   volatile C1FIFOUA1CLR     absolute 0xBF8803B4;
sfr unsigned long   volatile C1FIFOUA1SET     absolute 0xBF8803B8;
sfr unsigned long   volatile C1FIFOUA1INV     absolute 0xBF8803BC;
sfr atomic unsigned long   volatile C1FIFOCI1        absolute 0xBF8803C0;
    sbit  CFIFOCI0_C1FIFOCI1_bit at C1FIFOCI1.B0;
    sbit  CFIFOCI1_C1FIFOCI1_bit at C1FIFOCI1.B1;
    sbit  CFIFOCI2_C1FIFOCI1_bit at C1FIFOCI1.B2;
    sbit  CFIFOCI3_C1FIFOCI1_bit at C1FIFOCI1.B3;
    sbit  CFIFOCI4_C1FIFOCI1_bit at C1FIFOCI1.B4;
sfr unsigned long   volatile C1FIFOCI1CLR     absolute 0xBF8803C4;
sfr unsigned long   volatile C1FIFOCI1SET     absolute 0xBF8803C8;
sfr unsigned long   volatile C1FIFOCI1INV     absolute 0xBF8803CC;
sfr atomic unsigned long   volatile C1FIFOCON2       absolute 0xBF8803D0;
    sbit  TXPRI0_C1FIFOCON2_bit at C1FIFOCON2.B0;
    sbit  TXPRI1_C1FIFOCON2_bit at C1FIFOCON2.B1;
    sbit  RTREN_C1FIFOCON2_bit at C1FIFOCON2.B2;
    sbit  TXREQ_C1FIFOCON2_bit at C1FIFOCON2.B3;
    sbit  TXERR_C1FIFOCON2_bit at C1FIFOCON2.B4;
    sbit  TXLARB_C1FIFOCON2_bit at C1FIFOCON2.B5;
    sbit  TXABAT_C1FIFOCON2_bit at C1FIFOCON2.B6;
    sbit  TXEN_C1FIFOCON2_bit at C1FIFOCON2.B7;
    sbit  DONLY_C1FIFOCON2_bit at C1FIFOCON2.B12;
    sbit  UINC_C1FIFOCON2_bit at C1FIFOCON2.B13;
    sbit  FRESET_C1FIFOCON2_bit at C1FIFOCON2.B14;
    sbit  FSIZE0_C1FIFOCON2_bit at C1FIFOCON2.B16;
    sbit  FSIZE1_C1FIFOCON2_bit at C1FIFOCON2.B17;
    sbit  FSIZE2_C1FIFOCON2_bit at C1FIFOCON2.B18;
    sbit  FSIZE3_C1FIFOCON2_bit at C1FIFOCON2.B19;
    sbit  FSIZE4_C1FIFOCON2_bit at C1FIFOCON2.B20;
sfr unsigned long   volatile C1FIFOCON2CLR    absolute 0xBF8803D4;
sfr unsigned long   volatile C1FIFOCON2SET    absolute 0xBF8803D8;
sfr unsigned long   volatile C1FIFOCON2INV    absolute 0xBF8803DC;
sfr atomic unsigned long   volatile C1FIFOINT2       absolute 0xBF8803E0;
    sbit  RXNEMPTYIF_C1FIFOINT2_bit at C1FIFOINT2.B0;
    sbit  RXHALFIF_C1FIFOINT2_bit at C1FIFOINT2.B1;
    sbit  RXFULLIF_C1FIFOINT2_bit at C1FIFOINT2.B2;
    sbit  RXOVFLIF_C1FIFOINT2_bit at C1FIFOINT2.B3;
    sbit  TXEMPTYIF_C1FIFOINT2_bit at C1FIFOINT2.B8;
    sbit  TXHALFIF_C1FIFOINT2_bit at C1FIFOINT2.B9;
    sbit  TXNFULLIF_C1FIFOINT2_bit at C1FIFOINT2.B10;
    sbit  RXNEMPTYIE_C1FIFOINT2_bit at C1FIFOINT2.B16;
    sbit  RXHALFIE_C1FIFOINT2_bit at C1FIFOINT2.B17;
    sbit  RXFULLIE_C1FIFOINT2_bit at C1FIFOINT2.B18;
    sbit  RXOVFLIE_C1FIFOINT2_bit at C1FIFOINT2.B19;
    sbit  TXEMPTYIE_C1FIFOINT2_bit at C1FIFOINT2.B24;
    sbit  TXHALFIE_C1FIFOINT2_bit at C1FIFOINT2.B25;
    sbit  TXNFULLIE_C1FIFOINT2_bit at C1FIFOINT2.B26;
sfr unsigned long   volatile C1FIFOINT2CLR    absolute 0xBF8803E4;
sfr unsigned long   volatile C1FIFOINT2SET    absolute 0xBF8803E8;
sfr unsigned long   volatile C1FIFOINT2INV    absolute 0xBF8803EC;
sfr atomic unsigned long   volatile C1FIFOUA2        absolute 0xBF8803F0;
sfr unsigned long   volatile C1FIFOUA2CLR     absolute 0xBF8803F4;
sfr unsigned long   volatile C1FIFOUA2SET     absolute 0xBF8803F8;
sfr unsigned long   volatile C1FIFOUA2INV     absolute 0xBF8803FC;
sfr atomic unsigned long   volatile C1FIFOCI2        absolute 0xBF880400;
    sbit  CFIFOCI0_C1FIFOCI2_bit at C1FIFOCI2.B0;
    sbit  CFIFOCI1_C1FIFOCI2_bit at C1FIFOCI2.B1;
    sbit  CFIFOCI2_C1FIFOCI2_bit at C1FIFOCI2.B2;
    sbit  CFIFOCI3_C1FIFOCI2_bit at C1FIFOCI2.B3;
    sbit  CFIFOCI4_C1FIFOCI2_bit at C1FIFOCI2.B4;
sfr unsigned long   volatile C1FIFOCI2CLR     absolute 0xBF880404;
sfr unsigned long   volatile C1FIFOCI2SET     absolute 0xBF880408;
sfr unsigned long   volatile C1FIFOCI2INV     absolute 0xBF88040C;
sfr atomic unsigned long   volatile C1FIFOCON3       absolute 0xBF880410;
    sbit  TXPRI0_C1FIFOCON3_bit at C1FIFOCON3.B0;
    sbit  TXPRI1_C1FIFOCON3_bit at C1FIFOCON3.B1;
    sbit  RTREN_C1FIFOCON3_bit at C1FIFOCON3.B2;
    sbit  TXREQ_C1FIFOCON3_bit at C1FIFOCON3.B3;
    sbit  TXERR_C1FIFOCON3_bit at C1FIFOCON3.B4;
    sbit  TXLARB_C1FIFOCON3_bit at C1FIFOCON3.B5;
    sbit  TXABAT_C1FIFOCON3_bit at C1FIFOCON3.B6;
    sbit  TXEN_C1FIFOCON3_bit at C1FIFOCON3.B7;
    sbit  DONLY_C1FIFOCON3_bit at C1FIFOCON3.B12;
    sbit  UINC_C1FIFOCON3_bit at C1FIFOCON3.B13;
    sbit  FRESET_C1FIFOCON3_bit at C1FIFOCON3.B14;
    sbit  FSIZE0_C1FIFOCON3_bit at C1FIFOCON3.B16;
    sbit  FSIZE1_C1FIFOCON3_bit at C1FIFOCON3.B17;
    sbit  FSIZE2_C1FIFOCON3_bit at C1FIFOCON3.B18;
    sbit  FSIZE3_C1FIFOCON3_bit at C1FIFOCON3.B19;
    sbit  FSIZE4_C1FIFOCON3_bit at C1FIFOCON3.B20;
sfr unsigned long   volatile C1FIFOCON3CLR    absolute 0xBF880414;
sfr unsigned long   volatile C1FIFOCON3SET    absolute 0xBF880418;
sfr unsigned long   volatile C1FIFOCON3INV    absolute 0xBF88041C;
sfr atomic unsigned long   volatile C1FIFOINT3       absolute 0xBF880420;
    sbit  RXNEMPTYIF_C1FIFOINT3_bit at C1FIFOINT3.B0;
    sbit  RXHALFIF_C1FIFOINT3_bit at C1FIFOINT3.B1;
    sbit  RXFULLIF_C1FIFOINT3_bit at C1FIFOINT3.B2;
    sbit  RXOVFLIF_C1FIFOINT3_bit at C1FIFOINT3.B3;
    sbit  TXEMPTYIF_C1FIFOINT3_bit at C1FIFOINT3.B8;
    sbit  TXHALFIF_C1FIFOINT3_bit at C1FIFOINT3.B9;
    sbit  TXNFULLIF_C1FIFOINT3_bit at C1FIFOINT3.B10;
    sbit  RXNEMPTYIE_C1FIFOINT3_bit at C1FIFOINT3.B16;
    sbit  RXHALFIE_C1FIFOINT3_bit at C1FIFOINT3.B17;
    sbit  RXFULLIE_C1FIFOINT3_bit at C1FIFOINT3.B18;
    sbit  RXOVFLIE_C1FIFOINT3_bit at C1FIFOINT3.B19;
    sbit  TXEMPTYIE_C1FIFOINT3_bit at C1FIFOINT3.B24;
    sbit  TXHALFIE_C1FIFOINT3_bit at C1FIFOINT3.B25;
    sbit  TXNFULLIE_C1FIFOINT3_bit at C1FIFOINT3.B26;
sfr unsigned long   volatile C1FIFOINT3CLR    absolute 0xBF880424;
sfr unsigned long   volatile C1FIFOINT3SET    absolute 0xBF880428;
sfr unsigned long   volatile C1FIFOINT3INV    absolute 0xBF88042C;
sfr atomic unsigned long   volatile C1FIFOUA3        absolute 0xBF880430;
sfr unsigned long   volatile C1FIFOUA3CLR     absolute 0xBF880434;
sfr unsigned long   volatile C1FIFOUA3SET     absolute 0xBF880438;
sfr unsigned long   volatile C1FIFOUA3INV     absolute 0xBF88043C;
sfr atomic unsigned long   volatile C1FIFOCI3        absolute 0xBF880440;
    sbit  CFIFOCI0_C1FIFOCI3_bit at C1FIFOCI3.B0;
    sbit  CFIFOCI1_C1FIFOCI3_bit at C1FIFOCI3.B1;
    sbit  CFIFOCI2_C1FIFOCI3_bit at C1FIFOCI3.B2;
    sbit  CFIFOCI3_C1FIFOCI3_bit at C1FIFOCI3.B3;
    sbit  CFIFOCI4_C1FIFOCI3_bit at C1FIFOCI3.B4;
sfr unsigned long   volatile C1FIFOCI3CLR     absolute 0xBF880444;
sfr unsigned long   volatile C1FIFOCI3SET     absolute 0xBF880448;
sfr unsigned long   volatile C1FIFOCI3INV     absolute 0xBF88044C;
sfr atomic unsigned long   volatile C1FIFOCON4       absolute 0xBF880450;
    sbit  TXPRI0_C1FIFOCON4_bit at C1FIFOCON4.B0;
    sbit  TXPRI1_C1FIFOCON4_bit at C1FIFOCON4.B1;
    sbit  RTREN_C1FIFOCON4_bit at C1FIFOCON4.B2;
    sbit  TXREQ_C1FIFOCON4_bit at C1FIFOCON4.B3;
    sbit  TXERR_C1FIFOCON4_bit at C1FIFOCON4.B4;
    sbit  TXLARB_C1FIFOCON4_bit at C1FIFOCON4.B5;
    sbit  TXABAT_C1FIFOCON4_bit at C1FIFOCON4.B6;
    sbit  TXEN_C1FIFOCON4_bit at C1FIFOCON4.B7;
    sbit  DONLY_C1FIFOCON4_bit at C1FIFOCON4.B12;
    sbit  UINC_C1FIFOCON4_bit at C1FIFOCON4.B13;
    sbit  FRESET_C1FIFOCON4_bit at C1FIFOCON4.B14;
    sbit  FSIZE0_C1FIFOCON4_bit at C1FIFOCON4.B16;
    sbit  FSIZE1_C1FIFOCON4_bit at C1FIFOCON4.B17;
    sbit  FSIZE2_C1FIFOCON4_bit at C1FIFOCON4.B18;
    sbit  FSIZE3_C1FIFOCON4_bit at C1FIFOCON4.B19;
    sbit  FSIZE4_C1FIFOCON4_bit at C1FIFOCON4.B20;
sfr unsigned long   volatile C1FIFOCON4CLR    absolute 0xBF880454;
sfr unsigned long   volatile C1FIFOCON4SET    absolute 0xBF880458;
sfr unsigned long   volatile C1FIFOCON4INV    absolute 0xBF88045C;
sfr atomic unsigned long   volatile C1FIFOINT4       absolute 0xBF880460;
    sbit  RXNEMPTYIF_C1FIFOINT4_bit at C1FIFOINT4.B0;
    sbit  RXHALFIF_C1FIFOINT4_bit at C1FIFOINT4.B1;
    sbit  RXFULLIF_C1FIFOINT4_bit at C1FIFOINT4.B2;
    sbit  RXOVFLIF_C1FIFOINT4_bit at C1FIFOINT4.B3;
    sbit  TXEMPTYIF_C1FIFOINT4_bit at C1FIFOINT4.B8;
    sbit  TXHALFIF_C1FIFOINT4_bit at C1FIFOINT4.B9;
    sbit  TXNFULLIF_C1FIFOINT4_bit at C1FIFOINT4.B10;
    sbit  RXNEMPTYIE_C1FIFOINT4_bit at C1FIFOINT4.B16;
    sbit  RXHALFIE_C1FIFOINT4_bit at C1FIFOINT4.B17;
    sbit  RXFULLIE_C1FIFOINT4_bit at C1FIFOINT4.B18;
    sbit  RXOVFLIE_C1FIFOINT4_bit at C1FIFOINT4.B19;
    sbit  TXEMPTYIE_C1FIFOINT4_bit at C1FIFOINT4.B24;
    sbit  TXHALFIE_C1FIFOINT4_bit at C1FIFOINT4.B25;
    sbit  TXNFULLIE_C1FIFOINT4_bit at C1FIFOINT4.B26;
sfr unsigned long   volatile C1FIFOINT4CLR    absolute 0xBF880464;
sfr unsigned long   volatile C1FIFOINT4SET    absolute 0xBF880468;
sfr unsigned long   volatile C1FIFOINT4INV    absolute 0xBF88046C;
sfr atomic unsigned long   volatile C1FIFOUA4        absolute 0xBF880470;
sfr unsigned long   volatile C1FIFOUA4CLR     absolute 0xBF880474;
sfr unsigned long   volatile C1FIFOUA4SET     absolute 0xBF880478;
sfr unsigned long   volatile C1FIFOUA4INV     absolute 0xBF88047C;
sfr atomic unsigned long   volatile C1FIFOCI4        absolute 0xBF880480;
    sbit  CFIFOCI0_C1FIFOCI4_bit at C1FIFOCI4.B0;
    sbit  CFIFOCI1_C1FIFOCI4_bit at C1FIFOCI4.B1;
    sbit  CFIFOCI2_C1FIFOCI4_bit at C1FIFOCI4.B2;
    sbit  CFIFOCI3_C1FIFOCI4_bit at C1FIFOCI4.B3;
    sbit  CFIFOCI4_C1FIFOCI4_bit at C1FIFOCI4.B4;
sfr unsigned long   volatile C1FIFOCI4CLR     absolute 0xBF880484;
sfr unsigned long   volatile C1FIFOCI4SET     absolute 0xBF880488;
sfr unsigned long   volatile C1FIFOCI4INV     absolute 0xBF88048C;
sfr atomic unsigned long   volatile C1FIFOCON5       absolute 0xBF880490;
    sbit  TXPRI0_C1FIFOCON5_bit at C1FIFOCON5.B0;
    sbit  TXPRI1_C1FIFOCON5_bit at C1FIFOCON5.B1;
    sbit  RTREN_C1FIFOCON5_bit at C1FIFOCON5.B2;
    sbit  TXREQ_C1FIFOCON5_bit at C1FIFOCON5.B3;
    sbit  TXERR_C1FIFOCON5_bit at C1FIFOCON5.B4;
    sbit  TXLARB_C1FIFOCON5_bit at C1FIFOCON5.B5;
    sbit  TXABAT_C1FIFOCON5_bit at C1FIFOCON5.B6;
    sbit  TXEN_C1FIFOCON5_bit at C1FIFOCON5.B7;
    sbit  DONLY_C1FIFOCON5_bit at C1FIFOCON5.B12;
    sbit  UINC_C1FIFOCON5_bit at C1FIFOCON5.B13;
    sbit  FRESET_C1FIFOCON5_bit at C1FIFOCON5.B14;
    sbit  FSIZE0_C1FIFOCON5_bit at C1FIFOCON5.B16;
    sbit  FSIZE1_C1FIFOCON5_bit at C1FIFOCON5.B17;
    sbit  FSIZE2_C1FIFOCON5_bit at C1FIFOCON5.B18;
    sbit  FSIZE3_C1FIFOCON5_bit at C1FIFOCON5.B19;
    sbit  FSIZE4_C1FIFOCON5_bit at C1FIFOCON5.B20;
sfr unsigned long   volatile C1FIFOCON5CLR    absolute 0xBF880494;
sfr unsigned long   volatile C1FIFOCON5SET    absolute 0xBF880498;
sfr unsigned long   volatile C1FIFOCON5INV    absolute 0xBF88049C;
sfr atomic unsigned long   volatile C1FIFOINT5       absolute 0xBF8804A0;
    sbit  RXNEMPTYIF_C1FIFOINT5_bit at C1FIFOINT5.B0;
    sbit  RXHALFIF_C1FIFOINT5_bit at C1FIFOINT5.B1;
    sbit  RXFULLIF_C1FIFOINT5_bit at C1FIFOINT5.B2;
    sbit  RXOVFLIF_C1FIFOINT5_bit at C1FIFOINT5.B3;
    sbit  TXEMPTYIF_C1FIFOINT5_bit at C1FIFOINT5.B8;
    sbit  TXHALFIF_C1FIFOINT5_bit at C1FIFOINT5.B9;
    sbit  TXNFULLIF_C1FIFOINT5_bit at C1FIFOINT5.B10;
    sbit  RXNEMPTYIE_C1FIFOINT5_bit at C1FIFOINT5.B16;
    sbit  RXHALFIE_C1FIFOINT5_bit at C1FIFOINT5.B17;
    sbit  RXFULLIE_C1FIFOINT5_bit at C1FIFOINT5.B18;
    sbit  RXOVFLIE_C1FIFOINT5_bit at C1FIFOINT5.B19;
    sbit  TXEMPTYIE_C1FIFOINT5_bit at C1FIFOINT5.B24;
    sbit  TXHALFIE_C1FIFOINT5_bit at C1FIFOINT5.B25;
    sbit  TXNFULLIE_C1FIFOINT5_bit at C1FIFOINT5.B26;
sfr unsigned long   volatile C1FIFOINT5CLR    absolute 0xBF8804A4;
sfr unsigned long   volatile C1FIFOINT5SET    absolute 0xBF8804A8;
sfr unsigned long   volatile C1FIFOINT5INV    absolute 0xBF8804AC;
sfr atomic unsigned long   volatile C1FIFOUA5        absolute 0xBF8804B0;
sfr unsigned long   volatile C1FIFOUA5CLR     absolute 0xBF8804B4;
sfr unsigned long   volatile C1FIFOUA5SET     absolute 0xBF8804B8;
sfr unsigned long   volatile C1FIFOUA5INV     absolute 0xBF8804BC;
sfr atomic unsigned long   volatile C1FIFOCI5        absolute 0xBF8804C0;
    sbit  CFIFOCI0_C1FIFOCI5_bit at C1FIFOCI5.B0;
    sbit  CFIFOCI1_C1FIFOCI5_bit at C1FIFOCI5.B1;
    sbit  CFIFOCI2_C1FIFOCI5_bit at C1FIFOCI5.B2;
    sbit  CFIFOCI3_C1FIFOCI5_bit at C1FIFOCI5.B3;
    sbit  CFIFOCI4_C1FIFOCI5_bit at C1FIFOCI5.B4;
sfr unsigned long   volatile C1FIFOCI5CLR     absolute 0xBF8804C4;
sfr unsigned long   volatile C1FIFOCI5SET     absolute 0xBF8804C8;
sfr unsigned long   volatile C1FIFOCI5INV     absolute 0xBF8804CC;
sfr atomic unsigned long   volatile C1FIFOCON6       absolute 0xBF8804D0;
    sbit  TXPRI0_C1FIFOCON6_bit at C1FIFOCON6.B0;
    sbit  TXPRI1_C1FIFOCON6_bit at C1FIFOCON6.B1;
    sbit  RTREN_C1FIFOCON6_bit at C1FIFOCON6.B2;
    sbit  TXREQ_C1FIFOCON6_bit at C1FIFOCON6.B3;
    sbit  TXERR_C1FIFOCON6_bit at C1FIFOCON6.B4;
    sbit  TXLARB_C1FIFOCON6_bit at C1FIFOCON6.B5;
    sbit  TXABAT_C1FIFOCON6_bit at C1FIFOCON6.B6;
    sbit  TXEN_C1FIFOCON6_bit at C1FIFOCON6.B7;
    sbit  DONLY_C1FIFOCON6_bit at C1FIFOCON6.B12;
    sbit  UINC_C1FIFOCON6_bit at C1FIFOCON6.B13;
    sbit  FRESET_C1FIFOCON6_bit at C1FIFOCON6.B14;
    sbit  FSIZE0_C1FIFOCON6_bit at C1FIFOCON6.B16;
    sbit  FSIZE1_C1FIFOCON6_bit at C1FIFOCON6.B17;
    sbit  FSIZE2_C1FIFOCON6_bit at C1FIFOCON6.B18;
    sbit  FSIZE3_C1FIFOCON6_bit at C1FIFOCON6.B19;
    sbit  FSIZE4_C1FIFOCON6_bit at C1FIFOCON6.B20;
sfr unsigned long   volatile C1FIFOCON6CLR    absolute 0xBF8804D4;
sfr unsigned long   volatile C1FIFOCON6SET    absolute 0xBF8804D8;
sfr unsigned long   volatile C1FIFOCON6INV    absolute 0xBF8804DC;
sfr atomic unsigned long   volatile C1FIFOINT6       absolute 0xBF8804E0;
    sbit  RXNEMPTYIF_C1FIFOINT6_bit at C1FIFOINT6.B0;
    sbit  RXHALFIF_C1FIFOINT6_bit at C1FIFOINT6.B1;
    sbit  RXFULLIF_C1FIFOINT6_bit at C1FIFOINT6.B2;
    sbit  RXOVFLIF_C1FIFOINT6_bit at C1FIFOINT6.B3;
    sbit  TXEMPTYIF_C1FIFOINT6_bit at C1FIFOINT6.B8;
    sbit  TXHALFIF_C1FIFOINT6_bit at C1FIFOINT6.B9;
    sbit  TXNFULLIF_C1FIFOINT6_bit at C1FIFOINT6.B10;
    sbit  RXNEMPTYIE_C1FIFOINT6_bit at C1FIFOINT6.B16;
    sbit  RXHALFIE_C1FIFOINT6_bit at C1FIFOINT6.B17;
    sbit  RXFULLIE_C1FIFOINT6_bit at C1FIFOINT6.B18;
    sbit  RXOVFLIE_C1FIFOINT6_bit at C1FIFOINT6.B19;
    sbit  TXEMPTYIE_C1FIFOINT6_bit at C1FIFOINT6.B24;
    sbit  TXHALFIE_C1FIFOINT6_bit at C1FIFOINT6.B25;
    sbit  TXNFULLIE_C1FIFOINT6_bit at C1FIFOINT6.B26;
sfr unsigned long   volatile C1FIFOINT6CLR    absolute 0xBF8804E4;
sfr unsigned long   volatile C1FIFOINT6SET    absolute 0xBF8804E8;
sfr unsigned long   volatile C1FIFOINT6INV    absolute 0xBF8804EC;
sfr atomic unsigned long   volatile C1FIFOUA6        absolute 0xBF8804F0;
sfr unsigned long   volatile C1FIFOUA6CLR     absolute 0xBF8804F4;
sfr unsigned long   volatile C1FIFOUA6SET     absolute 0xBF8804F8;
sfr unsigned long   volatile C1FIFOUA6INV     absolute 0xBF8804FC;
sfr atomic unsigned long   volatile C1FIFOCI6        absolute 0xBF880500;
    sbit  CFIFOCI0_C1FIFOCI6_bit at C1FIFOCI6.B0;
    sbit  CFIFOCI1_C1FIFOCI6_bit at C1FIFOCI6.B1;
    sbit  CFIFOCI2_C1FIFOCI6_bit at C1FIFOCI6.B2;
    sbit  CFIFOCI3_C1FIFOCI6_bit at C1FIFOCI6.B3;
    sbit  CFIFOCI4_C1FIFOCI6_bit at C1FIFOCI6.B4;
sfr unsigned long   volatile C1FIFOCI6CLR     absolute 0xBF880504;
sfr unsigned long   volatile C1FIFOCI6SET     absolute 0xBF880508;
sfr unsigned long   volatile C1FIFOCI6INV     absolute 0xBF88050C;
sfr atomic unsigned long   volatile C1FIFOCON7       absolute 0xBF880510;
    sbit  TXPRI0_C1FIFOCON7_bit at C1FIFOCON7.B0;
    sbit  TXPRI1_C1FIFOCON7_bit at C1FIFOCON7.B1;
    sbit  RTREN_C1FIFOCON7_bit at C1FIFOCON7.B2;
    sbit  TXREQ_C1FIFOCON7_bit at C1FIFOCON7.B3;
    sbit  TXERR_C1FIFOCON7_bit at C1FIFOCON7.B4;
    sbit  TXLARB_C1FIFOCON7_bit at C1FIFOCON7.B5;
    sbit  TXABAT_C1FIFOCON7_bit at C1FIFOCON7.B6;
    sbit  TXEN_C1FIFOCON7_bit at C1FIFOCON7.B7;
    sbit  DONLY_C1FIFOCON7_bit at C1FIFOCON7.B12;
    sbit  UINC_C1FIFOCON7_bit at C1FIFOCON7.B13;
    sbit  FRESET_C1FIFOCON7_bit at C1FIFOCON7.B14;
    sbit  FSIZE0_C1FIFOCON7_bit at C1FIFOCON7.B16;
    sbit  FSIZE1_C1FIFOCON7_bit at C1FIFOCON7.B17;
    sbit  FSIZE2_C1FIFOCON7_bit at C1FIFOCON7.B18;
    sbit  FSIZE3_C1FIFOCON7_bit at C1FIFOCON7.B19;
    sbit  FSIZE4_C1FIFOCON7_bit at C1FIFOCON7.B20;
sfr unsigned long   volatile C1FIFOCON7CLR    absolute 0xBF880514;
sfr unsigned long   volatile C1FIFOCON7SET    absolute 0xBF880518;
sfr unsigned long   volatile C1FIFOCON7INV    absolute 0xBF88051C;
sfr atomic unsigned long   volatile C1FIFOINT7       absolute 0xBF880520;
    sbit  RXNEMPTYIF_C1FIFOINT7_bit at C1FIFOINT7.B0;
    sbit  RXHALFIF_C1FIFOINT7_bit at C1FIFOINT7.B1;
    sbit  RXFULLIF_C1FIFOINT7_bit at C1FIFOINT7.B2;
    sbit  RXOVFLIF_C1FIFOINT7_bit at C1FIFOINT7.B3;
    sbit  TXEMPTYIF_C1FIFOINT7_bit at C1FIFOINT7.B8;
    sbit  TXHALFIF_C1FIFOINT7_bit at C1FIFOINT7.B9;
    sbit  TXNFULLIF_C1FIFOINT7_bit at C1FIFOINT7.B10;
    sbit  RXNEMPTYIE_C1FIFOINT7_bit at C1FIFOINT7.B16;
    sbit  RXHALFIE_C1FIFOINT7_bit at C1FIFOINT7.B17;
    sbit  RXFULLIE_C1FIFOINT7_bit at C1FIFOINT7.B18;
    sbit  RXOVFLIE_C1FIFOINT7_bit at C1FIFOINT7.B19;
    sbit  TXEMPTYIE_C1FIFOINT7_bit at C1FIFOINT7.B24;
    sbit  TXHALFIE_C1FIFOINT7_bit at C1FIFOINT7.B25;
    sbit  TXNFULLIE_C1FIFOINT7_bit at C1FIFOINT7.B26;
sfr unsigned long   volatile C1FIFOINT7CLR    absolute 0xBF880524;
sfr unsigned long   volatile C1FIFOINT7SET    absolute 0xBF880528;
sfr unsigned long   volatile C1FIFOINT7INV    absolute 0xBF88052C;
sfr atomic unsigned long   volatile C1FIFOUA7        absolute 0xBF880530;
sfr unsigned long   volatile C1FIFOUA7CLR     absolute 0xBF880534;
sfr unsigned long   volatile C1FIFOUA7SET     absolute 0xBF880538;
sfr unsigned long   volatile C1FIFOUA7INV     absolute 0xBF88053C;
sfr atomic unsigned long   volatile C1FIFOCI7        absolute 0xBF880540;
    sbit  CFIFOCI0_C1FIFOCI7_bit at C1FIFOCI7.B0;
    sbit  CFIFOCI1_C1FIFOCI7_bit at C1FIFOCI7.B1;
    sbit  CFIFOCI2_C1FIFOCI7_bit at C1FIFOCI7.B2;
    sbit  CFIFOCI3_C1FIFOCI7_bit at C1FIFOCI7.B3;
    sbit  CFIFOCI4_C1FIFOCI7_bit at C1FIFOCI7.B4;
sfr unsigned long   volatile C1FIFOCI7CLR     absolute 0xBF880544;
sfr unsigned long   volatile C1FIFOCI7SET     absolute 0xBF880548;
sfr unsigned long   volatile C1FIFOCI7INV     absolute 0xBF88054C;
sfr atomic unsigned long   volatile C1FIFOCON8       absolute 0xBF880550;
    sbit  TXPRI0_C1FIFOCON8_bit at C1FIFOCON8.B0;
    sbit  TXPRI1_C1FIFOCON8_bit at C1FIFOCON8.B1;
    sbit  RTREN_C1FIFOCON8_bit at C1FIFOCON8.B2;
    sbit  TXREQ_C1FIFOCON8_bit at C1FIFOCON8.B3;
    sbit  TXERR_C1FIFOCON8_bit at C1FIFOCON8.B4;
    sbit  TXLARB_C1FIFOCON8_bit at C1FIFOCON8.B5;
    sbit  TXABAT_C1FIFOCON8_bit at C1FIFOCON8.B6;
    sbit  TXEN_C1FIFOCON8_bit at C1FIFOCON8.B7;
    sbit  DONLY_C1FIFOCON8_bit at C1FIFOCON8.B12;
    sbit  UINC_C1FIFOCON8_bit at C1FIFOCON8.B13;
    sbit  FRESET_C1FIFOCON8_bit at C1FIFOCON8.B14;
    sbit  FSIZE0_C1FIFOCON8_bit at C1FIFOCON8.B16;
    sbit  FSIZE1_C1FIFOCON8_bit at C1FIFOCON8.B17;
    sbit  FSIZE2_C1FIFOCON8_bit at C1FIFOCON8.B18;
    sbit  FSIZE3_C1FIFOCON8_bit at C1FIFOCON8.B19;
    sbit  FSIZE4_C1FIFOCON8_bit at C1FIFOCON8.B20;
sfr unsigned long   volatile C1FIFOCON8CLR    absolute 0xBF880554;
sfr unsigned long   volatile C1FIFOCON8SET    absolute 0xBF880558;
sfr unsigned long   volatile C1FIFOCON8INV    absolute 0xBF88055C;
sfr atomic unsigned long   volatile C1FIFOINT8       absolute 0xBF880560;
    sbit  RXNEMPTYIF_C1FIFOINT8_bit at C1FIFOINT8.B0;
    sbit  RXHALFIF_C1FIFOINT8_bit at C1FIFOINT8.B1;
    sbit  RXFULLIF_C1FIFOINT8_bit at C1FIFOINT8.B2;
    sbit  RXOVFLIF_C1FIFOINT8_bit at C1FIFOINT8.B3;
    sbit  TXEMPTYIF_C1FIFOINT8_bit at C1FIFOINT8.B8;
    sbit  TXHALFIF_C1FIFOINT8_bit at C1FIFOINT8.B9;
    sbit  TXNFULLIF_C1FIFOINT8_bit at C1FIFOINT8.B10;
    sbit  RXNEMPTYIE_C1FIFOINT8_bit at C1FIFOINT8.B16;
    sbit  RXHALFIE_C1FIFOINT8_bit at C1FIFOINT8.B17;
    sbit  RXFULLIE_C1FIFOINT8_bit at C1FIFOINT8.B18;
    sbit  RXOVFLIE_C1FIFOINT8_bit at C1FIFOINT8.B19;
    sbit  TXEMPTYIE_C1FIFOINT8_bit at C1FIFOINT8.B24;
    sbit  TXHALFIE_C1FIFOINT8_bit at C1FIFOINT8.B25;
    sbit  TXNFULLIE_C1FIFOINT8_bit at C1FIFOINT8.B26;
sfr unsigned long   volatile C1FIFOINT8CLR    absolute 0xBF880564;
sfr unsigned long   volatile C1FIFOINT8SET    absolute 0xBF880568;
sfr unsigned long   volatile C1FIFOINT8INV    absolute 0xBF88056C;
sfr atomic unsigned long   volatile C1FIFOUA8        absolute 0xBF880570;
sfr unsigned long   volatile C1FIFOUA8CLR     absolute 0xBF880574;
sfr unsigned long   volatile C1FIFOUA8SET     absolute 0xBF880578;
sfr unsigned long   volatile C1FIFOUA8INV     absolute 0xBF88057C;
sfr atomic unsigned long   volatile C1FIFOCI8        absolute 0xBF880580;
    sbit  CFIFOCI0_C1FIFOCI8_bit at C1FIFOCI8.B0;
    sbit  CFIFOCI1_C1FIFOCI8_bit at C1FIFOCI8.B1;
    sbit  CFIFOCI2_C1FIFOCI8_bit at C1FIFOCI8.B2;
    sbit  CFIFOCI3_C1FIFOCI8_bit at C1FIFOCI8.B3;
    sbit  CFIFOCI4_C1FIFOCI8_bit at C1FIFOCI8.B4;
sfr unsigned long   volatile C1FIFOCI8CLR     absolute 0xBF880584;
sfr unsigned long   volatile C1FIFOCI8SET     absolute 0xBF880588;
sfr unsigned long   volatile C1FIFOCI8INV     absolute 0xBF88058C;
sfr atomic unsigned long   volatile C1FIFOCON9       absolute 0xBF880590;
    sbit  TXPRI0_C1FIFOCON9_bit at C1FIFOCON9.B0;
    sbit  TXPRI1_C1FIFOCON9_bit at C1FIFOCON9.B1;
    sbit  RTREN_C1FIFOCON9_bit at C1FIFOCON9.B2;
    sbit  TXREQ_C1FIFOCON9_bit at C1FIFOCON9.B3;
    sbit  TXERR_C1FIFOCON9_bit at C1FIFOCON9.B4;
    sbit  TXLARB_C1FIFOCON9_bit at C1FIFOCON9.B5;
    sbit  TXABAT_C1FIFOCON9_bit at C1FIFOCON9.B6;
    sbit  TXEN_C1FIFOCON9_bit at C1FIFOCON9.B7;
    sbit  DONLY_C1FIFOCON9_bit at C1FIFOCON9.B12;
    sbit  UINC_C1FIFOCON9_bit at C1FIFOCON9.B13;
    sbit  FRESET_C1FIFOCON9_bit at C1FIFOCON9.B14;
    sbit  FSIZE0_C1FIFOCON9_bit at C1FIFOCON9.B16;
    sbit  FSIZE1_C1FIFOCON9_bit at C1FIFOCON9.B17;
    sbit  FSIZE2_C1FIFOCON9_bit at C1FIFOCON9.B18;
    sbit  FSIZE3_C1FIFOCON9_bit at C1FIFOCON9.B19;
    sbit  FSIZE4_C1FIFOCON9_bit at C1FIFOCON9.B20;
sfr unsigned long   volatile C1FIFOCON9CLR    absolute 0xBF880594;
sfr unsigned long   volatile C1FIFOCON9SET    absolute 0xBF880598;
sfr unsigned long   volatile C1FIFOCON9INV    absolute 0xBF88059C;
sfr atomic unsigned long   volatile C1FIFOINT9       absolute 0xBF8805A0;
    sbit  RXNEMPTYIF_C1FIFOINT9_bit at C1FIFOINT9.B0;
    sbit  RXHALFIF_C1FIFOINT9_bit at C1FIFOINT9.B1;
    sbit  RXFULLIF_C1FIFOINT9_bit at C1FIFOINT9.B2;
    sbit  RXOVFLIF_C1FIFOINT9_bit at C1FIFOINT9.B3;
    sbit  TXEMPTYIF_C1FIFOINT9_bit at C1FIFOINT9.B8;
    sbit  TXHALFIF_C1FIFOINT9_bit at C1FIFOINT9.B9;
    sbit  TXNFULLIF_C1FIFOINT9_bit at C1FIFOINT9.B10;
    sbit  RXNEMPTYIE_C1FIFOINT9_bit at C1FIFOINT9.B16;
    sbit  RXHALFIE_C1FIFOINT9_bit at C1FIFOINT9.B17;
    sbit  RXFULLIE_C1FIFOINT9_bit at C1FIFOINT9.B18;
    sbit  RXOVFLIE_C1FIFOINT9_bit at C1FIFOINT9.B19;
    sbit  TXEMPTYIE_C1FIFOINT9_bit at C1FIFOINT9.B24;
    sbit  TXHALFIE_C1FIFOINT9_bit at C1FIFOINT9.B25;
    sbit  TXNFULLIE_C1FIFOINT9_bit at C1FIFOINT9.B26;
sfr unsigned long   volatile C1FIFOINT9CLR    absolute 0xBF8805A4;
sfr unsigned long   volatile C1FIFOINT9SET    absolute 0xBF8805A8;
sfr unsigned long   volatile C1FIFOINT9INV    absolute 0xBF8805AC;
sfr atomic unsigned long   volatile C1FIFOUA9        absolute 0xBF8805B0;
sfr unsigned long   volatile C1FIFOUA9CLR     absolute 0xBF8805B4;
sfr unsigned long   volatile C1FIFOUA9SET     absolute 0xBF8805B8;
sfr unsigned long   volatile C1FIFOUA9INV     absolute 0xBF8805BC;
sfr atomic unsigned long   volatile C1FIFOCI9        absolute 0xBF8805C0;
    sbit  CFIFOCI0_C1FIFOCI9_bit at C1FIFOCI9.B0;
    sbit  CFIFOCI1_C1FIFOCI9_bit at C1FIFOCI9.B1;
    sbit  CFIFOCI2_C1FIFOCI9_bit at C1FIFOCI9.B2;
    sbit  CFIFOCI3_C1FIFOCI9_bit at C1FIFOCI9.B3;
    sbit  CFIFOCI4_C1FIFOCI9_bit at C1FIFOCI9.B4;
sfr unsigned long   volatile C1FIFOCI9CLR     absolute 0xBF8805C4;
sfr unsigned long   volatile C1FIFOCI9SET     absolute 0xBF8805C8;
sfr unsigned long   volatile C1FIFOCI9INV     absolute 0xBF8805CC;
sfr atomic unsigned long   volatile C1FIFOCON10      absolute 0xBF8805D0;
    sbit  TXPRI0_C1FIFOCON10_bit at C1FIFOCON10.B0;
    sbit  TXPRI1_C1FIFOCON10_bit at C1FIFOCON10.B1;
    sbit  RTREN_C1FIFOCON10_bit at C1FIFOCON10.B2;
    sbit  TXREQ_C1FIFOCON10_bit at C1FIFOCON10.B3;
    sbit  TXERR_C1FIFOCON10_bit at C1FIFOCON10.B4;
    sbit  TXLARB_C1FIFOCON10_bit at C1FIFOCON10.B5;
    sbit  TXABAT_C1FIFOCON10_bit at C1FIFOCON10.B6;
    sbit  TXEN_C1FIFOCON10_bit at C1FIFOCON10.B7;
    sbit  DONLY_C1FIFOCON10_bit at C1FIFOCON10.B12;
    sbit  UINC_C1FIFOCON10_bit at C1FIFOCON10.B13;
    sbit  FRESET_C1FIFOCON10_bit at C1FIFOCON10.B14;
    sbit  FSIZE0_C1FIFOCON10_bit at C1FIFOCON10.B16;
    sbit  FSIZE1_C1FIFOCON10_bit at C1FIFOCON10.B17;
    sbit  FSIZE2_C1FIFOCON10_bit at C1FIFOCON10.B18;
    sbit  FSIZE3_C1FIFOCON10_bit at C1FIFOCON10.B19;
    sbit  FSIZE4_C1FIFOCON10_bit at C1FIFOCON10.B20;
sfr unsigned long   volatile C1FIFOCON10CLR   absolute 0xBF8805D4;
sfr unsigned long   volatile C1FIFOCON10SET   absolute 0xBF8805D8;
sfr unsigned long   volatile C1FIFOCON10INV   absolute 0xBF8805DC;
sfr atomic unsigned long   volatile C1FIFOINT10      absolute 0xBF8805E0;
    sbit  RXNEMPTYIF_C1FIFOINT10_bit at C1FIFOINT10.B0;
    sbit  RXHALFIF_C1FIFOINT10_bit at C1FIFOINT10.B1;
    sbit  RXFULLIF_C1FIFOINT10_bit at C1FIFOINT10.B2;
    sbit  RXOVFLIF_C1FIFOINT10_bit at C1FIFOINT10.B3;
    sbit  TXEMPTYIF_C1FIFOINT10_bit at C1FIFOINT10.B8;
    sbit  TXHALFIF_C1FIFOINT10_bit at C1FIFOINT10.B9;
    sbit  TXNFULLIF_C1FIFOINT10_bit at C1FIFOINT10.B10;
    sbit  RXNEMPTYIE_C1FIFOINT10_bit at C1FIFOINT10.B16;
    sbit  RXHALFIE_C1FIFOINT10_bit at C1FIFOINT10.B17;
    sbit  RXFULLIE_C1FIFOINT10_bit at C1FIFOINT10.B18;
    sbit  RXOVFLIE_C1FIFOINT10_bit at C1FIFOINT10.B19;
    sbit  TXEMPTYIE_C1FIFOINT10_bit at C1FIFOINT10.B24;
    sbit  TXHALFIE_C1FIFOINT10_bit at C1FIFOINT10.B25;
    sbit  TXNFULLIE_C1FIFOINT10_bit at C1FIFOINT10.B26;
sfr unsigned long   volatile C1FIFOINT10CLR   absolute 0xBF8805E4;
sfr unsigned long   volatile C1FIFOINT10SET   absolute 0xBF8805E8;
sfr unsigned long   volatile C1FIFOINT10INV   absolute 0xBF8805EC;
sfr atomic unsigned long   volatile C1FIFOUA10       absolute 0xBF8805F0;
sfr unsigned long   volatile C1FIFOUA10CLR    absolute 0xBF8805F4;
sfr unsigned long   volatile C1FIFOUA10SET    absolute 0xBF8805F8;
sfr unsigned long   volatile C1FIFOUA10INV    absolute 0xBF8805FC;
sfr atomic unsigned long   volatile C1FIFOCI10       absolute 0xBF880600;
    sbit  CFIFOCI0_C1FIFOCI10_bit at C1FIFOCI10.B0;
    sbit  CFIFOCI1_C1FIFOCI10_bit at C1FIFOCI10.B1;
    sbit  CFIFOCI2_C1FIFOCI10_bit at C1FIFOCI10.B2;
    sbit  CFIFOCI3_C1FIFOCI10_bit at C1FIFOCI10.B3;
    sbit  CFIFOCI4_C1FIFOCI10_bit at C1FIFOCI10.B4;
sfr unsigned long   volatile C1FIFOCI10CLR    absolute 0xBF880604;
sfr unsigned long   volatile C1FIFOCI10SET    absolute 0xBF880608;
sfr unsigned long   volatile C1FIFOCI10INV    absolute 0xBF88060C;
sfr atomic unsigned long   volatile C1FIFOCON11      absolute 0xBF880610;
    sbit  TXPRI0_C1FIFOCON11_bit at C1FIFOCON11.B0;
    sbit  TXPRI1_C1FIFOCON11_bit at C1FIFOCON11.B1;
    sbit  RTREN_C1FIFOCON11_bit at C1FIFOCON11.B2;
    sbit  TXREQ_C1FIFOCON11_bit at C1FIFOCON11.B3;
    sbit  TXERR_C1FIFOCON11_bit at C1FIFOCON11.B4;
    sbit  TXLARB_C1FIFOCON11_bit at C1FIFOCON11.B5;
    sbit  TXABAT_C1FIFOCON11_bit at C1FIFOCON11.B6;
    sbit  TXEN_C1FIFOCON11_bit at C1FIFOCON11.B7;
    sbit  DONLY_C1FIFOCON11_bit at C1FIFOCON11.B12;
    sbit  UINC_C1FIFOCON11_bit at C1FIFOCON11.B13;
    sbit  FRESET_C1FIFOCON11_bit at C1FIFOCON11.B14;
    sbit  FSIZE0_C1FIFOCON11_bit at C1FIFOCON11.B16;
    sbit  FSIZE1_C1FIFOCON11_bit at C1FIFOCON11.B17;
    sbit  FSIZE2_C1FIFOCON11_bit at C1FIFOCON11.B18;
    sbit  FSIZE3_C1FIFOCON11_bit at C1FIFOCON11.B19;
    sbit  FSIZE4_C1FIFOCON11_bit at C1FIFOCON11.B20;
sfr unsigned long   volatile C1FIFOCON11CLR   absolute 0xBF880614;
sfr unsigned long   volatile C1FIFOCON11SET   absolute 0xBF880618;
sfr unsigned long   volatile C1FIFOCON11INV   absolute 0xBF88061C;
sfr atomic unsigned long   volatile C1FIFOINT11      absolute 0xBF880620;
    sbit  RXNEMPTYIF_C1FIFOINT11_bit at C1FIFOINT11.B0;
    sbit  RXHALFIF_C1FIFOINT11_bit at C1FIFOINT11.B1;
    sbit  RXFULLIF_C1FIFOINT11_bit at C1FIFOINT11.B2;
    sbit  RXOVFLIF_C1FIFOINT11_bit at C1FIFOINT11.B3;
    sbit  TXEMPTYIF_C1FIFOINT11_bit at C1FIFOINT11.B8;
    sbit  TXHALFIF_C1FIFOINT11_bit at C1FIFOINT11.B9;
    sbit  TXNFULLIF_C1FIFOINT11_bit at C1FIFOINT11.B10;
    sbit  RXNEMPTYIE_C1FIFOINT11_bit at C1FIFOINT11.B16;
    sbit  RXHALFIE_C1FIFOINT11_bit at C1FIFOINT11.B17;
    sbit  RXFULLIE_C1FIFOINT11_bit at C1FIFOINT11.B18;
    sbit  RXOVFLIE_C1FIFOINT11_bit at C1FIFOINT11.B19;
    sbit  TXEMPTYIE_C1FIFOINT11_bit at C1FIFOINT11.B24;
    sbit  TXHALFIE_C1FIFOINT11_bit at C1FIFOINT11.B25;
    sbit  TXNFULLIE_C1FIFOINT11_bit at C1FIFOINT11.B26;
sfr unsigned long   volatile C1FIFOINT11CLR   absolute 0xBF880624;
sfr unsigned long   volatile C1FIFOINT11SET   absolute 0xBF880628;
sfr unsigned long   volatile C1FIFOINT11INV   absolute 0xBF88062C;
sfr atomic unsigned long   volatile C1FIFOUA11       absolute 0xBF880630;
sfr unsigned long   volatile C1FIFOUA11CLR    absolute 0xBF880634;
sfr unsigned long   volatile C1FIFOUA11SET    absolute 0xBF880638;
sfr unsigned long   volatile C1FIFOUA11INV    absolute 0xBF88063C;
sfr atomic unsigned long   volatile C1FIFOCI11       absolute 0xBF880640;
    sbit  CFIFOCI0_C1FIFOCI11_bit at C1FIFOCI11.B0;
    sbit  CFIFOCI1_C1FIFOCI11_bit at C1FIFOCI11.B1;
    sbit  CFIFOCI2_C1FIFOCI11_bit at C1FIFOCI11.B2;
    sbit  CFIFOCI3_C1FIFOCI11_bit at C1FIFOCI11.B3;
    sbit  CFIFOCI4_C1FIFOCI11_bit at C1FIFOCI11.B4;
sfr unsigned long   volatile C1FIFOCI11CLR    absolute 0xBF880644;
sfr unsigned long   volatile C1FIFOCI11SET    absolute 0xBF880648;
sfr unsigned long   volatile C1FIFOCI11INV    absolute 0xBF88064C;
sfr atomic unsigned long   volatile C1FIFOCON12      absolute 0xBF880650;
    sbit  TXPRI0_C1FIFOCON12_bit at C1FIFOCON12.B0;
    sbit  TXPRI1_C1FIFOCON12_bit at C1FIFOCON12.B1;
    sbit  RTREN_C1FIFOCON12_bit at C1FIFOCON12.B2;
    sbit  TXREQ_C1FIFOCON12_bit at C1FIFOCON12.B3;
    sbit  TXERR_C1FIFOCON12_bit at C1FIFOCON12.B4;
    sbit  TXLARB_C1FIFOCON12_bit at C1FIFOCON12.B5;
    sbit  TXABAT_C1FIFOCON12_bit at C1FIFOCON12.B6;
    sbit  TXEN_C1FIFOCON12_bit at C1FIFOCON12.B7;
    sbit  DONLY_C1FIFOCON12_bit at C1FIFOCON12.B12;
    sbit  UINC_C1FIFOCON12_bit at C1FIFOCON12.B13;
    sbit  FRESET_C1FIFOCON12_bit at C1FIFOCON12.B14;
    sbit  FSIZE0_C1FIFOCON12_bit at C1FIFOCON12.B16;
    sbit  FSIZE1_C1FIFOCON12_bit at C1FIFOCON12.B17;
    sbit  FSIZE2_C1FIFOCON12_bit at C1FIFOCON12.B18;
    sbit  FSIZE3_C1FIFOCON12_bit at C1FIFOCON12.B19;
    sbit  FSIZE4_C1FIFOCON12_bit at C1FIFOCON12.B20;
sfr unsigned long   volatile C1FIFOCON12CLR   absolute 0xBF880654;
sfr unsigned long   volatile C1FIFOCON12SET   absolute 0xBF880658;
sfr unsigned long   volatile C1FIFOCON12INV   absolute 0xBF88065C;
sfr atomic unsigned long   volatile C1FIFOINT12      absolute 0xBF880660;
    sbit  RXNEMPTYIF_C1FIFOINT12_bit at C1FIFOINT12.B0;
    sbit  RXHALFIF_C1FIFOINT12_bit at C1FIFOINT12.B1;
    sbit  RXFULLIF_C1FIFOINT12_bit at C1FIFOINT12.B2;
    sbit  RXOVFLIF_C1FIFOINT12_bit at C1FIFOINT12.B3;
    sbit  TXEMPTYIF_C1FIFOINT12_bit at C1FIFOINT12.B8;
    sbit  TXHALFIF_C1FIFOINT12_bit at C1FIFOINT12.B9;
    sbit  TXNFULLIF_C1FIFOINT12_bit at C1FIFOINT12.B10;
    sbit  RXNEMPTYIE_C1FIFOINT12_bit at C1FIFOINT12.B16;
    sbit  RXHALFIE_C1FIFOINT12_bit at C1FIFOINT12.B17;
    sbit  RXFULLIE_C1FIFOINT12_bit at C1FIFOINT12.B18;
    sbit  RXOVFLIE_C1FIFOINT12_bit at C1FIFOINT12.B19;
    sbit  TXEMPTYIE_C1FIFOINT12_bit at C1FIFOINT12.B24;
    sbit  TXHALFIE_C1FIFOINT12_bit at C1FIFOINT12.B25;
    sbit  TXNFULLIE_C1FIFOINT12_bit at C1FIFOINT12.B26;
sfr unsigned long   volatile C1FIFOINT12CLR   absolute 0xBF880664;
sfr unsigned long   volatile C1FIFOINT12SET   absolute 0xBF880668;
sfr unsigned long   volatile C1FIFOINT12INV   absolute 0xBF88066C;
sfr atomic unsigned long   volatile C1FIFOUA12       absolute 0xBF880670;
sfr unsigned long   volatile C1FIFOUA12CLR    absolute 0xBF880674;
sfr unsigned long   volatile C1FIFOUA12SET    absolute 0xBF880678;
sfr unsigned long   volatile C1FIFOUA12INV    absolute 0xBF88067C;
sfr atomic unsigned long   volatile C1FIFOCI12       absolute 0xBF880680;
    sbit  CFIFOCI0_C1FIFOCI12_bit at C1FIFOCI12.B0;
    sbit  CFIFOCI1_C1FIFOCI12_bit at C1FIFOCI12.B1;
    sbit  CFIFOCI2_C1FIFOCI12_bit at C1FIFOCI12.B2;
    sbit  CFIFOCI3_C1FIFOCI12_bit at C1FIFOCI12.B3;
    sbit  CFIFOCI4_C1FIFOCI12_bit at C1FIFOCI12.B4;
sfr unsigned long   volatile C1FIFOCI12CLR    absolute 0xBF880684;
sfr unsigned long   volatile C1FIFOCI12SET    absolute 0xBF880688;
sfr unsigned long   volatile C1FIFOCI12INV    absolute 0xBF88068C;
sfr atomic unsigned long   volatile C1FIFOCON13      absolute 0xBF880690;
    sbit  TXPRI0_C1FIFOCON13_bit at C1FIFOCON13.B0;
    sbit  TXPRI1_C1FIFOCON13_bit at C1FIFOCON13.B1;
    sbit  RTREN_C1FIFOCON13_bit at C1FIFOCON13.B2;
    sbit  TXREQ_C1FIFOCON13_bit at C1FIFOCON13.B3;
    sbit  TXERR_C1FIFOCON13_bit at C1FIFOCON13.B4;
    sbit  TXLARB_C1FIFOCON13_bit at C1FIFOCON13.B5;
    sbit  TXABAT_C1FIFOCON13_bit at C1FIFOCON13.B6;
    sbit  TXEN_C1FIFOCON13_bit at C1FIFOCON13.B7;
    sbit  DONLY_C1FIFOCON13_bit at C1FIFOCON13.B12;
    sbit  UINC_C1FIFOCON13_bit at C1FIFOCON13.B13;
    sbit  FRESET_C1FIFOCON13_bit at C1FIFOCON13.B14;
    sbit  FSIZE0_C1FIFOCON13_bit at C1FIFOCON13.B16;
    sbit  FSIZE1_C1FIFOCON13_bit at C1FIFOCON13.B17;
    sbit  FSIZE2_C1FIFOCON13_bit at C1FIFOCON13.B18;
    sbit  FSIZE3_C1FIFOCON13_bit at C1FIFOCON13.B19;
    sbit  FSIZE4_C1FIFOCON13_bit at C1FIFOCON13.B20;
sfr unsigned long   volatile C1FIFOCON13CLR   absolute 0xBF880694;
sfr unsigned long   volatile C1FIFOCON13SET   absolute 0xBF880698;
sfr unsigned long   volatile C1FIFOCON13INV   absolute 0xBF88069C;
sfr atomic unsigned long   volatile C1FIFOINT13      absolute 0xBF8806A0;
    sbit  RXNEMPTYIF_C1FIFOINT13_bit at C1FIFOINT13.B0;
    sbit  RXHALFIF_C1FIFOINT13_bit at C1FIFOINT13.B1;
    sbit  RXFULLIF_C1FIFOINT13_bit at C1FIFOINT13.B2;
    sbit  RXOVFLIF_C1FIFOINT13_bit at C1FIFOINT13.B3;
    sbit  TXEMPTYIF_C1FIFOINT13_bit at C1FIFOINT13.B8;
    sbit  TXHALFIF_C1FIFOINT13_bit at C1FIFOINT13.B9;
    sbit  TXNFULLIF_C1FIFOINT13_bit at C1FIFOINT13.B10;
    sbit  RXNEMPTYIE_C1FIFOINT13_bit at C1FIFOINT13.B16;
    sbit  RXHALFIE_C1FIFOINT13_bit at C1FIFOINT13.B17;
    sbit  RXFULLIE_C1FIFOINT13_bit at C1FIFOINT13.B18;
    sbit  RXOVFLIE_C1FIFOINT13_bit at C1FIFOINT13.B19;
    sbit  TXEMPTYIE_C1FIFOINT13_bit at C1FIFOINT13.B24;
    sbit  TXHALFIE_C1FIFOINT13_bit at C1FIFOINT13.B25;
    sbit  TXNFULLIE_C1FIFOINT13_bit at C1FIFOINT13.B26;
sfr unsigned long   volatile C1FIFOINT13CLR   absolute 0xBF8806A4;
sfr unsigned long   volatile C1FIFOINT13SET   absolute 0xBF8806A8;
sfr unsigned long   volatile C1FIFOINT13INV   absolute 0xBF8806AC;
sfr atomic unsigned long   volatile C1FIFOUA13       absolute 0xBF8806B0;
sfr unsigned long   volatile C1FIFOUA13CLR    absolute 0xBF8806B4;
sfr unsigned long   volatile C1FIFOUA13SET    absolute 0xBF8806B8;
sfr unsigned long   volatile C1FIFOUA13INV    absolute 0xBF8806BC;
sfr atomic unsigned long   volatile C1FIFOCI13       absolute 0xBF8806C0;
    sbit  CFIFOCI0_C1FIFOCI13_bit at C1FIFOCI13.B0;
    sbit  CFIFOCI1_C1FIFOCI13_bit at C1FIFOCI13.B1;
    sbit  CFIFOCI2_C1FIFOCI13_bit at C1FIFOCI13.B2;
    sbit  CFIFOCI3_C1FIFOCI13_bit at C1FIFOCI13.B3;
    sbit  CFIFOCI4_C1FIFOCI13_bit at C1FIFOCI13.B4;
sfr unsigned long   volatile C1FIFOCI13CLR    absolute 0xBF8806C4;
sfr unsigned long   volatile C1FIFOCI13SET    absolute 0xBF8806C8;
sfr unsigned long   volatile C1FIFOCI13INV    absolute 0xBF8806CC;
sfr atomic unsigned long   volatile C1FIFOCON14      absolute 0xBF8806D0;
    sbit  TXPRI0_C1FIFOCON14_bit at C1FIFOCON14.B0;
    sbit  TXPRI1_C1FIFOCON14_bit at C1FIFOCON14.B1;
    sbit  RTREN_C1FIFOCON14_bit at C1FIFOCON14.B2;
    sbit  TXREQ_C1FIFOCON14_bit at C1FIFOCON14.B3;
    sbit  TXERR_C1FIFOCON14_bit at C1FIFOCON14.B4;
    sbit  TXLARB_C1FIFOCON14_bit at C1FIFOCON14.B5;
    sbit  TXABAT_C1FIFOCON14_bit at C1FIFOCON14.B6;
    sbit  TXEN_C1FIFOCON14_bit at C1FIFOCON14.B7;
    sbit  DONLY_C1FIFOCON14_bit at C1FIFOCON14.B12;
    sbit  UINC_C1FIFOCON14_bit at C1FIFOCON14.B13;
    sbit  FRESET_C1FIFOCON14_bit at C1FIFOCON14.B14;
    sbit  FSIZE0_C1FIFOCON14_bit at C1FIFOCON14.B16;
    sbit  FSIZE1_C1FIFOCON14_bit at C1FIFOCON14.B17;
    sbit  FSIZE2_C1FIFOCON14_bit at C1FIFOCON14.B18;
    sbit  FSIZE3_C1FIFOCON14_bit at C1FIFOCON14.B19;
    sbit  FSIZE4_C1FIFOCON14_bit at C1FIFOCON14.B20;
sfr unsigned long   volatile C1FIFOCON14CLR   absolute 0xBF8806D4;
sfr unsigned long   volatile C1FIFOCON14SET   absolute 0xBF8806D8;
sfr unsigned long   volatile C1FIFOCON14INV   absolute 0xBF8806DC;
sfr atomic unsigned long   volatile C1FIFOINT14      absolute 0xBF8806E0;
    sbit  RXNEMPTYIF_C1FIFOINT14_bit at C1FIFOINT14.B0;
    sbit  RXHALFIF_C1FIFOINT14_bit at C1FIFOINT14.B1;
    sbit  RXFULLIF_C1FIFOINT14_bit at C1FIFOINT14.B2;
    sbit  RXOVFLIF_C1FIFOINT14_bit at C1FIFOINT14.B3;
    sbit  TXEMPTYIF_C1FIFOINT14_bit at C1FIFOINT14.B8;
    sbit  TXHALFIF_C1FIFOINT14_bit at C1FIFOINT14.B9;
    sbit  TXNFULLIF_C1FIFOINT14_bit at C1FIFOINT14.B10;
    sbit  RXNEMPTYIE_C1FIFOINT14_bit at C1FIFOINT14.B16;
    sbit  RXHALFIE_C1FIFOINT14_bit at C1FIFOINT14.B17;
    sbit  RXFULLIE_C1FIFOINT14_bit at C1FIFOINT14.B18;
    sbit  RXOVFLIE_C1FIFOINT14_bit at C1FIFOINT14.B19;
    sbit  TXEMPTYIE_C1FIFOINT14_bit at C1FIFOINT14.B24;
    sbit  TXHALFIE_C1FIFOINT14_bit at C1FIFOINT14.B25;
    sbit  TXNFULLIE_C1FIFOINT14_bit at C1FIFOINT14.B26;
sfr unsigned long   volatile C1FIFOINT14CLR   absolute 0xBF8806E4;
sfr unsigned long   volatile C1FIFOINT14SET   absolute 0xBF8806E8;
sfr unsigned long   volatile C1FIFOINT14INV   absolute 0xBF8806EC;
sfr atomic unsigned long   volatile C1FIFOUA14       absolute 0xBF8806F0;
sfr unsigned long   volatile C1FIFOUA14CLR    absolute 0xBF8806F4;
sfr unsigned long   volatile C1FIFOUA14SET    absolute 0xBF8806F8;
sfr unsigned long   volatile C1FIFOUA14INV    absolute 0xBF8806FC;
sfr atomic unsigned long   volatile C1FIFOCI14       absolute 0xBF880700;
    sbit  CFIFOCI0_C1FIFOCI14_bit at C1FIFOCI14.B0;
    sbit  CFIFOCI1_C1FIFOCI14_bit at C1FIFOCI14.B1;
    sbit  CFIFOCI2_C1FIFOCI14_bit at C1FIFOCI14.B2;
    sbit  CFIFOCI3_C1FIFOCI14_bit at C1FIFOCI14.B3;
    sbit  CFIFOCI4_C1FIFOCI14_bit at C1FIFOCI14.B4;
sfr unsigned long   volatile C1FIFOCI14CLR    absolute 0xBF880704;
sfr unsigned long   volatile C1FIFOCI14SET    absolute 0xBF880708;
sfr unsigned long   volatile C1FIFOCI14INV    absolute 0xBF88070C;
sfr atomic unsigned long   volatile C1FIFOCON15      absolute 0xBF880710;
    sbit  TXPRI0_C1FIFOCON15_bit at C1FIFOCON15.B0;
    sbit  TXPRI1_C1FIFOCON15_bit at C1FIFOCON15.B1;
    sbit  RTREN_C1FIFOCON15_bit at C1FIFOCON15.B2;
    sbit  TXREQ_C1FIFOCON15_bit at C1FIFOCON15.B3;
    sbit  TXERR_C1FIFOCON15_bit at C1FIFOCON15.B4;
    sbit  TXLARB_C1FIFOCON15_bit at C1FIFOCON15.B5;
    sbit  TXABAT_C1FIFOCON15_bit at C1FIFOCON15.B6;
    sbit  TXEN_C1FIFOCON15_bit at C1FIFOCON15.B7;
    sbit  DONLY_C1FIFOCON15_bit at C1FIFOCON15.B12;
    sbit  UINC_C1FIFOCON15_bit at C1FIFOCON15.B13;
    sbit  FRESET_C1FIFOCON15_bit at C1FIFOCON15.B14;
    sbit  FSIZE0_C1FIFOCON15_bit at C1FIFOCON15.B16;
    sbit  FSIZE1_C1FIFOCON15_bit at C1FIFOCON15.B17;
    sbit  FSIZE2_C1FIFOCON15_bit at C1FIFOCON15.B18;
    sbit  FSIZE3_C1FIFOCON15_bit at C1FIFOCON15.B19;
    sbit  FSIZE4_C1FIFOCON15_bit at C1FIFOCON15.B20;
sfr unsigned long   volatile C1FIFOCON15CLR   absolute 0xBF880714;
sfr unsigned long   volatile C1FIFOCON15SET   absolute 0xBF880718;
sfr unsigned long   volatile C1FIFOCON15INV   absolute 0xBF88071C;
sfr atomic unsigned long   volatile C1FIFOINT15      absolute 0xBF880720;
    sbit  RXNEMPTYIF_C1FIFOINT15_bit at C1FIFOINT15.B0;
    sbit  RXHALFIF_C1FIFOINT15_bit at C1FIFOINT15.B1;
    sbit  RXFULLIF_C1FIFOINT15_bit at C1FIFOINT15.B2;
    sbit  RXOVFLIF_C1FIFOINT15_bit at C1FIFOINT15.B3;
    sbit  TXEMPTYIF_C1FIFOINT15_bit at C1FIFOINT15.B8;
    sbit  TXHALFIF_C1FIFOINT15_bit at C1FIFOINT15.B9;
    sbit  TXNFULLIF_C1FIFOINT15_bit at C1FIFOINT15.B10;
    sbit  RXNEMPTYIE_C1FIFOINT15_bit at C1FIFOINT15.B16;
    sbit  RXHALFIE_C1FIFOINT15_bit at C1FIFOINT15.B17;
    sbit  RXFULLIE_C1FIFOINT15_bit at C1FIFOINT15.B18;
    sbit  RXOVFLIE_C1FIFOINT15_bit at C1FIFOINT15.B19;
    sbit  TXEMPTYIE_C1FIFOINT15_bit at C1FIFOINT15.B24;
    sbit  TXHALFIE_C1FIFOINT15_bit at C1FIFOINT15.B25;
    sbit  TXNFULLIE_C1FIFOINT15_bit at C1FIFOINT15.B26;
sfr unsigned long   volatile C1FIFOINT15CLR   absolute 0xBF880724;
sfr unsigned long   volatile C1FIFOINT15SET   absolute 0xBF880728;
sfr unsigned long   volatile C1FIFOINT15INV   absolute 0xBF88072C;
sfr atomic unsigned long   volatile C1FIFOUA15       absolute 0xBF880730;
sfr unsigned long   volatile C1FIFOUA15CLR    absolute 0xBF880734;
sfr unsigned long   volatile C1FIFOUA15SET    absolute 0xBF880738;
sfr unsigned long   volatile C1FIFOUA15INV    absolute 0xBF88073C;
sfr atomic unsigned long   volatile C1FIFOCI15       absolute 0xBF880740;
    sbit  CFIFOCI0_C1FIFOCI15_bit at C1FIFOCI15.B0;
    sbit  CFIFOCI1_C1FIFOCI15_bit at C1FIFOCI15.B1;
    sbit  CFIFOCI2_C1FIFOCI15_bit at C1FIFOCI15.B2;
    sbit  CFIFOCI3_C1FIFOCI15_bit at C1FIFOCI15.B3;
    sbit  CFIFOCI4_C1FIFOCI15_bit at C1FIFOCI15.B4;
sfr unsigned long   volatile C1FIFOCI15CLR    absolute 0xBF880744;
sfr unsigned long   volatile C1FIFOCI15SET    absolute 0xBF880748;
sfr unsigned long   volatile C1FIFOCI15INV    absolute 0xBF88074C;
sfr atomic unsigned long   volatile C1FIFOCON16      absolute 0xBF880750;
    sbit  TXPRI0_C1FIFOCON16_bit at C1FIFOCON16.B0;
    sbit  TXPRI1_C1FIFOCON16_bit at C1FIFOCON16.B1;
    sbit  RTREN_C1FIFOCON16_bit at C1FIFOCON16.B2;
    sbit  TXREQ_C1FIFOCON16_bit at C1FIFOCON16.B3;
    sbit  TXERR_C1FIFOCON16_bit at C1FIFOCON16.B4;
    sbit  TXLARB_C1FIFOCON16_bit at C1FIFOCON16.B5;
    sbit  TXABAT_C1FIFOCON16_bit at C1FIFOCON16.B6;
    sbit  TXEN_C1FIFOCON16_bit at C1FIFOCON16.B7;
    sbit  DONLY_C1FIFOCON16_bit at C1FIFOCON16.B12;
    sbit  UINC_C1FIFOCON16_bit at C1FIFOCON16.B13;
    sbit  FRESET_C1FIFOCON16_bit at C1FIFOCON16.B14;
    sbit  FSIZE0_C1FIFOCON16_bit at C1FIFOCON16.B16;
    sbit  FSIZE1_C1FIFOCON16_bit at C1FIFOCON16.B17;
    sbit  FSIZE2_C1FIFOCON16_bit at C1FIFOCON16.B18;
    sbit  FSIZE3_C1FIFOCON16_bit at C1FIFOCON16.B19;
    sbit  FSIZE4_C1FIFOCON16_bit at C1FIFOCON16.B20;
sfr unsigned long   volatile C1FIFOCON16CLR   absolute 0xBF880754;
sfr unsigned long   volatile C1FIFOCON16SET   absolute 0xBF880758;
sfr unsigned long   volatile C1FIFOCON16INV   absolute 0xBF88075C;
sfr atomic unsigned long   volatile C1FIFOINT16      absolute 0xBF880760;
    sbit  RXNEMPTYIF_C1FIFOINT16_bit at C1FIFOINT16.B0;
    sbit  RXHALFIF_C1FIFOINT16_bit at C1FIFOINT16.B1;
    sbit  RXFULLIF_C1FIFOINT16_bit at C1FIFOINT16.B2;
    sbit  RXOVFLIF_C1FIFOINT16_bit at C1FIFOINT16.B3;
    sbit  TXEMPTYIF_C1FIFOINT16_bit at C1FIFOINT16.B8;
    sbit  TXHALFIF_C1FIFOINT16_bit at C1FIFOINT16.B9;
    sbit  TXNFULLIF_C1FIFOINT16_bit at C1FIFOINT16.B10;
    sbit  RXNEMPTYIE_C1FIFOINT16_bit at C1FIFOINT16.B16;
    sbit  RXHALFIE_C1FIFOINT16_bit at C1FIFOINT16.B17;
    sbit  RXFULLIE_C1FIFOINT16_bit at C1FIFOINT16.B18;
    sbit  RXOVFLIE_C1FIFOINT16_bit at C1FIFOINT16.B19;
    sbit  TXEMPTYIE_C1FIFOINT16_bit at C1FIFOINT16.B24;
    sbit  TXHALFIE_C1FIFOINT16_bit at C1FIFOINT16.B25;
    sbit  TXNFULLIE_C1FIFOINT16_bit at C1FIFOINT16.B26;
sfr unsigned long   volatile C1FIFOINT16CLR   absolute 0xBF880764;
sfr unsigned long   volatile C1FIFOINT16SET   absolute 0xBF880768;
sfr unsigned long   volatile C1FIFOINT16INV   absolute 0xBF88076C;
sfr atomic unsigned long   volatile C1FIFOUA16       absolute 0xBF880770;
sfr unsigned long   volatile C1FIFOUA16CLR    absolute 0xBF880774;
sfr unsigned long   volatile C1FIFOUA16SET    absolute 0xBF880778;
sfr unsigned long   volatile C1FIFOUA16INV    absolute 0xBF88077C;
sfr atomic unsigned long   volatile C1FIFOCI16       absolute 0xBF880780;
    sbit  CFIFOCI0_C1FIFOCI16_bit at C1FIFOCI16.B0;
    sbit  CFIFOCI1_C1FIFOCI16_bit at C1FIFOCI16.B1;
    sbit  CFIFOCI2_C1FIFOCI16_bit at C1FIFOCI16.B2;
    sbit  CFIFOCI3_C1FIFOCI16_bit at C1FIFOCI16.B3;
    sbit  CFIFOCI4_C1FIFOCI16_bit at C1FIFOCI16.B4;
sfr unsigned long   volatile C1FIFOCI16CLR    absolute 0xBF880784;
sfr unsigned long   volatile C1FIFOCI16SET    absolute 0xBF880788;
sfr unsigned long   volatile C1FIFOCI16INV    absolute 0xBF88078C;
sfr atomic unsigned long   volatile C1FIFOCON17      absolute 0xBF880790;
    sbit  TXPRI0_C1FIFOCON17_bit at C1FIFOCON17.B0;
    sbit  TXPRI1_C1FIFOCON17_bit at C1FIFOCON17.B1;
    sbit  RTREN_C1FIFOCON17_bit at C1FIFOCON17.B2;
    sbit  TXREQ_C1FIFOCON17_bit at C1FIFOCON17.B3;
    sbit  TXERR_C1FIFOCON17_bit at C1FIFOCON17.B4;
    sbit  TXLARB_C1FIFOCON17_bit at C1FIFOCON17.B5;
    sbit  TXABAT_C1FIFOCON17_bit at C1FIFOCON17.B6;
    sbit  TXEN_C1FIFOCON17_bit at C1FIFOCON17.B7;
    sbit  DONLY_C1FIFOCON17_bit at C1FIFOCON17.B12;
    sbit  UINC_C1FIFOCON17_bit at C1FIFOCON17.B13;
    sbit  FRESET_C1FIFOCON17_bit at C1FIFOCON17.B14;
    sbit  FSIZE0_C1FIFOCON17_bit at C1FIFOCON17.B16;
    sbit  FSIZE1_C1FIFOCON17_bit at C1FIFOCON17.B17;
    sbit  FSIZE2_C1FIFOCON17_bit at C1FIFOCON17.B18;
    sbit  FSIZE3_C1FIFOCON17_bit at C1FIFOCON17.B19;
    sbit  FSIZE4_C1FIFOCON17_bit at C1FIFOCON17.B20;
sfr unsigned long   volatile C1FIFOCON17CLR   absolute 0xBF880794;
sfr unsigned long   volatile C1FIFOCON17SET   absolute 0xBF880798;
sfr unsigned long   volatile C1FIFOCON17INV   absolute 0xBF88079C;
sfr atomic unsigned long   volatile C1FIFOINT17      absolute 0xBF8807A0;
    sbit  RXNEMPTYIF_C1FIFOINT17_bit at C1FIFOINT17.B0;
    sbit  RXHALFIF_C1FIFOINT17_bit at C1FIFOINT17.B1;
    sbit  RXFULLIF_C1FIFOINT17_bit at C1FIFOINT17.B2;
    sbit  RXOVFLIF_C1FIFOINT17_bit at C1FIFOINT17.B3;
    sbit  TXEMPTYIF_C1FIFOINT17_bit at C1FIFOINT17.B8;
    sbit  TXHALFIF_C1FIFOINT17_bit at C1FIFOINT17.B9;
    sbit  TXNFULLIF_C1FIFOINT17_bit at C1FIFOINT17.B10;
    sbit  RXNEMPTYIE_C1FIFOINT17_bit at C1FIFOINT17.B16;
    sbit  RXHALFIE_C1FIFOINT17_bit at C1FIFOINT17.B17;
    sbit  RXFULLIE_C1FIFOINT17_bit at C1FIFOINT17.B18;
    sbit  RXOVFLIE_C1FIFOINT17_bit at C1FIFOINT17.B19;
    sbit  TXEMPTYIE_C1FIFOINT17_bit at C1FIFOINT17.B24;
    sbit  TXHALFIE_C1FIFOINT17_bit at C1FIFOINT17.B25;
    sbit  TXNFULLIE_C1FIFOINT17_bit at C1FIFOINT17.B26;
sfr unsigned long   volatile C1FIFOINT17CLR   absolute 0xBF8807A4;
sfr unsigned long   volatile C1FIFOINT17SET   absolute 0xBF8807A8;
sfr unsigned long   volatile C1FIFOINT17INV   absolute 0xBF8807AC;
sfr atomic unsigned long   volatile C1FIFOUA17       absolute 0xBF8807B0;
sfr unsigned long   volatile C1FIFOUA17CLR    absolute 0xBF8807B4;
sfr unsigned long   volatile C1FIFOUA17SET    absolute 0xBF8807B8;
sfr unsigned long   volatile C1FIFOUA17INV    absolute 0xBF8807BC;
sfr atomic unsigned long   volatile C1FIFOCI17       absolute 0xBF8807C0;
    sbit  CFIFOCI0_C1FIFOCI17_bit at C1FIFOCI17.B0;
    sbit  CFIFOCI1_C1FIFOCI17_bit at C1FIFOCI17.B1;
    sbit  CFIFOCI2_C1FIFOCI17_bit at C1FIFOCI17.B2;
    sbit  CFIFOCI3_C1FIFOCI17_bit at C1FIFOCI17.B3;
    sbit  CFIFOCI4_C1FIFOCI17_bit at C1FIFOCI17.B4;
sfr unsigned long   volatile C1FIFOCI17CLR    absolute 0xBF8807C4;
sfr unsigned long   volatile C1FIFOCI17SET    absolute 0xBF8807C8;
sfr unsigned long   volatile C1FIFOCI17INV    absolute 0xBF8807CC;
sfr atomic unsigned long   volatile C1FIFOCON18      absolute 0xBF8807D0;
    sbit  TXPRI0_C1FIFOCON18_bit at C1FIFOCON18.B0;
    sbit  TXPRI1_C1FIFOCON18_bit at C1FIFOCON18.B1;
    sbit  RTREN_C1FIFOCON18_bit at C1FIFOCON18.B2;
    sbit  TXREQ_C1FIFOCON18_bit at C1FIFOCON18.B3;
    sbit  TXERR_C1FIFOCON18_bit at C1FIFOCON18.B4;
    sbit  TXLARB_C1FIFOCON18_bit at C1FIFOCON18.B5;
    sbit  TXABAT_C1FIFOCON18_bit at C1FIFOCON18.B6;
    sbit  TXEN_C1FIFOCON18_bit at C1FIFOCON18.B7;
    sbit  DONLY_C1FIFOCON18_bit at C1FIFOCON18.B12;
    sbit  UINC_C1FIFOCON18_bit at C1FIFOCON18.B13;
    sbit  FRESET_C1FIFOCON18_bit at C1FIFOCON18.B14;
    sbit  FSIZE0_C1FIFOCON18_bit at C1FIFOCON18.B16;
    sbit  FSIZE1_C1FIFOCON18_bit at C1FIFOCON18.B17;
    sbit  FSIZE2_C1FIFOCON18_bit at C1FIFOCON18.B18;
    sbit  FSIZE3_C1FIFOCON18_bit at C1FIFOCON18.B19;
    sbit  FSIZE4_C1FIFOCON18_bit at C1FIFOCON18.B20;
sfr unsigned long   volatile C1FIFOCON18CLR   absolute 0xBF8807D4;
sfr unsigned long   volatile C1FIFOCON18SET   absolute 0xBF8807D8;
sfr unsigned long   volatile C1FIFOCON18INV   absolute 0xBF8807DC;
sfr atomic unsigned long   volatile C1FIFOINT18      absolute 0xBF8807E0;
    sbit  RXNEMPTYIF_C1FIFOINT18_bit at C1FIFOINT18.B0;
    sbit  RXHALFIF_C1FIFOINT18_bit at C1FIFOINT18.B1;
    sbit  RXFULLIF_C1FIFOINT18_bit at C1FIFOINT18.B2;
    sbit  RXOVFLIF_C1FIFOINT18_bit at C1FIFOINT18.B3;
    sbit  TXEMPTYIF_C1FIFOINT18_bit at C1FIFOINT18.B8;
    sbit  TXHALFIF_C1FIFOINT18_bit at C1FIFOINT18.B9;
    sbit  TXNFULLIF_C1FIFOINT18_bit at C1FIFOINT18.B10;
    sbit  RXNEMPTYIE_C1FIFOINT18_bit at C1FIFOINT18.B16;
    sbit  RXHALFIE_C1FIFOINT18_bit at C1FIFOINT18.B17;
    sbit  RXFULLIE_C1FIFOINT18_bit at C1FIFOINT18.B18;
    sbit  RXOVFLIE_C1FIFOINT18_bit at C1FIFOINT18.B19;
    sbit  TXEMPTYIE_C1FIFOINT18_bit at C1FIFOINT18.B24;
    sbit  TXHALFIE_C1FIFOINT18_bit at C1FIFOINT18.B25;
    sbit  TXNFULLIE_C1FIFOINT18_bit at C1FIFOINT18.B26;
sfr unsigned long   volatile C1FIFOINT18CLR   absolute 0xBF8807E4;
sfr unsigned long   volatile C1FIFOINT18SET   absolute 0xBF8807E8;
sfr unsigned long   volatile C1FIFOINT18INV   absolute 0xBF8807EC;
sfr atomic unsigned long   volatile C1FIFOUA18       absolute 0xBF8807F0;
sfr unsigned long   volatile C1FIFOUA18CLR    absolute 0xBF8807F4;
sfr unsigned long   volatile C1FIFOUA18SET    absolute 0xBF8807F8;
sfr unsigned long   volatile C1FIFOUA18INV    absolute 0xBF8807FC;
sfr atomic unsigned long   volatile C1FIFOCI18       absolute 0xBF880800;
    sbit  CFIFOCI0_C1FIFOCI18_bit at C1FIFOCI18.B0;
    sbit  CFIFOCI1_C1FIFOCI18_bit at C1FIFOCI18.B1;
    sbit  CFIFOCI2_C1FIFOCI18_bit at C1FIFOCI18.B2;
    sbit  CFIFOCI3_C1FIFOCI18_bit at C1FIFOCI18.B3;
    sbit  CFIFOCI4_C1FIFOCI18_bit at C1FIFOCI18.B4;
sfr unsigned long   volatile C1FIFOCI18CLR    absolute 0xBF880804;
sfr unsigned long   volatile C1FIFOCI18SET    absolute 0xBF880808;
sfr unsigned long   volatile C1FIFOCI18INV    absolute 0xBF88080C;
sfr atomic unsigned long   volatile C1FIFOCON19      absolute 0xBF880810;
    sbit  TXPRI0_C1FIFOCON19_bit at C1FIFOCON19.B0;
    sbit  TXPRI1_C1FIFOCON19_bit at C1FIFOCON19.B1;
    sbit  RTREN_C1FIFOCON19_bit at C1FIFOCON19.B2;
    sbit  TXREQ_C1FIFOCON19_bit at C1FIFOCON19.B3;
    sbit  TXERR_C1FIFOCON19_bit at C1FIFOCON19.B4;
    sbit  TXLARB_C1FIFOCON19_bit at C1FIFOCON19.B5;
    sbit  TXABAT_C1FIFOCON19_bit at C1FIFOCON19.B6;
    sbit  TXEN_C1FIFOCON19_bit at C1FIFOCON19.B7;
    sbit  DONLY_C1FIFOCON19_bit at C1FIFOCON19.B12;
    sbit  UINC_C1FIFOCON19_bit at C1FIFOCON19.B13;
    sbit  FRESET_C1FIFOCON19_bit at C1FIFOCON19.B14;
    sbit  FSIZE0_C1FIFOCON19_bit at C1FIFOCON19.B16;
    sbit  FSIZE1_C1FIFOCON19_bit at C1FIFOCON19.B17;
    sbit  FSIZE2_C1FIFOCON19_bit at C1FIFOCON19.B18;
    sbit  FSIZE3_C1FIFOCON19_bit at C1FIFOCON19.B19;
    sbit  FSIZE4_C1FIFOCON19_bit at C1FIFOCON19.B20;
sfr unsigned long   volatile C1FIFOCON19CLR   absolute 0xBF880814;
sfr unsigned long   volatile C1FIFOCON19SET   absolute 0xBF880818;
sfr unsigned long   volatile C1FIFOCON19INV   absolute 0xBF88081C;
sfr atomic unsigned long   volatile C1FIFOINT19      absolute 0xBF880820;
    sbit  RXNEMPTYIF_C1FIFOINT19_bit at C1FIFOINT19.B0;
    sbit  RXHALFIF_C1FIFOINT19_bit at C1FIFOINT19.B1;
    sbit  RXFULLIF_C1FIFOINT19_bit at C1FIFOINT19.B2;
    sbit  RXOVFLIF_C1FIFOINT19_bit at C1FIFOINT19.B3;
    sbit  TXEMPTYIF_C1FIFOINT19_bit at C1FIFOINT19.B8;
    sbit  TXHALFIF_C1FIFOINT19_bit at C1FIFOINT19.B9;
    sbit  TXNFULLIF_C1FIFOINT19_bit at C1FIFOINT19.B10;
    sbit  RXNEMPTYIE_C1FIFOINT19_bit at C1FIFOINT19.B16;
    sbit  RXHALFIE_C1FIFOINT19_bit at C1FIFOINT19.B17;
    sbit  RXFULLIE_C1FIFOINT19_bit at C1FIFOINT19.B18;
    sbit  RXOVFLIE_C1FIFOINT19_bit at C1FIFOINT19.B19;
    sbit  TXEMPTYIE_C1FIFOINT19_bit at C1FIFOINT19.B24;
    sbit  TXHALFIE_C1FIFOINT19_bit at C1FIFOINT19.B25;
    sbit  TXNFULLIE_C1FIFOINT19_bit at C1FIFOINT19.B26;
sfr unsigned long   volatile C1FIFOINT19CLR   absolute 0xBF880824;
sfr unsigned long   volatile C1FIFOINT19SET   absolute 0xBF880828;
sfr unsigned long   volatile C1FIFOINT19INV   absolute 0xBF88082C;
sfr atomic unsigned long   volatile C1FIFOUA19       absolute 0xBF880830;
sfr unsigned long   volatile C1FIFOUA19CLR    absolute 0xBF880834;
sfr unsigned long   volatile C1FIFOUA19SET    absolute 0xBF880838;
sfr unsigned long   volatile C1FIFOUA19INV    absolute 0xBF88083C;
sfr atomic unsigned long   volatile C1FIFOCI19       absolute 0xBF880840;
    sbit  CFIFOCI0_C1FIFOCI19_bit at C1FIFOCI19.B0;
    sbit  CFIFOCI1_C1FIFOCI19_bit at C1FIFOCI19.B1;
    sbit  CFIFOCI2_C1FIFOCI19_bit at C1FIFOCI19.B2;
    sbit  CFIFOCI3_C1FIFOCI19_bit at C1FIFOCI19.B3;
    sbit  CFIFOCI4_C1FIFOCI19_bit at C1FIFOCI19.B4;
sfr unsigned long   volatile C1FIFOCI19CLR    absolute 0xBF880844;
sfr unsigned long   volatile C1FIFOCI19SET    absolute 0xBF880848;
sfr unsigned long   volatile C1FIFOCI19INV    absolute 0xBF88084C;
sfr atomic unsigned long   volatile C1FIFOCON20      absolute 0xBF880850;
    sbit  TXPRI0_C1FIFOCON20_bit at C1FIFOCON20.B0;
    sbit  TXPRI1_C1FIFOCON20_bit at C1FIFOCON20.B1;
    sbit  RTREN_C1FIFOCON20_bit at C1FIFOCON20.B2;
    sbit  TXREQ_C1FIFOCON20_bit at C1FIFOCON20.B3;
    sbit  TXERR_C1FIFOCON20_bit at C1FIFOCON20.B4;
    sbit  TXLARB_C1FIFOCON20_bit at C1FIFOCON20.B5;
    sbit  TXABAT_C1FIFOCON20_bit at C1FIFOCON20.B6;
    sbit  TXEN_C1FIFOCON20_bit at C1FIFOCON20.B7;
    sbit  DONLY_C1FIFOCON20_bit at C1FIFOCON20.B12;
    sbit  UINC_C1FIFOCON20_bit at C1FIFOCON20.B13;
    sbit  FRESET_C1FIFOCON20_bit at C1FIFOCON20.B14;
    sbit  FSIZE0_C1FIFOCON20_bit at C1FIFOCON20.B16;
    sbit  FSIZE1_C1FIFOCON20_bit at C1FIFOCON20.B17;
    sbit  FSIZE2_C1FIFOCON20_bit at C1FIFOCON20.B18;
    sbit  FSIZE3_C1FIFOCON20_bit at C1FIFOCON20.B19;
    sbit  FSIZE4_C1FIFOCON20_bit at C1FIFOCON20.B20;
sfr unsigned long   volatile C1FIFOCON20CLR   absolute 0xBF880854;
sfr unsigned long   volatile C1FIFOCON20SET   absolute 0xBF880858;
sfr unsigned long   volatile C1FIFOCON20INV   absolute 0xBF88085C;
sfr atomic unsigned long   volatile C1FIFOINT20      absolute 0xBF880860;
    sbit  RXNEMPTYIF_C1FIFOINT20_bit at C1FIFOINT20.B0;
    sbit  RXHALFIF_C1FIFOINT20_bit at C1FIFOINT20.B1;
    sbit  RXFULLIF_C1FIFOINT20_bit at C1FIFOINT20.B2;
    sbit  RXOVFLIF_C1FIFOINT20_bit at C1FIFOINT20.B3;
    sbit  TXEMPTYIF_C1FIFOINT20_bit at C1FIFOINT20.B8;
    sbit  TXHALFIF_C1FIFOINT20_bit at C1FIFOINT20.B9;
    sbit  TXNFULLIF_C1FIFOINT20_bit at C1FIFOINT20.B10;
    sbit  RXNEMPTYIE_C1FIFOINT20_bit at C1FIFOINT20.B16;
    sbit  RXHALFIE_C1FIFOINT20_bit at C1FIFOINT20.B17;
    sbit  RXFULLIE_C1FIFOINT20_bit at C1FIFOINT20.B18;
    sbit  RXOVFLIE_C1FIFOINT20_bit at C1FIFOINT20.B19;
    sbit  TXEMPTYIE_C1FIFOINT20_bit at C1FIFOINT20.B24;
    sbit  TXHALFIE_C1FIFOINT20_bit at C1FIFOINT20.B25;
    sbit  TXNFULLIE_C1FIFOINT20_bit at C1FIFOINT20.B26;
sfr unsigned long   volatile C1FIFOINT20CLR   absolute 0xBF880864;
sfr unsigned long   volatile C1FIFOINT20SET   absolute 0xBF880868;
sfr unsigned long   volatile C1FIFOINT20INV   absolute 0xBF88086C;
sfr atomic unsigned long   volatile C1FIFOUA20       absolute 0xBF880870;
sfr unsigned long   volatile C1FIFOUA20CLR    absolute 0xBF880874;
sfr unsigned long   volatile C1FIFOUA20SET    absolute 0xBF880878;
sfr unsigned long   volatile C1FIFOUA20INV    absolute 0xBF88087C;
sfr atomic unsigned long   volatile C1FIFOCI20       absolute 0xBF880880;
    sbit  CFIFOCI0_C1FIFOCI20_bit at C1FIFOCI20.B0;
    sbit  CFIFOCI1_C1FIFOCI20_bit at C1FIFOCI20.B1;
    sbit  CFIFOCI2_C1FIFOCI20_bit at C1FIFOCI20.B2;
    sbit  CFIFOCI3_C1FIFOCI20_bit at C1FIFOCI20.B3;
    sbit  CFIFOCI4_C1FIFOCI20_bit at C1FIFOCI20.B4;
sfr unsigned long   volatile C1FIFOCI20CLR    absolute 0xBF880884;
sfr unsigned long   volatile C1FIFOCI20SET    absolute 0xBF880888;
sfr unsigned long   volatile C1FIFOCI20INV    absolute 0xBF88088C;
sfr atomic unsigned long   volatile C1FIFOCON21      absolute 0xBF880890;
    sbit  TXPRI0_C1FIFOCON21_bit at C1FIFOCON21.B0;
    sbit  TXPRI1_C1FIFOCON21_bit at C1FIFOCON21.B1;
    sbit  RTREN_C1FIFOCON21_bit at C1FIFOCON21.B2;
    sbit  TXREQ_C1FIFOCON21_bit at C1FIFOCON21.B3;
    sbit  TXERR_C1FIFOCON21_bit at C1FIFOCON21.B4;
    sbit  TXLARB_C1FIFOCON21_bit at C1FIFOCON21.B5;
    sbit  TXABAT_C1FIFOCON21_bit at C1FIFOCON21.B6;
    sbit  TXEN_C1FIFOCON21_bit at C1FIFOCON21.B7;
    sbit  DONLY_C1FIFOCON21_bit at C1FIFOCON21.B12;
    sbit  UINC_C1FIFOCON21_bit at C1FIFOCON21.B13;
    sbit  FRESET_C1FIFOCON21_bit at C1FIFOCON21.B14;
    sbit  FSIZE0_C1FIFOCON21_bit at C1FIFOCON21.B16;
    sbit  FSIZE1_C1FIFOCON21_bit at C1FIFOCON21.B17;
    sbit  FSIZE2_C1FIFOCON21_bit at C1FIFOCON21.B18;
    sbit  FSIZE3_C1FIFOCON21_bit at C1FIFOCON21.B19;
    sbit  FSIZE4_C1FIFOCON21_bit at C1FIFOCON21.B20;
sfr unsigned long   volatile C1FIFOCON21CLR   absolute 0xBF880894;
sfr unsigned long   volatile C1FIFOCON21SET   absolute 0xBF880898;
sfr unsigned long   volatile C1FIFOCON21INV   absolute 0xBF88089C;
sfr atomic unsigned long   volatile C1FIFOINT21      absolute 0xBF8808A0;
    sbit  RXNEMPTYIF_C1FIFOINT21_bit at C1FIFOINT21.B0;
    sbit  RXHALFIF_C1FIFOINT21_bit at C1FIFOINT21.B1;
    sbit  RXFULLIF_C1FIFOINT21_bit at C1FIFOINT21.B2;
    sbit  RXOVFLIF_C1FIFOINT21_bit at C1FIFOINT21.B3;
    sbit  TXEMPTYIF_C1FIFOINT21_bit at C1FIFOINT21.B8;
    sbit  TXHALFIF_C1FIFOINT21_bit at C1FIFOINT21.B9;
    sbit  TXNFULLIF_C1FIFOINT21_bit at C1FIFOINT21.B10;
    sbit  RXNEMPTYIE_C1FIFOINT21_bit at C1FIFOINT21.B16;
    sbit  RXHALFIE_C1FIFOINT21_bit at C1FIFOINT21.B17;
    sbit  RXFULLIE_C1FIFOINT21_bit at C1FIFOINT21.B18;
    sbit  RXOVFLIE_C1FIFOINT21_bit at C1FIFOINT21.B19;
    sbit  TXEMPTYIE_C1FIFOINT21_bit at C1FIFOINT21.B24;
    sbit  TXHALFIE_C1FIFOINT21_bit at C1FIFOINT21.B25;
    sbit  TXNFULLIE_C1FIFOINT21_bit at C1FIFOINT21.B26;
sfr unsigned long   volatile C1FIFOINT21CLR   absolute 0xBF8808A4;
sfr unsigned long   volatile C1FIFOINT21SET   absolute 0xBF8808A8;
sfr unsigned long   volatile C1FIFOINT21INV   absolute 0xBF8808AC;
sfr atomic unsigned long   volatile C1FIFOUA21       absolute 0xBF8808B0;
sfr unsigned long   volatile C1FIFOUA21CLR    absolute 0xBF8808B4;
sfr unsigned long   volatile C1FIFOUA21SET    absolute 0xBF8808B8;
sfr unsigned long   volatile C1FIFOUA21INV    absolute 0xBF8808BC;
sfr atomic unsigned long   volatile C1FIFOCI21       absolute 0xBF8808C0;
    sbit  CFIFOCI0_C1FIFOCI21_bit at C1FIFOCI21.B0;
    sbit  CFIFOCI1_C1FIFOCI21_bit at C1FIFOCI21.B1;
    sbit  CFIFOCI2_C1FIFOCI21_bit at C1FIFOCI21.B2;
    sbit  CFIFOCI3_C1FIFOCI21_bit at C1FIFOCI21.B3;
    sbit  CFIFOCI4_C1FIFOCI21_bit at C1FIFOCI21.B4;
sfr unsigned long   volatile C1FIFOCI21CLR    absolute 0xBF8808C4;
sfr unsigned long   volatile C1FIFOCI21SET    absolute 0xBF8808C8;
sfr unsigned long   volatile C1FIFOCI21INV    absolute 0xBF8808CC;
sfr atomic unsigned long   volatile C1FIFOCON22      absolute 0xBF8808D0;
    sbit  TXPRI0_C1FIFOCON22_bit at C1FIFOCON22.B0;
    sbit  TXPRI1_C1FIFOCON22_bit at C1FIFOCON22.B1;
    sbit  RTREN_C1FIFOCON22_bit at C1FIFOCON22.B2;
    sbit  TXREQ_C1FIFOCON22_bit at C1FIFOCON22.B3;
    sbit  TXERR_C1FIFOCON22_bit at C1FIFOCON22.B4;
    sbit  TXLARB_C1FIFOCON22_bit at C1FIFOCON22.B5;
    sbit  TXABAT_C1FIFOCON22_bit at C1FIFOCON22.B6;
    sbit  TXEN_C1FIFOCON22_bit at C1FIFOCON22.B7;
    sbit  DONLY_C1FIFOCON22_bit at C1FIFOCON22.B12;
    sbit  UINC_C1FIFOCON22_bit at C1FIFOCON22.B13;
    sbit  FRESET_C1FIFOCON22_bit at C1FIFOCON22.B14;
    sbit  FSIZE0_C1FIFOCON22_bit at C1FIFOCON22.B16;
    sbit  FSIZE1_C1FIFOCON22_bit at C1FIFOCON22.B17;
    sbit  FSIZE2_C1FIFOCON22_bit at C1FIFOCON22.B18;
    sbit  FSIZE3_C1FIFOCON22_bit at C1FIFOCON22.B19;
    sbit  FSIZE4_C1FIFOCON22_bit at C1FIFOCON22.B20;
sfr unsigned long   volatile C1FIFOCON22CLR   absolute 0xBF8808D4;
sfr unsigned long   volatile C1FIFOCON22SET   absolute 0xBF8808D8;
sfr unsigned long   volatile C1FIFOCON22INV   absolute 0xBF8808DC;
sfr atomic unsigned long   volatile C1FIFOINT22      absolute 0xBF8808E0;
    sbit  RXNEMPTYIF_C1FIFOINT22_bit at C1FIFOINT22.B0;
    sbit  RXHALFIF_C1FIFOINT22_bit at C1FIFOINT22.B1;
    sbit  RXFULLIF_C1FIFOINT22_bit at C1FIFOINT22.B2;
    sbit  RXOVFLIF_C1FIFOINT22_bit at C1FIFOINT22.B3;
    sbit  TXEMPTYIF_C1FIFOINT22_bit at C1FIFOINT22.B8;
    sbit  TXHALFIF_C1FIFOINT22_bit at C1FIFOINT22.B9;
    sbit  TXNFULLIF_C1FIFOINT22_bit at C1FIFOINT22.B10;
    sbit  RXNEMPTYIE_C1FIFOINT22_bit at C1FIFOINT22.B16;
    sbit  RXHALFIE_C1FIFOINT22_bit at C1FIFOINT22.B17;
    sbit  RXFULLIE_C1FIFOINT22_bit at C1FIFOINT22.B18;
    sbit  RXOVFLIE_C1FIFOINT22_bit at C1FIFOINT22.B19;
    sbit  TXEMPTYIE_C1FIFOINT22_bit at C1FIFOINT22.B24;
    sbit  TXHALFIE_C1FIFOINT22_bit at C1FIFOINT22.B25;
    sbit  TXNFULLIE_C1FIFOINT22_bit at C1FIFOINT22.B26;
sfr unsigned long   volatile C1FIFOINT22CLR   absolute 0xBF8808E4;
sfr unsigned long   volatile C1FIFOINT22SET   absolute 0xBF8808E8;
sfr unsigned long   volatile C1FIFOINT22INV   absolute 0xBF8808EC;
sfr atomic unsigned long   volatile C1FIFOUA22       absolute 0xBF8808F0;
sfr unsigned long   volatile C1FIFOUA22CLR    absolute 0xBF8808F4;
sfr unsigned long   volatile C1FIFOUA22SET    absolute 0xBF8808F8;
sfr unsigned long   volatile C1FIFOUA22INV    absolute 0xBF8808FC;
sfr atomic unsigned long   volatile C1FIFOCI22       absolute 0xBF880900;
    sbit  CFIFOCI0_C1FIFOCI22_bit at C1FIFOCI22.B0;
    sbit  CFIFOCI1_C1FIFOCI22_bit at C1FIFOCI22.B1;
    sbit  CFIFOCI2_C1FIFOCI22_bit at C1FIFOCI22.B2;
    sbit  CFIFOCI3_C1FIFOCI22_bit at C1FIFOCI22.B3;
    sbit  CFIFOCI4_C1FIFOCI22_bit at C1FIFOCI22.B4;
sfr unsigned long   volatile C1FIFOCI22CLR    absolute 0xBF880904;
sfr unsigned long   volatile C1FIFOCI22SET    absolute 0xBF880908;
sfr unsigned long   volatile C1FIFOCI22INV    absolute 0xBF88090C;
sfr atomic unsigned long   volatile C1FIFOCON23      absolute 0xBF880910;
    sbit  TXPRI0_C1FIFOCON23_bit at C1FIFOCON23.B0;
    sbit  TXPRI1_C1FIFOCON23_bit at C1FIFOCON23.B1;
    sbit  RTREN_C1FIFOCON23_bit at C1FIFOCON23.B2;
    sbit  TXREQ_C1FIFOCON23_bit at C1FIFOCON23.B3;
    sbit  TXERR_C1FIFOCON23_bit at C1FIFOCON23.B4;
    sbit  TXLARB_C1FIFOCON23_bit at C1FIFOCON23.B5;
    sbit  TXABAT_C1FIFOCON23_bit at C1FIFOCON23.B6;
    sbit  TXEN_C1FIFOCON23_bit at C1FIFOCON23.B7;
    sbit  DONLY_C1FIFOCON23_bit at C1FIFOCON23.B12;
    sbit  UINC_C1FIFOCON23_bit at C1FIFOCON23.B13;
    sbit  FRESET_C1FIFOCON23_bit at C1FIFOCON23.B14;
    sbit  FSIZE0_C1FIFOCON23_bit at C1FIFOCON23.B16;
    sbit  FSIZE1_C1FIFOCON23_bit at C1FIFOCON23.B17;
    sbit  FSIZE2_C1FIFOCON23_bit at C1FIFOCON23.B18;
    sbit  FSIZE3_C1FIFOCON23_bit at C1FIFOCON23.B19;
    sbit  FSIZE4_C1FIFOCON23_bit at C1FIFOCON23.B20;
sfr unsigned long   volatile C1FIFOCON23CLR   absolute 0xBF880914;
sfr unsigned long   volatile C1FIFOCON23SET   absolute 0xBF880918;
sfr unsigned long   volatile C1FIFOCON23INV   absolute 0xBF88091C;
sfr atomic unsigned long   volatile C1FIFOINT23      absolute 0xBF880920;
    sbit  RXNEMPTYIF_C1FIFOINT23_bit at C1FIFOINT23.B0;
    sbit  RXHALFIF_C1FIFOINT23_bit at C1FIFOINT23.B1;
    sbit  RXFULLIF_C1FIFOINT23_bit at C1FIFOINT23.B2;
    sbit  RXOVFLIF_C1FIFOINT23_bit at C1FIFOINT23.B3;
    sbit  TXEMPTYIF_C1FIFOINT23_bit at C1FIFOINT23.B8;
    sbit  TXHALFIF_C1FIFOINT23_bit at C1FIFOINT23.B9;
    sbit  TXNFULLIF_C1FIFOINT23_bit at C1FIFOINT23.B10;
    sbit  RXNEMPTYIE_C1FIFOINT23_bit at C1FIFOINT23.B16;
    sbit  RXHALFIE_C1FIFOINT23_bit at C1FIFOINT23.B17;
    sbit  RXFULLIE_C1FIFOINT23_bit at C1FIFOINT23.B18;
    sbit  RXOVFLIE_C1FIFOINT23_bit at C1FIFOINT23.B19;
    sbit  TXEMPTYIE_C1FIFOINT23_bit at C1FIFOINT23.B24;
    sbit  TXHALFIE_C1FIFOINT23_bit at C1FIFOINT23.B25;
    sbit  TXNFULLIE_C1FIFOINT23_bit at C1FIFOINT23.B26;
sfr unsigned long   volatile C1FIFOINT23CLR   absolute 0xBF880924;
sfr unsigned long   volatile C1FIFOINT23SET   absolute 0xBF880928;
sfr unsigned long   volatile C1FIFOINT23INV   absolute 0xBF88092C;
sfr atomic unsigned long   volatile C1FIFOUA23       absolute 0xBF880930;
sfr unsigned long   volatile C1FIFOUA23CLR    absolute 0xBF880934;
sfr unsigned long   volatile C1FIFOUA23SET    absolute 0xBF880938;
sfr unsigned long   volatile C1FIFOUA23INV    absolute 0xBF88093C;
sfr atomic unsigned long   volatile C1FIFOCI23       absolute 0xBF880940;
    sbit  CFIFOCI0_C1FIFOCI23_bit at C1FIFOCI23.B0;
    sbit  CFIFOCI1_C1FIFOCI23_bit at C1FIFOCI23.B1;
    sbit  CFIFOCI2_C1FIFOCI23_bit at C1FIFOCI23.B2;
    sbit  CFIFOCI3_C1FIFOCI23_bit at C1FIFOCI23.B3;
    sbit  CFIFOCI4_C1FIFOCI23_bit at C1FIFOCI23.B4;
sfr unsigned long   volatile C1FIFOCI23CLR    absolute 0xBF880944;
sfr unsigned long   volatile C1FIFOCI23SET    absolute 0xBF880948;
sfr unsigned long   volatile C1FIFOCI23INV    absolute 0xBF88094C;
sfr atomic unsigned long   volatile C1FIFOCON24      absolute 0xBF880950;
    sbit  TXPRI0_C1FIFOCON24_bit at C1FIFOCON24.B0;
    sbit  TXPRI1_C1FIFOCON24_bit at C1FIFOCON24.B1;
    sbit  RTREN_C1FIFOCON24_bit at C1FIFOCON24.B2;
    sbit  TXREQ_C1FIFOCON24_bit at C1FIFOCON24.B3;
    sbit  TXERR_C1FIFOCON24_bit at C1FIFOCON24.B4;
    sbit  TXLARB_C1FIFOCON24_bit at C1FIFOCON24.B5;
    sbit  TXABAT_C1FIFOCON24_bit at C1FIFOCON24.B6;
    sbit  TXEN_C1FIFOCON24_bit at C1FIFOCON24.B7;
    sbit  DONLY_C1FIFOCON24_bit at C1FIFOCON24.B12;
    sbit  UINC_C1FIFOCON24_bit at C1FIFOCON24.B13;
    sbit  FRESET_C1FIFOCON24_bit at C1FIFOCON24.B14;
    sbit  FSIZE0_C1FIFOCON24_bit at C1FIFOCON24.B16;
    sbit  FSIZE1_C1FIFOCON24_bit at C1FIFOCON24.B17;
    sbit  FSIZE2_C1FIFOCON24_bit at C1FIFOCON24.B18;
    sbit  FSIZE3_C1FIFOCON24_bit at C1FIFOCON24.B19;
    sbit  FSIZE4_C1FIFOCON24_bit at C1FIFOCON24.B20;
sfr unsigned long   volatile C1FIFOCON24CLR   absolute 0xBF880954;
sfr unsigned long   volatile C1FIFOCON24SET   absolute 0xBF880958;
sfr unsigned long   volatile C1FIFOCON24INV   absolute 0xBF88095C;
sfr atomic unsigned long   volatile C1FIFOINT24      absolute 0xBF880960;
    sbit  RXNEMPTYIF_C1FIFOINT24_bit at C1FIFOINT24.B0;
    sbit  RXHALFIF_C1FIFOINT24_bit at C1FIFOINT24.B1;
    sbit  RXFULLIF_C1FIFOINT24_bit at C1FIFOINT24.B2;
    sbit  RXOVFLIF_C1FIFOINT24_bit at C1FIFOINT24.B3;
    sbit  TXEMPTYIF_C1FIFOINT24_bit at C1FIFOINT24.B8;
    sbit  TXHALFIF_C1FIFOINT24_bit at C1FIFOINT24.B9;
    sbit  TXNFULLIF_C1FIFOINT24_bit at C1FIFOINT24.B10;
    sbit  RXNEMPTYIE_C1FIFOINT24_bit at C1FIFOINT24.B16;
    sbit  RXHALFIE_C1FIFOINT24_bit at C1FIFOINT24.B17;
    sbit  RXFULLIE_C1FIFOINT24_bit at C1FIFOINT24.B18;
    sbit  RXOVFLIE_C1FIFOINT24_bit at C1FIFOINT24.B19;
    sbit  TXEMPTYIE_C1FIFOINT24_bit at C1FIFOINT24.B24;
    sbit  TXHALFIE_C1FIFOINT24_bit at C1FIFOINT24.B25;
    sbit  TXNFULLIE_C1FIFOINT24_bit at C1FIFOINT24.B26;
sfr unsigned long   volatile C1FIFOINT24CLR   absolute 0xBF880964;
sfr unsigned long   volatile C1FIFOINT24SET   absolute 0xBF880968;
sfr unsigned long   volatile C1FIFOINT24INV   absolute 0xBF88096C;
sfr atomic unsigned long   volatile C1FIFOUA24       absolute 0xBF880970;
sfr unsigned long   volatile C1FIFOUA24CLR    absolute 0xBF880974;
sfr unsigned long   volatile C1FIFOUA24SET    absolute 0xBF880978;
sfr unsigned long   volatile C1FIFOUA24INV    absolute 0xBF88097C;
sfr atomic unsigned long   volatile C1FIFOCI24       absolute 0xBF880980;
    sbit  CFIFOCI0_C1FIFOCI24_bit at C1FIFOCI24.B0;
    sbit  CFIFOCI1_C1FIFOCI24_bit at C1FIFOCI24.B1;
    sbit  CFIFOCI2_C1FIFOCI24_bit at C1FIFOCI24.B2;
    sbit  CFIFOCI3_C1FIFOCI24_bit at C1FIFOCI24.B3;
    sbit  CFIFOCI4_C1FIFOCI24_bit at C1FIFOCI24.B4;
sfr unsigned long   volatile C1FIFOCI24CLR    absolute 0xBF880984;
sfr unsigned long   volatile C1FIFOCI24SET    absolute 0xBF880988;
sfr unsigned long   volatile C1FIFOCI24INV    absolute 0xBF88098C;
sfr atomic unsigned long   volatile C1FIFOCON25      absolute 0xBF880990;
    sbit  TXPRI0_C1FIFOCON25_bit at C1FIFOCON25.B0;
    sbit  TXPRI1_C1FIFOCON25_bit at C1FIFOCON25.B1;
    sbit  RTREN_C1FIFOCON25_bit at C1FIFOCON25.B2;
    sbit  TXREQ_C1FIFOCON25_bit at C1FIFOCON25.B3;
    sbit  TXERR_C1FIFOCON25_bit at C1FIFOCON25.B4;
    sbit  TXLARB_C1FIFOCON25_bit at C1FIFOCON25.B5;
    sbit  TXABAT_C1FIFOCON25_bit at C1FIFOCON25.B6;
    sbit  TXEN_C1FIFOCON25_bit at C1FIFOCON25.B7;
    sbit  DONLY_C1FIFOCON25_bit at C1FIFOCON25.B12;
    sbit  UINC_C1FIFOCON25_bit at C1FIFOCON25.B13;
    sbit  FRESET_C1FIFOCON25_bit at C1FIFOCON25.B14;
    sbit  FSIZE0_C1FIFOCON25_bit at C1FIFOCON25.B16;
    sbit  FSIZE1_C1FIFOCON25_bit at C1FIFOCON25.B17;
    sbit  FSIZE2_C1FIFOCON25_bit at C1FIFOCON25.B18;
    sbit  FSIZE3_C1FIFOCON25_bit at C1FIFOCON25.B19;
    sbit  FSIZE4_C1FIFOCON25_bit at C1FIFOCON25.B20;
sfr unsigned long   volatile C1FIFOCON25CLR   absolute 0xBF880994;
sfr unsigned long   volatile C1FIFOCON25SET   absolute 0xBF880998;
sfr unsigned long   volatile C1FIFOCON25INV   absolute 0xBF88099C;
sfr atomic unsigned long   volatile C1FIFOINT25      absolute 0xBF8809A0;
    sbit  RXNEMPTYIF_C1FIFOINT25_bit at C1FIFOINT25.B0;
    sbit  RXHALFIF_C1FIFOINT25_bit at C1FIFOINT25.B1;
    sbit  RXFULLIF_C1FIFOINT25_bit at C1FIFOINT25.B2;
    sbit  RXOVFLIF_C1FIFOINT25_bit at C1FIFOINT25.B3;
    sbit  TXEMPTYIF_C1FIFOINT25_bit at C1FIFOINT25.B8;
    sbit  TXHALFIF_C1FIFOINT25_bit at C1FIFOINT25.B9;
    sbit  TXNFULLIF_C1FIFOINT25_bit at C1FIFOINT25.B10;
    sbit  RXNEMPTYIE_C1FIFOINT25_bit at C1FIFOINT25.B16;
    sbit  RXHALFIE_C1FIFOINT25_bit at C1FIFOINT25.B17;
    sbit  RXFULLIE_C1FIFOINT25_bit at C1FIFOINT25.B18;
    sbit  RXOVFLIE_C1FIFOINT25_bit at C1FIFOINT25.B19;
    sbit  TXEMPTYIE_C1FIFOINT25_bit at C1FIFOINT25.B24;
    sbit  TXHALFIE_C1FIFOINT25_bit at C1FIFOINT25.B25;
    sbit  TXNFULLIE_C1FIFOINT25_bit at C1FIFOINT25.B26;
sfr unsigned long   volatile C1FIFOINT25CLR   absolute 0xBF8809A4;
sfr unsigned long   volatile C1FIFOINT25SET   absolute 0xBF8809A8;
sfr unsigned long   volatile C1FIFOINT25INV   absolute 0xBF8809AC;
sfr atomic unsigned long   volatile C1FIFOUA25       absolute 0xBF8809B0;
sfr unsigned long   volatile C1FIFOUA25CLR    absolute 0xBF8809B4;
sfr unsigned long   volatile C1FIFOUA25SET    absolute 0xBF8809B8;
sfr unsigned long   volatile C1FIFOUA25INV    absolute 0xBF8809BC;
sfr atomic unsigned long   volatile C1FIFOCI25       absolute 0xBF8809C0;
    sbit  CFIFOCI0_C1FIFOCI25_bit at C1FIFOCI25.B0;
    sbit  CFIFOCI1_C1FIFOCI25_bit at C1FIFOCI25.B1;
    sbit  CFIFOCI2_C1FIFOCI25_bit at C1FIFOCI25.B2;
    sbit  CFIFOCI3_C1FIFOCI25_bit at C1FIFOCI25.B3;
    sbit  CFIFOCI4_C1FIFOCI25_bit at C1FIFOCI25.B4;
sfr unsigned long   volatile C1FIFOCI25CLR    absolute 0xBF8809C4;
sfr unsigned long   volatile C1FIFOCI25SET    absolute 0xBF8809C8;
sfr unsigned long   volatile C1FIFOCI25INV    absolute 0xBF8809CC;
sfr atomic unsigned long   volatile C1FIFOCON26      absolute 0xBF8809D0;
    sbit  TXPRI0_C1FIFOCON26_bit at C1FIFOCON26.B0;
    sbit  TXPRI1_C1FIFOCON26_bit at C1FIFOCON26.B1;
    sbit  RTREN_C1FIFOCON26_bit at C1FIFOCON26.B2;
    sbit  TXREQ_C1FIFOCON26_bit at C1FIFOCON26.B3;
    sbit  TXERR_C1FIFOCON26_bit at C1FIFOCON26.B4;
    sbit  TXLARB_C1FIFOCON26_bit at C1FIFOCON26.B5;
    sbit  TXABAT_C1FIFOCON26_bit at C1FIFOCON26.B6;
    sbit  TXEN_C1FIFOCON26_bit at C1FIFOCON26.B7;
    sbit  DONLY_C1FIFOCON26_bit at C1FIFOCON26.B12;
    sbit  UINC_C1FIFOCON26_bit at C1FIFOCON26.B13;
    sbit  FRESET_C1FIFOCON26_bit at C1FIFOCON26.B14;
    sbit  FSIZE0_C1FIFOCON26_bit at C1FIFOCON26.B16;
    sbit  FSIZE1_C1FIFOCON26_bit at C1FIFOCON26.B17;
    sbit  FSIZE2_C1FIFOCON26_bit at C1FIFOCON26.B18;
    sbit  FSIZE3_C1FIFOCON26_bit at C1FIFOCON26.B19;
    sbit  FSIZE4_C1FIFOCON26_bit at C1FIFOCON26.B20;
sfr unsigned long   volatile C1FIFOCON26CLR   absolute 0xBF8809D4;
sfr unsigned long   volatile C1FIFOCON26SET   absolute 0xBF8809D8;
sfr unsigned long   volatile C1FIFOCON26INV   absolute 0xBF8809DC;
sfr atomic unsigned long   volatile C1FIFOINT26      absolute 0xBF8809E0;
    sbit  RXNEMPTYIF_C1FIFOINT26_bit at C1FIFOINT26.B0;
    sbit  RXHALFIF_C1FIFOINT26_bit at C1FIFOINT26.B1;
    sbit  RXFULLIF_C1FIFOINT26_bit at C1FIFOINT26.B2;
    sbit  RXOVFLIF_C1FIFOINT26_bit at C1FIFOINT26.B3;
    sbit  TXEMPTYIF_C1FIFOINT26_bit at C1FIFOINT26.B8;
    sbit  TXHALFIF_C1FIFOINT26_bit at C1FIFOINT26.B9;
    sbit  TXNFULLIF_C1FIFOINT26_bit at C1FIFOINT26.B10;
    sbit  RXNEMPTYIE_C1FIFOINT26_bit at C1FIFOINT26.B16;
    sbit  RXHALFIE_C1FIFOINT26_bit at C1FIFOINT26.B17;
    sbit  RXFULLIE_C1FIFOINT26_bit at C1FIFOINT26.B18;
    sbit  RXOVFLIE_C1FIFOINT26_bit at C1FIFOINT26.B19;
    sbit  TXEMPTYIE_C1FIFOINT26_bit at C1FIFOINT26.B24;
    sbit  TXHALFIE_C1FIFOINT26_bit at C1FIFOINT26.B25;
    sbit  TXNFULLIE_C1FIFOINT26_bit at C1FIFOINT26.B26;
sfr unsigned long   volatile C1FIFOINT26CLR   absolute 0xBF8809E4;
sfr unsigned long   volatile C1FIFOINT26SET   absolute 0xBF8809E8;
sfr unsigned long   volatile C1FIFOINT26INV   absolute 0xBF8809EC;
sfr atomic unsigned long   volatile C1FIFOUA26       absolute 0xBF8809F0;
sfr unsigned long   volatile C1FIFOUA26CLR    absolute 0xBF8809F4;
sfr unsigned long   volatile C1FIFOUA26SET    absolute 0xBF8809F8;
sfr unsigned long   volatile C1FIFOUA26INV    absolute 0xBF8809FC;
sfr atomic unsigned long   volatile C1FIFOCI26       absolute 0xBF880A00;
    sbit  CFIFOCI0_C1FIFOCI26_bit at C1FIFOCI26.B0;
    sbit  CFIFOCI1_C1FIFOCI26_bit at C1FIFOCI26.B1;
    sbit  CFIFOCI2_C1FIFOCI26_bit at C1FIFOCI26.B2;
    sbit  CFIFOCI3_C1FIFOCI26_bit at C1FIFOCI26.B3;
    sbit  CFIFOCI4_C1FIFOCI26_bit at C1FIFOCI26.B4;
sfr unsigned long   volatile C1FIFOCI26CLR    absolute 0xBF880A04;
sfr unsigned long   volatile C1FIFOCI26SET    absolute 0xBF880A08;
sfr unsigned long   volatile C1FIFOCI26INV    absolute 0xBF880A0C;
sfr atomic unsigned long   volatile C1FIFOCON27      absolute 0xBF880A10;
    sbit  TXPRI0_C1FIFOCON27_bit at C1FIFOCON27.B0;
    sbit  TXPRI1_C1FIFOCON27_bit at C1FIFOCON27.B1;
    sbit  RTREN_C1FIFOCON27_bit at C1FIFOCON27.B2;
    sbit  TXREQ_C1FIFOCON27_bit at C1FIFOCON27.B3;
    sbit  TXERR_C1FIFOCON27_bit at C1FIFOCON27.B4;
    sbit  TXLARB_C1FIFOCON27_bit at C1FIFOCON27.B5;
    sbit  TXABAT_C1FIFOCON27_bit at C1FIFOCON27.B6;
    sbit  TXEN_C1FIFOCON27_bit at C1FIFOCON27.B7;
    sbit  DONLY_C1FIFOCON27_bit at C1FIFOCON27.B12;
    sbit  UINC_C1FIFOCON27_bit at C1FIFOCON27.B13;
    sbit  FRESET_C1FIFOCON27_bit at C1FIFOCON27.B14;
    sbit  FSIZE0_C1FIFOCON27_bit at C1FIFOCON27.B16;
    sbit  FSIZE1_C1FIFOCON27_bit at C1FIFOCON27.B17;
    sbit  FSIZE2_C1FIFOCON27_bit at C1FIFOCON27.B18;
    sbit  FSIZE3_C1FIFOCON27_bit at C1FIFOCON27.B19;
    sbit  FSIZE4_C1FIFOCON27_bit at C1FIFOCON27.B20;
sfr unsigned long   volatile C1FIFOCON27CLR   absolute 0xBF880A14;
sfr unsigned long   volatile C1FIFOCON27SET   absolute 0xBF880A18;
sfr unsigned long   volatile C1FIFOCON27INV   absolute 0xBF880A1C;
sfr atomic unsigned long   volatile C1FIFOINT27      absolute 0xBF880A20;
    sbit  RXNEMPTYIF_C1FIFOINT27_bit at C1FIFOINT27.B0;
    sbit  RXHALFIF_C1FIFOINT27_bit at C1FIFOINT27.B1;
    sbit  RXFULLIF_C1FIFOINT27_bit at C1FIFOINT27.B2;
    sbit  RXOVFLIF_C1FIFOINT27_bit at C1FIFOINT27.B3;
    sbit  TXEMPTYIF_C1FIFOINT27_bit at C1FIFOINT27.B8;
    sbit  TXHALFIF_C1FIFOINT27_bit at C1FIFOINT27.B9;
    sbit  TXNFULLIF_C1FIFOINT27_bit at C1FIFOINT27.B10;
    sbit  RXNEMPTYIE_C1FIFOINT27_bit at C1FIFOINT27.B16;
    sbit  RXHALFIE_C1FIFOINT27_bit at C1FIFOINT27.B17;
    sbit  RXFULLIE_C1FIFOINT27_bit at C1FIFOINT27.B18;
    sbit  RXOVFLIE_C1FIFOINT27_bit at C1FIFOINT27.B19;
    sbit  TXEMPTYIE_C1FIFOINT27_bit at C1FIFOINT27.B24;
    sbit  TXHALFIE_C1FIFOINT27_bit at C1FIFOINT27.B25;
    sbit  TXNFULLIE_C1FIFOINT27_bit at C1FIFOINT27.B26;
sfr unsigned long   volatile C1FIFOINT27CLR   absolute 0xBF880A24;
sfr unsigned long   volatile C1FIFOINT27SET   absolute 0xBF880A28;
sfr unsigned long   volatile C1FIFOINT27INV   absolute 0xBF880A2C;
sfr atomic unsigned long   volatile C1FIFOUA27       absolute 0xBF880A30;
sfr unsigned long   volatile C1FIFOUA27CLR    absolute 0xBF880A34;
sfr unsigned long   volatile C1FIFOUA27SET    absolute 0xBF880A38;
sfr unsigned long   volatile C1FIFOUA27INV    absolute 0xBF880A3C;
sfr atomic unsigned long   volatile C1FIFOCI27       absolute 0xBF880A40;
    sbit  CFIFOCI0_C1FIFOCI27_bit at C1FIFOCI27.B0;
    sbit  CFIFOCI1_C1FIFOCI27_bit at C1FIFOCI27.B1;
    sbit  CFIFOCI2_C1FIFOCI27_bit at C1FIFOCI27.B2;
    sbit  CFIFOCI3_C1FIFOCI27_bit at C1FIFOCI27.B3;
    sbit  CFIFOCI4_C1FIFOCI27_bit at C1FIFOCI27.B4;
sfr unsigned long   volatile C1FIFOCI27CLR    absolute 0xBF880A44;
sfr unsigned long   volatile C1FIFOCI27SET    absolute 0xBF880A48;
sfr unsigned long   volatile C1FIFOCI27INV    absolute 0xBF880A4C;
sfr atomic unsigned long   volatile C1FIFOCON28      absolute 0xBF880A50;
    sbit  TXPRI0_C1FIFOCON28_bit at C1FIFOCON28.B0;
    sbit  TXPRI1_C1FIFOCON28_bit at C1FIFOCON28.B1;
    sbit  RTREN_C1FIFOCON28_bit at C1FIFOCON28.B2;
    sbit  TXREQ_C1FIFOCON28_bit at C1FIFOCON28.B3;
    sbit  TXERR_C1FIFOCON28_bit at C1FIFOCON28.B4;
    sbit  TXLARB_C1FIFOCON28_bit at C1FIFOCON28.B5;
    sbit  TXABAT_C1FIFOCON28_bit at C1FIFOCON28.B6;
    sbit  TXEN_C1FIFOCON28_bit at C1FIFOCON28.B7;
    sbit  DONLY_C1FIFOCON28_bit at C1FIFOCON28.B12;
    sbit  UINC_C1FIFOCON28_bit at C1FIFOCON28.B13;
    sbit  FRESET_C1FIFOCON28_bit at C1FIFOCON28.B14;
    sbit  FSIZE0_C1FIFOCON28_bit at C1FIFOCON28.B16;
    sbit  FSIZE1_C1FIFOCON28_bit at C1FIFOCON28.B17;
    sbit  FSIZE2_C1FIFOCON28_bit at C1FIFOCON28.B18;
    sbit  FSIZE3_C1FIFOCON28_bit at C1FIFOCON28.B19;
    sbit  FSIZE4_C1FIFOCON28_bit at C1FIFOCON28.B20;
sfr unsigned long   volatile C1FIFOCON28CLR   absolute 0xBF880A54;
sfr unsigned long   volatile C1FIFOCON28SET   absolute 0xBF880A58;
sfr unsigned long   volatile C1FIFOCON28INV   absolute 0xBF880A5C;
sfr atomic unsigned long   volatile C1FIFOINT28      absolute 0xBF880A60;
    sbit  RXNEMPTYIF_C1FIFOINT28_bit at C1FIFOINT28.B0;
    sbit  RXHALFIF_C1FIFOINT28_bit at C1FIFOINT28.B1;
    sbit  RXFULLIF_C1FIFOINT28_bit at C1FIFOINT28.B2;
    sbit  RXOVFLIF_C1FIFOINT28_bit at C1FIFOINT28.B3;
    sbit  TXEMPTYIF_C1FIFOINT28_bit at C1FIFOINT28.B8;
    sbit  TXHALFIF_C1FIFOINT28_bit at C1FIFOINT28.B9;
    sbit  TXNFULLIF_C1FIFOINT28_bit at C1FIFOINT28.B10;
    sbit  RXNEMPTYIE_C1FIFOINT28_bit at C1FIFOINT28.B16;
    sbit  RXHALFIE_C1FIFOINT28_bit at C1FIFOINT28.B17;
    sbit  RXFULLIE_C1FIFOINT28_bit at C1FIFOINT28.B18;
    sbit  RXOVFLIE_C1FIFOINT28_bit at C1FIFOINT28.B19;
    sbit  TXEMPTYIE_C1FIFOINT28_bit at C1FIFOINT28.B24;
    sbit  TXHALFIE_C1FIFOINT28_bit at C1FIFOINT28.B25;
    sbit  TXNFULLIE_C1FIFOINT28_bit at C1FIFOINT28.B26;
sfr unsigned long   volatile C1FIFOINT28CLR   absolute 0xBF880A64;
sfr unsigned long   volatile C1FIFOINT28SET   absolute 0xBF880A68;
sfr unsigned long   volatile C1FIFOINT28INV   absolute 0xBF880A6C;
sfr atomic unsigned long   volatile C1FIFOUA28       absolute 0xBF880A70;
sfr unsigned long   volatile C1FIFOUA28CLR    absolute 0xBF880A74;
sfr unsigned long   volatile C1FIFOUA28SET    absolute 0xBF880A78;
sfr unsigned long   volatile C1FIFOUA28INV    absolute 0xBF880A7C;
sfr atomic unsigned long   volatile C1FIFOCI28       absolute 0xBF880A80;
    sbit  CFIFOCI0_C1FIFOCI28_bit at C1FIFOCI28.B0;
    sbit  CFIFOCI1_C1FIFOCI28_bit at C1FIFOCI28.B1;
    sbit  CFIFOCI2_C1FIFOCI28_bit at C1FIFOCI28.B2;
    sbit  CFIFOCI3_C1FIFOCI28_bit at C1FIFOCI28.B3;
    sbit  CFIFOCI4_C1FIFOCI28_bit at C1FIFOCI28.B4;
sfr unsigned long   volatile C1FIFOCI28CLR    absolute 0xBF880A84;
sfr unsigned long   volatile C1FIFOCI28SET    absolute 0xBF880A88;
sfr unsigned long   volatile C1FIFOCI28INV    absolute 0xBF880A8C;
sfr atomic unsigned long   volatile C1FIFOCON29      absolute 0xBF880A90;
    sbit  TXPRI0_C1FIFOCON29_bit at C1FIFOCON29.B0;
    sbit  TXPRI1_C1FIFOCON29_bit at C1FIFOCON29.B1;
    sbit  RTREN_C1FIFOCON29_bit at C1FIFOCON29.B2;
    sbit  TXREQ_C1FIFOCON29_bit at C1FIFOCON29.B3;
    sbit  TXERR_C1FIFOCON29_bit at C1FIFOCON29.B4;
    sbit  TXLARB_C1FIFOCON29_bit at C1FIFOCON29.B5;
    sbit  TXABAT_C1FIFOCON29_bit at C1FIFOCON29.B6;
    sbit  TXEN_C1FIFOCON29_bit at C1FIFOCON29.B7;
    sbit  DONLY_C1FIFOCON29_bit at C1FIFOCON29.B12;
    sbit  UINC_C1FIFOCON29_bit at C1FIFOCON29.B13;
    sbit  FRESET_C1FIFOCON29_bit at C1FIFOCON29.B14;
    sbit  FSIZE0_C1FIFOCON29_bit at C1FIFOCON29.B16;
    sbit  FSIZE1_C1FIFOCON29_bit at C1FIFOCON29.B17;
    sbit  FSIZE2_C1FIFOCON29_bit at C1FIFOCON29.B18;
    sbit  FSIZE3_C1FIFOCON29_bit at C1FIFOCON29.B19;
    sbit  FSIZE4_C1FIFOCON29_bit at C1FIFOCON29.B20;
sfr unsigned long   volatile C1FIFOCON29CLR   absolute 0xBF880A94;
sfr unsigned long   volatile C1FIFOCON29SET   absolute 0xBF880A98;
sfr unsigned long   volatile C1FIFOCON29INV   absolute 0xBF880A9C;
sfr atomic unsigned long   volatile C1FIFOINT29      absolute 0xBF880AA0;
    sbit  RXNEMPTYIF_C1FIFOINT29_bit at C1FIFOINT29.B0;
    sbit  RXHALFIF_C1FIFOINT29_bit at C1FIFOINT29.B1;
    sbit  RXFULLIF_C1FIFOINT29_bit at C1FIFOINT29.B2;
    sbit  RXOVFLIF_C1FIFOINT29_bit at C1FIFOINT29.B3;
    sbit  TXEMPTYIF_C1FIFOINT29_bit at C1FIFOINT29.B8;
    sbit  TXHALFIF_C1FIFOINT29_bit at C1FIFOINT29.B9;
    sbit  TXNFULLIF_C1FIFOINT29_bit at C1FIFOINT29.B10;
    sbit  RXNEMPTYIE_C1FIFOINT29_bit at C1FIFOINT29.B16;
    sbit  RXHALFIE_C1FIFOINT29_bit at C1FIFOINT29.B17;
    sbit  RXFULLIE_C1FIFOINT29_bit at C1FIFOINT29.B18;
    sbit  RXOVFLIE_C1FIFOINT29_bit at C1FIFOINT29.B19;
    sbit  TXEMPTYIE_C1FIFOINT29_bit at C1FIFOINT29.B24;
    sbit  TXHALFIE_C1FIFOINT29_bit at C1FIFOINT29.B25;
    sbit  TXNFULLIE_C1FIFOINT29_bit at C1FIFOINT29.B26;
sfr unsigned long   volatile C1FIFOINT29CLR   absolute 0xBF880AA4;
sfr unsigned long   volatile C1FIFOINT29SET   absolute 0xBF880AA8;
sfr unsigned long   volatile C1FIFOINT29INV   absolute 0xBF880AAC;
sfr atomic unsigned long   volatile C1FIFOUA29       absolute 0xBF880AB0;
sfr unsigned long   volatile C1FIFOUA29CLR    absolute 0xBF880AB4;
sfr unsigned long   volatile C1FIFOUA29SET    absolute 0xBF880AB8;
sfr unsigned long   volatile C1FIFOUA29INV    absolute 0xBF880ABC;
sfr atomic unsigned long   volatile C1FIFOCI29       absolute 0xBF880AC0;
    sbit  CFIFOCI0_C1FIFOCI29_bit at C1FIFOCI29.B0;
    sbit  CFIFOCI1_C1FIFOCI29_bit at C1FIFOCI29.B1;
    sbit  CFIFOCI2_C1FIFOCI29_bit at C1FIFOCI29.B2;
    sbit  CFIFOCI3_C1FIFOCI29_bit at C1FIFOCI29.B3;
    sbit  CFIFOCI4_C1FIFOCI29_bit at C1FIFOCI29.B4;
sfr unsigned long   volatile C1FIFOCI29CLR    absolute 0xBF880AC4;
sfr unsigned long   volatile C1FIFOCI29SET    absolute 0xBF880AC8;
sfr unsigned long   volatile C1FIFOCI29INV    absolute 0xBF880ACC;
sfr atomic unsigned long   volatile C1FIFOCON30      absolute 0xBF880AD0;
    sbit  TXPRI0_C1FIFOCON30_bit at C1FIFOCON30.B0;
    sbit  TXPRI1_C1FIFOCON30_bit at C1FIFOCON30.B1;
    sbit  RTREN_C1FIFOCON30_bit at C1FIFOCON30.B2;
    sbit  TXREQ_C1FIFOCON30_bit at C1FIFOCON30.B3;
    sbit  TXERR_C1FIFOCON30_bit at C1FIFOCON30.B4;
    sbit  TXLARB_C1FIFOCON30_bit at C1FIFOCON30.B5;
    sbit  TXABAT_C1FIFOCON30_bit at C1FIFOCON30.B6;
    sbit  TXEN_C1FIFOCON30_bit at C1FIFOCON30.B7;
    sbit  DONLY_C1FIFOCON30_bit at C1FIFOCON30.B12;
    sbit  UINC_C1FIFOCON30_bit at C1FIFOCON30.B13;
    sbit  FRESET_C1FIFOCON30_bit at C1FIFOCON30.B14;
    sbit  FSIZE0_C1FIFOCON30_bit at C1FIFOCON30.B16;
    sbit  FSIZE1_C1FIFOCON30_bit at C1FIFOCON30.B17;
    sbit  FSIZE2_C1FIFOCON30_bit at C1FIFOCON30.B18;
    sbit  FSIZE3_C1FIFOCON30_bit at C1FIFOCON30.B19;
    sbit  FSIZE4_C1FIFOCON30_bit at C1FIFOCON30.B20;
sfr unsigned long   volatile C1FIFOCON30CLR   absolute 0xBF880AD4;
sfr unsigned long   volatile C1FIFOCON30SET   absolute 0xBF880AD8;
sfr unsigned long   volatile C1FIFOCON30INV   absolute 0xBF880ADC;
sfr atomic unsigned long   volatile C1FIFOINT30      absolute 0xBF880AE0;
    sbit  RXNEMPTYIF_C1FIFOINT30_bit at C1FIFOINT30.B0;
    sbit  RXHALFIF_C1FIFOINT30_bit at C1FIFOINT30.B1;
    sbit  RXFULLIF_C1FIFOINT30_bit at C1FIFOINT30.B2;
    sbit  RXOVFLIF_C1FIFOINT30_bit at C1FIFOINT30.B3;
    sbit  TXEMPTYIF_C1FIFOINT30_bit at C1FIFOINT30.B8;
    sbit  TXHALFIF_C1FIFOINT30_bit at C1FIFOINT30.B9;
    sbit  TXNFULLIF_C1FIFOINT30_bit at C1FIFOINT30.B10;
    sbit  RXNEMPTYIE_C1FIFOINT30_bit at C1FIFOINT30.B16;
    sbit  RXHALFIE_C1FIFOINT30_bit at C1FIFOINT30.B17;
    sbit  RXFULLIE_C1FIFOINT30_bit at C1FIFOINT30.B18;
    sbit  RXOVFLIE_C1FIFOINT30_bit at C1FIFOINT30.B19;
    sbit  TXEMPTYIE_C1FIFOINT30_bit at C1FIFOINT30.B24;
    sbit  TXHALFIE_C1FIFOINT30_bit at C1FIFOINT30.B25;
    sbit  TXNFULLIE_C1FIFOINT30_bit at C1FIFOINT30.B26;
sfr unsigned long   volatile C1FIFOINT30CLR   absolute 0xBF880AE4;
sfr unsigned long   volatile C1FIFOINT30SET   absolute 0xBF880AE8;
sfr unsigned long   volatile C1FIFOINT30INV   absolute 0xBF880AEC;
sfr atomic unsigned long   volatile C1FIFOUA30       absolute 0xBF880AF0;
sfr unsigned long   volatile C1FIFOUA30CLR    absolute 0xBF880AF4;
sfr unsigned long   volatile C1FIFOUA30SET    absolute 0xBF880AF8;
sfr unsigned long   volatile C1FIFOUA30INV    absolute 0xBF880AFC;
sfr atomic unsigned long   volatile C1FIFOCI30       absolute 0xBF880B00;
    sbit  CFIFOCI0_C1FIFOCI30_bit at C1FIFOCI30.B0;
    sbit  CFIFOCI1_C1FIFOCI30_bit at C1FIFOCI30.B1;
    sbit  CFIFOCI2_C1FIFOCI30_bit at C1FIFOCI30.B2;
    sbit  CFIFOCI3_C1FIFOCI30_bit at C1FIFOCI30.B3;
    sbit  CFIFOCI4_C1FIFOCI30_bit at C1FIFOCI30.B4;
sfr unsigned long   volatile C1FIFOCI30CLR    absolute 0xBF880B04;
sfr unsigned long   volatile C1FIFOCI30SET    absolute 0xBF880B08;
sfr unsigned long   volatile C1FIFOCI30INV    absolute 0xBF880B0C;
sfr atomic unsigned long   volatile C1FIFOCON31      absolute 0xBF880B10;
    sbit  TXPRI0_C1FIFOCON31_bit at C1FIFOCON31.B0;
    sbit  TXPRI1_C1FIFOCON31_bit at C1FIFOCON31.B1;
    sbit  RTREN_C1FIFOCON31_bit at C1FIFOCON31.B2;
    sbit  TXREQ_C1FIFOCON31_bit at C1FIFOCON31.B3;
    sbit  TXERR_C1FIFOCON31_bit at C1FIFOCON31.B4;
    sbit  TXLARB_C1FIFOCON31_bit at C1FIFOCON31.B5;
    sbit  TXABAT_C1FIFOCON31_bit at C1FIFOCON31.B6;
    sbit  TXEN_C1FIFOCON31_bit at C1FIFOCON31.B7;
    sbit  DONLY_C1FIFOCON31_bit at C1FIFOCON31.B12;
    sbit  UINC_C1FIFOCON31_bit at C1FIFOCON31.B13;
    sbit  FRESET_C1FIFOCON31_bit at C1FIFOCON31.B14;
    sbit  FSIZE0_C1FIFOCON31_bit at C1FIFOCON31.B16;
    sbit  FSIZE1_C1FIFOCON31_bit at C1FIFOCON31.B17;
    sbit  FSIZE2_C1FIFOCON31_bit at C1FIFOCON31.B18;
    sbit  FSIZE3_C1FIFOCON31_bit at C1FIFOCON31.B19;
    sbit  FSIZE4_C1FIFOCON31_bit at C1FIFOCON31.B20;
sfr unsigned long   volatile C1FIFOCON31CLR   absolute 0xBF880B14;
sfr unsigned long   volatile C1FIFOCON31SET   absolute 0xBF880B18;
sfr unsigned long   volatile C1FIFOCON31INV   absolute 0xBF880B1C;
sfr atomic unsigned long   volatile C1FIFOINT31      absolute 0xBF880B20;
    sbit  RXNEMPTYIF_C1FIFOINT31_bit at C1FIFOINT31.B0;
    sbit  RXHALFIF_C1FIFOINT31_bit at C1FIFOINT31.B1;
    sbit  RXFULLIF_C1FIFOINT31_bit at C1FIFOINT31.B2;
    sbit  RXOVFLIF_C1FIFOINT31_bit at C1FIFOINT31.B3;
    sbit  TXEMPTYIF_C1FIFOINT31_bit at C1FIFOINT31.B8;
    sbit  TXHALFIF_C1FIFOINT31_bit at C1FIFOINT31.B9;
    sbit  TXNFULLIF_C1FIFOINT31_bit at C1FIFOINT31.B10;
    sbit  RXNEMPTYIE_C1FIFOINT31_bit at C1FIFOINT31.B16;
    sbit  RXHALFIE_C1FIFOINT31_bit at C1FIFOINT31.B17;
    sbit  RXFULLIE_C1FIFOINT31_bit at C1FIFOINT31.B18;
    sbit  RXOVFLIE_C1FIFOINT31_bit at C1FIFOINT31.B19;
    sbit  TXEMPTYIE_C1FIFOINT31_bit at C1FIFOINT31.B24;
    sbit  TXHALFIE_C1FIFOINT31_bit at C1FIFOINT31.B25;
    sbit  TXNFULLIE_C1FIFOINT31_bit at C1FIFOINT31.B26;
sfr unsigned long   volatile C1FIFOINT31CLR   absolute 0xBF880B24;
sfr unsigned long   volatile C1FIFOINT31SET   absolute 0xBF880B28;
sfr unsigned long   volatile C1FIFOINT31INV   absolute 0xBF880B2C;
sfr atomic unsigned long   volatile C1FIFOUA31       absolute 0xBF880B30;
sfr unsigned long   volatile C1FIFOUA31CLR    absolute 0xBF880B34;
sfr unsigned long   volatile C1FIFOUA31SET    absolute 0xBF880B38;
sfr unsigned long   volatile C1FIFOUA31INV    absolute 0xBF880B3C;
sfr atomic unsigned long   volatile C1FIFOCI31       absolute 0xBF880B40;
    sbit  CFIFOCI0_C1FIFOCI31_bit at C1FIFOCI31.B0;
    sbit  CFIFOCI1_C1FIFOCI31_bit at C1FIFOCI31.B1;
    sbit  CFIFOCI2_C1FIFOCI31_bit at C1FIFOCI31.B2;
    sbit  CFIFOCI3_C1FIFOCI31_bit at C1FIFOCI31.B3;
    sbit  CFIFOCI4_C1FIFOCI31_bit at C1FIFOCI31.B4;
sfr unsigned long   volatile C1FIFOCI31CLR    absolute 0xBF880B44;
sfr unsigned long   volatile C1FIFOCI31SET    absolute 0xBF880B48;
sfr unsigned long   volatile C1FIFOCI31INV    absolute 0xBF880B4C;
sfr atomic unsigned long   volatile C2CON            absolute 0xBF881000;
    sbit  DNCNT0_C2CON_bit at C2CON.B0;
    sbit  DNCNT1_C2CON_bit at C2CON.B1;
    sbit  DNCNT2_C2CON_bit at C2CON.B2;
    sbit  DNCNT3_C2CON_bit at C2CON.B3;
    sbit  DNCNT4_C2CON_bit at C2CON.B4;
    sbit  CANBUSY_C2CON_bit at C2CON.B11;
    sbit  SIDL_C2CON_bit at C2CON.B13;
    sbit  ON_C2CON_bit at C2CON.B15;
    sbit  CANCAP_C2CON_bit at C2CON.B20;
    sbit  OPMOD0_C2CON_bit at C2CON.B21;
    sbit  OPMOD1_C2CON_bit at C2CON.B22;
    sbit  OPMOD2_C2CON_bit at C2CON.B23;
    sbit  REQOP0_C2CON_bit at C2CON.B24;
    sbit  REQOP1_C2CON_bit at C2CON.B25;
    sbit  REQOP2_C2CON_bit at C2CON.B26;
    sbit  ABAT_C2CON_bit at C2CON.B27;
sfr unsigned long   volatile C2CONCLR         absolute 0xBF881004;
sfr unsigned long   volatile C2CONSET         absolute 0xBF881008;
sfr unsigned long   volatile C2CONINV         absolute 0xBF88100C;
sfr atomic unsigned long   volatile C2CFG            absolute 0xBF881010;
    sbit  BRP0_C2CFG_bit at C2CFG.B0;
    sbit  BRP1_C2CFG_bit at C2CFG.B1;
    sbit  BRP2_C2CFG_bit at C2CFG.B2;
    sbit  BRP3_C2CFG_bit at C2CFG.B3;
    sbit  BRP4_C2CFG_bit at C2CFG.B4;
    sbit  BRP5_C2CFG_bit at C2CFG.B5;
    sbit  SJW0_C2CFG_bit at C2CFG.B6;
    sbit  SJW1_C2CFG_bit at C2CFG.B7;
    sbit  PRSEG0_C2CFG_bit at C2CFG.B8;
    sbit  PRSEG1_C2CFG_bit at C2CFG.B9;
    sbit  PRSEG2_C2CFG_bit at C2CFG.B10;
    sbit  SEG1PH0_C2CFG_bit at C2CFG.B11;
    sbit  SEG1PH1_C2CFG_bit at C2CFG.B12;
    sbit  SEG1PH2_C2CFG_bit at C2CFG.B13;
    sbit  SAM_C2CFG_bit at C2CFG.B14;
    sbit  SEG2PHTS_C2CFG_bit at C2CFG.B15;
    sbit  SEG2PH0_C2CFG_bit at C2CFG.B16;
    sbit  SEG2PH1_C2CFG_bit at C2CFG.B17;
    sbit  SEG2PH2_C2CFG_bit at C2CFG.B18;
    sbit  WAKFIL_C2CFG_bit at C2CFG.B22;
sfr unsigned long   volatile C2CFGCLR         absolute 0xBF881014;
sfr unsigned long   volatile C2CFGSET         absolute 0xBF881018;
sfr unsigned long   volatile C2CFGINV         absolute 0xBF88101C;
sfr atomic unsigned long   volatile C2INT            absolute 0xBF881020;
    sbit  TBIF_C2INT_bit at C2INT.B0;
    sbit  RBIF_C2INT_bit at C2INT.B1;
    sbit  CTMRIF_C2INT_bit at C2INT.B2;
    sbit  MODIF_C2INT_bit at C2INT.B3;
    sbit  RBOVIF_C2INT_bit at C2INT.B11;
    sbit  SERRIF_C2INT_bit at C2INT.B12;
    sbit  CERRIF_C2INT_bit at C2INT.B13;
    sbit  WAKIF_C2INT_bit at C2INT.B14;
    sbit  IVRIF_C2INT_bit at C2INT.B15;
    sbit  TBIE_C2INT_bit at C2INT.B16;
    sbit  RBIE_C2INT_bit at C2INT.B17;
    sbit  CTMRIE_C2INT_bit at C2INT.B18;
    sbit  MODIE_C2INT_bit at C2INT.B19;
    sbit  RBOVIE_C2INT_bit at C2INT.B27;
    sbit  SERRIE_C2INT_bit at C2INT.B28;
    sbit  CERRIE_C2INT_bit at C2INT.B29;
    sbit  WAKIE_C2INT_bit at C2INT.B30;
    sbit  IVRIE_C2INT_bit at C2INT.B31;
sfr unsigned long   volatile C2INTCLR         absolute 0xBF881024;
sfr unsigned long   volatile C2INTSET         absolute 0xBF881028;
sfr unsigned long   volatile C2INTINV         absolute 0xBF88102C;
sfr atomic unsigned long   volatile C2VEC            absolute 0xBF881030;
    sbit  ICODE0_C2VEC_bit at C2VEC.B0;
    sbit  ICODE1_C2VEC_bit at C2VEC.B1;
    sbit  ICODE2_C2VEC_bit at C2VEC.B2;
    sbit  ICODE3_C2VEC_bit at C2VEC.B3;
    sbit  ICODE4_C2VEC_bit at C2VEC.B4;
    sbit  ICODE5_C2VEC_bit at C2VEC.B5;
    sbit  ICODE6_C2VEC_bit at C2VEC.B6;
    sbit  FILHIT0_C2VEC_bit at C2VEC.B8;
    sbit  FILHIT1_C2VEC_bit at C2VEC.B9;
    sbit  FILHIT2_C2VEC_bit at C2VEC.B10;
    sbit  FILHIT3_C2VEC_bit at C2VEC.B11;
    sbit  FILHIT4_C2VEC_bit at C2VEC.B12;
sfr unsigned long   volatile C2VECCLR         absolute 0xBF881034;
sfr unsigned long   volatile C2VECSET         absolute 0xBF881038;
sfr unsigned long   volatile C2VECINV         absolute 0xBF88103C;
sfr atomic unsigned long   volatile C2TREC           absolute 0xBF881040;
    sbit  RERRCNT0_C2TREC_bit at C2TREC.B0;
    sbit  RERRCNT1_C2TREC_bit at C2TREC.B1;
    sbit  RERRCNT2_C2TREC_bit at C2TREC.B2;
    sbit  RERRCNT3_C2TREC_bit at C2TREC.B3;
    sbit  RERRCNT4_C2TREC_bit at C2TREC.B4;
    sbit  RERRCNT5_C2TREC_bit at C2TREC.B5;
    sbit  RERRCNT6_C2TREC_bit at C2TREC.B6;
    sbit  RERRCNT7_C2TREC_bit at C2TREC.B7;
    sbit  TERRCNT0_C2TREC_bit at C2TREC.B8;
    sbit  TERRCNT1_C2TREC_bit at C2TREC.B9;
    sbit  TERRCNT2_C2TREC_bit at C2TREC.B10;
    sbit  TERRCNT3_C2TREC_bit at C2TREC.B11;
    sbit  TERRCNT4_C2TREC_bit at C2TREC.B12;
    sbit  TERRCNT5_C2TREC_bit at C2TREC.B13;
    sbit  TERRCNT6_C2TREC_bit at C2TREC.B14;
    sbit  TERRCNT7_C2TREC_bit at C2TREC.B15;
    sbit  EWARN_C2TREC_bit at C2TREC.B16;
    sbit  RXWARN_C2TREC_bit at C2TREC.B17;
    sbit  TXWARN_C2TREC_bit at C2TREC.B18;
    sbit  RXBP_C2TREC_bit at C2TREC.B19;
    sbit  TXBP_C2TREC_bit at C2TREC.B20;
    sbit  TXBO_C2TREC_bit at C2TREC.B21;
sfr unsigned long   volatile C2TRECCLR        absolute 0xBF881044;
sfr unsigned long   volatile C2TRECSET        absolute 0xBF881048;
sfr unsigned long   volatile C2TRECINV        absolute 0xBF88104C;
sfr atomic unsigned long   volatile C2FSTAT          absolute 0xBF881050;
    sbit  FIFOIP0_C2FSTAT_bit at C2FSTAT.B0;
    sbit  FIFOIP1_C2FSTAT_bit at C2FSTAT.B1;
    sbit  FIFOIP2_C2FSTAT_bit at C2FSTAT.B2;
    sbit  FIFOIP3_C2FSTAT_bit at C2FSTAT.B3;
    sbit  FIFOIP4_C2FSTAT_bit at C2FSTAT.B4;
    sbit  FIFOIP5_C2FSTAT_bit at C2FSTAT.B5;
    sbit  FIFOIP6_C2FSTAT_bit at C2FSTAT.B6;
    sbit  FIFOIP7_C2FSTAT_bit at C2FSTAT.B7;
    sbit  FIFOIP8_C2FSTAT_bit at C2FSTAT.B8;
    sbit  FIFOIP9_C2FSTAT_bit at C2FSTAT.B9;
    sbit  FIFOIP10_C2FSTAT_bit at C2FSTAT.B10;
    sbit  FIFOIP11_C2FSTAT_bit at C2FSTAT.B11;
    sbit  FIFOIP12_C2FSTAT_bit at C2FSTAT.B12;
    sbit  FIFOIP13_C2FSTAT_bit at C2FSTAT.B13;
    sbit  FIFOIP14_C2FSTAT_bit at C2FSTAT.B14;
    sbit  FIFOIP15_C2FSTAT_bit at C2FSTAT.B15;
    sbit  FIFOIP16_C2FSTAT_bit at C2FSTAT.B16;
    sbit  FIFOIP17_C2FSTAT_bit at C2FSTAT.B17;
    sbit  FIFOIP18_C2FSTAT_bit at C2FSTAT.B18;
    sbit  FIFOIP19_C2FSTAT_bit at C2FSTAT.B19;
    sbit  FIFOIP20_C2FSTAT_bit at C2FSTAT.B20;
    sbit  FIFOIP21_C2FSTAT_bit at C2FSTAT.B21;
    sbit  FIFOIP22_C2FSTAT_bit at C2FSTAT.B22;
    sbit  FIFOIP23_C2FSTAT_bit at C2FSTAT.B23;
    sbit  FIFOIP24_C2FSTAT_bit at C2FSTAT.B24;
    sbit  FIFOIP25_C2FSTAT_bit at C2FSTAT.B25;
    sbit  FIFOIP26_C2FSTAT_bit at C2FSTAT.B26;
    sbit  FIFOIP27_C2FSTAT_bit at C2FSTAT.B27;
    sbit  FIFOIP28_C2FSTAT_bit at C2FSTAT.B28;
    sbit  FIFOIP29_C2FSTAT_bit at C2FSTAT.B29;
    sbit  FIFOIP30_C2FSTAT_bit at C2FSTAT.B30;
    sbit  FIFOIP31_C2FSTAT_bit at C2FSTAT.B31;
sfr unsigned long   volatile C2FSTATCLR       absolute 0xBF881054;
sfr unsigned long   volatile C2FSTATSET       absolute 0xBF881058;
sfr unsigned long   volatile C2FSTATINV       absolute 0xBF88105C;
sfr atomic unsigned long   volatile C2RXOVF          absolute 0xBF881060;
    sbit  RXOVF0_C2RXOVF_bit at C2RXOVF.B0;
    sbit  RXOVF1_C2RXOVF_bit at C2RXOVF.B1;
    sbit  RXOVF2_C2RXOVF_bit at C2RXOVF.B2;
    sbit  RXOVF3_C2RXOVF_bit at C2RXOVF.B3;
    sbit  RXOVF4_C2RXOVF_bit at C2RXOVF.B4;
    sbit  RXOVF5_C2RXOVF_bit at C2RXOVF.B5;
    sbit  RXOVF6_C2RXOVF_bit at C2RXOVF.B6;
    sbit  RXOVF7_C2RXOVF_bit at C2RXOVF.B7;
    sbit  RXOVF8_C2RXOVF_bit at C2RXOVF.B8;
    sbit  RXOVF9_C2RXOVF_bit at C2RXOVF.B9;
    sbit  RXOVF10_C2RXOVF_bit at C2RXOVF.B10;
    sbit  RXOVF11_C2RXOVF_bit at C2RXOVF.B11;
    sbit  RXOVF12_C2RXOVF_bit at C2RXOVF.B12;
    sbit  RXOVF13_C2RXOVF_bit at C2RXOVF.B13;
    sbit  RXOVF14_C2RXOVF_bit at C2RXOVF.B14;
    sbit  RXOVF15_C2RXOVF_bit at C2RXOVF.B15;
    sbit  RXOVF16_C2RXOVF_bit at C2RXOVF.B16;
    sbit  RXOVF17_C2RXOVF_bit at C2RXOVF.B17;
    sbit  RXOVF18_C2RXOVF_bit at C2RXOVF.B18;
    sbit  RXOVF19_C2RXOVF_bit at C2RXOVF.B19;
    sbit  RXOVF20_C2RXOVF_bit at C2RXOVF.B20;
    sbit  RXOVF21_C2RXOVF_bit at C2RXOVF.B21;
    sbit  RXOVF22_C2RXOVF_bit at C2RXOVF.B22;
    sbit  RXOVF23_C2RXOVF_bit at C2RXOVF.B23;
    sbit  RXOVF24_C2RXOVF_bit at C2RXOVF.B24;
    sbit  RXOVF25_C2RXOVF_bit at C2RXOVF.B25;
    sbit  RXOVF26_C2RXOVF_bit at C2RXOVF.B26;
    sbit  RXOVF27_C2RXOVF_bit at C2RXOVF.B27;
    sbit  RXOVF28_C2RXOVF_bit at C2RXOVF.B28;
    sbit  RXOVF29_C2RXOVF_bit at C2RXOVF.B29;
    sbit  RXOVF30_C2RXOVF_bit at C2RXOVF.B30;
    sbit  RXOVF31_C2RXOVF_bit at C2RXOVF.B31;
sfr unsigned long   volatile C2RXOVFCLR       absolute 0xBF881064;
sfr unsigned long   volatile C2RXOVFSET       absolute 0xBF881068;
sfr unsigned long   volatile C2RXOVFINV       absolute 0xBF88106C;
sfr atomic unsigned long   volatile C2TMR            absolute 0xBF881070;
    sbit  CANTSPRE0_C2TMR_bit at C2TMR.B0;
    sbit  CANTSPRE1_C2TMR_bit at C2TMR.B1;
    sbit  CANTSPRE2_C2TMR_bit at C2TMR.B2;
    sbit  CANTSPRE3_C2TMR_bit at C2TMR.B3;
    sbit  CANTSPRE4_C2TMR_bit at C2TMR.B4;
    sbit  CANTSPRE5_C2TMR_bit at C2TMR.B5;
    sbit  CANTSPRE6_C2TMR_bit at C2TMR.B6;
    sbit  CANTSPRE7_C2TMR_bit at C2TMR.B7;
    sbit  CANTSPRE8_C2TMR_bit at C2TMR.B8;
    sbit  CANTSPRE9_C2TMR_bit at C2TMR.B9;
    sbit  CANTSPRE10_C2TMR_bit at C2TMR.B10;
    sbit  CANTSPRE11_C2TMR_bit at C2TMR.B11;
    sbit  CANTSPRE12_C2TMR_bit at C2TMR.B12;
    sbit  CANTSPRE13_C2TMR_bit at C2TMR.B13;
    sbit  CANTSPRE14_C2TMR_bit at C2TMR.B14;
    sbit  CANTSPRE15_C2TMR_bit at C2TMR.B15;
    sbit  CANTS0_C2TMR_bit at C2TMR.B16;
    sbit  CANTS1_C2TMR_bit at C2TMR.B17;
    sbit  CANTS2_C2TMR_bit at C2TMR.B18;
    sbit  CANTS3_C2TMR_bit at C2TMR.B19;
    sbit  CANTS4_C2TMR_bit at C2TMR.B20;
    sbit  CANTS5_C2TMR_bit at C2TMR.B21;
    sbit  CANTS6_C2TMR_bit at C2TMR.B22;
    sbit  CANTS7_C2TMR_bit at C2TMR.B23;
    sbit  CANTS8_C2TMR_bit at C2TMR.B24;
    sbit  CANTS9_C2TMR_bit at C2TMR.B25;
    sbit  CANTS10_C2TMR_bit at C2TMR.B26;
    sbit  CANTS11_C2TMR_bit at C2TMR.B27;
    sbit  CANTS12_C2TMR_bit at C2TMR.B28;
    sbit  CANTS13_C2TMR_bit at C2TMR.B29;
    sbit  CANTS14_C2TMR_bit at C2TMR.B30;
    sbit  CANTS15_C2TMR_bit at C2TMR.B31;
sfr unsigned long   volatile C2TMRCLR         absolute 0xBF881074;
sfr unsigned long   volatile C2TMRSET         absolute 0xBF881078;
sfr unsigned long   volatile C2TMRINV         absolute 0xBF88107C;
sfr atomic unsigned long   volatile C2RXM0           absolute 0xBF881080;
    sbit  EID0_C2RXM0_bit at C2RXM0.B0;
    sbit  EID1_C2RXM0_bit at C2RXM0.B1;
    sbit  EID2_C2RXM0_bit at C2RXM0.B2;
    sbit  EID3_C2RXM0_bit at C2RXM0.B3;
    sbit  EID4_C2RXM0_bit at C2RXM0.B4;
    sbit  EID5_C2RXM0_bit at C2RXM0.B5;
    sbit  EID6_C2RXM0_bit at C2RXM0.B6;
    sbit  EID7_C2RXM0_bit at C2RXM0.B7;
    sbit  EID8_C2RXM0_bit at C2RXM0.B8;
    sbit  EID9_C2RXM0_bit at C2RXM0.B9;
    sbit  EID10_C2RXM0_bit at C2RXM0.B10;
    sbit  EID11_C2RXM0_bit at C2RXM0.B11;
    sbit  EID12_C2RXM0_bit at C2RXM0.B12;
    sbit  EID13_C2RXM0_bit at C2RXM0.B13;
    sbit  EID14_C2RXM0_bit at C2RXM0.B14;
    sbit  EID15_C2RXM0_bit at C2RXM0.B15;
    sbit  EID16_C2RXM0_bit at C2RXM0.B16;
    sbit  EID17_C2RXM0_bit at C2RXM0.B17;
    sbit  MIDE_C2RXM0_bit at C2RXM0.B19;
    sbit  SID0_C2RXM0_bit at C2RXM0.B21;
    sbit  SID1_C2RXM0_bit at C2RXM0.B22;
    sbit  SID2_C2RXM0_bit at C2RXM0.B23;
    sbit  SID3_C2RXM0_bit at C2RXM0.B24;
    sbit  SID4_C2RXM0_bit at C2RXM0.B25;
    sbit  SID5_C2RXM0_bit at C2RXM0.B26;
    sbit  SID6_C2RXM0_bit at C2RXM0.B27;
    sbit  SID7_C2RXM0_bit at C2RXM0.B28;
    sbit  SID8_C2RXM0_bit at C2RXM0.B29;
    sbit  SID9_C2RXM0_bit at C2RXM0.B30;
    sbit  SID10_C2RXM0_bit at C2RXM0.B31;
sfr unsigned long   volatile C2RXM0CLR        absolute 0xBF881084;
sfr unsigned long   volatile C2RXM0SET        absolute 0xBF881088;
sfr unsigned long   volatile C2RXM0INV        absolute 0xBF88108C;
sfr atomic unsigned long   volatile C2RXM1           absolute 0xBF881090;
    sbit  EID0_C2RXM1_bit at C2RXM1.B0;
    sbit  EID1_C2RXM1_bit at C2RXM1.B1;
    sbit  EID2_C2RXM1_bit at C2RXM1.B2;
    sbit  EID3_C2RXM1_bit at C2RXM1.B3;
    sbit  EID4_C2RXM1_bit at C2RXM1.B4;
    sbit  EID5_C2RXM1_bit at C2RXM1.B5;
    sbit  EID6_C2RXM1_bit at C2RXM1.B6;
    sbit  EID7_C2RXM1_bit at C2RXM1.B7;
    sbit  EID8_C2RXM1_bit at C2RXM1.B8;
    sbit  EID9_C2RXM1_bit at C2RXM1.B9;
    sbit  EID10_C2RXM1_bit at C2RXM1.B10;
    sbit  EID11_C2RXM1_bit at C2RXM1.B11;
    sbit  EID12_C2RXM1_bit at C2RXM1.B12;
    sbit  EID13_C2RXM1_bit at C2RXM1.B13;
    sbit  EID14_C2RXM1_bit at C2RXM1.B14;
    sbit  EID15_C2RXM1_bit at C2RXM1.B15;
    sbit  EID16_C2RXM1_bit at C2RXM1.B16;
    sbit  EID17_C2RXM1_bit at C2RXM1.B17;
    sbit  MIDE_C2RXM1_bit at C2RXM1.B19;
    sbit  SID0_C2RXM1_bit at C2RXM1.B21;
    sbit  SID1_C2RXM1_bit at C2RXM1.B22;
    sbit  SID2_C2RXM1_bit at C2RXM1.B23;
    sbit  SID3_C2RXM1_bit at C2RXM1.B24;
    sbit  SID4_C2RXM1_bit at C2RXM1.B25;
    sbit  SID5_C2RXM1_bit at C2RXM1.B26;
    sbit  SID6_C2RXM1_bit at C2RXM1.B27;
    sbit  SID7_C2RXM1_bit at C2RXM1.B28;
    sbit  SID8_C2RXM1_bit at C2RXM1.B29;
    sbit  SID9_C2RXM1_bit at C2RXM1.B30;
    sbit  SID10_C2RXM1_bit at C2RXM1.B31;
sfr unsigned long   volatile C2RXM1CLR        absolute 0xBF881094;
sfr unsigned long   volatile C2RXM1SET        absolute 0xBF881098;
sfr unsigned long   volatile C2RXM1INV        absolute 0xBF88109C;
sfr atomic unsigned long   volatile C2RXM2           absolute 0xBF8810A0;
    sbit  EID0_C2RXM2_bit at C2RXM2.B0;
    sbit  EID1_C2RXM2_bit at C2RXM2.B1;
    sbit  EID2_C2RXM2_bit at C2RXM2.B2;
    sbit  EID3_C2RXM2_bit at C2RXM2.B3;
    sbit  EID4_C2RXM2_bit at C2RXM2.B4;
    sbit  EID5_C2RXM2_bit at C2RXM2.B5;
    sbit  EID6_C2RXM2_bit at C2RXM2.B6;
    sbit  EID7_C2RXM2_bit at C2RXM2.B7;
    sbit  EID8_C2RXM2_bit at C2RXM2.B8;
    sbit  EID9_C2RXM2_bit at C2RXM2.B9;
    sbit  EID10_C2RXM2_bit at C2RXM2.B10;
    sbit  EID11_C2RXM2_bit at C2RXM2.B11;
    sbit  EID12_C2RXM2_bit at C2RXM2.B12;
    sbit  EID13_C2RXM2_bit at C2RXM2.B13;
    sbit  EID14_C2RXM2_bit at C2RXM2.B14;
    sbit  EID15_C2RXM2_bit at C2RXM2.B15;
    sbit  EID16_C2RXM2_bit at C2RXM2.B16;
    sbit  EID17_C2RXM2_bit at C2RXM2.B17;
    sbit  MIDE_C2RXM2_bit at C2RXM2.B19;
    sbit  SID0_C2RXM2_bit at C2RXM2.B21;
    sbit  SID1_C2RXM2_bit at C2RXM2.B22;
    sbit  SID2_C2RXM2_bit at C2RXM2.B23;
    sbit  SID3_C2RXM2_bit at C2RXM2.B24;
    sbit  SID4_C2RXM2_bit at C2RXM2.B25;
    sbit  SID5_C2RXM2_bit at C2RXM2.B26;
    sbit  SID6_C2RXM2_bit at C2RXM2.B27;
    sbit  SID7_C2RXM2_bit at C2RXM2.B28;
    sbit  SID8_C2RXM2_bit at C2RXM2.B29;
    sbit  SID9_C2RXM2_bit at C2RXM2.B30;
    sbit  SID10_C2RXM2_bit at C2RXM2.B31;
sfr unsigned long   volatile C2RXM2CLR        absolute 0xBF8810A4;
sfr unsigned long   volatile C2RXM2SET        absolute 0xBF8810A8;
sfr unsigned long   volatile C2RXM2INV        absolute 0xBF8810AC;
sfr atomic unsigned long   volatile C2RXM3           absolute 0xBF8810B0;
    sbit  EID0_C2RXM3_bit at C2RXM3.B0;
    sbit  EID1_C2RXM3_bit at C2RXM3.B1;
    sbit  EID2_C2RXM3_bit at C2RXM3.B2;
    sbit  EID3_C2RXM3_bit at C2RXM3.B3;
    sbit  EID4_C2RXM3_bit at C2RXM3.B4;
    sbit  EID5_C2RXM3_bit at C2RXM3.B5;
    sbit  EID6_C2RXM3_bit at C2RXM3.B6;
    sbit  EID7_C2RXM3_bit at C2RXM3.B7;
    sbit  EID8_C2RXM3_bit at C2RXM3.B8;
    sbit  EID9_C2RXM3_bit at C2RXM3.B9;
    sbit  EID10_C2RXM3_bit at C2RXM3.B10;
    sbit  EID11_C2RXM3_bit at C2RXM3.B11;
    sbit  EID12_C2RXM3_bit at C2RXM3.B12;
    sbit  EID13_C2RXM3_bit at C2RXM3.B13;
    sbit  EID14_C2RXM3_bit at C2RXM3.B14;
    sbit  EID15_C2RXM3_bit at C2RXM3.B15;
    sbit  EID16_C2RXM3_bit at C2RXM3.B16;
    sbit  EID17_C2RXM3_bit at C2RXM3.B17;
    sbit  MIDE_C2RXM3_bit at C2RXM3.B19;
    sbit  SID0_C2RXM3_bit at C2RXM3.B21;
    sbit  SID1_C2RXM3_bit at C2RXM3.B22;
    sbit  SID2_C2RXM3_bit at C2RXM3.B23;
    sbit  SID3_C2RXM3_bit at C2RXM3.B24;
    sbit  SID4_C2RXM3_bit at C2RXM3.B25;
    sbit  SID5_C2RXM3_bit at C2RXM3.B26;
    sbit  SID6_C2RXM3_bit at C2RXM3.B27;
    sbit  SID7_C2RXM3_bit at C2RXM3.B28;
    sbit  SID8_C2RXM3_bit at C2RXM3.B29;
    sbit  SID9_C2RXM3_bit at C2RXM3.B30;
    sbit  SID10_C2RXM3_bit at C2RXM3.B31;
sfr unsigned long   volatile C2RXM3CLR        absolute 0xBF8810B4;
sfr unsigned long   volatile C2RXM3SET        absolute 0xBF8810B8;
sfr unsigned long   volatile C2RXM3INV        absolute 0xBF8810BC;
sfr atomic unsigned long   volatile C2FLTCON0        absolute 0xBF8810C0;
    sbit  FSEL00_C2FLTCON0_bit at C2FLTCON0.B0;
    sbit  FSEL01_C2FLTCON0_bit at C2FLTCON0.B1;
    sbit  FSEL02_C2FLTCON0_bit at C2FLTCON0.B2;
    sbit  FSEL03_C2FLTCON0_bit at C2FLTCON0.B3;
    sbit  FSEL04_C2FLTCON0_bit at C2FLTCON0.B4;
    sbit  MSEL00_C2FLTCON0_bit at C2FLTCON0.B5;
    sbit  MSEL01_C2FLTCON0_bit at C2FLTCON0.B6;
    sbit  FLTEN0_C2FLTCON0_bit at C2FLTCON0.B7;
    sbit  FSEL10_C2FLTCON0_bit at C2FLTCON0.B8;
    sbit  FSEL11_C2FLTCON0_bit at C2FLTCON0.B9;
    sbit  FSEL12_C2FLTCON0_bit at C2FLTCON0.B10;
    sbit  FSEL13_C2FLTCON0_bit at C2FLTCON0.B11;
    sbit  FSEL14_C2FLTCON0_bit at C2FLTCON0.B12;
    sbit  MSEL10_C2FLTCON0_bit at C2FLTCON0.B13;
    sbit  MSEL11_C2FLTCON0_bit at C2FLTCON0.B14;
    sbit  FLTEN1_C2FLTCON0_bit at C2FLTCON0.B15;
    sbit  FSEL20_C2FLTCON0_bit at C2FLTCON0.B16;
    sbit  FSEL21_C2FLTCON0_bit at C2FLTCON0.B17;
    sbit  FSEL22_C2FLTCON0_bit at C2FLTCON0.B18;
    sbit  FSEL23_C2FLTCON0_bit at C2FLTCON0.B19;
    sbit  FSEL24_C2FLTCON0_bit at C2FLTCON0.B20;
    sbit  MSEL20_C2FLTCON0_bit at C2FLTCON0.B21;
    sbit  MSEL21_C2FLTCON0_bit at C2FLTCON0.B22;
    sbit  FLTEN2_C2FLTCON0_bit at C2FLTCON0.B23;
    sbit  FSEL30_C2FLTCON0_bit at C2FLTCON0.B24;
    sbit  FSEL31_C2FLTCON0_bit at C2FLTCON0.B25;
    sbit  FSEL32_C2FLTCON0_bit at C2FLTCON0.B26;
    sbit  FSEL33_C2FLTCON0_bit at C2FLTCON0.B27;
    sbit  FSEL34_C2FLTCON0_bit at C2FLTCON0.B28;
    sbit  MSEL30_C2FLTCON0_bit at C2FLTCON0.B29;
    sbit  MSEL31_C2FLTCON0_bit at C2FLTCON0.B30;
    sbit  FLTEN3_C2FLTCON0_bit at C2FLTCON0.B31;
sfr unsigned long   volatile C2FLTCON0CLR     absolute 0xBF8810C4;
sfr unsigned long   volatile C2FLTCON0SET     absolute 0xBF8810C8;
sfr unsigned long   volatile C2FLTCON0INV     absolute 0xBF8810CC;
sfr atomic unsigned long   volatile C2FLTCON1        absolute 0xBF8810D0;
    sbit  FSEL40_C2FLTCON1_bit at C2FLTCON1.B0;
    sbit  FSEL41_C2FLTCON1_bit at C2FLTCON1.B1;
    sbit  FSEL42_C2FLTCON1_bit at C2FLTCON1.B2;
    sbit  FSEL43_C2FLTCON1_bit at C2FLTCON1.B3;
    sbit  FSEL44_C2FLTCON1_bit at C2FLTCON1.B4;
    sbit  MSEL40_C2FLTCON1_bit at C2FLTCON1.B5;
    sbit  MSEL41_C2FLTCON1_bit at C2FLTCON1.B6;
    sbit  FLTEN4_C2FLTCON1_bit at C2FLTCON1.B7;
    sbit  FSEL50_C2FLTCON1_bit at C2FLTCON1.B8;
    sbit  FSEL51_C2FLTCON1_bit at C2FLTCON1.B9;
    sbit  FSEL52_C2FLTCON1_bit at C2FLTCON1.B10;
    sbit  FSEL53_C2FLTCON1_bit at C2FLTCON1.B11;
    sbit  FSEL54_C2FLTCON1_bit at C2FLTCON1.B12;
    sbit  MSEL50_C2FLTCON1_bit at C2FLTCON1.B13;
    sbit  MSEL51_C2FLTCON1_bit at C2FLTCON1.B14;
    sbit  FLTEN5_C2FLTCON1_bit at C2FLTCON1.B15;
    sbit  FSEL60_C2FLTCON1_bit at C2FLTCON1.B16;
    sbit  FSEL61_C2FLTCON1_bit at C2FLTCON1.B17;
    sbit  FSEL62_C2FLTCON1_bit at C2FLTCON1.B18;
    sbit  FSEL63_C2FLTCON1_bit at C2FLTCON1.B19;
    sbit  FSEL64_C2FLTCON1_bit at C2FLTCON1.B20;
    sbit  MSEL60_C2FLTCON1_bit at C2FLTCON1.B21;
    sbit  MSEL61_C2FLTCON1_bit at C2FLTCON1.B22;
    sbit  FLTEN6_C2FLTCON1_bit at C2FLTCON1.B23;
    sbit  FSEL70_C2FLTCON1_bit at C2FLTCON1.B24;
    sbit  FSEL71_C2FLTCON1_bit at C2FLTCON1.B25;
    sbit  FSEL72_C2FLTCON1_bit at C2FLTCON1.B26;
    sbit  FSEL73_C2FLTCON1_bit at C2FLTCON1.B27;
    sbit  FSEL74_C2FLTCON1_bit at C2FLTCON1.B28;
    sbit  MSEL70_C2FLTCON1_bit at C2FLTCON1.B29;
    sbit  MSEL71_C2FLTCON1_bit at C2FLTCON1.B30;
    sbit  FLTEN7_C2FLTCON1_bit at C2FLTCON1.B31;
sfr unsigned long   volatile C2FLTCON1CLR     absolute 0xBF8810D4;
sfr unsigned long   volatile C2FLTCON1SET     absolute 0xBF8810D8;
sfr unsigned long   volatile C2FLTCON1INV     absolute 0xBF8810DC;
sfr atomic unsigned long   volatile C2FLTCON2        absolute 0xBF8810E0;
    sbit  FSEL80_C2FLTCON2_bit at C2FLTCON2.B0;
    sbit  FSEL81_C2FLTCON2_bit at C2FLTCON2.B1;
    sbit  FSEL82_C2FLTCON2_bit at C2FLTCON2.B2;
    sbit  FSEL83_C2FLTCON2_bit at C2FLTCON2.B3;
    sbit  FSEL84_C2FLTCON2_bit at C2FLTCON2.B4;
    sbit  MSEL80_C2FLTCON2_bit at C2FLTCON2.B5;
    sbit  MSEL81_C2FLTCON2_bit at C2FLTCON2.B6;
    sbit  FLTEN8_C2FLTCON2_bit at C2FLTCON2.B7;
    sbit  FSEL90_C2FLTCON2_bit at C2FLTCON2.B8;
    sbit  FSEL91_C2FLTCON2_bit at C2FLTCON2.B9;
    sbit  FSEL92_C2FLTCON2_bit at C2FLTCON2.B10;
    sbit  FSEL93_C2FLTCON2_bit at C2FLTCON2.B11;
    sbit  FSEL94_C2FLTCON2_bit at C2FLTCON2.B12;
    sbit  MSEL90_C2FLTCON2_bit at C2FLTCON2.B13;
    sbit  MSEL91_C2FLTCON2_bit at C2FLTCON2.B14;
    sbit  FLTEN9_C2FLTCON2_bit at C2FLTCON2.B15;
    sbit  FSEL100_C2FLTCON2_bit at C2FLTCON2.B16;
    sbit  FSEL101_C2FLTCON2_bit at C2FLTCON2.B17;
    sbit  FSEL102_C2FLTCON2_bit at C2FLTCON2.B18;
    sbit  FSEL103_C2FLTCON2_bit at C2FLTCON2.B19;
    sbit  FSEL104_C2FLTCON2_bit at C2FLTCON2.B20;
    sbit  MSEL100_C2FLTCON2_bit at C2FLTCON2.B21;
    sbit  MSEL101_C2FLTCON2_bit at C2FLTCON2.B22;
    sbit  FLTEN10_C2FLTCON2_bit at C2FLTCON2.B23;
    sbit  FSEL110_C2FLTCON2_bit at C2FLTCON2.B24;
    sbit  FSEL111_C2FLTCON2_bit at C2FLTCON2.B25;
    sbit  FSEL112_C2FLTCON2_bit at C2FLTCON2.B26;
    sbit  FSEL113_C2FLTCON2_bit at C2FLTCON2.B27;
    sbit  FSEL114_C2FLTCON2_bit at C2FLTCON2.B28;
    sbit  MSEL110_C2FLTCON2_bit at C2FLTCON2.B29;
    sbit  MSEL111_C2FLTCON2_bit at C2FLTCON2.B30;
    sbit  FLTEN11_C2FLTCON2_bit at C2FLTCON2.B31;
sfr unsigned long   volatile C2FLTCON2CLR     absolute 0xBF8810E4;
sfr unsigned long   volatile C2FLTCON2SET     absolute 0xBF8810E8;
sfr unsigned long   volatile C2FLTCON2INV     absolute 0xBF8810EC;
sfr atomic unsigned long   volatile C2FLTCON3        absolute 0xBF8810F0;
    sbit  FSEL120_C2FLTCON3_bit at C2FLTCON3.B0;
    sbit  FSEL121_C2FLTCON3_bit at C2FLTCON3.B1;
    sbit  FSEL122_C2FLTCON3_bit at C2FLTCON3.B2;
    sbit  FSEL123_C2FLTCON3_bit at C2FLTCON3.B3;
    sbit  FSEL124_C2FLTCON3_bit at C2FLTCON3.B4;
    sbit  MSEL120_C2FLTCON3_bit at C2FLTCON3.B5;
    sbit  MSEL121_C2FLTCON3_bit at C2FLTCON3.B6;
    sbit  FLTEN12_C2FLTCON3_bit at C2FLTCON3.B7;
    sbit  FSEL130_C2FLTCON3_bit at C2FLTCON3.B8;
    sbit  FSEL131_C2FLTCON3_bit at C2FLTCON3.B9;
    sbit  FSEL132_C2FLTCON3_bit at C2FLTCON3.B10;
    sbit  FSEL133_C2FLTCON3_bit at C2FLTCON3.B11;
    sbit  FSEL134_C2FLTCON3_bit at C2FLTCON3.B12;
    sbit  MSEL130_C2FLTCON3_bit at C2FLTCON3.B13;
    sbit  MSEL131_C2FLTCON3_bit at C2FLTCON3.B14;
    sbit  FLTEN13_C2FLTCON3_bit at C2FLTCON3.B15;
    sbit  FSEL140_C2FLTCON3_bit at C2FLTCON3.B16;
    sbit  FSEL141_C2FLTCON3_bit at C2FLTCON3.B17;
    sbit  FSEL142_C2FLTCON3_bit at C2FLTCON3.B18;
    sbit  FSEL143_C2FLTCON3_bit at C2FLTCON3.B19;
    sbit  FSEL144_C2FLTCON3_bit at C2FLTCON3.B20;
    sbit  MSEL140_C2FLTCON3_bit at C2FLTCON3.B21;
    sbit  MSEL141_C2FLTCON3_bit at C2FLTCON3.B22;
    sbit  FLTEN14_C2FLTCON3_bit at C2FLTCON3.B23;
    sbit  FSEL150_C2FLTCON3_bit at C2FLTCON3.B24;
    sbit  FSEL151_C2FLTCON3_bit at C2FLTCON3.B25;
    sbit  FSEL152_C2FLTCON3_bit at C2FLTCON3.B26;
    sbit  FSEL153_C2FLTCON3_bit at C2FLTCON3.B27;
    sbit  FSEL154_C2FLTCON3_bit at C2FLTCON3.B28;
    sbit  MSEL150_C2FLTCON3_bit at C2FLTCON3.B29;
    sbit  MSEL151_C2FLTCON3_bit at C2FLTCON3.B30;
    sbit  FLTEN15_C2FLTCON3_bit at C2FLTCON3.B31;
sfr unsigned long   volatile C2FLTCON3CLR     absolute 0xBF8810F4;
sfr unsigned long   volatile C2FLTCON3SET     absolute 0xBF8810F8;
sfr unsigned long   volatile C2FLTCON3INV     absolute 0xBF8810FC;
sfr atomic unsigned long   volatile C2FLTCON4        absolute 0xBF881100;
    sbit  FSEL160_C2FLTCON4_bit at C2FLTCON4.B0;
    sbit  FSEL161_C2FLTCON4_bit at C2FLTCON4.B1;
    sbit  FSEL162_C2FLTCON4_bit at C2FLTCON4.B2;
    sbit  FSEL163_C2FLTCON4_bit at C2FLTCON4.B3;
    sbit  FSEL164_C2FLTCON4_bit at C2FLTCON4.B4;
    sbit  MSEL160_C2FLTCON4_bit at C2FLTCON4.B5;
    sbit  MSEL161_C2FLTCON4_bit at C2FLTCON4.B6;
    sbit  FLTEN16_C2FLTCON4_bit at C2FLTCON4.B7;
    sbit  FSEL170_C2FLTCON4_bit at C2FLTCON4.B8;
    sbit  FSEL171_C2FLTCON4_bit at C2FLTCON4.B9;
    sbit  FSEL172_C2FLTCON4_bit at C2FLTCON4.B10;
    sbit  FSEL173_C2FLTCON4_bit at C2FLTCON4.B11;
    sbit  FSEL174_C2FLTCON4_bit at C2FLTCON4.B12;
    sbit  MSEL170_C2FLTCON4_bit at C2FLTCON4.B13;
    sbit  MSEL171_C2FLTCON4_bit at C2FLTCON4.B14;
    sbit  FLTEN17_C2FLTCON4_bit at C2FLTCON4.B15;
    sbit  FSEL180_C2FLTCON4_bit at C2FLTCON4.B16;
    sbit  FSEL181_C2FLTCON4_bit at C2FLTCON4.B17;
    sbit  FSEL182_C2FLTCON4_bit at C2FLTCON4.B18;
    sbit  FSEL183_C2FLTCON4_bit at C2FLTCON4.B19;
    sbit  FSEL184_C2FLTCON4_bit at C2FLTCON4.B20;
    sbit  MSEL180_C2FLTCON4_bit at C2FLTCON4.B21;
    sbit  MSEL181_C2FLTCON4_bit at C2FLTCON4.B22;
    sbit  FLTEN18_C2FLTCON4_bit at C2FLTCON4.B23;
    sbit  FSEL190_C2FLTCON4_bit at C2FLTCON4.B24;
    sbit  FSEL191_C2FLTCON4_bit at C2FLTCON4.B25;
    sbit  FSEL192_C2FLTCON4_bit at C2FLTCON4.B26;
    sbit  FSEL193_C2FLTCON4_bit at C2FLTCON4.B27;
    sbit  FSEL194_C2FLTCON4_bit at C2FLTCON4.B28;
    sbit  MSEL190_C2FLTCON4_bit at C2FLTCON4.B29;
    sbit  MSEL191_C2FLTCON4_bit at C2FLTCON4.B30;
    sbit  FLTEN19_C2FLTCON4_bit at C2FLTCON4.B31;
sfr unsigned long   volatile C2FLTCON4CLR     absolute 0xBF881104;
sfr unsigned long   volatile C2FLTCON4SET     absolute 0xBF881108;
sfr unsigned long   volatile C2FLTCON4INV     absolute 0xBF88110C;
sfr atomic unsigned long   volatile C2FLTCON5        absolute 0xBF881110;
    sbit  FSEL200_C2FLTCON5_bit at C2FLTCON5.B0;
    sbit  FSEL201_C2FLTCON5_bit at C2FLTCON5.B1;
    sbit  FSEL202_C2FLTCON5_bit at C2FLTCON5.B2;
    sbit  FSEL203_C2FLTCON5_bit at C2FLTCON5.B3;
    sbit  FSEL204_C2FLTCON5_bit at C2FLTCON5.B4;
    sbit  MSEL200_C2FLTCON5_bit at C2FLTCON5.B5;
    sbit  MSEL201_C2FLTCON5_bit at C2FLTCON5.B6;
    sbit  FLTEN20_C2FLTCON5_bit at C2FLTCON5.B7;
    sbit  FSEL210_C2FLTCON5_bit at C2FLTCON5.B8;
    sbit  FSEL211_C2FLTCON5_bit at C2FLTCON5.B9;
    sbit  FSEL212_C2FLTCON5_bit at C2FLTCON5.B10;
    sbit  FSEL213_C2FLTCON5_bit at C2FLTCON5.B11;
    sbit  FSEL214_C2FLTCON5_bit at C2FLTCON5.B12;
    sbit  MSEL210_C2FLTCON5_bit at C2FLTCON5.B13;
    sbit  MSEL211_C2FLTCON5_bit at C2FLTCON5.B14;
    sbit  FLTEN21_C2FLTCON5_bit at C2FLTCON5.B15;
    sbit  FSEL220_C2FLTCON5_bit at C2FLTCON5.B16;
    sbit  FSEL221_C2FLTCON5_bit at C2FLTCON5.B17;
    sbit  FSEL222_C2FLTCON5_bit at C2FLTCON5.B18;
    sbit  FSEL223_C2FLTCON5_bit at C2FLTCON5.B19;
    sbit  FSEL224_C2FLTCON5_bit at C2FLTCON5.B20;
    sbit  MSEL220_C2FLTCON5_bit at C2FLTCON5.B21;
    sbit  MSEL221_C2FLTCON5_bit at C2FLTCON5.B22;
    sbit  FLTEN22_C2FLTCON5_bit at C2FLTCON5.B23;
    sbit  FSEL230_C2FLTCON5_bit at C2FLTCON5.B24;
    sbit  FSEL231_C2FLTCON5_bit at C2FLTCON5.B25;
    sbit  FSEL232_C2FLTCON5_bit at C2FLTCON5.B26;
    sbit  FSEL233_C2FLTCON5_bit at C2FLTCON5.B27;
    sbit  FSEL234_C2FLTCON5_bit at C2FLTCON5.B28;
    sbit  MSEL230_C2FLTCON5_bit at C2FLTCON5.B29;
    sbit  MSEL231_C2FLTCON5_bit at C2FLTCON5.B30;
    sbit  FLTEN23_C2FLTCON5_bit at C2FLTCON5.B31;
sfr unsigned long   volatile C2FLTCON5CLR     absolute 0xBF881114;
sfr unsigned long   volatile C2FLTCON5SET     absolute 0xBF881118;
sfr unsigned long   volatile C2FLTCON5INV     absolute 0xBF88111C;
sfr atomic unsigned long   volatile C2FLTCON6        absolute 0xBF881120;
    sbit  FSEL240_C2FLTCON6_bit at C2FLTCON6.B0;
    sbit  FSEL241_C2FLTCON6_bit at C2FLTCON6.B1;
    sbit  FSEL242_C2FLTCON6_bit at C2FLTCON6.B2;
    sbit  FSEL243_C2FLTCON6_bit at C2FLTCON6.B3;
    sbit  FSEL244_C2FLTCON6_bit at C2FLTCON6.B4;
    sbit  MSEL240_C2FLTCON6_bit at C2FLTCON6.B5;
    sbit  MSEL241_C2FLTCON6_bit at C2FLTCON6.B6;
    sbit  FLTEN24_C2FLTCON6_bit at C2FLTCON6.B7;
    sbit  FSEL250_C2FLTCON6_bit at C2FLTCON6.B8;
    sbit  FSEL251_C2FLTCON6_bit at C2FLTCON6.B9;
    sbit  FSEL252_C2FLTCON6_bit at C2FLTCON6.B10;
    sbit  FSEL253_C2FLTCON6_bit at C2FLTCON6.B11;
    sbit  FSEL254_C2FLTCON6_bit at C2FLTCON6.B12;
    sbit  MSEL250_C2FLTCON6_bit at C2FLTCON6.B13;
    sbit  MSEL251_C2FLTCON6_bit at C2FLTCON6.B14;
    sbit  FLTEN25_C2FLTCON6_bit at C2FLTCON6.B15;
    sbit  FSEL260_C2FLTCON6_bit at C2FLTCON6.B16;
    sbit  FSEL261_C2FLTCON6_bit at C2FLTCON6.B17;
    sbit  FSEL262_C2FLTCON6_bit at C2FLTCON6.B18;
    sbit  FSEL263_C2FLTCON6_bit at C2FLTCON6.B19;
    sbit  FSEL264_C2FLTCON6_bit at C2FLTCON6.B20;
    sbit  MSEL260_C2FLTCON6_bit at C2FLTCON6.B21;
    sbit  MSEL261_C2FLTCON6_bit at C2FLTCON6.B22;
    sbit  FLTEN26_C2FLTCON6_bit at C2FLTCON6.B23;
    sbit  FSEL270_C2FLTCON6_bit at C2FLTCON6.B24;
    sbit  FSEL271_C2FLTCON6_bit at C2FLTCON6.B25;
    sbit  FSEL272_C2FLTCON6_bit at C2FLTCON6.B26;
    sbit  FSEL273_C2FLTCON6_bit at C2FLTCON6.B27;
    sbit  FSEL274_C2FLTCON6_bit at C2FLTCON6.B28;
    sbit  MSEL270_C2FLTCON6_bit at C2FLTCON6.B29;
    sbit  MSEL271_C2FLTCON6_bit at C2FLTCON6.B30;
    sbit  FLTEN27_C2FLTCON6_bit at C2FLTCON6.B31;
sfr unsigned long   volatile C2FLTCON6CLR     absolute 0xBF881124;
sfr unsigned long   volatile C2FLTCON6SET     absolute 0xBF881128;
sfr unsigned long   volatile C2FLTCON6INV     absolute 0xBF88112C;
sfr atomic unsigned long   volatile C2FLTCON7        absolute 0xBF881130;
    sbit  FSEL280_C2FLTCON7_bit at C2FLTCON7.B0;
    sbit  FSEL281_C2FLTCON7_bit at C2FLTCON7.B1;
    sbit  FSEL282_C2FLTCON7_bit at C2FLTCON7.B2;
    sbit  FSEL283_C2FLTCON7_bit at C2FLTCON7.B3;
    sbit  FSEL284_C2FLTCON7_bit at C2FLTCON7.B4;
    sbit  MSEL280_C2FLTCON7_bit at C2FLTCON7.B5;
    sbit  MSEL281_C2FLTCON7_bit at C2FLTCON7.B6;
    sbit  FLTEN28_C2FLTCON7_bit at C2FLTCON7.B7;
    sbit  FSEL290_C2FLTCON7_bit at C2FLTCON7.B8;
    sbit  FSEL291_C2FLTCON7_bit at C2FLTCON7.B9;
    sbit  FSEL292_C2FLTCON7_bit at C2FLTCON7.B10;
    sbit  FSEL293_C2FLTCON7_bit at C2FLTCON7.B11;
    sbit  FSEL294_C2FLTCON7_bit at C2FLTCON7.B12;
    sbit  MSEL290_C2FLTCON7_bit at C2FLTCON7.B13;
    sbit  MSEL291_C2FLTCON7_bit at C2FLTCON7.B14;
    sbit  FLTEN29_C2FLTCON7_bit at C2FLTCON7.B15;
    sbit  FSEL300_C2FLTCON7_bit at C2FLTCON7.B16;
    sbit  FSEL301_C2FLTCON7_bit at C2FLTCON7.B17;
    sbit  FSEL302_C2FLTCON7_bit at C2FLTCON7.B18;
    sbit  FSEL303_C2FLTCON7_bit at C2FLTCON7.B19;
    sbit  FSEL304_C2FLTCON7_bit at C2FLTCON7.B20;
    sbit  MSEL300_C2FLTCON7_bit at C2FLTCON7.B21;
    sbit  MSEL301_C2FLTCON7_bit at C2FLTCON7.B22;
    sbit  FLTEN30_C2FLTCON7_bit at C2FLTCON7.B23;
    sbit  FSEL310_C2FLTCON7_bit at C2FLTCON7.B24;
    sbit  FSEL311_C2FLTCON7_bit at C2FLTCON7.B25;
    sbit  FSEL312_C2FLTCON7_bit at C2FLTCON7.B26;
    sbit  FSEL313_C2FLTCON7_bit at C2FLTCON7.B27;
    sbit  FSEL314_C2FLTCON7_bit at C2FLTCON7.B28;
    sbit  MSEL310_C2FLTCON7_bit at C2FLTCON7.B29;
    sbit  MSEL311_C2FLTCON7_bit at C2FLTCON7.B30;
    sbit  FLTEN31_C2FLTCON7_bit at C2FLTCON7.B31;
sfr unsigned long   volatile C2FLTCON7CLR     absolute 0xBF881134;
sfr unsigned long   volatile C2FLTCON7SET     absolute 0xBF881138;
sfr unsigned long   volatile C2FLTCON7INV     absolute 0xBF88113C;
sfr atomic unsigned long   volatile C2RXF0           absolute 0xBF881140;
    sbit  EID0_C2RXF0_bit at C2RXF0.B0;
    sbit  EID1_C2RXF0_bit at C2RXF0.B1;
    sbit  EID2_C2RXF0_bit at C2RXF0.B2;
    sbit  EID3_C2RXF0_bit at C2RXF0.B3;
    sbit  EID4_C2RXF0_bit at C2RXF0.B4;
    sbit  EID5_C2RXF0_bit at C2RXF0.B5;
    sbit  EID6_C2RXF0_bit at C2RXF0.B6;
    sbit  EID7_C2RXF0_bit at C2RXF0.B7;
    sbit  EID8_C2RXF0_bit at C2RXF0.B8;
    sbit  EID9_C2RXF0_bit at C2RXF0.B9;
    sbit  EID10_C2RXF0_bit at C2RXF0.B10;
    sbit  EID11_C2RXF0_bit at C2RXF0.B11;
    sbit  EID12_C2RXF0_bit at C2RXF0.B12;
    sbit  EID13_C2RXF0_bit at C2RXF0.B13;
    sbit  EID14_C2RXF0_bit at C2RXF0.B14;
    sbit  EID15_C2RXF0_bit at C2RXF0.B15;
    sbit  EID16_C2RXF0_bit at C2RXF0.B16;
    sbit  EID17_C2RXF0_bit at C2RXF0.B17;
    sbit  EXID_C2RXF0_bit at C2RXF0.B19;
    sbit  SID0_C2RXF0_bit at C2RXF0.B21;
    sbit  SID1_C2RXF0_bit at C2RXF0.B22;
    sbit  SID2_C2RXF0_bit at C2RXF0.B23;
    sbit  SID3_C2RXF0_bit at C2RXF0.B24;
    sbit  SID4_C2RXF0_bit at C2RXF0.B25;
    sbit  SID5_C2RXF0_bit at C2RXF0.B26;
    sbit  SID6_C2RXF0_bit at C2RXF0.B27;
    sbit  SID7_C2RXF0_bit at C2RXF0.B28;
    sbit  SID8_C2RXF0_bit at C2RXF0.B29;
    sbit  SID9_C2RXF0_bit at C2RXF0.B30;
    sbit  SID10_C2RXF0_bit at C2RXF0.B31;
sfr unsigned long   volatile C2RXF0CLR        absolute 0xBF881144;
sfr unsigned long   volatile C2RXF0SET        absolute 0xBF881148;
sfr unsigned long   volatile C2RXF0INV        absolute 0xBF88114C;
sfr atomic unsigned long   volatile C2RXF1           absolute 0xBF881150;
    sbit  EID0_C2RXF1_bit at C2RXF1.B0;
    sbit  EID1_C2RXF1_bit at C2RXF1.B1;
    sbit  EID2_C2RXF1_bit at C2RXF1.B2;
    sbit  EID3_C2RXF1_bit at C2RXF1.B3;
    sbit  EID4_C2RXF1_bit at C2RXF1.B4;
    sbit  EID5_C2RXF1_bit at C2RXF1.B5;
    sbit  EID6_C2RXF1_bit at C2RXF1.B6;
    sbit  EID7_C2RXF1_bit at C2RXF1.B7;
    sbit  EID8_C2RXF1_bit at C2RXF1.B8;
    sbit  EID9_C2RXF1_bit at C2RXF1.B9;
    sbit  EID10_C2RXF1_bit at C2RXF1.B10;
    sbit  EID11_C2RXF1_bit at C2RXF1.B11;
    sbit  EID12_C2RXF1_bit at C2RXF1.B12;
    sbit  EID13_C2RXF1_bit at C2RXF1.B13;
    sbit  EID14_C2RXF1_bit at C2RXF1.B14;
    sbit  EID15_C2RXF1_bit at C2RXF1.B15;
    sbit  EID16_C2RXF1_bit at C2RXF1.B16;
    sbit  EID17_C2RXF1_bit at C2RXF1.B17;
    sbit  EXID_C2RXF1_bit at C2RXF1.B19;
    sbit  SID0_C2RXF1_bit at C2RXF1.B21;
    sbit  SID1_C2RXF1_bit at C2RXF1.B22;
    sbit  SID2_C2RXF1_bit at C2RXF1.B23;
    sbit  SID3_C2RXF1_bit at C2RXF1.B24;
    sbit  SID4_C2RXF1_bit at C2RXF1.B25;
    sbit  SID5_C2RXF1_bit at C2RXF1.B26;
    sbit  SID6_C2RXF1_bit at C2RXF1.B27;
    sbit  SID7_C2RXF1_bit at C2RXF1.B28;
    sbit  SID8_C2RXF1_bit at C2RXF1.B29;
    sbit  SID9_C2RXF1_bit at C2RXF1.B30;
    sbit  SID10_C2RXF1_bit at C2RXF1.B31;
sfr unsigned long   volatile C2RXF1CLR        absolute 0xBF881154;
sfr unsigned long   volatile C2RXF1SET        absolute 0xBF881158;
sfr unsigned long   volatile C2RXF1INV        absolute 0xBF88115C;
sfr atomic unsigned long   volatile C2RXF2           absolute 0xBF881160;
    sbit  EID0_C2RXF2_bit at C2RXF2.B0;
    sbit  EID1_C2RXF2_bit at C2RXF2.B1;
    sbit  EID2_C2RXF2_bit at C2RXF2.B2;
    sbit  EID3_C2RXF2_bit at C2RXF2.B3;
    sbit  EID4_C2RXF2_bit at C2RXF2.B4;
    sbit  EID5_C2RXF2_bit at C2RXF2.B5;
    sbit  EID6_C2RXF2_bit at C2RXF2.B6;
    sbit  EID7_C2RXF2_bit at C2RXF2.B7;
    sbit  EID8_C2RXF2_bit at C2RXF2.B8;
    sbit  EID9_C2RXF2_bit at C2RXF2.B9;
    sbit  EID10_C2RXF2_bit at C2RXF2.B10;
    sbit  EID11_C2RXF2_bit at C2RXF2.B11;
    sbit  EID12_C2RXF2_bit at C2RXF2.B12;
    sbit  EID13_C2RXF2_bit at C2RXF2.B13;
    sbit  EID14_C2RXF2_bit at C2RXF2.B14;
    sbit  EID15_C2RXF2_bit at C2RXF2.B15;
    sbit  EID16_C2RXF2_bit at C2RXF2.B16;
    sbit  EID17_C2RXF2_bit at C2RXF2.B17;
    sbit  EXID_C2RXF2_bit at C2RXF2.B19;
    sbit  SID0_C2RXF2_bit at C2RXF2.B21;
    sbit  SID1_C2RXF2_bit at C2RXF2.B22;
    sbit  SID2_C2RXF2_bit at C2RXF2.B23;
    sbit  SID3_C2RXF2_bit at C2RXF2.B24;
    sbit  SID4_C2RXF2_bit at C2RXF2.B25;
    sbit  SID5_C2RXF2_bit at C2RXF2.B26;
    sbit  SID6_C2RXF2_bit at C2RXF2.B27;
    sbit  SID7_C2RXF2_bit at C2RXF2.B28;
    sbit  SID8_C2RXF2_bit at C2RXF2.B29;
    sbit  SID9_C2RXF2_bit at C2RXF2.B30;
    sbit  SID10_C2RXF2_bit at C2RXF2.B31;
sfr unsigned long   volatile C2RXF2CLR        absolute 0xBF881164;
sfr unsigned long   volatile C2RXF2SET        absolute 0xBF881168;
sfr unsigned long   volatile C2RXF2INV        absolute 0xBF88116C;
sfr atomic unsigned long   volatile C2RXF3           absolute 0xBF881170;
    sbit  EID0_C2RXF3_bit at C2RXF3.B0;
    sbit  EID1_C2RXF3_bit at C2RXF3.B1;
    sbit  EID2_C2RXF3_bit at C2RXF3.B2;
    sbit  EID3_C2RXF3_bit at C2RXF3.B3;
    sbit  EID4_C2RXF3_bit at C2RXF3.B4;
    sbit  EID5_C2RXF3_bit at C2RXF3.B5;
    sbit  EID6_C2RXF3_bit at C2RXF3.B6;
    sbit  EID7_C2RXF3_bit at C2RXF3.B7;
    sbit  EID8_C2RXF3_bit at C2RXF3.B8;
    sbit  EID9_C2RXF3_bit at C2RXF3.B9;
    sbit  EID10_C2RXF3_bit at C2RXF3.B10;
    sbit  EID11_C2RXF3_bit at C2RXF3.B11;
    sbit  EID12_C2RXF3_bit at C2RXF3.B12;
    sbit  EID13_C2RXF3_bit at C2RXF3.B13;
    sbit  EID14_C2RXF3_bit at C2RXF3.B14;
    sbit  EID15_C2RXF3_bit at C2RXF3.B15;
    sbit  EID16_C2RXF3_bit at C2RXF3.B16;
    sbit  EID17_C2RXF3_bit at C2RXF3.B17;
    sbit  EXID_C2RXF3_bit at C2RXF3.B19;
    sbit  SID0_C2RXF3_bit at C2RXF3.B21;
    sbit  SID1_C2RXF3_bit at C2RXF3.B22;
    sbit  SID2_C2RXF3_bit at C2RXF3.B23;
    sbit  SID3_C2RXF3_bit at C2RXF3.B24;
    sbit  SID4_C2RXF3_bit at C2RXF3.B25;
    sbit  SID5_C2RXF3_bit at C2RXF3.B26;
    sbit  SID6_C2RXF3_bit at C2RXF3.B27;
    sbit  SID7_C2RXF3_bit at C2RXF3.B28;
    sbit  SID8_C2RXF3_bit at C2RXF3.B29;
    sbit  SID9_C2RXF3_bit at C2RXF3.B30;
    sbit  SID10_C2RXF3_bit at C2RXF3.B31;
sfr unsigned long   volatile C2RXF3CLR        absolute 0xBF881174;
sfr unsigned long   volatile C2RXF3SET        absolute 0xBF881178;
sfr unsigned long   volatile C2RXF3INV        absolute 0xBF88117C;
sfr atomic unsigned long   volatile C2RXF4           absolute 0xBF881180;
    sbit  EID0_C2RXF4_bit at C2RXF4.B0;
    sbit  EID1_C2RXF4_bit at C2RXF4.B1;
    sbit  EID2_C2RXF4_bit at C2RXF4.B2;
    sbit  EID3_C2RXF4_bit at C2RXF4.B3;
    sbit  EID4_C2RXF4_bit at C2RXF4.B4;
    sbit  EID5_C2RXF4_bit at C2RXF4.B5;
    sbit  EID6_C2RXF4_bit at C2RXF4.B6;
    sbit  EID7_C2RXF4_bit at C2RXF4.B7;
    sbit  EID8_C2RXF4_bit at C2RXF4.B8;
    sbit  EID9_C2RXF4_bit at C2RXF4.B9;
    sbit  EID10_C2RXF4_bit at C2RXF4.B10;
    sbit  EID11_C2RXF4_bit at C2RXF4.B11;
    sbit  EID12_C2RXF4_bit at C2RXF4.B12;
    sbit  EID13_C2RXF4_bit at C2RXF4.B13;
    sbit  EID14_C2RXF4_bit at C2RXF4.B14;
    sbit  EID15_C2RXF4_bit at C2RXF4.B15;
    sbit  EID16_C2RXF4_bit at C2RXF4.B16;
    sbit  EID17_C2RXF4_bit at C2RXF4.B17;
    sbit  EXID_C2RXF4_bit at C2RXF4.B19;
    sbit  SID0_C2RXF4_bit at C2RXF4.B21;
    sbit  SID1_C2RXF4_bit at C2RXF4.B22;
    sbit  SID2_C2RXF4_bit at C2RXF4.B23;
    sbit  SID3_C2RXF4_bit at C2RXF4.B24;
    sbit  SID4_C2RXF4_bit at C2RXF4.B25;
    sbit  SID5_C2RXF4_bit at C2RXF4.B26;
    sbit  SID6_C2RXF4_bit at C2RXF4.B27;
    sbit  SID7_C2RXF4_bit at C2RXF4.B28;
    sbit  SID8_C2RXF4_bit at C2RXF4.B29;
    sbit  SID9_C2RXF4_bit at C2RXF4.B30;
    sbit  SID10_C2RXF4_bit at C2RXF4.B31;
sfr unsigned long   volatile C2RXF4CLR        absolute 0xBF881184;
sfr unsigned long   volatile C2RXF4SET        absolute 0xBF881188;
sfr unsigned long   volatile C2RXF4INV        absolute 0xBF88118C;
sfr atomic unsigned long   volatile C2RXF5           absolute 0xBF881190;
    sbit  EID0_C2RXF5_bit at C2RXF5.B0;
    sbit  EID1_C2RXF5_bit at C2RXF5.B1;
    sbit  EID2_C2RXF5_bit at C2RXF5.B2;
    sbit  EID3_C2RXF5_bit at C2RXF5.B3;
    sbit  EID4_C2RXF5_bit at C2RXF5.B4;
    sbit  EID5_C2RXF5_bit at C2RXF5.B5;
    sbit  EID6_C2RXF5_bit at C2RXF5.B6;
    sbit  EID7_C2RXF5_bit at C2RXF5.B7;
    sbit  EID8_C2RXF5_bit at C2RXF5.B8;
    sbit  EID9_C2RXF5_bit at C2RXF5.B9;
    sbit  EID10_C2RXF5_bit at C2RXF5.B10;
    sbit  EID11_C2RXF5_bit at C2RXF5.B11;
    sbit  EID12_C2RXF5_bit at C2RXF5.B12;
    sbit  EID13_C2RXF5_bit at C2RXF5.B13;
    sbit  EID14_C2RXF5_bit at C2RXF5.B14;
    sbit  EID15_C2RXF5_bit at C2RXF5.B15;
    sbit  EID16_C2RXF5_bit at C2RXF5.B16;
    sbit  EID17_C2RXF5_bit at C2RXF5.B17;
    sbit  EXID_C2RXF5_bit at C2RXF5.B19;
    sbit  SID0_C2RXF5_bit at C2RXF5.B21;
    sbit  SID1_C2RXF5_bit at C2RXF5.B22;
    sbit  SID2_C2RXF5_bit at C2RXF5.B23;
    sbit  SID3_C2RXF5_bit at C2RXF5.B24;
    sbit  SID4_C2RXF5_bit at C2RXF5.B25;
    sbit  SID5_C2RXF5_bit at C2RXF5.B26;
    sbit  SID6_C2RXF5_bit at C2RXF5.B27;
    sbit  SID7_C2RXF5_bit at C2RXF5.B28;
    sbit  SID8_C2RXF5_bit at C2RXF5.B29;
    sbit  SID9_C2RXF5_bit at C2RXF5.B30;
    sbit  SID10_C2RXF5_bit at C2RXF5.B31;
sfr unsigned long   volatile C2RXF5CLR        absolute 0xBF881194;
sfr unsigned long   volatile C2RXF5SET        absolute 0xBF881198;
sfr unsigned long   volatile C2RXF5INV        absolute 0xBF88119C;
sfr atomic unsigned long   volatile C2RXF6           absolute 0xBF8811A0;
    sbit  EID0_C2RXF6_bit at C2RXF6.B0;
    sbit  EID1_C2RXF6_bit at C2RXF6.B1;
    sbit  EID2_C2RXF6_bit at C2RXF6.B2;
    sbit  EID3_C2RXF6_bit at C2RXF6.B3;
    sbit  EID4_C2RXF6_bit at C2RXF6.B4;
    sbit  EID5_C2RXF6_bit at C2RXF6.B5;
    sbit  EID6_C2RXF6_bit at C2RXF6.B6;
    sbit  EID7_C2RXF6_bit at C2RXF6.B7;
    sbit  EID8_C2RXF6_bit at C2RXF6.B8;
    sbit  EID9_C2RXF6_bit at C2RXF6.B9;
    sbit  EID10_C2RXF6_bit at C2RXF6.B10;
    sbit  EID11_C2RXF6_bit at C2RXF6.B11;
    sbit  EID12_C2RXF6_bit at C2RXF6.B12;
    sbit  EID13_C2RXF6_bit at C2RXF6.B13;
    sbit  EID14_C2RXF6_bit at C2RXF6.B14;
    sbit  EID15_C2RXF6_bit at C2RXF6.B15;
    sbit  EID16_C2RXF6_bit at C2RXF6.B16;
    sbit  EID17_C2RXF6_bit at C2RXF6.B17;
    sbit  EXID_C2RXF6_bit at C2RXF6.B19;
    sbit  SID0_C2RXF6_bit at C2RXF6.B21;
    sbit  SID1_C2RXF6_bit at C2RXF6.B22;
    sbit  SID2_C2RXF6_bit at C2RXF6.B23;
    sbit  SID3_C2RXF6_bit at C2RXF6.B24;
    sbit  SID4_C2RXF6_bit at C2RXF6.B25;
    sbit  SID5_C2RXF6_bit at C2RXF6.B26;
    sbit  SID6_C2RXF6_bit at C2RXF6.B27;
    sbit  SID7_C2RXF6_bit at C2RXF6.B28;
    sbit  SID8_C2RXF6_bit at C2RXF6.B29;
    sbit  SID9_C2RXF6_bit at C2RXF6.B30;
    sbit  SID10_C2RXF6_bit at C2RXF6.B31;
sfr unsigned long   volatile C2RXF6CLR        absolute 0xBF8811A4;
sfr unsigned long   volatile C2RXF6SET        absolute 0xBF8811A8;
sfr unsigned long   volatile C2RXF6INV        absolute 0xBF8811AC;
sfr atomic unsigned long   volatile C2RXF7           absolute 0xBF8811B0;
    sbit  EID0_C2RXF7_bit at C2RXF7.B0;
    sbit  EID1_C2RXF7_bit at C2RXF7.B1;
    sbit  EID2_C2RXF7_bit at C2RXF7.B2;
    sbit  EID3_C2RXF7_bit at C2RXF7.B3;
    sbit  EID4_C2RXF7_bit at C2RXF7.B4;
    sbit  EID5_C2RXF7_bit at C2RXF7.B5;
    sbit  EID6_C2RXF7_bit at C2RXF7.B6;
    sbit  EID7_C2RXF7_bit at C2RXF7.B7;
    sbit  EID8_C2RXF7_bit at C2RXF7.B8;
    sbit  EID9_C2RXF7_bit at C2RXF7.B9;
    sbit  EID10_C2RXF7_bit at C2RXF7.B10;
    sbit  EID11_C2RXF7_bit at C2RXF7.B11;
    sbit  EID12_C2RXF7_bit at C2RXF7.B12;
    sbit  EID13_C2RXF7_bit at C2RXF7.B13;
    sbit  EID14_C2RXF7_bit at C2RXF7.B14;
    sbit  EID15_C2RXF7_bit at C2RXF7.B15;
    sbit  EID16_C2RXF7_bit at C2RXF7.B16;
    sbit  EID17_C2RXF7_bit at C2RXF7.B17;
    sbit  EXID_C2RXF7_bit at C2RXF7.B19;
    sbit  SID0_C2RXF7_bit at C2RXF7.B21;
    sbit  SID1_C2RXF7_bit at C2RXF7.B22;
    sbit  SID2_C2RXF7_bit at C2RXF7.B23;
    sbit  SID3_C2RXF7_bit at C2RXF7.B24;
    sbit  SID4_C2RXF7_bit at C2RXF7.B25;
    sbit  SID5_C2RXF7_bit at C2RXF7.B26;
    sbit  SID6_C2RXF7_bit at C2RXF7.B27;
    sbit  SID7_C2RXF7_bit at C2RXF7.B28;
    sbit  SID8_C2RXF7_bit at C2RXF7.B29;
    sbit  SID9_C2RXF7_bit at C2RXF7.B30;
    sbit  SID10_C2RXF7_bit at C2RXF7.B31;
sfr unsigned long   volatile C2RXF7CLR        absolute 0xBF8811B4;
sfr unsigned long   volatile C2RXF7SET        absolute 0xBF8811B8;
sfr unsigned long   volatile C2RXF7INV        absolute 0xBF8811BC;
sfr atomic unsigned long   volatile C2RXF8           absolute 0xBF8811C0;
    sbit  EID0_C2RXF8_bit at C2RXF8.B0;
    sbit  EID1_C2RXF8_bit at C2RXF8.B1;
    sbit  EID2_C2RXF8_bit at C2RXF8.B2;
    sbit  EID3_C2RXF8_bit at C2RXF8.B3;
    sbit  EID4_C2RXF8_bit at C2RXF8.B4;
    sbit  EID5_C2RXF8_bit at C2RXF8.B5;
    sbit  EID6_C2RXF8_bit at C2RXF8.B6;
    sbit  EID7_C2RXF8_bit at C2RXF8.B7;
    sbit  EID8_C2RXF8_bit at C2RXF8.B8;
    sbit  EID9_C2RXF8_bit at C2RXF8.B9;
    sbit  EID10_C2RXF8_bit at C2RXF8.B10;
    sbit  EID11_C2RXF8_bit at C2RXF8.B11;
    sbit  EID12_C2RXF8_bit at C2RXF8.B12;
    sbit  EID13_C2RXF8_bit at C2RXF8.B13;
    sbit  EID14_C2RXF8_bit at C2RXF8.B14;
    sbit  EID15_C2RXF8_bit at C2RXF8.B15;
    sbit  EID16_C2RXF8_bit at C2RXF8.B16;
    sbit  EID17_C2RXF8_bit at C2RXF8.B17;
    sbit  EXID_C2RXF8_bit at C2RXF8.B19;
    sbit  SID0_C2RXF8_bit at C2RXF8.B21;
    sbit  SID1_C2RXF8_bit at C2RXF8.B22;
    sbit  SID2_C2RXF8_bit at C2RXF8.B23;
    sbit  SID3_C2RXF8_bit at C2RXF8.B24;
    sbit  SID4_C2RXF8_bit at C2RXF8.B25;
    sbit  SID5_C2RXF8_bit at C2RXF8.B26;
    sbit  SID6_C2RXF8_bit at C2RXF8.B27;
    sbit  SID7_C2RXF8_bit at C2RXF8.B28;
    sbit  SID8_C2RXF8_bit at C2RXF8.B29;
    sbit  SID9_C2RXF8_bit at C2RXF8.B30;
    sbit  SID10_C2RXF8_bit at C2RXF8.B31;
sfr unsigned long   volatile C2RXF8CLR        absolute 0xBF8811C4;
sfr unsigned long   volatile C2RXF8SET        absolute 0xBF8811C8;
sfr unsigned long   volatile C2RXF8INV        absolute 0xBF8811CC;
sfr atomic unsigned long   volatile C2RXF9           absolute 0xBF8811D0;
    sbit  EID0_C2RXF9_bit at C2RXF9.B0;
    sbit  EID1_C2RXF9_bit at C2RXF9.B1;
    sbit  EID2_C2RXF9_bit at C2RXF9.B2;
    sbit  EID3_C2RXF9_bit at C2RXF9.B3;
    sbit  EID4_C2RXF9_bit at C2RXF9.B4;
    sbit  EID5_C2RXF9_bit at C2RXF9.B5;
    sbit  EID6_C2RXF9_bit at C2RXF9.B6;
    sbit  EID7_C2RXF9_bit at C2RXF9.B7;
    sbit  EID8_C2RXF9_bit at C2RXF9.B8;
    sbit  EID9_C2RXF9_bit at C2RXF9.B9;
    sbit  EID10_C2RXF9_bit at C2RXF9.B10;
    sbit  EID11_C2RXF9_bit at C2RXF9.B11;
    sbit  EID12_C2RXF9_bit at C2RXF9.B12;
    sbit  EID13_C2RXF9_bit at C2RXF9.B13;
    sbit  EID14_C2RXF9_bit at C2RXF9.B14;
    sbit  EID15_C2RXF9_bit at C2RXF9.B15;
    sbit  EID16_C2RXF9_bit at C2RXF9.B16;
    sbit  EID17_C2RXF9_bit at C2RXF9.B17;
    sbit  EXID_C2RXF9_bit at C2RXF9.B19;
    sbit  SID0_C2RXF9_bit at C2RXF9.B21;
    sbit  SID1_C2RXF9_bit at C2RXF9.B22;
    sbit  SID2_C2RXF9_bit at C2RXF9.B23;
    sbit  SID3_C2RXF9_bit at C2RXF9.B24;
    sbit  SID4_C2RXF9_bit at C2RXF9.B25;
    sbit  SID5_C2RXF9_bit at C2RXF9.B26;
    sbit  SID6_C2RXF9_bit at C2RXF9.B27;
    sbit  SID7_C2RXF9_bit at C2RXF9.B28;
    sbit  SID8_C2RXF9_bit at C2RXF9.B29;
    sbit  SID9_C2RXF9_bit at C2RXF9.B30;
    sbit  SID10_C2RXF9_bit at C2RXF9.B31;
sfr unsigned long   volatile C2RXF9CLR        absolute 0xBF8811D4;
sfr unsigned long   volatile C2RXF9SET        absolute 0xBF8811D8;
sfr unsigned long   volatile C2RXF9INV        absolute 0xBF8811DC;
sfr atomic unsigned long   volatile C2RXF10          absolute 0xBF8811E0;
    sbit  EID0_C2RXF10_bit at C2RXF10.B0;
    sbit  EID1_C2RXF10_bit at C2RXF10.B1;
    sbit  EID2_C2RXF10_bit at C2RXF10.B2;
    sbit  EID3_C2RXF10_bit at C2RXF10.B3;
    sbit  EID4_C2RXF10_bit at C2RXF10.B4;
    sbit  EID5_C2RXF10_bit at C2RXF10.B5;
    sbit  EID6_C2RXF10_bit at C2RXF10.B6;
    sbit  EID7_C2RXF10_bit at C2RXF10.B7;
    sbit  EID8_C2RXF10_bit at C2RXF10.B8;
    sbit  EID9_C2RXF10_bit at C2RXF10.B9;
    sbit  EID10_C2RXF10_bit at C2RXF10.B10;
    sbit  EID11_C2RXF10_bit at C2RXF10.B11;
    sbit  EID12_C2RXF10_bit at C2RXF10.B12;
    sbit  EID13_C2RXF10_bit at C2RXF10.B13;
    sbit  EID14_C2RXF10_bit at C2RXF10.B14;
    sbit  EID15_C2RXF10_bit at C2RXF10.B15;
    sbit  EID16_C2RXF10_bit at C2RXF10.B16;
    sbit  EID17_C2RXF10_bit at C2RXF10.B17;
    sbit  EXID_C2RXF10_bit at C2RXF10.B19;
    sbit  SID0_C2RXF10_bit at C2RXF10.B21;
    sbit  SID1_C2RXF10_bit at C2RXF10.B22;
    sbit  SID2_C2RXF10_bit at C2RXF10.B23;
    sbit  SID3_C2RXF10_bit at C2RXF10.B24;
    sbit  SID4_C2RXF10_bit at C2RXF10.B25;
    sbit  SID5_C2RXF10_bit at C2RXF10.B26;
    sbit  SID6_C2RXF10_bit at C2RXF10.B27;
    sbit  SID7_C2RXF10_bit at C2RXF10.B28;
    sbit  SID8_C2RXF10_bit at C2RXF10.B29;
    sbit  SID9_C2RXF10_bit at C2RXF10.B30;
    sbit  SID10_C2RXF10_bit at C2RXF10.B31;
sfr unsigned long   volatile C2RXF10CLR       absolute 0xBF8811E4;
sfr unsigned long   volatile C2RXF10SET       absolute 0xBF8811E8;
sfr unsigned long   volatile C2RXF10INV       absolute 0xBF8811EC;
sfr atomic unsigned long   volatile C2RXF11          absolute 0xBF8811F0;
    sbit  EID0_C2RXF11_bit at C2RXF11.B0;
    sbit  EID1_C2RXF11_bit at C2RXF11.B1;
    sbit  EID2_C2RXF11_bit at C2RXF11.B2;
    sbit  EID3_C2RXF11_bit at C2RXF11.B3;
    sbit  EID4_C2RXF11_bit at C2RXF11.B4;
    sbit  EID5_C2RXF11_bit at C2RXF11.B5;
    sbit  EID6_C2RXF11_bit at C2RXF11.B6;
    sbit  EID7_C2RXF11_bit at C2RXF11.B7;
    sbit  EID8_C2RXF11_bit at C2RXF11.B8;
    sbit  EID9_C2RXF11_bit at C2RXF11.B9;
    sbit  EID10_C2RXF11_bit at C2RXF11.B10;
    sbit  EID11_C2RXF11_bit at C2RXF11.B11;
    sbit  EID12_C2RXF11_bit at C2RXF11.B12;
    sbit  EID13_C2RXF11_bit at C2RXF11.B13;
    sbit  EID14_C2RXF11_bit at C2RXF11.B14;
    sbit  EID15_C2RXF11_bit at C2RXF11.B15;
    sbit  EID16_C2RXF11_bit at C2RXF11.B16;
    sbit  EID17_C2RXF11_bit at C2RXF11.B17;
    sbit  EXID_C2RXF11_bit at C2RXF11.B19;
    sbit  SID0_C2RXF11_bit at C2RXF11.B21;
    sbit  SID1_C2RXF11_bit at C2RXF11.B22;
    sbit  SID2_C2RXF11_bit at C2RXF11.B23;
    sbit  SID3_C2RXF11_bit at C2RXF11.B24;
    sbit  SID4_C2RXF11_bit at C2RXF11.B25;
    sbit  SID5_C2RXF11_bit at C2RXF11.B26;
    sbit  SID6_C2RXF11_bit at C2RXF11.B27;
    sbit  SID7_C2RXF11_bit at C2RXF11.B28;
    sbit  SID8_C2RXF11_bit at C2RXF11.B29;
    sbit  SID9_C2RXF11_bit at C2RXF11.B30;
    sbit  SID10_C2RXF11_bit at C2RXF11.B31;
sfr unsigned long   volatile C2RXF11CLR       absolute 0xBF8811F4;
sfr unsigned long   volatile C2RXF11SET       absolute 0xBF8811F8;
sfr unsigned long   volatile C2RXF11INV       absolute 0xBF8811FC;
sfr atomic unsigned long   volatile C2RXF12          absolute 0xBF881200;
    sbit  EID0_C2RXF12_bit at C2RXF12.B0;
    sbit  EID1_C2RXF12_bit at C2RXF12.B1;
    sbit  EID2_C2RXF12_bit at C2RXF12.B2;
    sbit  EID3_C2RXF12_bit at C2RXF12.B3;
    sbit  EID4_C2RXF12_bit at C2RXF12.B4;
    sbit  EID5_C2RXF12_bit at C2RXF12.B5;
    sbit  EID6_C2RXF12_bit at C2RXF12.B6;
    sbit  EID7_C2RXF12_bit at C2RXF12.B7;
    sbit  EID8_C2RXF12_bit at C2RXF12.B8;
    sbit  EID9_C2RXF12_bit at C2RXF12.B9;
    sbit  EID10_C2RXF12_bit at C2RXF12.B10;
    sbit  EID11_C2RXF12_bit at C2RXF12.B11;
    sbit  EID12_C2RXF12_bit at C2RXF12.B12;
    sbit  EID13_C2RXF12_bit at C2RXF12.B13;
    sbit  EID14_C2RXF12_bit at C2RXF12.B14;
    sbit  EID15_C2RXF12_bit at C2RXF12.B15;
    sbit  EID16_C2RXF12_bit at C2RXF12.B16;
    sbit  EID17_C2RXF12_bit at C2RXF12.B17;
    sbit  EXID_C2RXF12_bit at C2RXF12.B19;
    sbit  SID0_C2RXF12_bit at C2RXF12.B21;
    sbit  SID1_C2RXF12_bit at C2RXF12.B22;
    sbit  SID2_C2RXF12_bit at C2RXF12.B23;
    sbit  SID3_C2RXF12_bit at C2RXF12.B24;
    sbit  SID4_C2RXF12_bit at C2RXF12.B25;
    sbit  SID5_C2RXF12_bit at C2RXF12.B26;
    sbit  SID6_C2RXF12_bit at C2RXF12.B27;
    sbit  SID7_C2RXF12_bit at C2RXF12.B28;
    sbit  SID8_C2RXF12_bit at C2RXF12.B29;
    sbit  SID9_C2RXF12_bit at C2RXF12.B30;
    sbit  SID10_C2RXF12_bit at C2RXF12.B31;
sfr unsigned long   volatile C2RXF12CLR       absolute 0xBF881204;
sfr unsigned long   volatile C2RXF12SET       absolute 0xBF881208;
sfr unsigned long   volatile C2RXF12INV       absolute 0xBF88120C;
sfr atomic unsigned long   volatile C2RXF13          absolute 0xBF881210;
    sbit  EID0_C2RXF13_bit at C2RXF13.B0;
    sbit  EID1_C2RXF13_bit at C2RXF13.B1;
    sbit  EID2_C2RXF13_bit at C2RXF13.B2;
    sbit  EID3_C2RXF13_bit at C2RXF13.B3;
    sbit  EID4_C2RXF13_bit at C2RXF13.B4;
    sbit  EID5_C2RXF13_bit at C2RXF13.B5;
    sbit  EID6_C2RXF13_bit at C2RXF13.B6;
    sbit  EID7_C2RXF13_bit at C2RXF13.B7;
    sbit  EID8_C2RXF13_bit at C2RXF13.B8;
    sbit  EID9_C2RXF13_bit at C2RXF13.B9;
    sbit  EID10_C2RXF13_bit at C2RXF13.B10;
    sbit  EID11_C2RXF13_bit at C2RXF13.B11;
    sbit  EID12_C2RXF13_bit at C2RXF13.B12;
    sbit  EID13_C2RXF13_bit at C2RXF13.B13;
    sbit  EID14_C2RXF13_bit at C2RXF13.B14;
    sbit  EID15_C2RXF13_bit at C2RXF13.B15;
    sbit  EID16_C2RXF13_bit at C2RXF13.B16;
    sbit  EID17_C2RXF13_bit at C2RXF13.B17;
    sbit  EXID_C2RXF13_bit at C2RXF13.B19;
    sbit  SID0_C2RXF13_bit at C2RXF13.B21;
    sbit  SID1_C2RXF13_bit at C2RXF13.B22;
    sbit  SID2_C2RXF13_bit at C2RXF13.B23;
    sbit  SID3_C2RXF13_bit at C2RXF13.B24;
    sbit  SID4_C2RXF13_bit at C2RXF13.B25;
    sbit  SID5_C2RXF13_bit at C2RXF13.B26;
    sbit  SID6_C2RXF13_bit at C2RXF13.B27;
    sbit  SID7_C2RXF13_bit at C2RXF13.B28;
    sbit  SID8_C2RXF13_bit at C2RXF13.B29;
    sbit  SID9_C2RXF13_bit at C2RXF13.B30;
    sbit  SID10_C2RXF13_bit at C2RXF13.B31;
sfr unsigned long   volatile C2RXF13CLR       absolute 0xBF881214;
sfr unsigned long   volatile C2RXF13SET       absolute 0xBF881218;
sfr unsigned long   volatile C2RXF13INV       absolute 0xBF88121C;
sfr atomic unsigned long   volatile C2RXF14          absolute 0xBF881220;
    sbit  EID0_C2RXF14_bit at C2RXF14.B0;
    sbit  EID1_C2RXF14_bit at C2RXF14.B1;
    sbit  EID2_C2RXF14_bit at C2RXF14.B2;
    sbit  EID3_C2RXF14_bit at C2RXF14.B3;
    sbit  EID4_C2RXF14_bit at C2RXF14.B4;
    sbit  EID5_C2RXF14_bit at C2RXF14.B5;
    sbit  EID6_C2RXF14_bit at C2RXF14.B6;
    sbit  EID7_C2RXF14_bit at C2RXF14.B7;
    sbit  EID8_C2RXF14_bit at C2RXF14.B8;
    sbit  EID9_C2RXF14_bit at C2RXF14.B9;
    sbit  EID10_C2RXF14_bit at C2RXF14.B10;
    sbit  EID11_C2RXF14_bit at C2RXF14.B11;
    sbit  EID12_C2RXF14_bit at C2RXF14.B12;
    sbit  EID13_C2RXF14_bit at C2RXF14.B13;
    sbit  EID14_C2RXF14_bit at C2RXF14.B14;
    sbit  EID15_C2RXF14_bit at C2RXF14.B15;
    sbit  EID16_C2RXF14_bit at C2RXF14.B16;
    sbit  EID17_C2RXF14_bit at C2RXF14.B17;
    sbit  EXID_C2RXF14_bit at C2RXF14.B19;
    sbit  SID0_C2RXF14_bit at C2RXF14.B21;
    sbit  SID1_C2RXF14_bit at C2RXF14.B22;
    sbit  SID2_C2RXF14_bit at C2RXF14.B23;
    sbit  SID3_C2RXF14_bit at C2RXF14.B24;
    sbit  SID4_C2RXF14_bit at C2RXF14.B25;
    sbit  SID5_C2RXF14_bit at C2RXF14.B26;
    sbit  SID6_C2RXF14_bit at C2RXF14.B27;
    sbit  SID7_C2RXF14_bit at C2RXF14.B28;
    sbit  SID8_C2RXF14_bit at C2RXF14.B29;
    sbit  SID9_C2RXF14_bit at C2RXF14.B30;
    sbit  SID10_C2RXF14_bit at C2RXF14.B31;
sfr unsigned long   volatile C2RXF14CLR       absolute 0xBF881224;
sfr unsigned long   volatile C2RXF14SET       absolute 0xBF881228;
sfr unsigned long   volatile C2RXF14INV       absolute 0xBF88122C;
sfr atomic unsigned long   volatile C2RXF15          absolute 0xBF881230;
    sbit  EID0_C2RXF15_bit at C2RXF15.B0;
    sbit  EID1_C2RXF15_bit at C2RXF15.B1;
    sbit  EID2_C2RXF15_bit at C2RXF15.B2;
    sbit  EID3_C2RXF15_bit at C2RXF15.B3;
    sbit  EID4_C2RXF15_bit at C2RXF15.B4;
    sbit  EID5_C2RXF15_bit at C2RXF15.B5;
    sbit  EID6_C2RXF15_bit at C2RXF15.B6;
    sbit  EID7_C2RXF15_bit at C2RXF15.B7;
    sbit  EID8_C2RXF15_bit at C2RXF15.B8;
    sbit  EID9_C2RXF15_bit at C2RXF15.B9;
    sbit  EID10_C2RXF15_bit at C2RXF15.B10;
    sbit  EID11_C2RXF15_bit at C2RXF15.B11;
    sbit  EID12_C2RXF15_bit at C2RXF15.B12;
    sbit  EID13_C2RXF15_bit at C2RXF15.B13;
    sbit  EID14_C2RXF15_bit at C2RXF15.B14;
    sbit  EID15_C2RXF15_bit at C2RXF15.B15;
    sbit  EID16_C2RXF15_bit at C2RXF15.B16;
    sbit  EID17_C2RXF15_bit at C2RXF15.B17;
    sbit  EXID_C2RXF15_bit at C2RXF15.B19;
    sbit  SID0_C2RXF15_bit at C2RXF15.B21;
    sbit  SID1_C2RXF15_bit at C2RXF15.B22;
    sbit  SID2_C2RXF15_bit at C2RXF15.B23;
    sbit  SID3_C2RXF15_bit at C2RXF15.B24;
    sbit  SID4_C2RXF15_bit at C2RXF15.B25;
    sbit  SID5_C2RXF15_bit at C2RXF15.B26;
    sbit  SID6_C2RXF15_bit at C2RXF15.B27;
    sbit  SID7_C2RXF15_bit at C2RXF15.B28;
    sbit  SID8_C2RXF15_bit at C2RXF15.B29;
    sbit  SID9_C2RXF15_bit at C2RXF15.B30;
    sbit  SID10_C2RXF15_bit at C2RXF15.B31;
sfr unsigned long   volatile C2RXF15CLR       absolute 0xBF881234;
sfr unsigned long   volatile C2RXF15SET       absolute 0xBF881238;
sfr unsigned long   volatile C2RXF15INV       absolute 0xBF88123C;
sfr atomic unsigned long   volatile C2RXF16          absolute 0xBF881240;
    sbit  EID0_C2RXF16_bit at C2RXF16.B0;
    sbit  EID1_C2RXF16_bit at C2RXF16.B1;
    sbit  EID2_C2RXF16_bit at C2RXF16.B2;
    sbit  EID3_C2RXF16_bit at C2RXF16.B3;
    sbit  EID4_C2RXF16_bit at C2RXF16.B4;
    sbit  EID5_C2RXF16_bit at C2RXF16.B5;
    sbit  EID6_C2RXF16_bit at C2RXF16.B6;
    sbit  EID7_C2RXF16_bit at C2RXF16.B7;
    sbit  EID8_C2RXF16_bit at C2RXF16.B8;
    sbit  EID9_C2RXF16_bit at C2RXF16.B9;
    sbit  EID10_C2RXF16_bit at C2RXF16.B10;
    sbit  EID11_C2RXF16_bit at C2RXF16.B11;
    sbit  EID12_C2RXF16_bit at C2RXF16.B12;
    sbit  EID13_C2RXF16_bit at C2RXF16.B13;
    sbit  EID14_C2RXF16_bit at C2RXF16.B14;
    sbit  EID15_C2RXF16_bit at C2RXF16.B15;
    sbit  EID16_C2RXF16_bit at C2RXF16.B16;
    sbit  EID17_C2RXF16_bit at C2RXF16.B17;
    sbit  EXID_C2RXF16_bit at C2RXF16.B19;
    sbit  SID0_C2RXF16_bit at C2RXF16.B21;
    sbit  SID1_C2RXF16_bit at C2RXF16.B22;
    sbit  SID2_C2RXF16_bit at C2RXF16.B23;
    sbit  SID3_C2RXF16_bit at C2RXF16.B24;
    sbit  SID4_C2RXF16_bit at C2RXF16.B25;
    sbit  SID5_C2RXF16_bit at C2RXF16.B26;
    sbit  SID6_C2RXF16_bit at C2RXF16.B27;
    sbit  SID7_C2RXF16_bit at C2RXF16.B28;
    sbit  SID8_C2RXF16_bit at C2RXF16.B29;
    sbit  SID9_C2RXF16_bit at C2RXF16.B30;
    sbit  SID10_C2RXF16_bit at C2RXF16.B31;
sfr unsigned long   volatile C2RXF16CLR       absolute 0xBF881244;
sfr unsigned long   volatile C2RXF16SET       absolute 0xBF881248;
sfr unsigned long   volatile C2RXF16INV       absolute 0xBF88124C;
sfr atomic unsigned long   volatile C2RXF17          absolute 0xBF881250;
    sbit  EID0_C2RXF17_bit at C2RXF17.B0;
    sbit  EID1_C2RXF17_bit at C2RXF17.B1;
    sbit  EID2_C2RXF17_bit at C2RXF17.B2;
    sbit  EID3_C2RXF17_bit at C2RXF17.B3;
    sbit  EID4_C2RXF17_bit at C2RXF17.B4;
    sbit  EID5_C2RXF17_bit at C2RXF17.B5;
    sbit  EID6_C2RXF17_bit at C2RXF17.B6;
    sbit  EID7_C2RXF17_bit at C2RXF17.B7;
    sbit  EID8_C2RXF17_bit at C2RXF17.B8;
    sbit  EID9_C2RXF17_bit at C2RXF17.B9;
    sbit  EID10_C2RXF17_bit at C2RXF17.B10;
    sbit  EID11_C2RXF17_bit at C2RXF17.B11;
    sbit  EID12_C2RXF17_bit at C2RXF17.B12;
    sbit  EID13_C2RXF17_bit at C2RXF17.B13;
    sbit  EID14_C2RXF17_bit at C2RXF17.B14;
    sbit  EID15_C2RXF17_bit at C2RXF17.B15;
    sbit  EID16_C2RXF17_bit at C2RXF17.B16;
    sbit  EID17_C2RXF17_bit at C2RXF17.B17;
    sbit  EXID_C2RXF17_bit at C2RXF17.B19;
    sbit  SID0_C2RXF17_bit at C2RXF17.B21;
    sbit  SID1_C2RXF17_bit at C2RXF17.B22;
    sbit  SID2_C2RXF17_bit at C2RXF17.B23;
    sbit  SID3_C2RXF17_bit at C2RXF17.B24;
    sbit  SID4_C2RXF17_bit at C2RXF17.B25;
    sbit  SID5_C2RXF17_bit at C2RXF17.B26;
    sbit  SID6_C2RXF17_bit at C2RXF17.B27;
    sbit  SID7_C2RXF17_bit at C2RXF17.B28;
    sbit  SID8_C2RXF17_bit at C2RXF17.B29;
    sbit  SID9_C2RXF17_bit at C2RXF17.B30;
    sbit  SID10_C2RXF17_bit at C2RXF17.B31;
sfr unsigned long   volatile C2RXF17CLR       absolute 0xBF881254;
sfr unsigned long   volatile C2RXF17SET       absolute 0xBF881258;
sfr unsigned long   volatile C2RXF17INV       absolute 0xBF88125C;
sfr atomic unsigned long   volatile C2RXF18          absolute 0xBF881260;
    sbit  EID0_C2RXF18_bit at C2RXF18.B0;
    sbit  EID1_C2RXF18_bit at C2RXF18.B1;
    sbit  EID2_C2RXF18_bit at C2RXF18.B2;
    sbit  EID3_C2RXF18_bit at C2RXF18.B3;
    sbit  EID4_C2RXF18_bit at C2RXF18.B4;
    sbit  EID5_C2RXF18_bit at C2RXF18.B5;
    sbit  EID6_C2RXF18_bit at C2RXF18.B6;
    sbit  EID7_C2RXF18_bit at C2RXF18.B7;
    sbit  EID8_C2RXF18_bit at C2RXF18.B8;
    sbit  EID9_C2RXF18_bit at C2RXF18.B9;
    sbit  EID10_C2RXF18_bit at C2RXF18.B10;
    sbit  EID11_C2RXF18_bit at C2RXF18.B11;
    sbit  EID12_C2RXF18_bit at C2RXF18.B12;
    sbit  EID13_C2RXF18_bit at C2RXF18.B13;
    sbit  EID14_C2RXF18_bit at C2RXF18.B14;
    sbit  EID15_C2RXF18_bit at C2RXF18.B15;
    sbit  EID16_C2RXF18_bit at C2RXF18.B16;
    sbit  EID17_C2RXF18_bit at C2RXF18.B17;
    sbit  EXID_C2RXF18_bit at C2RXF18.B19;
    sbit  SID0_C2RXF18_bit at C2RXF18.B21;
    sbit  SID1_C2RXF18_bit at C2RXF18.B22;
    sbit  SID2_C2RXF18_bit at C2RXF18.B23;
    sbit  SID3_C2RXF18_bit at C2RXF18.B24;
    sbit  SID4_C2RXF18_bit at C2RXF18.B25;
    sbit  SID5_C2RXF18_bit at C2RXF18.B26;
    sbit  SID6_C2RXF18_bit at C2RXF18.B27;
    sbit  SID7_C2RXF18_bit at C2RXF18.B28;
    sbit  SID8_C2RXF18_bit at C2RXF18.B29;
    sbit  SID9_C2RXF18_bit at C2RXF18.B30;
    sbit  SID10_C2RXF18_bit at C2RXF18.B31;
sfr unsigned long   volatile C2RXF18CLR       absolute 0xBF881264;
sfr unsigned long   volatile C2RXF18SET       absolute 0xBF881268;
sfr unsigned long   volatile C2RXF18INV       absolute 0xBF88126C;
sfr atomic unsigned long   volatile C2RXF19          absolute 0xBF881270;
    sbit  EID0_C2RXF19_bit at C2RXF19.B0;
    sbit  EID1_C2RXF19_bit at C2RXF19.B1;
    sbit  EID2_C2RXF19_bit at C2RXF19.B2;
    sbit  EID3_C2RXF19_bit at C2RXF19.B3;
    sbit  EID4_C2RXF19_bit at C2RXF19.B4;
    sbit  EID5_C2RXF19_bit at C2RXF19.B5;
    sbit  EID6_C2RXF19_bit at C2RXF19.B6;
    sbit  EID7_C2RXF19_bit at C2RXF19.B7;
    sbit  EID8_C2RXF19_bit at C2RXF19.B8;
    sbit  EID9_C2RXF19_bit at C2RXF19.B9;
    sbit  EID10_C2RXF19_bit at C2RXF19.B10;
    sbit  EID11_C2RXF19_bit at C2RXF19.B11;
    sbit  EID12_C2RXF19_bit at C2RXF19.B12;
    sbit  EID13_C2RXF19_bit at C2RXF19.B13;
    sbit  EID14_C2RXF19_bit at C2RXF19.B14;
    sbit  EID15_C2RXF19_bit at C2RXF19.B15;
    sbit  EID16_C2RXF19_bit at C2RXF19.B16;
    sbit  EID17_C2RXF19_bit at C2RXF19.B17;
    sbit  EXID_C2RXF19_bit at C2RXF19.B19;
    sbit  SID0_C2RXF19_bit at C2RXF19.B21;
    sbit  SID1_C2RXF19_bit at C2RXF19.B22;
    sbit  SID2_C2RXF19_bit at C2RXF19.B23;
    sbit  SID3_C2RXF19_bit at C2RXF19.B24;
    sbit  SID4_C2RXF19_bit at C2RXF19.B25;
    sbit  SID5_C2RXF19_bit at C2RXF19.B26;
    sbit  SID6_C2RXF19_bit at C2RXF19.B27;
    sbit  SID7_C2RXF19_bit at C2RXF19.B28;
    sbit  SID8_C2RXF19_bit at C2RXF19.B29;
    sbit  SID9_C2RXF19_bit at C2RXF19.B30;
    sbit  SID10_C2RXF19_bit at C2RXF19.B31;
sfr unsigned long   volatile C2RXF19CLR       absolute 0xBF881274;
sfr unsigned long   volatile C2RXF19SET       absolute 0xBF881278;
sfr unsigned long   volatile C2RXF19INV       absolute 0xBF88127C;
sfr atomic unsigned long   volatile C2RXF20          absolute 0xBF881280;
    sbit  EID0_C2RXF20_bit at C2RXF20.B0;
    sbit  EID1_C2RXF20_bit at C2RXF20.B1;
    sbit  EID2_C2RXF20_bit at C2RXF20.B2;
    sbit  EID3_C2RXF20_bit at C2RXF20.B3;
    sbit  EID4_C2RXF20_bit at C2RXF20.B4;
    sbit  EID5_C2RXF20_bit at C2RXF20.B5;
    sbit  EID6_C2RXF20_bit at C2RXF20.B6;
    sbit  EID7_C2RXF20_bit at C2RXF20.B7;
    sbit  EID8_C2RXF20_bit at C2RXF20.B8;
    sbit  EID9_C2RXF20_bit at C2RXF20.B9;
    sbit  EID10_C2RXF20_bit at C2RXF20.B10;
    sbit  EID11_C2RXF20_bit at C2RXF20.B11;
    sbit  EID12_C2RXF20_bit at C2RXF20.B12;
    sbit  EID13_C2RXF20_bit at C2RXF20.B13;
    sbit  EID14_C2RXF20_bit at C2RXF20.B14;
    sbit  EID15_C2RXF20_bit at C2RXF20.B15;
    sbit  EID16_C2RXF20_bit at C2RXF20.B16;
    sbit  EID17_C2RXF20_bit at C2RXF20.B17;
    sbit  EXID_C2RXF20_bit at C2RXF20.B19;
    sbit  SID0_C2RXF20_bit at C2RXF20.B21;
    sbit  SID1_C2RXF20_bit at C2RXF20.B22;
    sbit  SID2_C2RXF20_bit at C2RXF20.B23;
    sbit  SID3_C2RXF20_bit at C2RXF20.B24;
    sbit  SID4_C2RXF20_bit at C2RXF20.B25;
    sbit  SID5_C2RXF20_bit at C2RXF20.B26;
    sbit  SID6_C2RXF20_bit at C2RXF20.B27;
    sbit  SID7_C2RXF20_bit at C2RXF20.B28;
    sbit  SID8_C2RXF20_bit at C2RXF20.B29;
    sbit  SID9_C2RXF20_bit at C2RXF20.B30;
    sbit  SID10_C2RXF20_bit at C2RXF20.B31;
sfr unsigned long   volatile C2RXF20CLR       absolute 0xBF881284;
sfr unsigned long   volatile C2RXF20SET       absolute 0xBF881288;
sfr unsigned long   volatile C2RXF20INV       absolute 0xBF88128C;
sfr atomic unsigned long   volatile C2RXF21          absolute 0xBF881290;
    sbit  EID0_C2RXF21_bit at C2RXF21.B0;
    sbit  EID1_C2RXF21_bit at C2RXF21.B1;
    sbit  EID2_C2RXF21_bit at C2RXF21.B2;
    sbit  EID3_C2RXF21_bit at C2RXF21.B3;
    sbit  EID4_C2RXF21_bit at C2RXF21.B4;
    sbit  EID5_C2RXF21_bit at C2RXF21.B5;
    sbit  EID6_C2RXF21_bit at C2RXF21.B6;
    sbit  EID7_C2RXF21_bit at C2RXF21.B7;
    sbit  EID8_C2RXF21_bit at C2RXF21.B8;
    sbit  EID9_C2RXF21_bit at C2RXF21.B9;
    sbit  EID10_C2RXF21_bit at C2RXF21.B10;
    sbit  EID11_C2RXF21_bit at C2RXF21.B11;
    sbit  EID12_C2RXF21_bit at C2RXF21.B12;
    sbit  EID13_C2RXF21_bit at C2RXF21.B13;
    sbit  EID14_C2RXF21_bit at C2RXF21.B14;
    sbit  EID15_C2RXF21_bit at C2RXF21.B15;
    sbit  EID16_C2RXF21_bit at C2RXF21.B16;
    sbit  EID17_C2RXF21_bit at C2RXF21.B17;
    sbit  EXID_C2RXF21_bit at C2RXF21.B19;
    sbit  SID0_C2RXF21_bit at C2RXF21.B21;
    sbit  SID1_C2RXF21_bit at C2RXF21.B22;
    sbit  SID2_C2RXF21_bit at C2RXF21.B23;
    sbit  SID3_C2RXF21_bit at C2RXF21.B24;
    sbit  SID4_C2RXF21_bit at C2RXF21.B25;
    sbit  SID5_C2RXF21_bit at C2RXF21.B26;
    sbit  SID6_C2RXF21_bit at C2RXF21.B27;
    sbit  SID7_C2RXF21_bit at C2RXF21.B28;
    sbit  SID8_C2RXF21_bit at C2RXF21.B29;
    sbit  SID9_C2RXF21_bit at C2RXF21.B30;
    sbit  SID10_C2RXF21_bit at C2RXF21.B31;
sfr unsigned long   volatile C2RXF21CLR       absolute 0xBF881294;
sfr unsigned long   volatile C2RXF21SET       absolute 0xBF881298;
sfr unsigned long   volatile C2RXF21INV       absolute 0xBF88129C;
sfr atomic unsigned long   volatile C2RXF22          absolute 0xBF8812A0;
    sbit  EID0_C2RXF22_bit at C2RXF22.B0;
    sbit  EID1_C2RXF22_bit at C2RXF22.B1;
    sbit  EID2_C2RXF22_bit at C2RXF22.B2;
    sbit  EID3_C2RXF22_bit at C2RXF22.B3;
    sbit  EID4_C2RXF22_bit at C2RXF22.B4;
    sbit  EID5_C2RXF22_bit at C2RXF22.B5;
    sbit  EID6_C2RXF22_bit at C2RXF22.B6;
    sbit  EID7_C2RXF22_bit at C2RXF22.B7;
    sbit  EID8_C2RXF22_bit at C2RXF22.B8;
    sbit  EID9_C2RXF22_bit at C2RXF22.B9;
    sbit  EID10_C2RXF22_bit at C2RXF22.B10;
    sbit  EID11_C2RXF22_bit at C2RXF22.B11;
    sbit  EID12_C2RXF22_bit at C2RXF22.B12;
    sbit  EID13_C2RXF22_bit at C2RXF22.B13;
    sbit  EID14_C2RXF22_bit at C2RXF22.B14;
    sbit  EID15_C2RXF22_bit at C2RXF22.B15;
    sbit  EID16_C2RXF22_bit at C2RXF22.B16;
    sbit  EID17_C2RXF22_bit at C2RXF22.B17;
    sbit  EXID_C2RXF22_bit at C2RXF22.B19;
    sbit  SID0_C2RXF22_bit at C2RXF22.B21;
    sbit  SID1_C2RXF22_bit at C2RXF22.B22;
    sbit  SID2_C2RXF22_bit at C2RXF22.B23;
    sbit  SID3_C2RXF22_bit at C2RXF22.B24;
    sbit  SID4_C2RXF22_bit at C2RXF22.B25;
    sbit  SID5_C2RXF22_bit at C2RXF22.B26;
    sbit  SID6_C2RXF22_bit at C2RXF22.B27;
    sbit  SID7_C2RXF22_bit at C2RXF22.B28;
    sbit  SID8_C2RXF22_bit at C2RXF22.B29;
    sbit  SID9_C2RXF22_bit at C2RXF22.B30;
    sbit  SID10_C2RXF22_bit at C2RXF22.B31;
sfr unsigned long   volatile C2RXF22CLR       absolute 0xBF8812A4;
sfr unsigned long   volatile C2RXF22SET       absolute 0xBF8812A8;
sfr unsigned long   volatile C2RXF22INV       absolute 0xBF8812AC;
sfr atomic unsigned long   volatile C2RXF23          absolute 0xBF8812B0;
    sbit  EID0_C2RXF23_bit at C2RXF23.B0;
    sbit  EID1_C2RXF23_bit at C2RXF23.B1;
    sbit  EID2_C2RXF23_bit at C2RXF23.B2;
    sbit  EID3_C2RXF23_bit at C2RXF23.B3;
    sbit  EID4_C2RXF23_bit at C2RXF23.B4;
    sbit  EID5_C2RXF23_bit at C2RXF23.B5;
    sbit  EID6_C2RXF23_bit at C2RXF23.B6;
    sbit  EID7_C2RXF23_bit at C2RXF23.B7;
    sbit  EID8_C2RXF23_bit at C2RXF23.B8;
    sbit  EID9_C2RXF23_bit at C2RXF23.B9;
    sbit  EID10_C2RXF23_bit at C2RXF23.B10;
    sbit  EID11_C2RXF23_bit at C2RXF23.B11;
    sbit  EID12_C2RXF23_bit at C2RXF23.B12;
    sbit  EID13_C2RXF23_bit at C2RXF23.B13;
    sbit  EID14_C2RXF23_bit at C2RXF23.B14;
    sbit  EID15_C2RXF23_bit at C2RXF23.B15;
    sbit  EID16_C2RXF23_bit at C2RXF23.B16;
    sbit  EID17_C2RXF23_bit at C2RXF23.B17;
    sbit  EXID_C2RXF23_bit at C2RXF23.B19;
    sbit  SID0_C2RXF23_bit at C2RXF23.B21;
    sbit  SID1_C2RXF23_bit at C2RXF23.B22;
    sbit  SID2_C2RXF23_bit at C2RXF23.B23;
    sbit  SID3_C2RXF23_bit at C2RXF23.B24;
    sbit  SID4_C2RXF23_bit at C2RXF23.B25;
    sbit  SID5_C2RXF23_bit at C2RXF23.B26;
    sbit  SID6_C2RXF23_bit at C2RXF23.B27;
    sbit  SID7_C2RXF23_bit at C2RXF23.B28;
    sbit  SID8_C2RXF23_bit at C2RXF23.B29;
    sbit  SID9_C2RXF23_bit at C2RXF23.B30;
    sbit  SID10_C2RXF23_bit at C2RXF23.B31;
sfr unsigned long   volatile C2RXF23CLR       absolute 0xBF8812B4;
sfr unsigned long   volatile C2RXF23SET       absolute 0xBF8812B8;
sfr unsigned long   volatile C2RXF23INV       absolute 0xBF8812BC;
sfr atomic unsigned long   volatile C2RXF24          absolute 0xBF8812C0;
    sbit  EID0_C2RXF24_bit at C2RXF24.B0;
    sbit  EID1_C2RXF24_bit at C2RXF24.B1;
    sbit  EID2_C2RXF24_bit at C2RXF24.B2;
    sbit  EID3_C2RXF24_bit at C2RXF24.B3;
    sbit  EID4_C2RXF24_bit at C2RXF24.B4;
    sbit  EID5_C2RXF24_bit at C2RXF24.B5;
    sbit  EID6_C2RXF24_bit at C2RXF24.B6;
    sbit  EID7_C2RXF24_bit at C2RXF24.B7;
    sbit  EID8_C2RXF24_bit at C2RXF24.B8;
    sbit  EID9_C2RXF24_bit at C2RXF24.B9;
    sbit  EID10_C2RXF24_bit at C2RXF24.B10;
    sbit  EID11_C2RXF24_bit at C2RXF24.B11;
    sbit  EID12_C2RXF24_bit at C2RXF24.B12;
    sbit  EID13_C2RXF24_bit at C2RXF24.B13;
    sbit  EID14_C2RXF24_bit at C2RXF24.B14;
    sbit  EID15_C2RXF24_bit at C2RXF24.B15;
    sbit  EID16_C2RXF24_bit at C2RXF24.B16;
    sbit  EID17_C2RXF24_bit at C2RXF24.B17;
    sbit  EXID_C2RXF24_bit at C2RXF24.B19;
    sbit  SID0_C2RXF24_bit at C2RXF24.B21;
    sbit  SID1_C2RXF24_bit at C2RXF24.B22;
    sbit  SID2_C2RXF24_bit at C2RXF24.B23;
    sbit  SID3_C2RXF24_bit at C2RXF24.B24;
    sbit  SID4_C2RXF24_bit at C2RXF24.B25;
    sbit  SID5_C2RXF24_bit at C2RXF24.B26;
    sbit  SID6_C2RXF24_bit at C2RXF24.B27;
    sbit  SID7_C2RXF24_bit at C2RXF24.B28;
    sbit  SID8_C2RXF24_bit at C2RXF24.B29;
    sbit  SID9_C2RXF24_bit at C2RXF24.B30;
    sbit  SID10_C2RXF24_bit at C2RXF24.B31;
sfr unsigned long   volatile C2RXF24CLR       absolute 0xBF8812C4;
sfr unsigned long   volatile C2RXF24SET       absolute 0xBF8812C8;
sfr unsigned long   volatile C2RXF24INV       absolute 0xBF8812CC;
sfr atomic unsigned long   volatile C2RXF25          absolute 0xBF8812D0;
    sbit  EID0_C2RXF25_bit at C2RXF25.B0;
    sbit  EID1_C2RXF25_bit at C2RXF25.B1;
    sbit  EID2_C2RXF25_bit at C2RXF25.B2;
    sbit  EID3_C2RXF25_bit at C2RXF25.B3;
    sbit  EID4_C2RXF25_bit at C2RXF25.B4;
    sbit  EID5_C2RXF25_bit at C2RXF25.B5;
    sbit  EID6_C2RXF25_bit at C2RXF25.B6;
    sbit  EID7_C2RXF25_bit at C2RXF25.B7;
    sbit  EID8_C2RXF25_bit at C2RXF25.B8;
    sbit  EID9_C2RXF25_bit at C2RXF25.B9;
    sbit  EID10_C2RXF25_bit at C2RXF25.B10;
    sbit  EID11_C2RXF25_bit at C2RXF25.B11;
    sbit  EID12_C2RXF25_bit at C2RXF25.B12;
    sbit  EID13_C2RXF25_bit at C2RXF25.B13;
    sbit  EID14_C2RXF25_bit at C2RXF25.B14;
    sbit  EID15_C2RXF25_bit at C2RXF25.B15;
    sbit  EID16_C2RXF25_bit at C2RXF25.B16;
    sbit  EID17_C2RXF25_bit at C2RXF25.B17;
    sbit  EXID_C2RXF25_bit at C2RXF25.B19;
    sbit  SID0_C2RXF25_bit at C2RXF25.B21;
    sbit  SID1_C2RXF25_bit at C2RXF25.B22;
    sbit  SID2_C2RXF25_bit at C2RXF25.B23;
    sbit  SID3_C2RXF25_bit at C2RXF25.B24;
    sbit  SID4_C2RXF25_bit at C2RXF25.B25;
    sbit  SID5_C2RXF25_bit at C2RXF25.B26;
    sbit  SID6_C2RXF25_bit at C2RXF25.B27;
    sbit  SID7_C2RXF25_bit at C2RXF25.B28;
    sbit  SID8_C2RXF25_bit at C2RXF25.B29;
    sbit  SID9_C2RXF25_bit at C2RXF25.B30;
    sbit  SID10_C2RXF25_bit at C2RXF25.B31;
sfr unsigned long   volatile C2RXF25CLR       absolute 0xBF8812D4;
sfr unsigned long   volatile C2RXF25SET       absolute 0xBF8812D8;
sfr unsigned long   volatile C2RXF25INV       absolute 0xBF8812DC;
sfr atomic unsigned long   volatile C2RXF26          absolute 0xBF8812E0;
    sbit  EID0_C2RXF26_bit at C2RXF26.B0;
    sbit  EID1_C2RXF26_bit at C2RXF26.B1;
    sbit  EID2_C2RXF26_bit at C2RXF26.B2;
    sbit  EID3_C2RXF26_bit at C2RXF26.B3;
    sbit  EID4_C2RXF26_bit at C2RXF26.B4;
    sbit  EID5_C2RXF26_bit at C2RXF26.B5;
    sbit  EID6_C2RXF26_bit at C2RXF26.B6;
    sbit  EID7_C2RXF26_bit at C2RXF26.B7;
    sbit  EID8_C2RXF26_bit at C2RXF26.B8;
    sbit  EID9_C2RXF26_bit at C2RXF26.B9;
    sbit  EID10_C2RXF26_bit at C2RXF26.B10;
    sbit  EID11_C2RXF26_bit at C2RXF26.B11;
    sbit  EID12_C2RXF26_bit at C2RXF26.B12;
    sbit  EID13_C2RXF26_bit at C2RXF26.B13;
    sbit  EID14_C2RXF26_bit at C2RXF26.B14;
    sbit  EID15_C2RXF26_bit at C2RXF26.B15;
    sbit  EID16_C2RXF26_bit at C2RXF26.B16;
    sbit  EID17_C2RXF26_bit at C2RXF26.B17;
    sbit  EXID_C2RXF26_bit at C2RXF26.B19;
    sbit  SID0_C2RXF26_bit at C2RXF26.B21;
    sbit  SID1_C2RXF26_bit at C2RXF26.B22;
    sbit  SID2_C2RXF26_bit at C2RXF26.B23;
    sbit  SID3_C2RXF26_bit at C2RXF26.B24;
    sbit  SID4_C2RXF26_bit at C2RXF26.B25;
    sbit  SID5_C2RXF26_bit at C2RXF26.B26;
    sbit  SID6_C2RXF26_bit at C2RXF26.B27;
    sbit  SID7_C2RXF26_bit at C2RXF26.B28;
    sbit  SID8_C2RXF26_bit at C2RXF26.B29;
    sbit  SID9_C2RXF26_bit at C2RXF26.B30;
    sbit  SID10_C2RXF26_bit at C2RXF26.B31;
sfr unsigned long   volatile C2RXF26CLR       absolute 0xBF8812E4;
sfr unsigned long   volatile C2RXF26SET       absolute 0xBF8812E8;
sfr unsigned long   volatile C2RXF26INV       absolute 0xBF8812EC;
sfr atomic unsigned long   volatile C2RXF27          absolute 0xBF8812F0;
    sbit  EID0_C2RXF27_bit at C2RXF27.B0;
    sbit  EID1_C2RXF27_bit at C2RXF27.B1;
    sbit  EID2_C2RXF27_bit at C2RXF27.B2;
    sbit  EID3_C2RXF27_bit at C2RXF27.B3;
    sbit  EID4_C2RXF27_bit at C2RXF27.B4;
    sbit  EID5_C2RXF27_bit at C2RXF27.B5;
    sbit  EID6_C2RXF27_bit at C2RXF27.B6;
    sbit  EID7_C2RXF27_bit at C2RXF27.B7;
    sbit  EID8_C2RXF27_bit at C2RXF27.B8;
    sbit  EID9_C2RXF27_bit at C2RXF27.B9;
    sbit  EID10_C2RXF27_bit at C2RXF27.B10;
    sbit  EID11_C2RXF27_bit at C2RXF27.B11;
    sbit  EID12_C2RXF27_bit at C2RXF27.B12;
    sbit  EID13_C2RXF27_bit at C2RXF27.B13;
    sbit  EID14_C2RXF27_bit at C2RXF27.B14;
    sbit  EID15_C2RXF27_bit at C2RXF27.B15;
    sbit  EID16_C2RXF27_bit at C2RXF27.B16;
    sbit  EID17_C2RXF27_bit at C2RXF27.B17;
    sbit  EXID_C2RXF27_bit at C2RXF27.B19;
    sbit  SID0_C2RXF27_bit at C2RXF27.B21;
    sbit  SID1_C2RXF27_bit at C2RXF27.B22;
    sbit  SID2_C2RXF27_bit at C2RXF27.B23;
    sbit  SID3_C2RXF27_bit at C2RXF27.B24;
    sbit  SID4_C2RXF27_bit at C2RXF27.B25;
    sbit  SID5_C2RXF27_bit at C2RXF27.B26;
    sbit  SID6_C2RXF27_bit at C2RXF27.B27;
    sbit  SID7_C2RXF27_bit at C2RXF27.B28;
    sbit  SID8_C2RXF27_bit at C2RXF27.B29;
    sbit  SID9_C2RXF27_bit at C2RXF27.B30;
    sbit  SID10_C2RXF27_bit at C2RXF27.B31;
sfr unsigned long   volatile C2RXF27CLR       absolute 0xBF8812F4;
sfr unsigned long   volatile C2RXF27SET       absolute 0xBF8812F8;
sfr unsigned long   volatile C2RXF27INV       absolute 0xBF8812FC;
sfr atomic unsigned long   volatile C2RXF28          absolute 0xBF881300;
    sbit  EID0_C2RXF28_bit at C2RXF28.B0;
    sbit  EID1_C2RXF28_bit at C2RXF28.B1;
    sbit  EID2_C2RXF28_bit at C2RXF28.B2;
    sbit  EID3_C2RXF28_bit at C2RXF28.B3;
    sbit  EID4_C2RXF28_bit at C2RXF28.B4;
    sbit  EID5_C2RXF28_bit at C2RXF28.B5;
    sbit  EID6_C2RXF28_bit at C2RXF28.B6;
    sbit  EID7_C2RXF28_bit at C2RXF28.B7;
    sbit  EID8_C2RXF28_bit at C2RXF28.B8;
    sbit  EID9_C2RXF28_bit at C2RXF28.B9;
    sbit  EID10_C2RXF28_bit at C2RXF28.B10;
    sbit  EID11_C2RXF28_bit at C2RXF28.B11;
    sbit  EID12_C2RXF28_bit at C2RXF28.B12;
    sbit  EID13_C2RXF28_bit at C2RXF28.B13;
    sbit  EID14_C2RXF28_bit at C2RXF28.B14;
    sbit  EID15_C2RXF28_bit at C2RXF28.B15;
    sbit  EID16_C2RXF28_bit at C2RXF28.B16;
    sbit  EID17_C2RXF28_bit at C2RXF28.B17;
    sbit  EXID_C2RXF28_bit at C2RXF28.B19;
    sbit  SID0_C2RXF28_bit at C2RXF28.B21;
    sbit  SID1_C2RXF28_bit at C2RXF28.B22;
    sbit  SID2_C2RXF28_bit at C2RXF28.B23;
    sbit  SID3_C2RXF28_bit at C2RXF28.B24;
    sbit  SID4_C2RXF28_bit at C2RXF28.B25;
    sbit  SID5_C2RXF28_bit at C2RXF28.B26;
    sbit  SID6_C2RXF28_bit at C2RXF28.B27;
    sbit  SID7_C2RXF28_bit at C2RXF28.B28;
    sbit  SID8_C2RXF28_bit at C2RXF28.B29;
    sbit  SID9_C2RXF28_bit at C2RXF28.B30;
    sbit  SID10_C2RXF28_bit at C2RXF28.B31;
sfr unsigned long   volatile C2RXF28CLR       absolute 0xBF881304;
sfr unsigned long   volatile C2RXF28SET       absolute 0xBF881308;
sfr unsigned long   volatile C2RXF28INV       absolute 0xBF88130C;
sfr atomic unsigned long   volatile C2RXF29          absolute 0xBF881310;
    sbit  EID0_C2RXF29_bit at C2RXF29.B0;
    sbit  EID1_C2RXF29_bit at C2RXF29.B1;
    sbit  EID2_C2RXF29_bit at C2RXF29.B2;
    sbit  EID3_C2RXF29_bit at C2RXF29.B3;
    sbit  EID4_C2RXF29_bit at C2RXF29.B4;
    sbit  EID5_C2RXF29_bit at C2RXF29.B5;
    sbit  EID6_C2RXF29_bit at C2RXF29.B6;
    sbit  EID7_C2RXF29_bit at C2RXF29.B7;
    sbit  EID8_C2RXF29_bit at C2RXF29.B8;
    sbit  EID9_C2RXF29_bit at C2RXF29.B9;
    sbit  EID10_C2RXF29_bit at C2RXF29.B10;
    sbit  EID11_C2RXF29_bit at C2RXF29.B11;
    sbit  EID12_C2RXF29_bit at C2RXF29.B12;
    sbit  EID13_C2RXF29_bit at C2RXF29.B13;
    sbit  EID14_C2RXF29_bit at C2RXF29.B14;
    sbit  EID15_C2RXF29_bit at C2RXF29.B15;
    sbit  EID16_C2RXF29_bit at C2RXF29.B16;
    sbit  EID17_C2RXF29_bit at C2RXF29.B17;
    sbit  EXID_C2RXF29_bit at C2RXF29.B19;
    sbit  SID0_C2RXF29_bit at C2RXF29.B21;
    sbit  SID1_C2RXF29_bit at C2RXF29.B22;
    sbit  SID2_C2RXF29_bit at C2RXF29.B23;
    sbit  SID3_C2RXF29_bit at C2RXF29.B24;
    sbit  SID4_C2RXF29_bit at C2RXF29.B25;
    sbit  SID5_C2RXF29_bit at C2RXF29.B26;
    sbit  SID6_C2RXF29_bit at C2RXF29.B27;
    sbit  SID7_C2RXF29_bit at C2RXF29.B28;
    sbit  SID8_C2RXF29_bit at C2RXF29.B29;
    sbit  SID9_C2RXF29_bit at C2RXF29.B30;
    sbit  SID10_C2RXF29_bit at C2RXF29.B31;
sfr unsigned long   volatile C2RXF29CLR       absolute 0xBF881314;
sfr unsigned long   volatile C2RXF29SET       absolute 0xBF881318;
sfr unsigned long   volatile C2RXF29INV       absolute 0xBF88131C;
sfr atomic unsigned long   volatile C2RXF30          absolute 0xBF881320;
    sbit  EID0_C2RXF30_bit at C2RXF30.B0;
    sbit  EID1_C2RXF30_bit at C2RXF30.B1;
    sbit  EID2_C2RXF30_bit at C2RXF30.B2;
    sbit  EID3_C2RXF30_bit at C2RXF30.B3;
    sbit  EID4_C2RXF30_bit at C2RXF30.B4;
    sbit  EID5_C2RXF30_bit at C2RXF30.B5;
    sbit  EID6_C2RXF30_bit at C2RXF30.B6;
    sbit  EID7_C2RXF30_bit at C2RXF30.B7;
    sbit  EID8_C2RXF30_bit at C2RXF30.B8;
    sbit  EID9_C2RXF30_bit at C2RXF30.B9;
    sbit  EID10_C2RXF30_bit at C2RXF30.B10;
    sbit  EID11_C2RXF30_bit at C2RXF30.B11;
    sbit  EID12_C2RXF30_bit at C2RXF30.B12;
    sbit  EID13_C2RXF30_bit at C2RXF30.B13;
    sbit  EID14_C2RXF30_bit at C2RXF30.B14;
    sbit  EID15_C2RXF30_bit at C2RXF30.B15;
    sbit  EID16_C2RXF30_bit at C2RXF30.B16;
    sbit  EID17_C2RXF30_bit at C2RXF30.B17;
    sbit  EXID_C2RXF30_bit at C2RXF30.B19;
    sbit  SID0_C2RXF30_bit at C2RXF30.B21;
    sbit  SID1_C2RXF30_bit at C2RXF30.B22;
    sbit  SID2_C2RXF30_bit at C2RXF30.B23;
    sbit  SID3_C2RXF30_bit at C2RXF30.B24;
    sbit  SID4_C2RXF30_bit at C2RXF30.B25;
    sbit  SID5_C2RXF30_bit at C2RXF30.B26;
    sbit  SID6_C2RXF30_bit at C2RXF30.B27;
    sbit  SID7_C2RXF30_bit at C2RXF30.B28;
    sbit  SID8_C2RXF30_bit at C2RXF30.B29;
    sbit  SID9_C2RXF30_bit at C2RXF30.B30;
    sbit  SID10_C2RXF30_bit at C2RXF30.B31;
sfr unsigned long   volatile C2RXF30CLR       absolute 0xBF881324;
sfr unsigned long   volatile C2RXF30SET       absolute 0xBF881328;
sfr unsigned long   volatile C2RXF30INV       absolute 0xBF88132C;
sfr atomic unsigned long   volatile C2RXF31          absolute 0xBF881330;
    sbit  EID0_C2RXF31_bit at C2RXF31.B0;
    sbit  EID1_C2RXF31_bit at C2RXF31.B1;
    sbit  EID2_C2RXF31_bit at C2RXF31.B2;
    sbit  EID3_C2RXF31_bit at C2RXF31.B3;
    sbit  EID4_C2RXF31_bit at C2RXF31.B4;
    sbit  EID5_C2RXF31_bit at C2RXF31.B5;
    sbit  EID6_C2RXF31_bit at C2RXF31.B6;
    sbit  EID7_C2RXF31_bit at C2RXF31.B7;
    sbit  EID8_C2RXF31_bit at C2RXF31.B8;
    sbit  EID9_C2RXF31_bit at C2RXF31.B9;
    sbit  EID10_C2RXF31_bit at C2RXF31.B10;
    sbit  EID11_C2RXF31_bit at C2RXF31.B11;
    sbit  EID12_C2RXF31_bit at C2RXF31.B12;
    sbit  EID13_C2RXF31_bit at C2RXF31.B13;
    sbit  EID14_C2RXF31_bit at C2RXF31.B14;
    sbit  EID15_C2RXF31_bit at C2RXF31.B15;
    sbit  EID16_C2RXF31_bit at C2RXF31.B16;
    sbit  EID17_C2RXF31_bit at C2RXF31.B17;
    sbit  EXID_C2RXF31_bit at C2RXF31.B19;
    sbit  SID0_C2RXF31_bit at C2RXF31.B21;
    sbit  SID1_C2RXF31_bit at C2RXF31.B22;
    sbit  SID2_C2RXF31_bit at C2RXF31.B23;
    sbit  SID3_C2RXF31_bit at C2RXF31.B24;
    sbit  SID4_C2RXF31_bit at C2RXF31.B25;
    sbit  SID5_C2RXF31_bit at C2RXF31.B26;
    sbit  SID6_C2RXF31_bit at C2RXF31.B27;
    sbit  SID7_C2RXF31_bit at C2RXF31.B28;
    sbit  SID8_C2RXF31_bit at C2RXF31.B29;
    sbit  SID9_C2RXF31_bit at C2RXF31.B30;
    sbit  SID10_C2RXF31_bit at C2RXF31.B31;
sfr unsigned long   volatile C2RXF31CLR       absolute 0xBF881334;
sfr unsigned long   volatile C2RXF31SET       absolute 0xBF881338;
sfr unsigned long   volatile C2RXF31INV       absolute 0xBF88133C;
sfr atomic unsigned long   volatile C2FIFOBA         absolute 0xBF881340;
sfr unsigned long   volatile C2FIFOBACLR      absolute 0xBF881344;
sfr unsigned long   volatile C2FIFOBASET      absolute 0xBF881348;
sfr unsigned long   volatile C2FIFOBAINV      absolute 0xBF88134C;
sfr atomic unsigned long   volatile C2FIFOCON0       absolute 0xBF881350;
    sbit  TXPRI0_C2FIFOCON0_bit at C2FIFOCON0.B0;
    sbit  TXPRI1_C2FIFOCON0_bit at C2FIFOCON0.B1;
    sbit  RTREN_C2FIFOCON0_bit at C2FIFOCON0.B2;
    sbit  TXREQ_C2FIFOCON0_bit at C2FIFOCON0.B3;
    sbit  TXERR_C2FIFOCON0_bit at C2FIFOCON0.B4;
    sbit  TXLARB_C2FIFOCON0_bit at C2FIFOCON0.B5;
    sbit  TXABAT_C2FIFOCON0_bit at C2FIFOCON0.B6;
    sbit  TXEN_C2FIFOCON0_bit at C2FIFOCON0.B7;
    sbit  DONLY_C2FIFOCON0_bit at C2FIFOCON0.B12;
    sbit  UINC_C2FIFOCON0_bit at C2FIFOCON0.B13;
    sbit  FRESET_C2FIFOCON0_bit at C2FIFOCON0.B14;
    sbit  FSIZE0_C2FIFOCON0_bit at C2FIFOCON0.B16;
    sbit  FSIZE1_C2FIFOCON0_bit at C2FIFOCON0.B17;
    sbit  FSIZE2_C2FIFOCON0_bit at C2FIFOCON0.B18;
    sbit  FSIZE3_C2FIFOCON0_bit at C2FIFOCON0.B19;
    sbit  FSIZE4_C2FIFOCON0_bit at C2FIFOCON0.B20;
sfr unsigned long   volatile C2FIFOCON0CLR    absolute 0xBF881354;
sfr unsigned long   volatile C2FIFOCON0SET    absolute 0xBF881358;
sfr unsigned long   volatile C2FIFOCON0INV    absolute 0xBF88135C;
sfr atomic unsigned long   volatile C2FIFOINT0       absolute 0xBF881360;
    sbit  RXNEMPTYIF_C2FIFOINT0_bit at C2FIFOINT0.B0;
    sbit  RXHALFIF_C2FIFOINT0_bit at C2FIFOINT0.B1;
    sbit  RXFULLIF_C2FIFOINT0_bit at C2FIFOINT0.B2;
    sbit  RXOVFLIF_C2FIFOINT0_bit at C2FIFOINT0.B3;
    sbit  TXEMPTYIF_C2FIFOINT0_bit at C2FIFOINT0.B8;
    sbit  TXHALFIF_C2FIFOINT0_bit at C2FIFOINT0.B9;
    sbit  TXNFULLIF_C2FIFOINT0_bit at C2FIFOINT0.B10;
    sbit  RXNEMPTYIE_C2FIFOINT0_bit at C2FIFOINT0.B16;
    sbit  RXHALFIE_C2FIFOINT0_bit at C2FIFOINT0.B17;
    sbit  RXFULLIE_C2FIFOINT0_bit at C2FIFOINT0.B18;
    sbit  RXOVFLIE_C2FIFOINT0_bit at C2FIFOINT0.B19;
    sbit  TXEMPTYIE_C2FIFOINT0_bit at C2FIFOINT0.B24;
    sbit  TXHALFIE_C2FIFOINT0_bit at C2FIFOINT0.B25;
    sbit  TXNFULLIE_C2FIFOINT0_bit at C2FIFOINT0.B26;
sfr unsigned long   volatile C2FIFOINT0CLR    absolute 0xBF881364;
sfr unsigned long   volatile C2FIFOINT0SET    absolute 0xBF881368;
sfr unsigned long   volatile C2FIFOINT0INV    absolute 0xBF88136C;
sfr atomic unsigned long   volatile C2FIFOUA0        absolute 0xBF881370;
sfr unsigned long   volatile C2FIFOUA0CLR     absolute 0xBF881374;
sfr unsigned long   volatile C2FIFOUA0SET     absolute 0xBF881378;
sfr unsigned long   volatile C2FIFOUA0INV     absolute 0xBF88137C;
sfr atomic unsigned long   volatile C2FIFOCI0        absolute 0xBF881380;
    sbit  CFIFOCI0_C2FIFOCI0_bit at C2FIFOCI0.B0;
    sbit  CFIFOCI1_C2FIFOCI0_bit at C2FIFOCI0.B1;
    sbit  CFIFOCI2_C2FIFOCI0_bit at C2FIFOCI0.B2;
    sbit  CFIFOCI3_C2FIFOCI0_bit at C2FIFOCI0.B3;
    sbit  CFIFOCI4_C2FIFOCI0_bit at C2FIFOCI0.B4;
sfr unsigned long   volatile C2FIFOCI0CLR     absolute 0xBF881384;
sfr unsigned long   volatile C2FIFOCI0SET     absolute 0xBF881388;
sfr unsigned long   volatile C2FIFOCI0INV     absolute 0xBF88138C;
sfr atomic unsigned long   volatile C2FIFOCON1       absolute 0xBF881390;
    sbit  TXPRI0_C2FIFOCON1_bit at C2FIFOCON1.B0;
    sbit  TXPRI1_C2FIFOCON1_bit at C2FIFOCON1.B1;
    sbit  RTREN_C2FIFOCON1_bit at C2FIFOCON1.B2;
    sbit  TXREQ_C2FIFOCON1_bit at C2FIFOCON1.B3;
    sbit  TXERR_C2FIFOCON1_bit at C2FIFOCON1.B4;
    sbit  TXLARB_C2FIFOCON1_bit at C2FIFOCON1.B5;
    sbit  TXABAT_C2FIFOCON1_bit at C2FIFOCON1.B6;
    sbit  TXEN_C2FIFOCON1_bit at C2FIFOCON1.B7;
    sbit  DONLY_C2FIFOCON1_bit at C2FIFOCON1.B12;
    sbit  UINC_C2FIFOCON1_bit at C2FIFOCON1.B13;
    sbit  FRESET_C2FIFOCON1_bit at C2FIFOCON1.B14;
    sbit  FSIZE0_C2FIFOCON1_bit at C2FIFOCON1.B16;
    sbit  FSIZE1_C2FIFOCON1_bit at C2FIFOCON1.B17;
    sbit  FSIZE2_C2FIFOCON1_bit at C2FIFOCON1.B18;
    sbit  FSIZE3_C2FIFOCON1_bit at C2FIFOCON1.B19;
    sbit  FSIZE4_C2FIFOCON1_bit at C2FIFOCON1.B20;
sfr unsigned long   volatile C2FIFOCON1CLR    absolute 0xBF881394;
sfr unsigned long   volatile C2FIFOCON1SET    absolute 0xBF881398;
sfr unsigned long   volatile C2FIFOCON1INV    absolute 0xBF88139C;
sfr atomic unsigned long   volatile C2FIFOINT1       absolute 0xBF8813A0;
    sbit  RXNEMPTYIF_C2FIFOINT1_bit at C2FIFOINT1.B0;
    sbit  RXHALFIF_C2FIFOINT1_bit at C2FIFOINT1.B1;
    sbit  RXFULLIF_C2FIFOINT1_bit at C2FIFOINT1.B2;
    sbit  RXOVFLIF_C2FIFOINT1_bit at C2FIFOINT1.B3;
    sbit  TXEMPTYIF_C2FIFOINT1_bit at C2FIFOINT1.B8;
    sbit  TXHALFIF_C2FIFOINT1_bit at C2FIFOINT1.B9;
    sbit  TXNFULLIF_C2FIFOINT1_bit at C2FIFOINT1.B10;
    sbit  RXNEMPTYIE_C2FIFOINT1_bit at C2FIFOINT1.B16;
    sbit  RXHALFIE_C2FIFOINT1_bit at C2FIFOINT1.B17;
    sbit  RXFULLIE_C2FIFOINT1_bit at C2FIFOINT1.B18;
    sbit  RXOVFLIE_C2FIFOINT1_bit at C2FIFOINT1.B19;
    sbit  TXEMPTYIE_C2FIFOINT1_bit at C2FIFOINT1.B24;
    sbit  TXHALFIE_C2FIFOINT1_bit at C2FIFOINT1.B25;
    sbit  TXNFULLIE_C2FIFOINT1_bit at C2FIFOINT1.B26;
sfr unsigned long   volatile C2FIFOINT1CLR    absolute 0xBF8813A4;
sfr unsigned long   volatile C2FIFOINT1SET    absolute 0xBF8813A8;
sfr unsigned long   volatile C2FIFOINT1INV    absolute 0xBF8813AC;
sfr atomic unsigned long   volatile C2FIFOUA1        absolute 0xBF8813B0;
sfr unsigned long   volatile C2FIFOUA1CLR     absolute 0xBF8813B4;
sfr unsigned long   volatile C2FIFOUA1SET     absolute 0xBF8813B8;
sfr unsigned long   volatile C2FIFOUA1INV     absolute 0xBF8813BC;
sfr atomic unsigned long   volatile C2FIFOCI1        absolute 0xBF8813C0;
    sbit  CFIFOCI0_C2FIFOCI1_bit at C2FIFOCI1.B0;
    sbit  CFIFOCI1_C2FIFOCI1_bit at C2FIFOCI1.B1;
    sbit  CFIFOCI2_C2FIFOCI1_bit at C2FIFOCI1.B2;
    sbit  CFIFOCI3_C2FIFOCI1_bit at C2FIFOCI1.B3;
    sbit  CFIFOCI4_C2FIFOCI1_bit at C2FIFOCI1.B4;
sfr unsigned long   volatile C2FIFOCI1CLR     absolute 0xBF8813C4;
sfr unsigned long   volatile C2FIFOCI1SET     absolute 0xBF8813C8;
sfr unsigned long   volatile C2FIFOCI1INV     absolute 0xBF8813CC;
sfr atomic unsigned long   volatile C2FIFOCON2       absolute 0xBF8813D0;
    sbit  TXPRI0_C2FIFOCON2_bit at C2FIFOCON2.B0;
    sbit  TXPRI1_C2FIFOCON2_bit at C2FIFOCON2.B1;
    sbit  RTREN_C2FIFOCON2_bit at C2FIFOCON2.B2;
    sbit  TXREQ_C2FIFOCON2_bit at C2FIFOCON2.B3;
    sbit  TXERR_C2FIFOCON2_bit at C2FIFOCON2.B4;
    sbit  TXLARB_C2FIFOCON2_bit at C2FIFOCON2.B5;
    sbit  TXABAT_C2FIFOCON2_bit at C2FIFOCON2.B6;
    sbit  TXEN_C2FIFOCON2_bit at C2FIFOCON2.B7;
    sbit  DONLY_C2FIFOCON2_bit at C2FIFOCON2.B12;
    sbit  UINC_C2FIFOCON2_bit at C2FIFOCON2.B13;
    sbit  FRESET_C2FIFOCON2_bit at C2FIFOCON2.B14;
    sbit  FSIZE0_C2FIFOCON2_bit at C2FIFOCON2.B16;
    sbit  FSIZE1_C2FIFOCON2_bit at C2FIFOCON2.B17;
    sbit  FSIZE2_C2FIFOCON2_bit at C2FIFOCON2.B18;
    sbit  FSIZE3_C2FIFOCON2_bit at C2FIFOCON2.B19;
    sbit  FSIZE4_C2FIFOCON2_bit at C2FIFOCON2.B20;
sfr unsigned long   volatile C2FIFOCON2CLR    absolute 0xBF8813D4;
sfr unsigned long   volatile C2FIFOCON2SET    absolute 0xBF8813D8;
sfr unsigned long   volatile C2FIFOCON2INV    absolute 0xBF8813DC;
sfr atomic unsigned long   volatile C2FIFOINT2       absolute 0xBF8813E0;
    sbit  RXNEMPTYIF_C2FIFOINT2_bit at C2FIFOINT2.B0;
    sbit  RXHALFIF_C2FIFOINT2_bit at C2FIFOINT2.B1;
    sbit  RXFULLIF_C2FIFOINT2_bit at C2FIFOINT2.B2;
    sbit  RXOVFLIF_C2FIFOINT2_bit at C2FIFOINT2.B3;
    sbit  TXEMPTYIF_C2FIFOINT2_bit at C2FIFOINT2.B8;
    sbit  TXHALFIF_C2FIFOINT2_bit at C2FIFOINT2.B9;
    sbit  TXNFULLIF_C2FIFOINT2_bit at C2FIFOINT2.B10;
    sbit  RXNEMPTYIE_C2FIFOINT2_bit at C2FIFOINT2.B16;
    sbit  RXHALFIE_C2FIFOINT2_bit at C2FIFOINT2.B17;
    sbit  RXFULLIE_C2FIFOINT2_bit at C2FIFOINT2.B18;
    sbit  RXOVFLIE_C2FIFOINT2_bit at C2FIFOINT2.B19;
    sbit  TXEMPTYIE_C2FIFOINT2_bit at C2FIFOINT2.B24;
    sbit  TXHALFIE_C2FIFOINT2_bit at C2FIFOINT2.B25;
    sbit  TXNFULLIE_C2FIFOINT2_bit at C2FIFOINT2.B26;
sfr unsigned long   volatile C2FIFOINT2CLR    absolute 0xBF8813E4;
sfr unsigned long   volatile C2FIFOINT2SET    absolute 0xBF8813E8;
sfr unsigned long   volatile C2FIFOINT2INV    absolute 0xBF8813EC;
sfr atomic unsigned long   volatile C2FIFOUA2        absolute 0xBF8813F0;
sfr unsigned long   volatile C2FIFOUA2CLR     absolute 0xBF8813F4;
sfr unsigned long   volatile C2FIFOUA2SET     absolute 0xBF8813F8;
sfr unsigned long   volatile C2FIFOUA2INV     absolute 0xBF8813FC;
sfr atomic unsigned long   volatile C2FIFOCI2        absolute 0xBF881400;
    sbit  CFIFOCI0_C2FIFOCI2_bit at C2FIFOCI2.B0;
    sbit  CFIFOCI1_C2FIFOCI2_bit at C2FIFOCI2.B1;
    sbit  CFIFOCI2_C2FIFOCI2_bit at C2FIFOCI2.B2;
    sbit  CFIFOCI3_C2FIFOCI2_bit at C2FIFOCI2.B3;
    sbit  CFIFOCI4_C2FIFOCI2_bit at C2FIFOCI2.B4;
sfr unsigned long   volatile C2FIFOCI2CLR     absolute 0xBF881404;
sfr unsigned long   volatile C2FIFOCI2SET     absolute 0xBF881408;
sfr unsigned long   volatile C2FIFOCI2INV     absolute 0xBF88140C;
sfr atomic unsigned long   volatile C2FIFOCON3       absolute 0xBF881410;
    sbit  TXPRI0_C2FIFOCON3_bit at C2FIFOCON3.B0;
    sbit  TXPRI1_C2FIFOCON3_bit at C2FIFOCON3.B1;
    sbit  RTREN_C2FIFOCON3_bit at C2FIFOCON3.B2;
    sbit  TXREQ_C2FIFOCON3_bit at C2FIFOCON3.B3;
    sbit  TXERR_C2FIFOCON3_bit at C2FIFOCON3.B4;
    sbit  TXLARB_C2FIFOCON3_bit at C2FIFOCON3.B5;
    sbit  TXABAT_C2FIFOCON3_bit at C2FIFOCON3.B6;
    sbit  TXEN_C2FIFOCON3_bit at C2FIFOCON3.B7;
    sbit  DONLY_C2FIFOCON3_bit at C2FIFOCON3.B12;
    sbit  UINC_C2FIFOCON3_bit at C2FIFOCON3.B13;
    sbit  FRESET_C2FIFOCON3_bit at C2FIFOCON3.B14;
    sbit  FSIZE0_C2FIFOCON3_bit at C2FIFOCON3.B16;
    sbit  FSIZE1_C2FIFOCON3_bit at C2FIFOCON3.B17;
    sbit  FSIZE2_C2FIFOCON3_bit at C2FIFOCON3.B18;
    sbit  FSIZE3_C2FIFOCON3_bit at C2FIFOCON3.B19;
    sbit  FSIZE4_C2FIFOCON3_bit at C2FIFOCON3.B20;
sfr unsigned long   volatile C2FIFOCON3CLR    absolute 0xBF881414;
sfr unsigned long   volatile C2FIFOCON3SET    absolute 0xBF881418;
sfr unsigned long   volatile C2FIFOCON3INV    absolute 0xBF88141C;
sfr atomic unsigned long   volatile C2FIFOINT3       absolute 0xBF881420;
    sbit  RXNEMPTYIF_C2FIFOINT3_bit at C2FIFOINT3.B0;
    sbit  RXHALFIF_C2FIFOINT3_bit at C2FIFOINT3.B1;
    sbit  RXFULLIF_C2FIFOINT3_bit at C2FIFOINT3.B2;
    sbit  RXOVFLIF_C2FIFOINT3_bit at C2FIFOINT3.B3;
    sbit  TXEMPTYIF_C2FIFOINT3_bit at C2FIFOINT3.B8;
    sbit  TXHALFIF_C2FIFOINT3_bit at C2FIFOINT3.B9;
    sbit  TXNFULLIF_C2FIFOINT3_bit at C2FIFOINT3.B10;
    sbit  RXNEMPTYIE_C2FIFOINT3_bit at C2FIFOINT3.B16;
    sbit  RXHALFIE_C2FIFOINT3_bit at C2FIFOINT3.B17;
    sbit  RXFULLIE_C2FIFOINT3_bit at C2FIFOINT3.B18;
    sbit  RXOVFLIE_C2FIFOINT3_bit at C2FIFOINT3.B19;
    sbit  TXEMPTYIE_C2FIFOINT3_bit at C2FIFOINT3.B24;
    sbit  TXHALFIE_C2FIFOINT3_bit at C2FIFOINT3.B25;
    sbit  TXNFULLIE_C2FIFOINT3_bit at C2FIFOINT3.B26;
sfr unsigned long   volatile C2FIFOINT3CLR    absolute 0xBF881424;
sfr unsigned long   volatile C2FIFOINT3SET    absolute 0xBF881428;
sfr unsigned long   volatile C2FIFOINT3INV    absolute 0xBF88142C;
sfr atomic unsigned long   volatile C2FIFOUA3        absolute 0xBF881430;
sfr unsigned long   volatile C2FIFOUA3CLR     absolute 0xBF881434;
sfr unsigned long   volatile C2FIFOUA3SET     absolute 0xBF881438;
sfr unsigned long   volatile C2FIFOUA3INV     absolute 0xBF88143C;
sfr atomic unsigned long   volatile C2FIFOCI3        absolute 0xBF881440;
    sbit  CFIFOCI0_C2FIFOCI3_bit at C2FIFOCI3.B0;
    sbit  CFIFOCI1_C2FIFOCI3_bit at C2FIFOCI3.B1;
    sbit  CFIFOCI2_C2FIFOCI3_bit at C2FIFOCI3.B2;
    sbit  CFIFOCI3_C2FIFOCI3_bit at C2FIFOCI3.B3;
    sbit  CFIFOCI4_C2FIFOCI3_bit at C2FIFOCI3.B4;
sfr unsigned long   volatile C2FIFOCI3CLR     absolute 0xBF881444;
sfr unsigned long   volatile C2FIFOCI3SET     absolute 0xBF881448;
sfr unsigned long   volatile C2FIFOCI3INV     absolute 0xBF88144C;
sfr atomic unsigned long   volatile C2FIFOCON4       absolute 0xBF881450;
    sbit  TXPRI0_C2FIFOCON4_bit at C2FIFOCON4.B0;
    sbit  TXPRI1_C2FIFOCON4_bit at C2FIFOCON4.B1;
    sbit  RTREN_C2FIFOCON4_bit at C2FIFOCON4.B2;
    sbit  TXREQ_C2FIFOCON4_bit at C2FIFOCON4.B3;
    sbit  TXERR_C2FIFOCON4_bit at C2FIFOCON4.B4;
    sbit  TXLARB_C2FIFOCON4_bit at C2FIFOCON4.B5;
    sbit  TXABAT_C2FIFOCON4_bit at C2FIFOCON4.B6;
    sbit  TXEN_C2FIFOCON4_bit at C2FIFOCON4.B7;
    sbit  DONLY_C2FIFOCON4_bit at C2FIFOCON4.B12;
    sbit  UINC_C2FIFOCON4_bit at C2FIFOCON4.B13;
    sbit  FRESET_C2FIFOCON4_bit at C2FIFOCON4.B14;
    sbit  FSIZE0_C2FIFOCON4_bit at C2FIFOCON4.B16;
    sbit  FSIZE1_C2FIFOCON4_bit at C2FIFOCON4.B17;
    sbit  FSIZE2_C2FIFOCON4_bit at C2FIFOCON4.B18;
    sbit  FSIZE3_C2FIFOCON4_bit at C2FIFOCON4.B19;
    sbit  FSIZE4_C2FIFOCON4_bit at C2FIFOCON4.B20;
sfr unsigned long   volatile C2FIFOCON4CLR    absolute 0xBF881454;
sfr unsigned long   volatile C2FIFOCON4SET    absolute 0xBF881458;
sfr unsigned long   volatile C2FIFOCON4INV    absolute 0xBF88145C;
sfr atomic unsigned long   volatile C2FIFOINT4       absolute 0xBF881460;
    sbit  RXNEMPTYIF_C2FIFOINT4_bit at C2FIFOINT4.B0;
    sbit  RXHALFIF_C2FIFOINT4_bit at C2FIFOINT4.B1;
    sbit  RXFULLIF_C2FIFOINT4_bit at C2FIFOINT4.B2;
    sbit  RXOVFLIF_C2FIFOINT4_bit at C2FIFOINT4.B3;
    sbit  TXEMPTYIF_C2FIFOINT4_bit at C2FIFOINT4.B8;
    sbit  TXHALFIF_C2FIFOINT4_bit at C2FIFOINT4.B9;
    sbit  TXNFULLIF_C2FIFOINT4_bit at C2FIFOINT4.B10;
    sbit  RXNEMPTYIE_C2FIFOINT4_bit at C2FIFOINT4.B16;
    sbit  RXHALFIE_C2FIFOINT4_bit at C2FIFOINT4.B17;
    sbit  RXFULLIE_C2FIFOINT4_bit at C2FIFOINT4.B18;
    sbit  RXOVFLIE_C2FIFOINT4_bit at C2FIFOINT4.B19;
    sbit  TXEMPTYIE_C2FIFOINT4_bit at C2FIFOINT4.B24;
    sbit  TXHALFIE_C2FIFOINT4_bit at C2FIFOINT4.B25;
    sbit  TXNFULLIE_C2FIFOINT4_bit at C2FIFOINT4.B26;
sfr unsigned long   volatile C2FIFOINT4CLR    absolute 0xBF881464;
sfr unsigned long   volatile C2FIFOINT4SET    absolute 0xBF881468;
sfr unsigned long   volatile C2FIFOINT4INV    absolute 0xBF88146C;
sfr atomic unsigned long   volatile C2FIFOUA4        absolute 0xBF881470;
sfr unsigned long   volatile C2FIFOUA4CLR     absolute 0xBF881474;
sfr unsigned long   volatile C2FIFOUA4SET     absolute 0xBF881478;
sfr unsigned long   volatile C2FIFOUA4INV     absolute 0xBF88147C;
sfr atomic unsigned long   volatile C2FIFOCI4        absolute 0xBF881480;
    sbit  CFIFOCI0_C2FIFOCI4_bit at C2FIFOCI4.B0;
    sbit  CFIFOCI1_C2FIFOCI4_bit at C2FIFOCI4.B1;
    sbit  CFIFOCI2_C2FIFOCI4_bit at C2FIFOCI4.B2;
    sbit  CFIFOCI3_C2FIFOCI4_bit at C2FIFOCI4.B3;
    sbit  CFIFOCI4_C2FIFOCI4_bit at C2FIFOCI4.B4;
sfr unsigned long   volatile C2FIFOCI4CLR     absolute 0xBF881484;
sfr unsigned long   volatile C2FIFOCI4SET     absolute 0xBF881488;
sfr unsigned long   volatile C2FIFOCI4INV     absolute 0xBF88148C;
sfr atomic unsigned long   volatile C2FIFOCON5       absolute 0xBF881490;
    sbit  TXPRI0_C2FIFOCON5_bit at C2FIFOCON5.B0;
    sbit  TXPRI1_C2FIFOCON5_bit at C2FIFOCON5.B1;
    sbit  RTREN_C2FIFOCON5_bit at C2FIFOCON5.B2;
    sbit  TXREQ_C2FIFOCON5_bit at C2FIFOCON5.B3;
    sbit  TXERR_C2FIFOCON5_bit at C2FIFOCON5.B4;
    sbit  TXLARB_C2FIFOCON5_bit at C2FIFOCON5.B5;
    sbit  TXABAT_C2FIFOCON5_bit at C2FIFOCON5.B6;
    sbit  TXEN_C2FIFOCON5_bit at C2FIFOCON5.B7;
    sbit  DONLY_C2FIFOCON5_bit at C2FIFOCON5.B12;
    sbit  UINC_C2FIFOCON5_bit at C2FIFOCON5.B13;
    sbit  FRESET_C2FIFOCON5_bit at C2FIFOCON5.B14;
    sbit  FSIZE0_C2FIFOCON5_bit at C2FIFOCON5.B16;
    sbit  FSIZE1_C2FIFOCON5_bit at C2FIFOCON5.B17;
    sbit  FSIZE2_C2FIFOCON5_bit at C2FIFOCON5.B18;
    sbit  FSIZE3_C2FIFOCON5_bit at C2FIFOCON5.B19;
    sbit  FSIZE4_C2FIFOCON5_bit at C2FIFOCON5.B20;
sfr unsigned long   volatile C2FIFOCON5CLR    absolute 0xBF881494;
sfr unsigned long   volatile C2FIFOCON5SET    absolute 0xBF881498;
sfr unsigned long   volatile C2FIFOCON5INV    absolute 0xBF88149C;
sfr atomic unsigned long   volatile C2FIFOINT5       absolute 0xBF8814A0;
    sbit  RXNEMPTYIF_C2FIFOINT5_bit at C2FIFOINT5.B0;
    sbit  RXHALFIF_C2FIFOINT5_bit at C2FIFOINT5.B1;
    sbit  RXFULLIF_C2FIFOINT5_bit at C2FIFOINT5.B2;
    sbit  RXOVFLIF_C2FIFOINT5_bit at C2FIFOINT5.B3;
    sbit  TXEMPTYIF_C2FIFOINT5_bit at C2FIFOINT5.B8;
    sbit  TXHALFIF_C2FIFOINT5_bit at C2FIFOINT5.B9;
    sbit  TXNFULLIF_C2FIFOINT5_bit at C2FIFOINT5.B10;
    sbit  RXNEMPTYIE_C2FIFOINT5_bit at C2FIFOINT5.B16;
    sbit  RXHALFIE_C2FIFOINT5_bit at C2FIFOINT5.B17;
    sbit  RXFULLIE_C2FIFOINT5_bit at C2FIFOINT5.B18;
    sbit  RXOVFLIE_C2FIFOINT5_bit at C2FIFOINT5.B19;
    sbit  TXEMPTYIE_C2FIFOINT5_bit at C2FIFOINT5.B24;
    sbit  TXHALFIE_C2FIFOINT5_bit at C2FIFOINT5.B25;
    sbit  TXNFULLIE_C2FIFOINT5_bit at C2FIFOINT5.B26;
sfr unsigned long   volatile C2FIFOINT5CLR    absolute 0xBF8814A4;
sfr unsigned long   volatile C2FIFOINT5SET    absolute 0xBF8814A8;
sfr unsigned long   volatile C2FIFOINT5INV    absolute 0xBF8814AC;
sfr atomic unsigned long   volatile C2FIFOUA5        absolute 0xBF8814B0;
sfr unsigned long   volatile C2FIFOUA5CLR     absolute 0xBF8814B4;
sfr unsigned long   volatile C2FIFOUA5SET     absolute 0xBF8814B8;
sfr unsigned long   volatile C2FIFOUA5INV     absolute 0xBF8814BC;
sfr atomic unsigned long   volatile C2FIFOCI5        absolute 0xBF8814C0;
    sbit  CFIFOCI0_C2FIFOCI5_bit at C2FIFOCI5.B0;
    sbit  CFIFOCI1_C2FIFOCI5_bit at C2FIFOCI5.B1;
    sbit  CFIFOCI2_C2FIFOCI5_bit at C2FIFOCI5.B2;
    sbit  CFIFOCI3_C2FIFOCI5_bit at C2FIFOCI5.B3;
    sbit  CFIFOCI4_C2FIFOCI5_bit at C2FIFOCI5.B4;
sfr unsigned long   volatile C2FIFOCI5CLR     absolute 0xBF8814C4;
sfr unsigned long   volatile C2FIFOCI5SET     absolute 0xBF8814C8;
sfr unsigned long   volatile C2FIFOCI5INV     absolute 0xBF8814CC;
sfr atomic unsigned long   volatile C2FIFOCON6       absolute 0xBF8814D0;
    sbit  TXPRI0_C2FIFOCON6_bit at C2FIFOCON6.B0;
    sbit  TXPRI1_C2FIFOCON6_bit at C2FIFOCON6.B1;
    sbit  RTREN_C2FIFOCON6_bit at C2FIFOCON6.B2;
    sbit  TXREQ_C2FIFOCON6_bit at C2FIFOCON6.B3;
    sbit  TXERR_C2FIFOCON6_bit at C2FIFOCON6.B4;
    sbit  TXLARB_C2FIFOCON6_bit at C2FIFOCON6.B5;
    sbit  TXABAT_C2FIFOCON6_bit at C2FIFOCON6.B6;
    sbit  TXEN_C2FIFOCON6_bit at C2FIFOCON6.B7;
    sbit  DONLY_C2FIFOCON6_bit at C2FIFOCON6.B12;
    sbit  UINC_C2FIFOCON6_bit at C2FIFOCON6.B13;
    sbit  FRESET_C2FIFOCON6_bit at C2FIFOCON6.B14;
    sbit  FSIZE0_C2FIFOCON6_bit at C2FIFOCON6.B16;
    sbit  FSIZE1_C2FIFOCON6_bit at C2FIFOCON6.B17;
    sbit  FSIZE2_C2FIFOCON6_bit at C2FIFOCON6.B18;
    sbit  FSIZE3_C2FIFOCON6_bit at C2FIFOCON6.B19;
    sbit  FSIZE4_C2FIFOCON6_bit at C2FIFOCON6.B20;
sfr unsigned long   volatile C2FIFOCON6CLR    absolute 0xBF8814D4;
sfr unsigned long   volatile C2FIFOCON6SET    absolute 0xBF8814D8;
sfr unsigned long   volatile C2FIFOCON6INV    absolute 0xBF8814DC;
sfr atomic unsigned long   volatile C2FIFOINT6       absolute 0xBF8814E0;
    sbit  RXNEMPTYIF_C2FIFOINT6_bit at C2FIFOINT6.B0;
    sbit  RXHALFIF_C2FIFOINT6_bit at C2FIFOINT6.B1;
    sbit  RXFULLIF_C2FIFOINT6_bit at C2FIFOINT6.B2;
    sbit  RXOVFLIF_C2FIFOINT6_bit at C2FIFOINT6.B3;
    sbit  TXEMPTYIF_C2FIFOINT6_bit at C2FIFOINT6.B8;
    sbit  TXHALFIF_C2FIFOINT6_bit at C2FIFOINT6.B9;
    sbit  TXNFULLIF_C2FIFOINT6_bit at C2FIFOINT6.B10;
    sbit  RXNEMPTYIE_C2FIFOINT6_bit at C2FIFOINT6.B16;
    sbit  RXHALFIE_C2FIFOINT6_bit at C2FIFOINT6.B17;
    sbit  RXFULLIE_C2FIFOINT6_bit at C2FIFOINT6.B18;
    sbit  RXOVFLIE_C2FIFOINT6_bit at C2FIFOINT6.B19;
    sbit  TXEMPTYIE_C2FIFOINT6_bit at C2FIFOINT6.B24;
    sbit  TXHALFIE_C2FIFOINT6_bit at C2FIFOINT6.B25;
    sbit  TXNFULLIE_C2FIFOINT6_bit at C2FIFOINT6.B26;
sfr unsigned long   volatile C2FIFOINT6CLR    absolute 0xBF8814E4;
sfr unsigned long   volatile C2FIFOINT6SET    absolute 0xBF8814E8;
sfr unsigned long   volatile C2FIFOINT6INV    absolute 0xBF8814EC;
sfr atomic unsigned long   volatile C2FIFOUA6        absolute 0xBF8814F0;
sfr unsigned long   volatile C2FIFOUA6CLR     absolute 0xBF8814F4;
sfr unsigned long   volatile C2FIFOUA6SET     absolute 0xBF8814F8;
sfr unsigned long   volatile C2FIFOUA6INV     absolute 0xBF8814FC;
sfr atomic unsigned long   volatile C2FIFOCI6        absolute 0xBF881500;
    sbit  CFIFOCI0_C2FIFOCI6_bit at C2FIFOCI6.B0;
    sbit  CFIFOCI1_C2FIFOCI6_bit at C2FIFOCI6.B1;
    sbit  CFIFOCI2_C2FIFOCI6_bit at C2FIFOCI6.B2;
    sbit  CFIFOCI3_C2FIFOCI6_bit at C2FIFOCI6.B3;
    sbit  CFIFOCI4_C2FIFOCI6_bit at C2FIFOCI6.B4;
sfr unsigned long   volatile C2FIFOCI6CLR     absolute 0xBF881504;
sfr unsigned long   volatile C2FIFOCI6SET     absolute 0xBF881508;
sfr unsigned long   volatile C2FIFOCI6INV     absolute 0xBF88150C;
sfr atomic unsigned long   volatile C2FIFOCON7       absolute 0xBF881510;
    sbit  TXPRI0_C2FIFOCON7_bit at C2FIFOCON7.B0;
    sbit  TXPRI1_C2FIFOCON7_bit at C2FIFOCON7.B1;
    sbit  RTREN_C2FIFOCON7_bit at C2FIFOCON7.B2;
    sbit  TXREQ_C2FIFOCON7_bit at C2FIFOCON7.B3;
    sbit  TXERR_C2FIFOCON7_bit at C2FIFOCON7.B4;
    sbit  TXLARB_C2FIFOCON7_bit at C2FIFOCON7.B5;
    sbit  TXABAT_C2FIFOCON7_bit at C2FIFOCON7.B6;
    sbit  TXEN_C2FIFOCON7_bit at C2FIFOCON7.B7;
    sbit  DONLY_C2FIFOCON7_bit at C2FIFOCON7.B12;
    sbit  UINC_C2FIFOCON7_bit at C2FIFOCON7.B13;
    sbit  FRESET_C2FIFOCON7_bit at C2FIFOCON7.B14;
    sbit  FSIZE0_C2FIFOCON7_bit at C2FIFOCON7.B16;
    sbit  FSIZE1_C2FIFOCON7_bit at C2FIFOCON7.B17;
    sbit  FSIZE2_C2FIFOCON7_bit at C2FIFOCON7.B18;
    sbit  FSIZE3_C2FIFOCON7_bit at C2FIFOCON7.B19;
    sbit  FSIZE4_C2FIFOCON7_bit at C2FIFOCON7.B20;
sfr unsigned long   volatile C2FIFOCON7CLR    absolute 0xBF881514;
sfr unsigned long   volatile C2FIFOCON7SET    absolute 0xBF881518;
sfr unsigned long   volatile C2FIFOCON7INV    absolute 0xBF88151C;
sfr atomic unsigned long   volatile C2FIFOINT7       absolute 0xBF881520;
    sbit  RXNEMPTYIF_C2FIFOINT7_bit at C2FIFOINT7.B0;
    sbit  RXHALFIF_C2FIFOINT7_bit at C2FIFOINT7.B1;
    sbit  RXFULLIF_C2FIFOINT7_bit at C2FIFOINT7.B2;
    sbit  RXOVFLIF_C2FIFOINT7_bit at C2FIFOINT7.B3;
    sbit  TXEMPTYIF_C2FIFOINT7_bit at C2FIFOINT7.B8;
    sbit  TXHALFIF_C2FIFOINT7_bit at C2FIFOINT7.B9;
    sbit  TXNFULLIF_C2FIFOINT7_bit at C2FIFOINT7.B10;
    sbit  RXNEMPTYIE_C2FIFOINT7_bit at C2FIFOINT7.B16;
    sbit  RXHALFIE_C2FIFOINT7_bit at C2FIFOINT7.B17;
    sbit  RXFULLIE_C2FIFOINT7_bit at C2FIFOINT7.B18;
    sbit  RXOVFLIE_C2FIFOINT7_bit at C2FIFOINT7.B19;
    sbit  TXEMPTYIE_C2FIFOINT7_bit at C2FIFOINT7.B24;
    sbit  TXHALFIE_C2FIFOINT7_bit at C2FIFOINT7.B25;
    sbit  TXNFULLIE_C2FIFOINT7_bit at C2FIFOINT7.B26;
sfr unsigned long   volatile C2FIFOINT7CLR    absolute 0xBF881524;
sfr unsigned long   volatile C2FIFOINT7SET    absolute 0xBF881528;
sfr unsigned long   volatile C2FIFOINT7INV    absolute 0xBF88152C;
sfr atomic unsigned long   volatile C2FIFOUA7        absolute 0xBF881530;
sfr unsigned long   volatile C2FIFOUA7CLR     absolute 0xBF881534;
sfr unsigned long   volatile C2FIFOUA7SET     absolute 0xBF881538;
sfr unsigned long   volatile C2FIFOUA7INV     absolute 0xBF88153C;
sfr atomic unsigned long   volatile C2FIFOCI7        absolute 0xBF881540;
    sbit  CFIFOCI0_C2FIFOCI7_bit at C2FIFOCI7.B0;
    sbit  CFIFOCI1_C2FIFOCI7_bit at C2FIFOCI7.B1;
    sbit  CFIFOCI2_C2FIFOCI7_bit at C2FIFOCI7.B2;
    sbit  CFIFOCI3_C2FIFOCI7_bit at C2FIFOCI7.B3;
    sbit  CFIFOCI4_C2FIFOCI7_bit at C2FIFOCI7.B4;
sfr unsigned long   volatile C2FIFOCI7CLR     absolute 0xBF881544;
sfr unsigned long   volatile C2FIFOCI7SET     absolute 0xBF881548;
sfr unsigned long   volatile C2FIFOCI7INV     absolute 0xBF88154C;
sfr atomic unsigned long   volatile C2FIFOCON8       absolute 0xBF881550;
    sbit  TXPRI0_C2FIFOCON8_bit at C2FIFOCON8.B0;
    sbit  TXPRI1_C2FIFOCON8_bit at C2FIFOCON8.B1;
    sbit  RTREN_C2FIFOCON8_bit at C2FIFOCON8.B2;
    sbit  TXREQ_C2FIFOCON8_bit at C2FIFOCON8.B3;
    sbit  TXERR_C2FIFOCON8_bit at C2FIFOCON8.B4;
    sbit  TXLARB_C2FIFOCON8_bit at C2FIFOCON8.B5;
    sbit  TXABAT_C2FIFOCON8_bit at C2FIFOCON8.B6;
    sbit  TXEN_C2FIFOCON8_bit at C2FIFOCON8.B7;
    sbit  DONLY_C2FIFOCON8_bit at C2FIFOCON8.B12;
    sbit  UINC_C2FIFOCON8_bit at C2FIFOCON8.B13;
    sbit  FRESET_C2FIFOCON8_bit at C2FIFOCON8.B14;
    sbit  FSIZE0_C2FIFOCON8_bit at C2FIFOCON8.B16;
    sbit  FSIZE1_C2FIFOCON8_bit at C2FIFOCON8.B17;
    sbit  FSIZE2_C2FIFOCON8_bit at C2FIFOCON8.B18;
    sbit  FSIZE3_C2FIFOCON8_bit at C2FIFOCON8.B19;
    sbit  FSIZE4_C2FIFOCON8_bit at C2FIFOCON8.B20;
sfr unsigned long   volatile C2FIFOCON8CLR    absolute 0xBF881554;
sfr unsigned long   volatile C2FIFOCON8SET    absolute 0xBF881558;
sfr unsigned long   volatile C2FIFOCON8INV    absolute 0xBF88155C;
sfr atomic unsigned long   volatile C2FIFOINT8       absolute 0xBF881560;
    sbit  RXNEMPTYIF_C2FIFOINT8_bit at C2FIFOINT8.B0;
    sbit  RXHALFIF_C2FIFOINT8_bit at C2FIFOINT8.B1;
    sbit  RXFULLIF_C2FIFOINT8_bit at C2FIFOINT8.B2;
    sbit  RXOVFLIF_C2FIFOINT8_bit at C2FIFOINT8.B3;
    sbit  TXEMPTYIF_C2FIFOINT8_bit at C2FIFOINT8.B8;
    sbit  TXHALFIF_C2FIFOINT8_bit at C2FIFOINT8.B9;
    sbit  TXNFULLIF_C2FIFOINT8_bit at C2FIFOINT8.B10;
    sbit  RXNEMPTYIE_C2FIFOINT8_bit at C2FIFOINT8.B16;
    sbit  RXHALFIE_C2FIFOINT8_bit at C2FIFOINT8.B17;
    sbit  RXFULLIE_C2FIFOINT8_bit at C2FIFOINT8.B18;
    sbit  RXOVFLIE_C2FIFOINT8_bit at C2FIFOINT8.B19;
    sbit  TXEMPTYIE_C2FIFOINT8_bit at C2FIFOINT8.B24;
    sbit  TXHALFIE_C2FIFOINT8_bit at C2FIFOINT8.B25;
    sbit  TXNFULLIE_C2FIFOINT8_bit at C2FIFOINT8.B26;
sfr unsigned long   volatile C2FIFOINT8CLR    absolute 0xBF881564;
sfr unsigned long   volatile C2FIFOINT8SET    absolute 0xBF881568;
sfr unsigned long   volatile C2FIFOINT8INV    absolute 0xBF88156C;
sfr atomic unsigned long   volatile C2FIFOUA8        absolute 0xBF881570;
sfr unsigned long   volatile C2FIFOUA8CLR     absolute 0xBF881574;
sfr unsigned long   volatile C2FIFOUA8SET     absolute 0xBF881578;
sfr unsigned long   volatile C2FIFOUA8INV     absolute 0xBF88157C;
sfr atomic unsigned long   volatile C2FIFOCI8        absolute 0xBF881580;
    sbit  CFIFOCI0_C2FIFOCI8_bit at C2FIFOCI8.B0;
    sbit  CFIFOCI1_C2FIFOCI8_bit at C2FIFOCI8.B1;
    sbit  CFIFOCI2_C2FIFOCI8_bit at C2FIFOCI8.B2;
    sbit  CFIFOCI3_C2FIFOCI8_bit at C2FIFOCI8.B3;
    sbit  CFIFOCI4_C2FIFOCI8_bit at C2FIFOCI8.B4;
sfr unsigned long   volatile C2FIFOCI8CLR     absolute 0xBF881584;
sfr unsigned long   volatile C2FIFOCI8SET     absolute 0xBF881588;
sfr unsigned long   volatile C2FIFOCI8INV     absolute 0xBF88158C;
sfr atomic unsigned long   volatile C2FIFOCON9       absolute 0xBF881590;
    sbit  TXPRI0_C2FIFOCON9_bit at C2FIFOCON9.B0;
    sbit  TXPRI1_C2FIFOCON9_bit at C2FIFOCON9.B1;
    sbit  RTREN_C2FIFOCON9_bit at C2FIFOCON9.B2;
    sbit  TXREQ_C2FIFOCON9_bit at C2FIFOCON9.B3;
    sbit  TXERR_C2FIFOCON9_bit at C2FIFOCON9.B4;
    sbit  TXLARB_C2FIFOCON9_bit at C2FIFOCON9.B5;
    sbit  TXABAT_C2FIFOCON9_bit at C2FIFOCON9.B6;
    sbit  TXEN_C2FIFOCON9_bit at C2FIFOCON9.B7;
    sbit  DONLY_C2FIFOCON9_bit at C2FIFOCON9.B12;
    sbit  UINC_C2FIFOCON9_bit at C2FIFOCON9.B13;
    sbit  FRESET_C2FIFOCON9_bit at C2FIFOCON9.B14;
    sbit  FSIZE0_C2FIFOCON9_bit at C2FIFOCON9.B16;
    sbit  FSIZE1_C2FIFOCON9_bit at C2FIFOCON9.B17;
    sbit  FSIZE2_C2FIFOCON9_bit at C2FIFOCON9.B18;
    sbit  FSIZE3_C2FIFOCON9_bit at C2FIFOCON9.B19;
    sbit  FSIZE4_C2FIFOCON9_bit at C2FIFOCON9.B20;
sfr unsigned long   volatile C2FIFOCON9CLR    absolute 0xBF881594;
sfr unsigned long   volatile C2FIFOCON9SET    absolute 0xBF881598;
sfr unsigned long   volatile C2FIFOCON9INV    absolute 0xBF88159C;
sfr atomic unsigned long   volatile C2FIFOINT9       absolute 0xBF8815A0;
    sbit  RXNEMPTYIF_C2FIFOINT9_bit at C2FIFOINT9.B0;
    sbit  RXHALFIF_C2FIFOINT9_bit at C2FIFOINT9.B1;
    sbit  RXFULLIF_C2FIFOINT9_bit at C2FIFOINT9.B2;
    sbit  RXOVFLIF_C2FIFOINT9_bit at C2FIFOINT9.B3;
    sbit  TXEMPTYIF_C2FIFOINT9_bit at C2FIFOINT9.B8;
    sbit  TXHALFIF_C2FIFOINT9_bit at C2FIFOINT9.B9;
    sbit  TXNFULLIF_C2FIFOINT9_bit at C2FIFOINT9.B10;
    sbit  RXNEMPTYIE_C2FIFOINT9_bit at C2FIFOINT9.B16;
    sbit  RXHALFIE_C2FIFOINT9_bit at C2FIFOINT9.B17;
    sbit  RXFULLIE_C2FIFOINT9_bit at C2FIFOINT9.B18;
    sbit  RXOVFLIE_C2FIFOINT9_bit at C2FIFOINT9.B19;
    sbit  TXEMPTYIE_C2FIFOINT9_bit at C2FIFOINT9.B24;
    sbit  TXHALFIE_C2FIFOINT9_bit at C2FIFOINT9.B25;
    sbit  TXNFULLIE_C2FIFOINT9_bit at C2FIFOINT9.B26;
sfr unsigned long   volatile C2FIFOINT9CLR    absolute 0xBF8815A4;
sfr unsigned long   volatile C2FIFOINT9SET    absolute 0xBF8815A8;
sfr unsigned long   volatile C2FIFOINT9INV    absolute 0xBF8815AC;
sfr atomic unsigned long   volatile C2FIFOUA9        absolute 0xBF8815B0;
sfr unsigned long   volatile C2FIFOUA9CLR     absolute 0xBF8815B4;
sfr unsigned long   volatile C2FIFOUA9SET     absolute 0xBF8815B8;
sfr unsigned long   volatile C2FIFOUA9INV     absolute 0xBF8815BC;
sfr atomic unsigned long   volatile C2FIFOCI9        absolute 0xBF8815C0;
    sbit  CFIFOCI0_C2FIFOCI9_bit at C2FIFOCI9.B0;
    sbit  CFIFOCI1_C2FIFOCI9_bit at C2FIFOCI9.B1;
    sbit  CFIFOCI2_C2FIFOCI9_bit at C2FIFOCI9.B2;
    sbit  CFIFOCI3_C2FIFOCI9_bit at C2FIFOCI9.B3;
    sbit  CFIFOCI4_C2FIFOCI9_bit at C2FIFOCI9.B4;
sfr unsigned long   volatile C2FIFOCI9CLR     absolute 0xBF8815C4;
sfr unsigned long   volatile C2FIFOCI9SET     absolute 0xBF8815C8;
sfr unsigned long   volatile C2FIFOCI9INV     absolute 0xBF8815CC;
sfr atomic unsigned long   volatile C2FIFOCON10      absolute 0xBF8815D0;
    sbit  TXPRI0_C2FIFOCON10_bit at C2FIFOCON10.B0;
    sbit  TXPRI1_C2FIFOCON10_bit at C2FIFOCON10.B1;
    sbit  RTREN_C2FIFOCON10_bit at C2FIFOCON10.B2;
    sbit  TXREQ_C2FIFOCON10_bit at C2FIFOCON10.B3;
    sbit  TXERR_C2FIFOCON10_bit at C2FIFOCON10.B4;
    sbit  TXLARB_C2FIFOCON10_bit at C2FIFOCON10.B5;
    sbit  TXABAT_C2FIFOCON10_bit at C2FIFOCON10.B6;
    sbit  TXEN_C2FIFOCON10_bit at C2FIFOCON10.B7;
    sbit  DONLY_C2FIFOCON10_bit at C2FIFOCON10.B12;
    sbit  UINC_C2FIFOCON10_bit at C2FIFOCON10.B13;
    sbit  FRESET_C2FIFOCON10_bit at C2FIFOCON10.B14;
    sbit  FSIZE0_C2FIFOCON10_bit at C2FIFOCON10.B16;
    sbit  FSIZE1_C2FIFOCON10_bit at C2FIFOCON10.B17;
    sbit  FSIZE2_C2FIFOCON10_bit at C2FIFOCON10.B18;
    sbit  FSIZE3_C2FIFOCON10_bit at C2FIFOCON10.B19;
    sbit  FSIZE4_C2FIFOCON10_bit at C2FIFOCON10.B20;
sfr unsigned long   volatile C2FIFOCON10CLR   absolute 0xBF8815D4;
sfr unsigned long   volatile C2FIFOCON10SET   absolute 0xBF8815D8;
sfr unsigned long   volatile C2FIFOCON10INV   absolute 0xBF8815DC;
sfr atomic unsigned long   volatile C2FIFOINT10      absolute 0xBF8815E0;
    sbit  RXNEMPTYIF_C2FIFOINT10_bit at C2FIFOINT10.B0;
    sbit  RXHALFIF_C2FIFOINT10_bit at C2FIFOINT10.B1;
    sbit  RXFULLIF_C2FIFOINT10_bit at C2FIFOINT10.B2;
    sbit  RXOVFLIF_C2FIFOINT10_bit at C2FIFOINT10.B3;
    sbit  TXEMPTYIF_C2FIFOINT10_bit at C2FIFOINT10.B8;
    sbit  TXHALFIF_C2FIFOINT10_bit at C2FIFOINT10.B9;
    sbit  TXNFULLIF_C2FIFOINT10_bit at C2FIFOINT10.B10;
    sbit  RXNEMPTYIE_C2FIFOINT10_bit at C2FIFOINT10.B16;
    sbit  RXHALFIE_C2FIFOINT10_bit at C2FIFOINT10.B17;
    sbit  RXFULLIE_C2FIFOINT10_bit at C2FIFOINT10.B18;
    sbit  RXOVFLIE_C2FIFOINT10_bit at C2FIFOINT10.B19;
    sbit  TXEMPTYIE_C2FIFOINT10_bit at C2FIFOINT10.B24;
    sbit  TXHALFIE_C2FIFOINT10_bit at C2FIFOINT10.B25;
    sbit  TXNFULLIE_C2FIFOINT10_bit at C2FIFOINT10.B26;
sfr unsigned long   volatile C2FIFOINT10CLR   absolute 0xBF8815E4;
sfr unsigned long   volatile C2FIFOINT10SET   absolute 0xBF8815E8;
sfr unsigned long   volatile C2FIFOINT10INV   absolute 0xBF8815EC;
sfr atomic unsigned long   volatile C2FIFOUA10       absolute 0xBF8815F0;
sfr unsigned long   volatile C2FIFOUA10CLR    absolute 0xBF8815F4;
sfr unsigned long   volatile C2FIFOUA10SET    absolute 0xBF8815F8;
sfr unsigned long   volatile C2FIFOUA10INV    absolute 0xBF8815FC;
sfr atomic unsigned long   volatile C2FIFOCI10       absolute 0xBF881600;
    sbit  CFIFOCI0_C2FIFOCI10_bit at C2FIFOCI10.B0;
    sbit  CFIFOCI1_C2FIFOCI10_bit at C2FIFOCI10.B1;
    sbit  CFIFOCI2_C2FIFOCI10_bit at C2FIFOCI10.B2;
    sbit  CFIFOCI3_C2FIFOCI10_bit at C2FIFOCI10.B3;
    sbit  CFIFOCI4_C2FIFOCI10_bit at C2FIFOCI10.B4;
sfr unsigned long   volatile C2FIFOCI10CLR    absolute 0xBF881604;
sfr unsigned long   volatile C2FIFOCI10SET    absolute 0xBF881608;
sfr unsigned long   volatile C2FIFOCI10INV    absolute 0xBF88160C;
sfr atomic unsigned long   volatile C2FIFOCON11      absolute 0xBF881610;
    sbit  TXPRI0_C2FIFOCON11_bit at C2FIFOCON11.B0;
    sbit  TXPRI1_C2FIFOCON11_bit at C2FIFOCON11.B1;
    sbit  RTREN_C2FIFOCON11_bit at C2FIFOCON11.B2;
    sbit  TXREQ_C2FIFOCON11_bit at C2FIFOCON11.B3;
    sbit  TXERR_C2FIFOCON11_bit at C2FIFOCON11.B4;
    sbit  TXLARB_C2FIFOCON11_bit at C2FIFOCON11.B5;
    sbit  TXABAT_C2FIFOCON11_bit at C2FIFOCON11.B6;
    sbit  TXEN_C2FIFOCON11_bit at C2FIFOCON11.B7;
    sbit  DONLY_C2FIFOCON11_bit at C2FIFOCON11.B12;
    sbit  UINC_C2FIFOCON11_bit at C2FIFOCON11.B13;
    sbit  FRESET_C2FIFOCON11_bit at C2FIFOCON11.B14;
    sbit  FSIZE0_C2FIFOCON11_bit at C2FIFOCON11.B16;
    sbit  FSIZE1_C2FIFOCON11_bit at C2FIFOCON11.B17;
    sbit  FSIZE2_C2FIFOCON11_bit at C2FIFOCON11.B18;
    sbit  FSIZE3_C2FIFOCON11_bit at C2FIFOCON11.B19;
    sbit  FSIZE4_C2FIFOCON11_bit at C2FIFOCON11.B20;
sfr unsigned long   volatile C2FIFOCON11CLR   absolute 0xBF881614;
sfr unsigned long   volatile C2FIFOCON11SET   absolute 0xBF881618;
sfr unsigned long   volatile C2FIFOCON11INV   absolute 0xBF88161C;
sfr atomic unsigned long   volatile C2FIFOINT11      absolute 0xBF881620;
    sbit  RXNEMPTYIF_C2FIFOINT11_bit at C2FIFOINT11.B0;
    sbit  RXHALFIF_C2FIFOINT11_bit at C2FIFOINT11.B1;
    sbit  RXFULLIF_C2FIFOINT11_bit at C2FIFOINT11.B2;
    sbit  RXOVFLIF_C2FIFOINT11_bit at C2FIFOINT11.B3;
    sbit  TXEMPTYIF_C2FIFOINT11_bit at C2FIFOINT11.B8;
    sbit  TXHALFIF_C2FIFOINT11_bit at C2FIFOINT11.B9;
    sbit  TXNFULLIF_C2FIFOINT11_bit at C2FIFOINT11.B10;
    sbit  RXNEMPTYIE_C2FIFOINT11_bit at C2FIFOINT11.B16;
    sbit  RXHALFIE_C2FIFOINT11_bit at C2FIFOINT11.B17;
    sbit  RXFULLIE_C2FIFOINT11_bit at C2FIFOINT11.B18;
    sbit  RXOVFLIE_C2FIFOINT11_bit at C2FIFOINT11.B19;
    sbit  TXEMPTYIE_C2FIFOINT11_bit at C2FIFOINT11.B24;
    sbit  TXHALFIE_C2FIFOINT11_bit at C2FIFOINT11.B25;
    sbit  TXNFULLIE_C2FIFOINT11_bit at C2FIFOINT11.B26;
sfr unsigned long   volatile C2FIFOINT11CLR   absolute 0xBF881624;
sfr unsigned long   volatile C2FIFOINT11SET   absolute 0xBF881628;
sfr unsigned long   volatile C2FIFOINT11INV   absolute 0xBF88162C;
sfr atomic unsigned long   volatile C2FIFOUA11       absolute 0xBF881630;
sfr unsigned long   volatile C2FIFOUA11CLR    absolute 0xBF881634;
sfr unsigned long   volatile C2FIFOUA11SET    absolute 0xBF881638;
sfr unsigned long   volatile C2FIFOUA11INV    absolute 0xBF88163C;
sfr atomic unsigned long   volatile C2FIFOCI11       absolute 0xBF881640;
    sbit  CFIFOCI0_C2FIFOCI11_bit at C2FIFOCI11.B0;
    sbit  CFIFOCI1_C2FIFOCI11_bit at C2FIFOCI11.B1;
    sbit  CFIFOCI2_C2FIFOCI11_bit at C2FIFOCI11.B2;
    sbit  CFIFOCI3_C2FIFOCI11_bit at C2FIFOCI11.B3;
    sbit  CFIFOCI4_C2FIFOCI11_bit at C2FIFOCI11.B4;
sfr unsigned long   volatile C2FIFOCI11CLR    absolute 0xBF881644;
sfr unsigned long   volatile C2FIFOCI11SET    absolute 0xBF881648;
sfr unsigned long   volatile C2FIFOCI11INV    absolute 0xBF88164C;
sfr atomic unsigned long   volatile C2FIFOCON12      absolute 0xBF881650;
    sbit  TXPRI0_C2FIFOCON12_bit at C2FIFOCON12.B0;
    sbit  TXPRI1_C2FIFOCON12_bit at C2FIFOCON12.B1;
    sbit  RTREN_C2FIFOCON12_bit at C2FIFOCON12.B2;
    sbit  TXREQ_C2FIFOCON12_bit at C2FIFOCON12.B3;
    sbit  TXERR_C2FIFOCON12_bit at C2FIFOCON12.B4;
    sbit  TXLARB_C2FIFOCON12_bit at C2FIFOCON12.B5;
    sbit  TXABAT_C2FIFOCON12_bit at C2FIFOCON12.B6;
    sbit  TXEN_C2FIFOCON12_bit at C2FIFOCON12.B7;
    sbit  DONLY_C2FIFOCON12_bit at C2FIFOCON12.B12;
    sbit  UINC_C2FIFOCON12_bit at C2FIFOCON12.B13;
    sbit  FRESET_C2FIFOCON12_bit at C2FIFOCON12.B14;
    sbit  FSIZE0_C2FIFOCON12_bit at C2FIFOCON12.B16;
    sbit  FSIZE1_C2FIFOCON12_bit at C2FIFOCON12.B17;
    sbit  FSIZE2_C2FIFOCON12_bit at C2FIFOCON12.B18;
    sbit  FSIZE3_C2FIFOCON12_bit at C2FIFOCON12.B19;
    sbit  FSIZE4_C2FIFOCON12_bit at C2FIFOCON12.B20;
sfr unsigned long   volatile C2FIFOCON12CLR   absolute 0xBF881654;
sfr unsigned long   volatile C2FIFOCON12SET   absolute 0xBF881658;
sfr unsigned long   volatile C2FIFOCON12INV   absolute 0xBF88165C;
sfr atomic unsigned long   volatile C2FIFOINT12      absolute 0xBF881660;
    sbit  RXNEMPTYIF_C2FIFOINT12_bit at C2FIFOINT12.B0;
    sbit  RXHALFIF_C2FIFOINT12_bit at C2FIFOINT12.B1;
    sbit  RXFULLIF_C2FIFOINT12_bit at C2FIFOINT12.B2;
    sbit  RXOVFLIF_C2FIFOINT12_bit at C2FIFOINT12.B3;
    sbit  TXEMPTYIF_C2FIFOINT12_bit at C2FIFOINT12.B8;
    sbit  TXHALFIF_C2FIFOINT12_bit at C2FIFOINT12.B9;
    sbit  TXNFULLIF_C2FIFOINT12_bit at C2FIFOINT12.B10;
    sbit  RXNEMPTYIE_C2FIFOINT12_bit at C2FIFOINT12.B16;
    sbit  RXHALFIE_C2FIFOINT12_bit at C2FIFOINT12.B17;
    sbit  RXFULLIE_C2FIFOINT12_bit at C2FIFOINT12.B18;
    sbit  RXOVFLIE_C2FIFOINT12_bit at C2FIFOINT12.B19;
    sbit  TXEMPTYIE_C2FIFOINT12_bit at C2FIFOINT12.B24;
    sbit  TXHALFIE_C2FIFOINT12_bit at C2FIFOINT12.B25;
    sbit  TXNFULLIE_C2FIFOINT12_bit at C2FIFOINT12.B26;
sfr unsigned long   volatile C2FIFOINT12CLR   absolute 0xBF881664;
sfr unsigned long   volatile C2FIFOINT12SET   absolute 0xBF881668;
sfr unsigned long   volatile C2FIFOINT12INV   absolute 0xBF88166C;
sfr atomic unsigned long   volatile C2FIFOUA12       absolute 0xBF881670;
sfr unsigned long   volatile C2FIFOUA12CLR    absolute 0xBF881674;
sfr unsigned long   volatile C2FIFOUA12SET    absolute 0xBF881678;
sfr unsigned long   volatile C2FIFOUA12INV    absolute 0xBF88167C;
sfr atomic unsigned long   volatile C2FIFOCI12       absolute 0xBF881680;
    sbit  CFIFOCI0_C2FIFOCI12_bit at C2FIFOCI12.B0;
    sbit  CFIFOCI1_C2FIFOCI12_bit at C2FIFOCI12.B1;
    sbit  CFIFOCI2_C2FIFOCI12_bit at C2FIFOCI12.B2;
    sbit  CFIFOCI3_C2FIFOCI12_bit at C2FIFOCI12.B3;
    sbit  CFIFOCI4_C2FIFOCI12_bit at C2FIFOCI12.B4;
sfr unsigned long   volatile C2FIFOCI12CLR    absolute 0xBF881684;
sfr unsigned long   volatile C2FIFOCI12SET    absolute 0xBF881688;
sfr unsigned long   volatile C2FIFOCI12INV    absolute 0xBF88168C;
sfr atomic unsigned long   volatile C2FIFOCON13      absolute 0xBF881690;
    sbit  TXPRI0_C2FIFOCON13_bit at C2FIFOCON13.B0;
    sbit  TXPRI1_C2FIFOCON13_bit at C2FIFOCON13.B1;
    sbit  RTREN_C2FIFOCON13_bit at C2FIFOCON13.B2;
    sbit  TXREQ_C2FIFOCON13_bit at C2FIFOCON13.B3;
    sbit  TXERR_C2FIFOCON13_bit at C2FIFOCON13.B4;
    sbit  TXLARB_C2FIFOCON13_bit at C2FIFOCON13.B5;
    sbit  TXABAT_C2FIFOCON13_bit at C2FIFOCON13.B6;
    sbit  TXEN_C2FIFOCON13_bit at C2FIFOCON13.B7;
    sbit  DONLY_C2FIFOCON13_bit at C2FIFOCON13.B12;
    sbit  UINC_C2FIFOCON13_bit at C2FIFOCON13.B13;
    sbit  FRESET_C2FIFOCON13_bit at C2FIFOCON13.B14;
    sbit  FSIZE0_C2FIFOCON13_bit at C2FIFOCON13.B16;
    sbit  FSIZE1_C2FIFOCON13_bit at C2FIFOCON13.B17;
    sbit  FSIZE2_C2FIFOCON13_bit at C2FIFOCON13.B18;
    sbit  FSIZE3_C2FIFOCON13_bit at C2FIFOCON13.B19;
    sbit  FSIZE4_C2FIFOCON13_bit at C2FIFOCON13.B20;
sfr unsigned long   volatile C2FIFOCON13CLR   absolute 0xBF881694;
sfr unsigned long   volatile C2FIFOCON13SET   absolute 0xBF881698;
sfr unsigned long   volatile C2FIFOCON13INV   absolute 0xBF88169C;
sfr atomic unsigned long   volatile C2FIFOINT13      absolute 0xBF8816A0;
    sbit  RXNEMPTYIF_C2FIFOINT13_bit at C2FIFOINT13.B0;
    sbit  RXHALFIF_C2FIFOINT13_bit at C2FIFOINT13.B1;
    sbit  RXFULLIF_C2FIFOINT13_bit at C2FIFOINT13.B2;
    sbit  RXOVFLIF_C2FIFOINT13_bit at C2FIFOINT13.B3;
    sbit  TXEMPTYIF_C2FIFOINT13_bit at C2FIFOINT13.B8;
    sbit  TXHALFIF_C2FIFOINT13_bit at C2FIFOINT13.B9;
    sbit  TXNFULLIF_C2FIFOINT13_bit at C2FIFOINT13.B10;
    sbit  RXNEMPTYIE_C2FIFOINT13_bit at C2FIFOINT13.B16;
    sbit  RXHALFIE_C2FIFOINT13_bit at C2FIFOINT13.B17;
    sbit  RXFULLIE_C2FIFOINT13_bit at C2FIFOINT13.B18;
    sbit  RXOVFLIE_C2FIFOINT13_bit at C2FIFOINT13.B19;
    sbit  TXEMPTYIE_C2FIFOINT13_bit at C2FIFOINT13.B24;
    sbit  TXHALFIE_C2FIFOINT13_bit at C2FIFOINT13.B25;
    sbit  TXNFULLIE_C2FIFOINT13_bit at C2FIFOINT13.B26;
sfr unsigned long   volatile C2FIFOINT13CLR   absolute 0xBF8816A4;
sfr unsigned long   volatile C2FIFOINT13SET   absolute 0xBF8816A8;
sfr unsigned long   volatile C2FIFOINT13INV   absolute 0xBF8816AC;
sfr atomic unsigned long   volatile C2FIFOUA13       absolute 0xBF8816B0;
sfr unsigned long   volatile C2FIFOUA13CLR    absolute 0xBF8816B4;
sfr unsigned long   volatile C2FIFOUA13SET    absolute 0xBF8816B8;
sfr unsigned long   volatile C2FIFOUA13INV    absolute 0xBF8816BC;
sfr atomic unsigned long   volatile C2FIFOCI13       absolute 0xBF8816C0;
    sbit  CFIFOCI0_C2FIFOCI13_bit at C2FIFOCI13.B0;
    sbit  CFIFOCI1_C2FIFOCI13_bit at C2FIFOCI13.B1;
    sbit  CFIFOCI2_C2FIFOCI13_bit at C2FIFOCI13.B2;
    sbit  CFIFOCI3_C2FIFOCI13_bit at C2FIFOCI13.B3;
    sbit  CFIFOCI4_C2FIFOCI13_bit at C2FIFOCI13.B4;
sfr unsigned long   volatile C2FIFOCI13CLR    absolute 0xBF8816C4;
sfr unsigned long   volatile C2FIFOCI13SET    absolute 0xBF8816C8;
sfr unsigned long   volatile C2FIFOCI13INV    absolute 0xBF8816CC;
sfr atomic unsigned long   volatile C2FIFOCON14      absolute 0xBF8816D0;
    sbit  TXPRI0_C2FIFOCON14_bit at C2FIFOCON14.B0;
    sbit  TXPRI1_C2FIFOCON14_bit at C2FIFOCON14.B1;
    sbit  RTREN_C2FIFOCON14_bit at C2FIFOCON14.B2;
    sbit  TXREQ_C2FIFOCON14_bit at C2FIFOCON14.B3;
    sbit  TXERR_C2FIFOCON14_bit at C2FIFOCON14.B4;
    sbit  TXLARB_C2FIFOCON14_bit at C2FIFOCON14.B5;
    sbit  TXABAT_C2FIFOCON14_bit at C2FIFOCON14.B6;
    sbit  TXEN_C2FIFOCON14_bit at C2FIFOCON14.B7;
    sbit  DONLY_C2FIFOCON14_bit at C2FIFOCON14.B12;
    sbit  UINC_C2FIFOCON14_bit at C2FIFOCON14.B13;
    sbit  FRESET_C2FIFOCON14_bit at C2FIFOCON14.B14;
    sbit  FSIZE0_C2FIFOCON14_bit at C2FIFOCON14.B16;
    sbit  FSIZE1_C2FIFOCON14_bit at C2FIFOCON14.B17;
    sbit  FSIZE2_C2FIFOCON14_bit at C2FIFOCON14.B18;
    sbit  FSIZE3_C2FIFOCON14_bit at C2FIFOCON14.B19;
    sbit  FSIZE4_C2FIFOCON14_bit at C2FIFOCON14.B20;
sfr unsigned long   volatile C2FIFOCON14CLR   absolute 0xBF8816D4;
sfr unsigned long   volatile C2FIFOCON14SET   absolute 0xBF8816D8;
sfr unsigned long   volatile C2FIFOCON14INV   absolute 0xBF8816DC;
sfr atomic unsigned long   volatile C2FIFOINT14      absolute 0xBF8816E0;
    sbit  RXNEMPTYIF_C2FIFOINT14_bit at C2FIFOINT14.B0;
    sbit  RXHALFIF_C2FIFOINT14_bit at C2FIFOINT14.B1;
    sbit  RXFULLIF_C2FIFOINT14_bit at C2FIFOINT14.B2;
    sbit  RXOVFLIF_C2FIFOINT14_bit at C2FIFOINT14.B3;
    sbit  TXEMPTYIF_C2FIFOINT14_bit at C2FIFOINT14.B8;
    sbit  TXHALFIF_C2FIFOINT14_bit at C2FIFOINT14.B9;
    sbit  TXNFULLIF_C2FIFOINT14_bit at C2FIFOINT14.B10;
    sbit  RXNEMPTYIE_C2FIFOINT14_bit at C2FIFOINT14.B16;
    sbit  RXHALFIE_C2FIFOINT14_bit at C2FIFOINT14.B17;
    sbit  RXFULLIE_C2FIFOINT14_bit at C2FIFOINT14.B18;
    sbit  RXOVFLIE_C2FIFOINT14_bit at C2FIFOINT14.B19;
    sbit  TXEMPTYIE_C2FIFOINT14_bit at C2FIFOINT14.B24;
    sbit  TXHALFIE_C2FIFOINT14_bit at C2FIFOINT14.B25;
    sbit  TXNFULLIE_C2FIFOINT14_bit at C2FIFOINT14.B26;
sfr unsigned long   volatile C2FIFOINT14CLR   absolute 0xBF8816E4;
sfr unsigned long   volatile C2FIFOINT14SET   absolute 0xBF8816E8;
sfr unsigned long   volatile C2FIFOINT14INV   absolute 0xBF8816EC;
sfr atomic unsigned long   volatile C2FIFOUA14       absolute 0xBF8816F0;
sfr unsigned long   volatile C2FIFOUA14CLR    absolute 0xBF8816F4;
sfr unsigned long   volatile C2FIFOUA14SET    absolute 0xBF8816F8;
sfr unsigned long   volatile C2FIFOUA14INV    absolute 0xBF8816FC;
sfr atomic unsigned long   volatile C2FIFOCI14       absolute 0xBF881700;
    sbit  CFIFOCI0_C2FIFOCI14_bit at C2FIFOCI14.B0;
    sbit  CFIFOCI1_C2FIFOCI14_bit at C2FIFOCI14.B1;
    sbit  CFIFOCI2_C2FIFOCI14_bit at C2FIFOCI14.B2;
    sbit  CFIFOCI3_C2FIFOCI14_bit at C2FIFOCI14.B3;
    sbit  CFIFOCI4_C2FIFOCI14_bit at C2FIFOCI14.B4;
sfr unsigned long   volatile C2FIFOCI14CLR    absolute 0xBF881704;
sfr unsigned long   volatile C2FIFOCI14SET    absolute 0xBF881708;
sfr unsigned long   volatile C2FIFOCI14INV    absolute 0xBF88170C;
sfr atomic unsigned long   volatile C2FIFOCON15      absolute 0xBF881710;
    sbit  TXPRI0_C2FIFOCON15_bit at C2FIFOCON15.B0;
    sbit  TXPRI1_C2FIFOCON15_bit at C2FIFOCON15.B1;
    sbit  RTREN_C2FIFOCON15_bit at C2FIFOCON15.B2;
    sbit  TXREQ_C2FIFOCON15_bit at C2FIFOCON15.B3;
    sbit  TXERR_C2FIFOCON15_bit at C2FIFOCON15.B4;
    sbit  TXLARB_C2FIFOCON15_bit at C2FIFOCON15.B5;
    sbit  TXABAT_C2FIFOCON15_bit at C2FIFOCON15.B6;
    sbit  TXEN_C2FIFOCON15_bit at C2FIFOCON15.B7;
    sbit  DONLY_C2FIFOCON15_bit at C2FIFOCON15.B12;
    sbit  UINC_C2FIFOCON15_bit at C2FIFOCON15.B13;
    sbit  FRESET_C2FIFOCON15_bit at C2FIFOCON15.B14;
    sbit  FSIZE0_C2FIFOCON15_bit at C2FIFOCON15.B16;
    sbit  FSIZE1_C2FIFOCON15_bit at C2FIFOCON15.B17;
    sbit  FSIZE2_C2FIFOCON15_bit at C2FIFOCON15.B18;
    sbit  FSIZE3_C2FIFOCON15_bit at C2FIFOCON15.B19;
    sbit  FSIZE4_C2FIFOCON15_bit at C2FIFOCON15.B20;
sfr unsigned long   volatile C2FIFOCON15CLR   absolute 0xBF881714;
sfr unsigned long   volatile C2FIFOCON15SET   absolute 0xBF881718;
sfr unsigned long   volatile C2FIFOCON15INV   absolute 0xBF88171C;
sfr atomic unsigned long   volatile C2FIFOINT15      absolute 0xBF881720;
    sbit  RXNEMPTYIF_C2FIFOINT15_bit at C2FIFOINT15.B0;
    sbit  RXHALFIF_C2FIFOINT15_bit at C2FIFOINT15.B1;
    sbit  RXFULLIF_C2FIFOINT15_bit at C2FIFOINT15.B2;
    sbit  RXOVFLIF_C2FIFOINT15_bit at C2FIFOINT15.B3;
    sbit  TXEMPTYIF_C2FIFOINT15_bit at C2FIFOINT15.B8;
    sbit  TXHALFIF_C2FIFOINT15_bit at C2FIFOINT15.B9;
    sbit  TXNFULLIF_C2FIFOINT15_bit at C2FIFOINT15.B10;
    sbit  RXNEMPTYIE_C2FIFOINT15_bit at C2FIFOINT15.B16;
    sbit  RXHALFIE_C2FIFOINT15_bit at C2FIFOINT15.B17;
    sbit  RXFULLIE_C2FIFOINT15_bit at C2FIFOINT15.B18;
    sbit  RXOVFLIE_C2FIFOINT15_bit at C2FIFOINT15.B19;
    sbit  TXEMPTYIE_C2FIFOINT15_bit at C2FIFOINT15.B24;
    sbit  TXHALFIE_C2FIFOINT15_bit at C2FIFOINT15.B25;
    sbit  TXNFULLIE_C2FIFOINT15_bit at C2FIFOINT15.B26;
sfr unsigned long   volatile C2FIFOINT15CLR   absolute 0xBF881724;
sfr unsigned long   volatile C2FIFOINT15SET   absolute 0xBF881728;
sfr unsigned long   volatile C2FIFOINT15INV   absolute 0xBF88172C;
sfr atomic unsigned long   volatile C2FIFOUA15       absolute 0xBF881730;
sfr unsigned long   volatile C2FIFOUA15CLR    absolute 0xBF881734;
sfr unsigned long   volatile C2FIFOUA15SET    absolute 0xBF881738;
sfr unsigned long   volatile C2FIFOUA15INV    absolute 0xBF88173C;
sfr atomic unsigned long   volatile C2FIFOCI15       absolute 0xBF881740;
    sbit  CFIFOCI0_C2FIFOCI15_bit at C2FIFOCI15.B0;
    sbit  CFIFOCI1_C2FIFOCI15_bit at C2FIFOCI15.B1;
    sbit  CFIFOCI2_C2FIFOCI15_bit at C2FIFOCI15.B2;
    sbit  CFIFOCI3_C2FIFOCI15_bit at C2FIFOCI15.B3;
    sbit  CFIFOCI4_C2FIFOCI15_bit at C2FIFOCI15.B4;
sfr unsigned long   volatile C2FIFOCI15CLR    absolute 0xBF881744;
sfr unsigned long   volatile C2FIFOCI15SET    absolute 0xBF881748;
sfr unsigned long   volatile C2FIFOCI15INV    absolute 0xBF88174C;
sfr atomic unsigned long   volatile C2FIFOCON16      absolute 0xBF881750;
    sbit  TXPRI0_C2FIFOCON16_bit at C2FIFOCON16.B0;
    sbit  TXPRI1_C2FIFOCON16_bit at C2FIFOCON16.B1;
    sbit  RTREN_C2FIFOCON16_bit at C2FIFOCON16.B2;
    sbit  TXREQ_C2FIFOCON16_bit at C2FIFOCON16.B3;
    sbit  TXERR_C2FIFOCON16_bit at C2FIFOCON16.B4;
    sbit  TXLARB_C2FIFOCON16_bit at C2FIFOCON16.B5;
    sbit  TXABAT_C2FIFOCON16_bit at C2FIFOCON16.B6;
    sbit  TXEN_C2FIFOCON16_bit at C2FIFOCON16.B7;
    sbit  DONLY_C2FIFOCON16_bit at C2FIFOCON16.B12;
    sbit  UINC_C2FIFOCON16_bit at C2FIFOCON16.B13;
    sbit  FRESET_C2FIFOCON16_bit at C2FIFOCON16.B14;
    sbit  FSIZE0_C2FIFOCON16_bit at C2FIFOCON16.B16;
    sbit  FSIZE1_C2FIFOCON16_bit at C2FIFOCON16.B17;
    sbit  FSIZE2_C2FIFOCON16_bit at C2FIFOCON16.B18;
    sbit  FSIZE3_C2FIFOCON16_bit at C2FIFOCON16.B19;
    sbit  FSIZE4_C2FIFOCON16_bit at C2FIFOCON16.B20;
sfr unsigned long   volatile C2FIFOCON16CLR   absolute 0xBF881754;
sfr unsigned long   volatile C2FIFOCON16SET   absolute 0xBF881758;
sfr unsigned long   volatile C2FIFOCON16INV   absolute 0xBF88175C;
sfr atomic unsigned long   volatile C2FIFOINT16      absolute 0xBF881760;
    sbit  RXNEMPTYIF_C2FIFOINT16_bit at C2FIFOINT16.B0;
    sbit  RXHALFIF_C2FIFOINT16_bit at C2FIFOINT16.B1;
    sbit  RXFULLIF_C2FIFOINT16_bit at C2FIFOINT16.B2;
    sbit  RXOVFLIF_C2FIFOINT16_bit at C2FIFOINT16.B3;
    sbit  TXEMPTYIF_C2FIFOINT16_bit at C2FIFOINT16.B8;
    sbit  TXHALFIF_C2FIFOINT16_bit at C2FIFOINT16.B9;
    sbit  TXNFULLIF_C2FIFOINT16_bit at C2FIFOINT16.B10;
    sbit  RXNEMPTYIE_C2FIFOINT16_bit at C2FIFOINT16.B16;
    sbit  RXHALFIE_C2FIFOINT16_bit at C2FIFOINT16.B17;
    sbit  RXFULLIE_C2FIFOINT16_bit at C2FIFOINT16.B18;
    sbit  RXOVFLIE_C2FIFOINT16_bit at C2FIFOINT16.B19;
    sbit  TXEMPTYIE_C2FIFOINT16_bit at C2FIFOINT16.B24;
    sbit  TXHALFIE_C2FIFOINT16_bit at C2FIFOINT16.B25;
    sbit  TXNFULLIE_C2FIFOINT16_bit at C2FIFOINT16.B26;
sfr unsigned long   volatile C2FIFOINT16CLR   absolute 0xBF881764;
sfr unsigned long   volatile C2FIFOINT16SET   absolute 0xBF881768;
sfr unsigned long   volatile C2FIFOINT16INV   absolute 0xBF88176C;
sfr atomic unsigned long   volatile C2FIFOUA16       absolute 0xBF881770;
sfr unsigned long   volatile C2FIFOUA16CLR    absolute 0xBF881774;
sfr unsigned long   volatile C2FIFOUA16SET    absolute 0xBF881778;
sfr unsigned long   volatile C2FIFOUA16INV    absolute 0xBF88177C;
sfr atomic unsigned long   volatile C2FIFOCI16       absolute 0xBF881780;
    sbit  CFIFOCI0_C2FIFOCI16_bit at C2FIFOCI16.B0;
    sbit  CFIFOCI1_C2FIFOCI16_bit at C2FIFOCI16.B1;
    sbit  CFIFOCI2_C2FIFOCI16_bit at C2FIFOCI16.B2;
    sbit  CFIFOCI3_C2FIFOCI16_bit at C2FIFOCI16.B3;
    sbit  CFIFOCI4_C2FIFOCI16_bit at C2FIFOCI16.B4;
sfr unsigned long   volatile C2FIFOCI16CLR    absolute 0xBF881784;
sfr unsigned long   volatile C2FIFOCI16SET    absolute 0xBF881788;
sfr unsigned long   volatile C2FIFOCI16INV    absolute 0xBF88178C;
sfr atomic unsigned long   volatile C2FIFOCON17      absolute 0xBF881790;
    sbit  TXPRI0_C2FIFOCON17_bit at C2FIFOCON17.B0;
    sbit  TXPRI1_C2FIFOCON17_bit at C2FIFOCON17.B1;
    sbit  RTREN_C2FIFOCON17_bit at C2FIFOCON17.B2;
    sbit  TXREQ_C2FIFOCON17_bit at C2FIFOCON17.B3;
    sbit  TXERR_C2FIFOCON17_bit at C2FIFOCON17.B4;
    sbit  TXLARB_C2FIFOCON17_bit at C2FIFOCON17.B5;
    sbit  TXABAT_C2FIFOCON17_bit at C2FIFOCON17.B6;
    sbit  TXEN_C2FIFOCON17_bit at C2FIFOCON17.B7;
    sbit  DONLY_C2FIFOCON17_bit at C2FIFOCON17.B12;
    sbit  UINC_C2FIFOCON17_bit at C2FIFOCON17.B13;
    sbit  FRESET_C2FIFOCON17_bit at C2FIFOCON17.B14;
    sbit  FSIZE0_C2FIFOCON17_bit at C2FIFOCON17.B16;
    sbit  FSIZE1_C2FIFOCON17_bit at C2FIFOCON17.B17;
    sbit  FSIZE2_C2FIFOCON17_bit at C2FIFOCON17.B18;
    sbit  FSIZE3_C2FIFOCON17_bit at C2FIFOCON17.B19;
    sbit  FSIZE4_C2FIFOCON17_bit at C2FIFOCON17.B20;
sfr unsigned long   volatile C2FIFOCON17CLR   absolute 0xBF881794;
sfr unsigned long   volatile C2FIFOCON17SET   absolute 0xBF881798;
sfr unsigned long   volatile C2FIFOCON17INV   absolute 0xBF88179C;
sfr atomic unsigned long   volatile C2FIFOINT17      absolute 0xBF8817A0;
    sbit  RXNEMPTYIF_C2FIFOINT17_bit at C2FIFOINT17.B0;
    sbit  RXHALFIF_C2FIFOINT17_bit at C2FIFOINT17.B1;
    sbit  RXFULLIF_C2FIFOINT17_bit at C2FIFOINT17.B2;
    sbit  RXOVFLIF_C2FIFOINT17_bit at C2FIFOINT17.B3;
    sbit  TXEMPTYIF_C2FIFOINT17_bit at C2FIFOINT17.B8;
    sbit  TXHALFIF_C2FIFOINT17_bit at C2FIFOINT17.B9;
    sbit  TXNFULLIF_C2FIFOINT17_bit at C2FIFOINT17.B10;
    sbit  RXNEMPTYIE_C2FIFOINT17_bit at C2FIFOINT17.B16;
    sbit  RXHALFIE_C2FIFOINT17_bit at C2FIFOINT17.B17;
    sbit  RXFULLIE_C2FIFOINT17_bit at C2FIFOINT17.B18;
    sbit  RXOVFLIE_C2FIFOINT17_bit at C2FIFOINT17.B19;
    sbit  TXEMPTYIE_C2FIFOINT17_bit at C2FIFOINT17.B24;
    sbit  TXHALFIE_C2FIFOINT17_bit at C2FIFOINT17.B25;
    sbit  TXNFULLIE_C2FIFOINT17_bit at C2FIFOINT17.B26;
sfr unsigned long   volatile C2FIFOINT17CLR   absolute 0xBF8817A4;
sfr unsigned long   volatile C2FIFOINT17SET   absolute 0xBF8817A8;
sfr unsigned long   volatile C2FIFOINT17INV   absolute 0xBF8817AC;
sfr atomic unsigned long   volatile C2FIFOUA17       absolute 0xBF8817B0;
sfr unsigned long   volatile C2FIFOUA17CLR    absolute 0xBF8817B4;
sfr unsigned long   volatile C2FIFOUA17SET    absolute 0xBF8817B8;
sfr unsigned long   volatile C2FIFOUA17INV    absolute 0xBF8817BC;
sfr atomic unsigned long   volatile C2FIFOCI17       absolute 0xBF8817C0;
    sbit  CFIFOCI0_C2FIFOCI17_bit at C2FIFOCI17.B0;
    sbit  CFIFOCI1_C2FIFOCI17_bit at C2FIFOCI17.B1;
    sbit  CFIFOCI2_C2FIFOCI17_bit at C2FIFOCI17.B2;
    sbit  CFIFOCI3_C2FIFOCI17_bit at C2FIFOCI17.B3;
    sbit  CFIFOCI4_C2FIFOCI17_bit at C2FIFOCI17.B4;
sfr unsigned long   volatile C2FIFOCI17CLR    absolute 0xBF8817C4;
sfr unsigned long   volatile C2FIFOCI17SET    absolute 0xBF8817C8;
sfr unsigned long   volatile C2FIFOCI17INV    absolute 0xBF8817CC;
sfr atomic unsigned long   volatile C2FIFOCON18      absolute 0xBF8817D0;
    sbit  TXPRI0_C2FIFOCON18_bit at C2FIFOCON18.B0;
    sbit  TXPRI1_C2FIFOCON18_bit at C2FIFOCON18.B1;
    sbit  RTREN_C2FIFOCON18_bit at C2FIFOCON18.B2;
    sbit  TXREQ_C2FIFOCON18_bit at C2FIFOCON18.B3;
    sbit  TXERR_C2FIFOCON18_bit at C2FIFOCON18.B4;
    sbit  TXLARB_C2FIFOCON18_bit at C2FIFOCON18.B5;
    sbit  TXABAT_C2FIFOCON18_bit at C2FIFOCON18.B6;
    sbit  TXEN_C2FIFOCON18_bit at C2FIFOCON18.B7;
    sbit  DONLY_C2FIFOCON18_bit at C2FIFOCON18.B12;
    sbit  UINC_C2FIFOCON18_bit at C2FIFOCON18.B13;
    sbit  FRESET_C2FIFOCON18_bit at C2FIFOCON18.B14;
    sbit  FSIZE0_C2FIFOCON18_bit at C2FIFOCON18.B16;
    sbit  FSIZE1_C2FIFOCON18_bit at C2FIFOCON18.B17;
    sbit  FSIZE2_C2FIFOCON18_bit at C2FIFOCON18.B18;
    sbit  FSIZE3_C2FIFOCON18_bit at C2FIFOCON18.B19;
    sbit  FSIZE4_C2FIFOCON18_bit at C2FIFOCON18.B20;
sfr unsigned long   volatile C2FIFOCON18CLR   absolute 0xBF8817D4;
sfr unsigned long   volatile C2FIFOCON18SET   absolute 0xBF8817D8;
sfr unsigned long   volatile C2FIFOCON18INV   absolute 0xBF8817DC;
sfr atomic unsigned long   volatile C2FIFOINT18      absolute 0xBF8817E0;
    sbit  RXNEMPTYIF_C2FIFOINT18_bit at C2FIFOINT18.B0;
    sbit  RXHALFIF_C2FIFOINT18_bit at C2FIFOINT18.B1;
    sbit  RXFULLIF_C2FIFOINT18_bit at C2FIFOINT18.B2;
    sbit  RXOVFLIF_C2FIFOINT18_bit at C2FIFOINT18.B3;
    sbit  TXEMPTYIF_C2FIFOINT18_bit at C2FIFOINT18.B8;
    sbit  TXHALFIF_C2FIFOINT18_bit at C2FIFOINT18.B9;
    sbit  TXNFULLIF_C2FIFOINT18_bit at C2FIFOINT18.B10;
    sbit  RXNEMPTYIE_C2FIFOINT18_bit at C2FIFOINT18.B16;
    sbit  RXHALFIE_C2FIFOINT18_bit at C2FIFOINT18.B17;
    sbit  RXFULLIE_C2FIFOINT18_bit at C2FIFOINT18.B18;
    sbit  RXOVFLIE_C2FIFOINT18_bit at C2FIFOINT18.B19;
    sbit  TXEMPTYIE_C2FIFOINT18_bit at C2FIFOINT18.B24;
    sbit  TXHALFIE_C2FIFOINT18_bit at C2FIFOINT18.B25;
    sbit  TXNFULLIE_C2FIFOINT18_bit at C2FIFOINT18.B26;
sfr unsigned long   volatile C2FIFOINT18CLR   absolute 0xBF8817E4;
sfr unsigned long   volatile C2FIFOINT18SET   absolute 0xBF8817E8;
sfr unsigned long   volatile C2FIFOINT18INV   absolute 0xBF8817EC;
sfr atomic unsigned long   volatile C2FIFOUA18       absolute 0xBF8817F0;
sfr unsigned long   volatile C2FIFOUA18CLR    absolute 0xBF8817F4;
sfr unsigned long   volatile C2FIFOUA18SET    absolute 0xBF8817F8;
sfr unsigned long   volatile C2FIFOUA18INV    absolute 0xBF8817FC;
sfr atomic unsigned long   volatile C2FIFOCI18       absolute 0xBF881800;
    sbit  CFIFOCI0_C2FIFOCI18_bit at C2FIFOCI18.B0;
    sbit  CFIFOCI1_C2FIFOCI18_bit at C2FIFOCI18.B1;
    sbit  CFIFOCI2_C2FIFOCI18_bit at C2FIFOCI18.B2;
    sbit  CFIFOCI3_C2FIFOCI18_bit at C2FIFOCI18.B3;
    sbit  CFIFOCI4_C2FIFOCI18_bit at C2FIFOCI18.B4;
sfr unsigned long   volatile C2FIFOCI18CLR    absolute 0xBF881804;
sfr unsigned long   volatile C2FIFOCI18SET    absolute 0xBF881808;
sfr unsigned long   volatile C2FIFOCI18INV    absolute 0xBF88180C;
sfr atomic unsigned long   volatile C2FIFOCON19      absolute 0xBF881810;
    sbit  TXPRI0_C2FIFOCON19_bit at C2FIFOCON19.B0;
    sbit  TXPRI1_C2FIFOCON19_bit at C2FIFOCON19.B1;
    sbit  RTREN_C2FIFOCON19_bit at C2FIFOCON19.B2;
    sbit  TXREQ_C2FIFOCON19_bit at C2FIFOCON19.B3;
    sbit  TXERR_C2FIFOCON19_bit at C2FIFOCON19.B4;
    sbit  TXLARB_C2FIFOCON19_bit at C2FIFOCON19.B5;
    sbit  TXABAT_C2FIFOCON19_bit at C2FIFOCON19.B6;
    sbit  TXEN_C2FIFOCON19_bit at C2FIFOCON19.B7;
    sbit  DONLY_C2FIFOCON19_bit at C2FIFOCON19.B12;
    sbit  UINC_C2FIFOCON19_bit at C2FIFOCON19.B13;
    sbit  FRESET_C2FIFOCON19_bit at C2FIFOCON19.B14;
    sbit  FSIZE0_C2FIFOCON19_bit at C2FIFOCON19.B16;
    sbit  FSIZE1_C2FIFOCON19_bit at C2FIFOCON19.B17;
    sbit  FSIZE2_C2FIFOCON19_bit at C2FIFOCON19.B18;
    sbit  FSIZE3_C2FIFOCON19_bit at C2FIFOCON19.B19;
    sbit  FSIZE4_C2FIFOCON19_bit at C2FIFOCON19.B20;
sfr unsigned long   volatile C2FIFOCON19CLR   absolute 0xBF881814;
sfr unsigned long   volatile C2FIFOCON19SET   absolute 0xBF881818;
sfr unsigned long   volatile C2FIFOCON19INV   absolute 0xBF88181C;
sfr atomic unsigned long   volatile C2FIFOINT19      absolute 0xBF881820;
    sbit  RXNEMPTYIF_C2FIFOINT19_bit at C2FIFOINT19.B0;
    sbit  RXHALFIF_C2FIFOINT19_bit at C2FIFOINT19.B1;
    sbit  RXFULLIF_C2FIFOINT19_bit at C2FIFOINT19.B2;
    sbit  RXOVFLIF_C2FIFOINT19_bit at C2FIFOINT19.B3;
    sbit  TXEMPTYIF_C2FIFOINT19_bit at C2FIFOINT19.B8;
    sbit  TXHALFIF_C2FIFOINT19_bit at C2FIFOINT19.B9;
    sbit  TXNFULLIF_C2FIFOINT19_bit at C2FIFOINT19.B10;
    sbit  RXNEMPTYIE_C2FIFOINT19_bit at C2FIFOINT19.B16;
    sbit  RXHALFIE_C2FIFOINT19_bit at C2FIFOINT19.B17;
    sbit  RXFULLIE_C2FIFOINT19_bit at C2FIFOINT19.B18;
    sbit  RXOVFLIE_C2FIFOINT19_bit at C2FIFOINT19.B19;
    sbit  TXEMPTYIE_C2FIFOINT19_bit at C2FIFOINT19.B24;
    sbit  TXHALFIE_C2FIFOINT19_bit at C2FIFOINT19.B25;
    sbit  TXNFULLIE_C2FIFOINT19_bit at C2FIFOINT19.B26;
sfr unsigned long   volatile C2FIFOINT19CLR   absolute 0xBF881824;
sfr unsigned long   volatile C2FIFOINT19SET   absolute 0xBF881828;
sfr unsigned long   volatile C2FIFOINT19INV   absolute 0xBF88182C;
sfr atomic unsigned long   volatile C2FIFOUA19       absolute 0xBF881830;
sfr unsigned long   volatile C2FIFOUA19CLR    absolute 0xBF881834;
sfr unsigned long   volatile C2FIFOUA19SET    absolute 0xBF881838;
sfr unsigned long   volatile C2FIFOUA19INV    absolute 0xBF88183C;
sfr atomic unsigned long   volatile C2FIFOCI19       absolute 0xBF881840;
    sbit  CFIFOCI0_C2FIFOCI19_bit at C2FIFOCI19.B0;
    sbit  CFIFOCI1_C2FIFOCI19_bit at C2FIFOCI19.B1;
    sbit  CFIFOCI2_C2FIFOCI19_bit at C2FIFOCI19.B2;
    sbit  CFIFOCI3_C2FIFOCI19_bit at C2FIFOCI19.B3;
    sbit  CFIFOCI4_C2FIFOCI19_bit at C2FIFOCI19.B4;
sfr unsigned long   volatile C2FIFOCI19CLR    absolute 0xBF881844;
sfr unsigned long   volatile C2FIFOCI19SET    absolute 0xBF881848;
sfr unsigned long   volatile C2FIFOCI19INV    absolute 0xBF88184C;
sfr atomic unsigned long   volatile C2FIFOCON20      absolute 0xBF881850;
    sbit  TXPRI0_C2FIFOCON20_bit at C2FIFOCON20.B0;
    sbit  TXPRI1_C2FIFOCON20_bit at C2FIFOCON20.B1;
    sbit  RTREN_C2FIFOCON20_bit at C2FIFOCON20.B2;
    sbit  TXREQ_C2FIFOCON20_bit at C2FIFOCON20.B3;
    sbit  TXERR_C2FIFOCON20_bit at C2FIFOCON20.B4;
    sbit  TXLARB_C2FIFOCON20_bit at C2FIFOCON20.B5;
    sbit  TXABAT_C2FIFOCON20_bit at C2FIFOCON20.B6;
    sbit  TXEN_C2FIFOCON20_bit at C2FIFOCON20.B7;
    sbit  DONLY_C2FIFOCON20_bit at C2FIFOCON20.B12;
    sbit  UINC_C2FIFOCON20_bit at C2FIFOCON20.B13;
    sbit  FRESET_C2FIFOCON20_bit at C2FIFOCON20.B14;
    sbit  FSIZE0_C2FIFOCON20_bit at C2FIFOCON20.B16;
    sbit  FSIZE1_C2FIFOCON20_bit at C2FIFOCON20.B17;
    sbit  FSIZE2_C2FIFOCON20_bit at C2FIFOCON20.B18;
    sbit  FSIZE3_C2FIFOCON20_bit at C2FIFOCON20.B19;
    sbit  FSIZE4_C2FIFOCON20_bit at C2FIFOCON20.B20;
sfr unsigned long   volatile C2FIFOCON20CLR   absolute 0xBF881854;
sfr unsigned long   volatile C2FIFOCON20SET   absolute 0xBF881858;
sfr unsigned long   volatile C2FIFOCON20INV   absolute 0xBF88185C;
sfr atomic unsigned long   volatile C2FIFOINT20      absolute 0xBF881860;
    sbit  RXNEMPTYIF_C2FIFOINT20_bit at C2FIFOINT20.B0;
    sbit  RXHALFIF_C2FIFOINT20_bit at C2FIFOINT20.B1;
    sbit  RXFULLIF_C2FIFOINT20_bit at C2FIFOINT20.B2;
    sbit  RXOVFLIF_C2FIFOINT20_bit at C2FIFOINT20.B3;
    sbit  TXEMPTYIF_C2FIFOINT20_bit at C2FIFOINT20.B8;
    sbit  TXHALFIF_C2FIFOINT20_bit at C2FIFOINT20.B9;
    sbit  TXNFULLIF_C2FIFOINT20_bit at C2FIFOINT20.B10;
    sbit  RXNEMPTYIE_C2FIFOINT20_bit at C2FIFOINT20.B16;
    sbit  RXHALFIE_C2FIFOINT20_bit at C2FIFOINT20.B17;
    sbit  RXFULLIE_C2FIFOINT20_bit at C2FIFOINT20.B18;
    sbit  RXOVFLIE_C2FIFOINT20_bit at C2FIFOINT20.B19;
    sbit  TXEMPTYIE_C2FIFOINT20_bit at C2FIFOINT20.B24;
    sbit  TXHALFIE_C2FIFOINT20_bit at C2FIFOINT20.B25;
    sbit  TXNFULLIE_C2FIFOINT20_bit at C2FIFOINT20.B26;
sfr unsigned long   volatile C2FIFOINT20CLR   absolute 0xBF881864;
sfr unsigned long   volatile C2FIFOINT20SET   absolute 0xBF881868;
sfr unsigned long   volatile C2FIFOINT20INV   absolute 0xBF88186C;
sfr atomic unsigned long   volatile C2FIFOUA20       absolute 0xBF881870;
sfr unsigned long   volatile C2FIFOUA20CLR    absolute 0xBF881874;
sfr unsigned long   volatile C2FIFOUA20SET    absolute 0xBF881878;
sfr unsigned long   volatile C2FIFOUA20INV    absolute 0xBF88187C;
sfr atomic unsigned long   volatile C2FIFOCI20       absolute 0xBF881880;
    sbit  CFIFOCI0_C2FIFOCI20_bit at C2FIFOCI20.B0;
    sbit  CFIFOCI1_C2FIFOCI20_bit at C2FIFOCI20.B1;
    sbit  CFIFOCI2_C2FIFOCI20_bit at C2FIFOCI20.B2;
    sbit  CFIFOCI3_C2FIFOCI20_bit at C2FIFOCI20.B3;
    sbit  CFIFOCI4_C2FIFOCI20_bit at C2FIFOCI20.B4;
sfr unsigned long   volatile C2FIFOCI20CLR    absolute 0xBF881884;
sfr unsigned long   volatile C2FIFOCI20SET    absolute 0xBF881888;
sfr unsigned long   volatile C2FIFOCI20INV    absolute 0xBF88188C;
sfr atomic unsigned long   volatile C2FIFOCON21      absolute 0xBF881890;
    sbit  TXPRI0_C2FIFOCON21_bit at C2FIFOCON21.B0;
    sbit  TXPRI1_C2FIFOCON21_bit at C2FIFOCON21.B1;
    sbit  RTREN_C2FIFOCON21_bit at C2FIFOCON21.B2;
    sbit  TXREQ_C2FIFOCON21_bit at C2FIFOCON21.B3;
    sbit  TXERR_C2FIFOCON21_bit at C2FIFOCON21.B4;
    sbit  TXLARB_C2FIFOCON21_bit at C2FIFOCON21.B5;
    sbit  TXABAT_C2FIFOCON21_bit at C2FIFOCON21.B6;
    sbit  TXEN_C2FIFOCON21_bit at C2FIFOCON21.B7;
    sbit  DONLY_C2FIFOCON21_bit at C2FIFOCON21.B12;
    sbit  UINC_C2FIFOCON21_bit at C2FIFOCON21.B13;
    sbit  FRESET_C2FIFOCON21_bit at C2FIFOCON21.B14;
    sbit  FSIZE0_C2FIFOCON21_bit at C2FIFOCON21.B16;
    sbit  FSIZE1_C2FIFOCON21_bit at C2FIFOCON21.B17;
    sbit  FSIZE2_C2FIFOCON21_bit at C2FIFOCON21.B18;
    sbit  FSIZE3_C2FIFOCON21_bit at C2FIFOCON21.B19;
    sbit  FSIZE4_C2FIFOCON21_bit at C2FIFOCON21.B20;
sfr unsigned long   volatile C2FIFOCON21CLR   absolute 0xBF881894;
sfr unsigned long   volatile C2FIFOCON21SET   absolute 0xBF881898;
sfr unsigned long   volatile C2FIFOCON21INV   absolute 0xBF88189C;
sfr atomic unsigned long   volatile C2FIFOINT21      absolute 0xBF8818A0;
    sbit  RXNEMPTYIF_C2FIFOINT21_bit at C2FIFOINT21.B0;
    sbit  RXHALFIF_C2FIFOINT21_bit at C2FIFOINT21.B1;
    sbit  RXFULLIF_C2FIFOINT21_bit at C2FIFOINT21.B2;
    sbit  RXOVFLIF_C2FIFOINT21_bit at C2FIFOINT21.B3;
    sbit  TXEMPTYIF_C2FIFOINT21_bit at C2FIFOINT21.B8;
    sbit  TXHALFIF_C2FIFOINT21_bit at C2FIFOINT21.B9;
    sbit  TXNFULLIF_C2FIFOINT21_bit at C2FIFOINT21.B10;
    sbit  RXNEMPTYIE_C2FIFOINT21_bit at C2FIFOINT21.B16;
    sbit  RXHALFIE_C2FIFOINT21_bit at C2FIFOINT21.B17;
    sbit  RXFULLIE_C2FIFOINT21_bit at C2FIFOINT21.B18;
    sbit  RXOVFLIE_C2FIFOINT21_bit at C2FIFOINT21.B19;
    sbit  TXEMPTYIE_C2FIFOINT21_bit at C2FIFOINT21.B24;
    sbit  TXHALFIE_C2FIFOINT21_bit at C2FIFOINT21.B25;
    sbit  TXNFULLIE_C2FIFOINT21_bit at C2FIFOINT21.B26;
sfr unsigned long   volatile C2FIFOINT21CLR   absolute 0xBF8818A4;
sfr unsigned long   volatile C2FIFOINT21SET   absolute 0xBF8818A8;
sfr unsigned long   volatile C2FIFOINT21INV   absolute 0xBF8818AC;
sfr atomic unsigned long   volatile C2FIFOUA21       absolute 0xBF8818B0;
sfr unsigned long   volatile C2FIFOUA21CLR    absolute 0xBF8818B4;
sfr unsigned long   volatile C2FIFOUA21SET    absolute 0xBF8818B8;
sfr unsigned long   volatile C2FIFOUA21INV    absolute 0xBF8818BC;
sfr atomic unsigned long   volatile C2FIFOCI21       absolute 0xBF8818C0;
    sbit  CFIFOCI0_C2FIFOCI21_bit at C2FIFOCI21.B0;
    sbit  CFIFOCI1_C2FIFOCI21_bit at C2FIFOCI21.B1;
    sbit  CFIFOCI2_C2FIFOCI21_bit at C2FIFOCI21.B2;
    sbit  CFIFOCI3_C2FIFOCI21_bit at C2FIFOCI21.B3;
    sbit  CFIFOCI4_C2FIFOCI21_bit at C2FIFOCI21.B4;
sfr unsigned long   volatile C2FIFOCI21CLR    absolute 0xBF8818C4;
sfr unsigned long   volatile C2FIFOCI21SET    absolute 0xBF8818C8;
sfr unsigned long   volatile C2FIFOCI21INV    absolute 0xBF8818CC;
sfr atomic unsigned long   volatile C2FIFOCON22      absolute 0xBF8818D0;
    sbit  TXPRI0_C2FIFOCON22_bit at C2FIFOCON22.B0;
    sbit  TXPRI1_C2FIFOCON22_bit at C2FIFOCON22.B1;
    sbit  RTREN_C2FIFOCON22_bit at C2FIFOCON22.B2;
    sbit  TXREQ_C2FIFOCON22_bit at C2FIFOCON22.B3;
    sbit  TXERR_C2FIFOCON22_bit at C2FIFOCON22.B4;
    sbit  TXLARB_C2FIFOCON22_bit at C2FIFOCON22.B5;
    sbit  TXABAT_C2FIFOCON22_bit at C2FIFOCON22.B6;
    sbit  TXEN_C2FIFOCON22_bit at C2FIFOCON22.B7;
    sbit  DONLY_C2FIFOCON22_bit at C2FIFOCON22.B12;
    sbit  UINC_C2FIFOCON22_bit at C2FIFOCON22.B13;
    sbit  FRESET_C2FIFOCON22_bit at C2FIFOCON22.B14;
    sbit  FSIZE0_C2FIFOCON22_bit at C2FIFOCON22.B16;
    sbit  FSIZE1_C2FIFOCON22_bit at C2FIFOCON22.B17;
    sbit  FSIZE2_C2FIFOCON22_bit at C2FIFOCON22.B18;
    sbit  FSIZE3_C2FIFOCON22_bit at C2FIFOCON22.B19;
    sbit  FSIZE4_C2FIFOCON22_bit at C2FIFOCON22.B20;
sfr unsigned long   volatile C2FIFOCON22CLR   absolute 0xBF8818D4;
sfr unsigned long   volatile C2FIFOCON22SET   absolute 0xBF8818D8;
sfr unsigned long   volatile C2FIFOCON22INV   absolute 0xBF8818DC;
sfr atomic unsigned long   volatile C2FIFOINT22      absolute 0xBF8818E0;
    sbit  RXNEMPTYIF_C2FIFOINT22_bit at C2FIFOINT22.B0;
    sbit  RXHALFIF_C2FIFOINT22_bit at C2FIFOINT22.B1;
    sbit  RXFULLIF_C2FIFOINT22_bit at C2FIFOINT22.B2;
    sbit  RXOVFLIF_C2FIFOINT22_bit at C2FIFOINT22.B3;
    sbit  TXEMPTYIF_C2FIFOINT22_bit at C2FIFOINT22.B8;
    sbit  TXHALFIF_C2FIFOINT22_bit at C2FIFOINT22.B9;
    sbit  TXNFULLIF_C2FIFOINT22_bit at C2FIFOINT22.B10;
    sbit  RXNEMPTYIE_C2FIFOINT22_bit at C2FIFOINT22.B16;
    sbit  RXHALFIE_C2FIFOINT22_bit at C2FIFOINT22.B17;
    sbit  RXFULLIE_C2FIFOINT22_bit at C2FIFOINT22.B18;
    sbit  RXOVFLIE_C2FIFOINT22_bit at C2FIFOINT22.B19;
    sbit  TXEMPTYIE_C2FIFOINT22_bit at C2FIFOINT22.B24;
    sbit  TXHALFIE_C2FIFOINT22_bit at C2FIFOINT22.B25;
    sbit  TXNFULLIE_C2FIFOINT22_bit at C2FIFOINT22.B26;
sfr unsigned long   volatile C2FIFOINT22CLR   absolute 0xBF8818E4;
sfr unsigned long   volatile C2FIFOINT22SET   absolute 0xBF8818E8;
sfr unsigned long   volatile C2FIFOINT22INV   absolute 0xBF8818EC;
sfr atomic unsigned long   volatile C2FIFOUA22       absolute 0xBF8818F0;
sfr unsigned long   volatile C2FIFOUA22CLR    absolute 0xBF8818F4;
sfr unsigned long   volatile C2FIFOUA22SET    absolute 0xBF8818F8;
sfr unsigned long   volatile C2FIFOUA22INV    absolute 0xBF8818FC;
sfr atomic unsigned long   volatile C2FIFOCI22       absolute 0xBF881900;
    sbit  CFIFOCI0_C2FIFOCI22_bit at C2FIFOCI22.B0;
    sbit  CFIFOCI1_C2FIFOCI22_bit at C2FIFOCI22.B1;
    sbit  CFIFOCI2_C2FIFOCI22_bit at C2FIFOCI22.B2;
    sbit  CFIFOCI3_C2FIFOCI22_bit at C2FIFOCI22.B3;
    sbit  CFIFOCI4_C2FIFOCI22_bit at C2FIFOCI22.B4;
sfr unsigned long   volatile C2FIFOCI22CLR    absolute 0xBF881904;
sfr unsigned long   volatile C2FIFOCI22SET    absolute 0xBF881908;
sfr unsigned long   volatile C2FIFOCI22INV    absolute 0xBF88190C;
sfr atomic unsigned long   volatile C2FIFOCON23      absolute 0xBF881910;
    sbit  TXPRI0_C2FIFOCON23_bit at C2FIFOCON23.B0;
    sbit  TXPRI1_C2FIFOCON23_bit at C2FIFOCON23.B1;
    sbit  RTREN_C2FIFOCON23_bit at C2FIFOCON23.B2;
    sbit  TXREQ_C2FIFOCON23_bit at C2FIFOCON23.B3;
    sbit  TXERR_C2FIFOCON23_bit at C2FIFOCON23.B4;
    sbit  TXLARB_C2FIFOCON23_bit at C2FIFOCON23.B5;
    sbit  TXABAT_C2FIFOCON23_bit at C2FIFOCON23.B6;
    sbit  TXEN_C2FIFOCON23_bit at C2FIFOCON23.B7;
    sbit  DONLY_C2FIFOCON23_bit at C2FIFOCON23.B12;
    sbit  UINC_C2FIFOCON23_bit at C2FIFOCON23.B13;
    sbit  FRESET_C2FIFOCON23_bit at C2FIFOCON23.B14;
    sbit  FSIZE0_C2FIFOCON23_bit at C2FIFOCON23.B16;
    sbit  FSIZE1_C2FIFOCON23_bit at C2FIFOCON23.B17;
    sbit  FSIZE2_C2FIFOCON23_bit at C2FIFOCON23.B18;
    sbit  FSIZE3_C2FIFOCON23_bit at C2FIFOCON23.B19;
    sbit  FSIZE4_C2FIFOCON23_bit at C2FIFOCON23.B20;
sfr unsigned long   volatile C2FIFOCON23CLR   absolute 0xBF881914;
sfr unsigned long   volatile C2FIFOCON23SET   absolute 0xBF881918;
sfr unsigned long   volatile C2FIFOCON23INV   absolute 0xBF88191C;
sfr atomic unsigned long   volatile C2FIFOINT23      absolute 0xBF881920;
    sbit  RXNEMPTYIF_C2FIFOINT23_bit at C2FIFOINT23.B0;
    sbit  RXHALFIF_C2FIFOINT23_bit at C2FIFOINT23.B1;
    sbit  RXFULLIF_C2FIFOINT23_bit at C2FIFOINT23.B2;
    sbit  RXOVFLIF_C2FIFOINT23_bit at C2FIFOINT23.B3;
    sbit  TXEMPTYIF_C2FIFOINT23_bit at C2FIFOINT23.B8;
    sbit  TXHALFIF_C2FIFOINT23_bit at C2FIFOINT23.B9;
    sbit  TXNFULLIF_C2FIFOINT23_bit at C2FIFOINT23.B10;
    sbit  RXNEMPTYIE_C2FIFOINT23_bit at C2FIFOINT23.B16;
    sbit  RXHALFIE_C2FIFOINT23_bit at C2FIFOINT23.B17;
    sbit  RXFULLIE_C2FIFOINT23_bit at C2FIFOINT23.B18;
    sbit  RXOVFLIE_C2FIFOINT23_bit at C2FIFOINT23.B19;
    sbit  TXEMPTYIE_C2FIFOINT23_bit at C2FIFOINT23.B24;
    sbit  TXHALFIE_C2FIFOINT23_bit at C2FIFOINT23.B25;
    sbit  TXNFULLIE_C2FIFOINT23_bit at C2FIFOINT23.B26;
sfr unsigned long   volatile C2FIFOINT23CLR   absolute 0xBF881924;
sfr unsigned long   volatile C2FIFOINT23SET   absolute 0xBF881928;
sfr unsigned long   volatile C2FIFOINT23INV   absolute 0xBF88192C;
sfr atomic unsigned long   volatile C2FIFOUA23       absolute 0xBF881930;
sfr unsigned long   volatile C2FIFOUA23CLR    absolute 0xBF881934;
sfr unsigned long   volatile C2FIFOUA23SET    absolute 0xBF881938;
sfr unsigned long   volatile C2FIFOUA23INV    absolute 0xBF88193C;
sfr atomic unsigned long   volatile C2FIFOCI23       absolute 0xBF881940;
    sbit  CFIFOCI0_C2FIFOCI23_bit at C2FIFOCI23.B0;
    sbit  CFIFOCI1_C2FIFOCI23_bit at C2FIFOCI23.B1;
    sbit  CFIFOCI2_C2FIFOCI23_bit at C2FIFOCI23.B2;
    sbit  CFIFOCI3_C2FIFOCI23_bit at C2FIFOCI23.B3;
    sbit  CFIFOCI4_C2FIFOCI23_bit at C2FIFOCI23.B4;
sfr unsigned long   volatile C2FIFOCI23CLR    absolute 0xBF881944;
sfr unsigned long   volatile C2FIFOCI23SET    absolute 0xBF881948;
sfr unsigned long   volatile C2FIFOCI23INV    absolute 0xBF88194C;
sfr atomic unsigned long   volatile C2FIFOCON24      absolute 0xBF881950;
    sbit  TXPRI0_C2FIFOCON24_bit at C2FIFOCON24.B0;
    sbit  TXPRI1_C2FIFOCON24_bit at C2FIFOCON24.B1;
    sbit  RTREN_C2FIFOCON24_bit at C2FIFOCON24.B2;
    sbit  TXREQ_C2FIFOCON24_bit at C2FIFOCON24.B3;
    sbit  TXERR_C2FIFOCON24_bit at C2FIFOCON24.B4;
    sbit  TXLARB_C2FIFOCON24_bit at C2FIFOCON24.B5;
    sbit  TXABAT_C2FIFOCON24_bit at C2FIFOCON24.B6;
    sbit  TXEN_C2FIFOCON24_bit at C2FIFOCON24.B7;
    sbit  DONLY_C2FIFOCON24_bit at C2FIFOCON24.B12;
    sbit  UINC_C2FIFOCON24_bit at C2FIFOCON24.B13;
    sbit  FRESET_C2FIFOCON24_bit at C2FIFOCON24.B14;
    sbit  FSIZE0_C2FIFOCON24_bit at C2FIFOCON24.B16;
    sbit  FSIZE1_C2FIFOCON24_bit at C2FIFOCON24.B17;
    sbit  FSIZE2_C2FIFOCON24_bit at C2FIFOCON24.B18;
    sbit  FSIZE3_C2FIFOCON24_bit at C2FIFOCON24.B19;
    sbit  FSIZE4_C2FIFOCON24_bit at C2FIFOCON24.B20;
sfr unsigned long   volatile C2FIFOCON24CLR   absolute 0xBF881954;
sfr unsigned long   volatile C2FIFOCON24SET   absolute 0xBF881958;
sfr unsigned long   volatile C2FIFOCON24INV   absolute 0xBF88195C;
sfr atomic unsigned long   volatile C2FIFOINT24      absolute 0xBF881960;
    sbit  RXNEMPTYIF_C2FIFOINT24_bit at C2FIFOINT24.B0;
    sbit  RXHALFIF_C2FIFOINT24_bit at C2FIFOINT24.B1;
    sbit  RXFULLIF_C2FIFOINT24_bit at C2FIFOINT24.B2;
    sbit  RXOVFLIF_C2FIFOINT24_bit at C2FIFOINT24.B3;
    sbit  TXEMPTYIF_C2FIFOINT24_bit at C2FIFOINT24.B8;
    sbit  TXHALFIF_C2FIFOINT24_bit at C2FIFOINT24.B9;
    sbit  TXNFULLIF_C2FIFOINT24_bit at C2FIFOINT24.B10;
    sbit  RXNEMPTYIE_C2FIFOINT24_bit at C2FIFOINT24.B16;
    sbit  RXHALFIE_C2FIFOINT24_bit at C2FIFOINT24.B17;
    sbit  RXFULLIE_C2FIFOINT24_bit at C2FIFOINT24.B18;
    sbit  RXOVFLIE_C2FIFOINT24_bit at C2FIFOINT24.B19;
    sbit  TXEMPTYIE_C2FIFOINT24_bit at C2FIFOINT24.B24;
    sbit  TXHALFIE_C2FIFOINT24_bit at C2FIFOINT24.B25;
    sbit  TXNFULLIE_C2FIFOINT24_bit at C2FIFOINT24.B26;
sfr unsigned long   volatile C2FIFOINT24CLR   absolute 0xBF881964;
sfr unsigned long   volatile C2FIFOINT24SET   absolute 0xBF881968;
sfr unsigned long   volatile C2FIFOINT24INV   absolute 0xBF88196C;
sfr atomic unsigned long   volatile C2FIFOUA24       absolute 0xBF881970;
sfr unsigned long   volatile C2FIFOUA24CLR    absolute 0xBF881974;
sfr unsigned long   volatile C2FIFOUA24SET    absolute 0xBF881978;
sfr unsigned long   volatile C2FIFOUA24INV    absolute 0xBF88197C;
sfr atomic unsigned long   volatile C2FIFOCI24       absolute 0xBF881980;
    sbit  CFIFOCI0_C2FIFOCI24_bit at C2FIFOCI24.B0;
    sbit  CFIFOCI1_C2FIFOCI24_bit at C2FIFOCI24.B1;
    sbit  CFIFOCI2_C2FIFOCI24_bit at C2FIFOCI24.B2;
    sbit  CFIFOCI3_C2FIFOCI24_bit at C2FIFOCI24.B3;
    sbit  CFIFOCI4_C2FIFOCI24_bit at C2FIFOCI24.B4;
sfr unsigned long   volatile C2FIFOCI24CLR    absolute 0xBF881984;
sfr unsigned long   volatile C2FIFOCI24SET    absolute 0xBF881988;
sfr unsigned long   volatile C2FIFOCI24INV    absolute 0xBF88198C;
sfr atomic unsigned long   volatile C2FIFOCON25      absolute 0xBF881990;
    sbit  TXPRI0_C2FIFOCON25_bit at C2FIFOCON25.B0;
    sbit  TXPRI1_C2FIFOCON25_bit at C2FIFOCON25.B1;
    sbit  RTREN_C2FIFOCON25_bit at C2FIFOCON25.B2;
    sbit  TXREQ_C2FIFOCON25_bit at C2FIFOCON25.B3;
    sbit  TXERR_C2FIFOCON25_bit at C2FIFOCON25.B4;
    sbit  TXLARB_C2FIFOCON25_bit at C2FIFOCON25.B5;
    sbit  TXABAT_C2FIFOCON25_bit at C2FIFOCON25.B6;
    sbit  TXEN_C2FIFOCON25_bit at C2FIFOCON25.B7;
    sbit  DONLY_C2FIFOCON25_bit at C2FIFOCON25.B12;
    sbit  UINC_C2FIFOCON25_bit at C2FIFOCON25.B13;
    sbit  FRESET_C2FIFOCON25_bit at C2FIFOCON25.B14;
    sbit  FSIZE0_C2FIFOCON25_bit at C2FIFOCON25.B16;
    sbit  FSIZE1_C2FIFOCON25_bit at C2FIFOCON25.B17;
    sbit  FSIZE2_C2FIFOCON25_bit at C2FIFOCON25.B18;
    sbit  FSIZE3_C2FIFOCON25_bit at C2FIFOCON25.B19;
    sbit  FSIZE4_C2FIFOCON25_bit at C2FIFOCON25.B20;
sfr unsigned long   volatile C2FIFOCON25CLR   absolute 0xBF881994;
sfr unsigned long   volatile C2FIFOCON25SET   absolute 0xBF881998;
sfr unsigned long   volatile C2FIFOCON25INV   absolute 0xBF88199C;
sfr atomic unsigned long   volatile C2FIFOINT25      absolute 0xBF8819A0;
    sbit  RXNEMPTYIF_C2FIFOINT25_bit at C2FIFOINT25.B0;
    sbit  RXHALFIF_C2FIFOINT25_bit at C2FIFOINT25.B1;
    sbit  RXFULLIF_C2FIFOINT25_bit at C2FIFOINT25.B2;
    sbit  RXOVFLIF_C2FIFOINT25_bit at C2FIFOINT25.B3;
    sbit  TXEMPTYIF_C2FIFOINT25_bit at C2FIFOINT25.B8;
    sbit  TXHALFIF_C2FIFOINT25_bit at C2FIFOINT25.B9;
    sbit  TXNFULLIF_C2FIFOINT25_bit at C2FIFOINT25.B10;
    sbit  RXNEMPTYIE_C2FIFOINT25_bit at C2FIFOINT25.B16;
    sbit  RXHALFIE_C2FIFOINT25_bit at C2FIFOINT25.B17;
    sbit  RXFULLIE_C2FIFOINT25_bit at C2FIFOINT25.B18;
    sbit  RXOVFLIE_C2FIFOINT25_bit at C2FIFOINT25.B19;
    sbit  TXEMPTYIE_C2FIFOINT25_bit at C2FIFOINT25.B24;
    sbit  TXHALFIE_C2FIFOINT25_bit at C2FIFOINT25.B25;
    sbit  TXNFULLIE_C2FIFOINT25_bit at C2FIFOINT25.B26;
sfr unsigned long   volatile C2FIFOINT25CLR   absolute 0xBF8819A4;
sfr unsigned long   volatile C2FIFOINT25SET   absolute 0xBF8819A8;
sfr unsigned long   volatile C2FIFOINT25INV   absolute 0xBF8819AC;
sfr atomic unsigned long   volatile C2FIFOUA25       absolute 0xBF8819B0;
sfr unsigned long   volatile C2FIFOUA25CLR    absolute 0xBF8819B4;
sfr unsigned long   volatile C2FIFOUA25SET    absolute 0xBF8819B8;
sfr unsigned long   volatile C2FIFOUA25INV    absolute 0xBF8819BC;
sfr atomic unsigned long   volatile C2FIFOCI25       absolute 0xBF8819C0;
    sbit  CFIFOCI0_C2FIFOCI25_bit at C2FIFOCI25.B0;
    sbit  CFIFOCI1_C2FIFOCI25_bit at C2FIFOCI25.B1;
    sbit  CFIFOCI2_C2FIFOCI25_bit at C2FIFOCI25.B2;
    sbit  CFIFOCI3_C2FIFOCI25_bit at C2FIFOCI25.B3;
    sbit  CFIFOCI4_C2FIFOCI25_bit at C2FIFOCI25.B4;
sfr unsigned long   volatile C2FIFOCI25CLR    absolute 0xBF8819C4;
sfr unsigned long   volatile C2FIFOCI25SET    absolute 0xBF8819C8;
sfr unsigned long   volatile C2FIFOCI25INV    absolute 0xBF8819CC;
sfr atomic unsigned long   volatile C2FIFOCON26      absolute 0xBF8819D0;
    sbit  TXPRI0_C2FIFOCON26_bit at C2FIFOCON26.B0;
    sbit  TXPRI1_C2FIFOCON26_bit at C2FIFOCON26.B1;
    sbit  RTREN_C2FIFOCON26_bit at C2FIFOCON26.B2;
    sbit  TXREQ_C2FIFOCON26_bit at C2FIFOCON26.B3;
    sbit  TXERR_C2FIFOCON26_bit at C2FIFOCON26.B4;
    sbit  TXLARB_C2FIFOCON26_bit at C2FIFOCON26.B5;
    sbit  TXABAT_C2FIFOCON26_bit at C2FIFOCON26.B6;
    sbit  TXEN_C2FIFOCON26_bit at C2FIFOCON26.B7;
    sbit  DONLY_C2FIFOCON26_bit at C2FIFOCON26.B12;
    sbit  UINC_C2FIFOCON26_bit at C2FIFOCON26.B13;
    sbit  FRESET_C2FIFOCON26_bit at C2FIFOCON26.B14;
    sbit  FSIZE0_C2FIFOCON26_bit at C2FIFOCON26.B16;
    sbit  FSIZE1_C2FIFOCON26_bit at C2FIFOCON26.B17;
    sbit  FSIZE2_C2FIFOCON26_bit at C2FIFOCON26.B18;
    sbit  FSIZE3_C2FIFOCON26_bit at C2FIFOCON26.B19;
    sbit  FSIZE4_C2FIFOCON26_bit at C2FIFOCON26.B20;
sfr unsigned long   volatile C2FIFOCON26CLR   absolute 0xBF8819D4;
sfr unsigned long   volatile C2FIFOCON26SET   absolute 0xBF8819D8;
sfr unsigned long   volatile C2FIFOCON26INV   absolute 0xBF8819DC;
sfr atomic unsigned long   volatile C2FIFOINT26      absolute 0xBF8819E0;
    sbit  RXNEMPTYIF_C2FIFOINT26_bit at C2FIFOINT26.B0;
    sbit  RXHALFIF_C2FIFOINT26_bit at C2FIFOINT26.B1;
    sbit  RXFULLIF_C2FIFOINT26_bit at C2FIFOINT26.B2;
    sbit  RXOVFLIF_C2FIFOINT26_bit at C2FIFOINT26.B3;
    sbit  TXEMPTYIF_C2FIFOINT26_bit at C2FIFOINT26.B8;
    sbit  TXHALFIF_C2FIFOINT26_bit at C2FIFOINT26.B9;
    sbit  TXNFULLIF_C2FIFOINT26_bit at C2FIFOINT26.B10;
    sbit  RXNEMPTYIE_C2FIFOINT26_bit at C2FIFOINT26.B16;
    sbit  RXHALFIE_C2FIFOINT26_bit at C2FIFOINT26.B17;
    sbit  RXFULLIE_C2FIFOINT26_bit at C2FIFOINT26.B18;
    sbit  RXOVFLIE_C2FIFOINT26_bit at C2FIFOINT26.B19;
    sbit  TXEMPTYIE_C2FIFOINT26_bit at C2FIFOINT26.B24;
    sbit  TXHALFIE_C2FIFOINT26_bit at C2FIFOINT26.B25;
    sbit  TXNFULLIE_C2FIFOINT26_bit at C2FIFOINT26.B26;
sfr unsigned long   volatile C2FIFOINT26CLR   absolute 0xBF8819E4;
sfr unsigned long   volatile C2FIFOINT26SET   absolute 0xBF8819E8;
sfr unsigned long   volatile C2FIFOINT26INV   absolute 0xBF8819EC;
sfr atomic unsigned long   volatile C2FIFOUA26       absolute 0xBF8819F0;
sfr unsigned long   volatile C2FIFOUA26CLR    absolute 0xBF8819F4;
sfr unsigned long   volatile C2FIFOUA26SET    absolute 0xBF8819F8;
sfr unsigned long   volatile C2FIFOUA26INV    absolute 0xBF8819FC;
sfr atomic unsigned long   volatile C2FIFOCI26       absolute 0xBF881A00;
    sbit  CFIFOCI0_C2FIFOCI26_bit at C2FIFOCI26.B0;
    sbit  CFIFOCI1_C2FIFOCI26_bit at C2FIFOCI26.B1;
    sbit  CFIFOCI2_C2FIFOCI26_bit at C2FIFOCI26.B2;
    sbit  CFIFOCI3_C2FIFOCI26_bit at C2FIFOCI26.B3;
    sbit  CFIFOCI4_C2FIFOCI26_bit at C2FIFOCI26.B4;
sfr unsigned long   volatile C2FIFOCI26CLR    absolute 0xBF881A04;
sfr unsigned long   volatile C2FIFOCI26SET    absolute 0xBF881A08;
sfr unsigned long   volatile C2FIFOCI26INV    absolute 0xBF881A0C;
sfr atomic unsigned long   volatile C2FIFOCON27      absolute 0xBF881A10;
    sbit  TXPRI0_C2FIFOCON27_bit at C2FIFOCON27.B0;
    sbit  TXPRI1_C2FIFOCON27_bit at C2FIFOCON27.B1;
    sbit  RTREN_C2FIFOCON27_bit at C2FIFOCON27.B2;
    sbit  TXREQ_C2FIFOCON27_bit at C2FIFOCON27.B3;
    sbit  TXERR_C2FIFOCON27_bit at C2FIFOCON27.B4;
    sbit  TXLARB_C2FIFOCON27_bit at C2FIFOCON27.B5;
    sbit  TXABAT_C2FIFOCON27_bit at C2FIFOCON27.B6;
    sbit  TXEN_C2FIFOCON27_bit at C2FIFOCON27.B7;
    sbit  DONLY_C2FIFOCON27_bit at C2FIFOCON27.B12;
    sbit  UINC_C2FIFOCON27_bit at C2FIFOCON27.B13;
    sbit  FRESET_C2FIFOCON27_bit at C2FIFOCON27.B14;
    sbit  FSIZE0_C2FIFOCON27_bit at C2FIFOCON27.B16;
    sbit  FSIZE1_C2FIFOCON27_bit at C2FIFOCON27.B17;
    sbit  FSIZE2_C2FIFOCON27_bit at C2FIFOCON27.B18;
    sbit  FSIZE3_C2FIFOCON27_bit at C2FIFOCON27.B19;
    sbit  FSIZE4_C2FIFOCON27_bit at C2FIFOCON27.B20;
sfr unsigned long   volatile C2FIFOCON27CLR   absolute 0xBF881A14;
sfr unsigned long   volatile C2FIFOCON27SET   absolute 0xBF881A18;
sfr unsigned long   volatile C2FIFOCON27INV   absolute 0xBF881A1C;
sfr atomic unsigned long   volatile C2FIFOINT27      absolute 0xBF881A20;
    sbit  RXNEMPTYIF_C2FIFOINT27_bit at C2FIFOINT27.B0;
    sbit  RXHALFIF_C2FIFOINT27_bit at C2FIFOINT27.B1;
    sbit  RXFULLIF_C2FIFOINT27_bit at C2FIFOINT27.B2;
    sbit  RXOVFLIF_C2FIFOINT27_bit at C2FIFOINT27.B3;
    sbit  TXEMPTYIF_C2FIFOINT27_bit at C2FIFOINT27.B8;
    sbit  TXHALFIF_C2FIFOINT27_bit at C2FIFOINT27.B9;
    sbit  TXNFULLIF_C2FIFOINT27_bit at C2FIFOINT27.B10;
    sbit  RXNEMPTYIE_C2FIFOINT27_bit at C2FIFOINT27.B16;
    sbit  RXHALFIE_C2FIFOINT27_bit at C2FIFOINT27.B17;
    sbit  RXFULLIE_C2FIFOINT27_bit at C2FIFOINT27.B18;
    sbit  RXOVFLIE_C2FIFOINT27_bit at C2FIFOINT27.B19;
    sbit  TXEMPTYIE_C2FIFOINT27_bit at C2FIFOINT27.B24;
    sbit  TXHALFIE_C2FIFOINT27_bit at C2FIFOINT27.B25;
    sbit  TXNFULLIE_C2FIFOINT27_bit at C2FIFOINT27.B26;
sfr unsigned long   volatile C2FIFOINT27CLR   absolute 0xBF881A24;
sfr unsigned long   volatile C2FIFOINT27SET   absolute 0xBF881A28;
sfr unsigned long   volatile C2FIFOINT27INV   absolute 0xBF881A2C;
sfr atomic unsigned long   volatile C2FIFOUA27       absolute 0xBF881A30;
sfr unsigned long   volatile C2FIFOUA27CLR    absolute 0xBF881A34;
sfr unsigned long   volatile C2FIFOUA27SET    absolute 0xBF881A38;
sfr unsigned long   volatile C2FIFOUA27INV    absolute 0xBF881A3C;
sfr atomic unsigned long   volatile C2FIFOCI27       absolute 0xBF881A40;
    sbit  CFIFOCI0_C2FIFOCI27_bit at C2FIFOCI27.B0;
    sbit  CFIFOCI1_C2FIFOCI27_bit at C2FIFOCI27.B1;
    sbit  CFIFOCI2_C2FIFOCI27_bit at C2FIFOCI27.B2;
    sbit  CFIFOCI3_C2FIFOCI27_bit at C2FIFOCI27.B3;
    sbit  CFIFOCI4_C2FIFOCI27_bit at C2FIFOCI27.B4;
sfr unsigned long   volatile C2FIFOCI27CLR    absolute 0xBF881A44;
sfr unsigned long   volatile C2FIFOCI27SET    absolute 0xBF881A48;
sfr unsigned long   volatile C2FIFOCI27INV    absolute 0xBF881A4C;
sfr atomic unsigned long   volatile C2FIFOCON28      absolute 0xBF881A50;
    sbit  TXPRI0_C2FIFOCON28_bit at C2FIFOCON28.B0;
    sbit  TXPRI1_C2FIFOCON28_bit at C2FIFOCON28.B1;
    sbit  RTREN_C2FIFOCON28_bit at C2FIFOCON28.B2;
    sbit  TXREQ_C2FIFOCON28_bit at C2FIFOCON28.B3;
    sbit  TXERR_C2FIFOCON28_bit at C2FIFOCON28.B4;
    sbit  TXLARB_C2FIFOCON28_bit at C2FIFOCON28.B5;
    sbit  TXABAT_C2FIFOCON28_bit at C2FIFOCON28.B6;
    sbit  TXEN_C2FIFOCON28_bit at C2FIFOCON28.B7;
    sbit  DONLY_C2FIFOCON28_bit at C2FIFOCON28.B12;
    sbit  UINC_C2FIFOCON28_bit at C2FIFOCON28.B13;
    sbit  FRESET_C2FIFOCON28_bit at C2FIFOCON28.B14;
    sbit  FSIZE0_C2FIFOCON28_bit at C2FIFOCON28.B16;
    sbit  FSIZE1_C2FIFOCON28_bit at C2FIFOCON28.B17;
    sbit  FSIZE2_C2FIFOCON28_bit at C2FIFOCON28.B18;
    sbit  FSIZE3_C2FIFOCON28_bit at C2FIFOCON28.B19;
    sbit  FSIZE4_C2FIFOCON28_bit at C2FIFOCON28.B20;
sfr unsigned long   volatile C2FIFOCON28CLR   absolute 0xBF881A54;
sfr unsigned long   volatile C2FIFOCON28SET   absolute 0xBF881A58;
sfr unsigned long   volatile C2FIFOCON28INV   absolute 0xBF881A5C;
sfr atomic unsigned long   volatile C2FIFOINT28      absolute 0xBF881A60;
    sbit  RXNEMPTYIF_C2FIFOINT28_bit at C2FIFOINT28.B0;
    sbit  RXHALFIF_C2FIFOINT28_bit at C2FIFOINT28.B1;
    sbit  RXFULLIF_C2FIFOINT28_bit at C2FIFOINT28.B2;
    sbit  RXOVFLIF_C2FIFOINT28_bit at C2FIFOINT28.B3;
    sbit  TXEMPTYIF_C2FIFOINT28_bit at C2FIFOINT28.B8;
    sbit  TXHALFIF_C2FIFOINT28_bit at C2FIFOINT28.B9;
    sbit  TXNFULLIF_C2FIFOINT28_bit at C2FIFOINT28.B10;
    sbit  RXNEMPTYIE_C2FIFOINT28_bit at C2FIFOINT28.B16;
    sbit  RXHALFIE_C2FIFOINT28_bit at C2FIFOINT28.B17;
    sbit  RXFULLIE_C2FIFOINT28_bit at C2FIFOINT28.B18;
    sbit  RXOVFLIE_C2FIFOINT28_bit at C2FIFOINT28.B19;
    sbit  TXEMPTYIE_C2FIFOINT28_bit at C2FIFOINT28.B24;
    sbit  TXHALFIE_C2FIFOINT28_bit at C2FIFOINT28.B25;
    sbit  TXNFULLIE_C2FIFOINT28_bit at C2FIFOINT28.B26;
sfr unsigned long   volatile C2FIFOINT28CLR   absolute 0xBF881A64;
sfr unsigned long   volatile C2FIFOINT28SET   absolute 0xBF881A68;
sfr unsigned long   volatile C2FIFOINT28INV   absolute 0xBF881A6C;
sfr atomic unsigned long   volatile C2FIFOUA28       absolute 0xBF881A70;
sfr unsigned long   volatile C2FIFOUA28CLR    absolute 0xBF881A74;
sfr unsigned long   volatile C2FIFOUA28SET    absolute 0xBF881A78;
sfr unsigned long   volatile C2FIFOUA28INV    absolute 0xBF881A7C;
sfr atomic unsigned long   volatile C2FIFOCI28       absolute 0xBF881A80;
    sbit  CFIFOCI0_C2FIFOCI28_bit at C2FIFOCI28.B0;
    sbit  CFIFOCI1_C2FIFOCI28_bit at C2FIFOCI28.B1;
    sbit  CFIFOCI2_C2FIFOCI28_bit at C2FIFOCI28.B2;
    sbit  CFIFOCI3_C2FIFOCI28_bit at C2FIFOCI28.B3;
    sbit  CFIFOCI4_C2FIFOCI28_bit at C2FIFOCI28.B4;
sfr unsigned long   volatile C2FIFOCI28CLR    absolute 0xBF881A84;
sfr unsigned long   volatile C2FIFOCI28SET    absolute 0xBF881A88;
sfr unsigned long   volatile C2FIFOCI28INV    absolute 0xBF881A8C;
sfr atomic unsigned long   volatile C2FIFOCON29      absolute 0xBF881A90;
    sbit  TXPRI0_C2FIFOCON29_bit at C2FIFOCON29.B0;
    sbit  TXPRI1_C2FIFOCON29_bit at C2FIFOCON29.B1;
    sbit  RTREN_C2FIFOCON29_bit at C2FIFOCON29.B2;
    sbit  TXREQ_C2FIFOCON29_bit at C2FIFOCON29.B3;
    sbit  TXERR_C2FIFOCON29_bit at C2FIFOCON29.B4;
    sbit  TXLARB_C2FIFOCON29_bit at C2FIFOCON29.B5;
    sbit  TXABAT_C2FIFOCON29_bit at C2FIFOCON29.B6;
    sbit  TXEN_C2FIFOCON29_bit at C2FIFOCON29.B7;
    sbit  DONLY_C2FIFOCON29_bit at C2FIFOCON29.B12;
    sbit  UINC_C2FIFOCON29_bit at C2FIFOCON29.B13;
    sbit  FRESET_C2FIFOCON29_bit at C2FIFOCON29.B14;
    sbit  FSIZE0_C2FIFOCON29_bit at C2FIFOCON29.B16;
    sbit  FSIZE1_C2FIFOCON29_bit at C2FIFOCON29.B17;
    sbit  FSIZE2_C2FIFOCON29_bit at C2FIFOCON29.B18;
    sbit  FSIZE3_C2FIFOCON29_bit at C2FIFOCON29.B19;
    sbit  FSIZE4_C2FIFOCON29_bit at C2FIFOCON29.B20;
sfr unsigned long   volatile C2FIFOCON29CLR   absolute 0xBF881A94;
sfr unsigned long   volatile C2FIFOCON29SET   absolute 0xBF881A98;
sfr unsigned long   volatile C2FIFOCON29INV   absolute 0xBF881A9C;
sfr atomic unsigned long   volatile C2FIFOINT29      absolute 0xBF881AA0;
    sbit  RXNEMPTYIF_C2FIFOINT29_bit at C2FIFOINT29.B0;
    sbit  RXHALFIF_C2FIFOINT29_bit at C2FIFOINT29.B1;
    sbit  RXFULLIF_C2FIFOINT29_bit at C2FIFOINT29.B2;
    sbit  RXOVFLIF_C2FIFOINT29_bit at C2FIFOINT29.B3;
    sbit  TXEMPTYIF_C2FIFOINT29_bit at C2FIFOINT29.B8;
    sbit  TXHALFIF_C2FIFOINT29_bit at C2FIFOINT29.B9;
    sbit  TXNFULLIF_C2FIFOINT29_bit at C2FIFOINT29.B10;
    sbit  RXNEMPTYIE_C2FIFOINT29_bit at C2FIFOINT29.B16;
    sbit  RXHALFIE_C2FIFOINT29_bit at C2FIFOINT29.B17;
    sbit  RXFULLIE_C2FIFOINT29_bit at C2FIFOINT29.B18;
    sbit  RXOVFLIE_C2FIFOINT29_bit at C2FIFOINT29.B19;
    sbit  TXEMPTYIE_C2FIFOINT29_bit at C2FIFOINT29.B24;
    sbit  TXHALFIE_C2FIFOINT29_bit at C2FIFOINT29.B25;
    sbit  TXNFULLIE_C2FIFOINT29_bit at C2FIFOINT29.B26;
sfr unsigned long   volatile C2FIFOINT29CLR   absolute 0xBF881AA4;
sfr unsigned long   volatile C2FIFOINT29SET   absolute 0xBF881AA8;
sfr unsigned long   volatile C2FIFOINT29INV   absolute 0xBF881AAC;
sfr atomic unsigned long   volatile C2FIFOUA29       absolute 0xBF881AB0;
sfr unsigned long   volatile C2FIFOUA29CLR    absolute 0xBF881AB4;
sfr unsigned long   volatile C2FIFOUA29SET    absolute 0xBF881AB8;
sfr unsigned long   volatile C2FIFOUA29INV    absolute 0xBF881ABC;
sfr atomic unsigned long   volatile C2FIFOCI29       absolute 0xBF881AC0;
    sbit  CFIFOCI0_C2FIFOCI29_bit at C2FIFOCI29.B0;
    sbit  CFIFOCI1_C2FIFOCI29_bit at C2FIFOCI29.B1;
    sbit  CFIFOCI2_C2FIFOCI29_bit at C2FIFOCI29.B2;
    sbit  CFIFOCI3_C2FIFOCI29_bit at C2FIFOCI29.B3;
    sbit  CFIFOCI4_C2FIFOCI29_bit at C2FIFOCI29.B4;
sfr unsigned long   volatile C2FIFOCI29CLR    absolute 0xBF881AC4;
sfr unsigned long   volatile C2FIFOCI29SET    absolute 0xBF881AC8;
sfr unsigned long   volatile C2FIFOCI29INV    absolute 0xBF881ACC;
sfr atomic unsigned long   volatile C2FIFOCON30      absolute 0xBF881AD0;
    sbit  TXPRI0_C2FIFOCON30_bit at C2FIFOCON30.B0;
    sbit  TXPRI1_C2FIFOCON30_bit at C2FIFOCON30.B1;
    sbit  RTREN_C2FIFOCON30_bit at C2FIFOCON30.B2;
    sbit  TXREQ_C2FIFOCON30_bit at C2FIFOCON30.B3;
    sbit  TXERR_C2FIFOCON30_bit at C2FIFOCON30.B4;
    sbit  TXLARB_C2FIFOCON30_bit at C2FIFOCON30.B5;
    sbit  TXABAT_C2FIFOCON30_bit at C2FIFOCON30.B6;
    sbit  TXEN_C2FIFOCON30_bit at C2FIFOCON30.B7;
    sbit  DONLY_C2FIFOCON30_bit at C2FIFOCON30.B12;
    sbit  UINC_C2FIFOCON30_bit at C2FIFOCON30.B13;
    sbit  FRESET_C2FIFOCON30_bit at C2FIFOCON30.B14;
    sbit  FSIZE0_C2FIFOCON30_bit at C2FIFOCON30.B16;
    sbit  FSIZE1_C2FIFOCON30_bit at C2FIFOCON30.B17;
    sbit  FSIZE2_C2FIFOCON30_bit at C2FIFOCON30.B18;
    sbit  FSIZE3_C2FIFOCON30_bit at C2FIFOCON30.B19;
    sbit  FSIZE4_C2FIFOCON30_bit at C2FIFOCON30.B20;
sfr unsigned long   volatile C2FIFOCON30CLR   absolute 0xBF881AD4;
sfr unsigned long   volatile C2FIFOCON30SET   absolute 0xBF881AD8;
sfr unsigned long   volatile C2FIFOCON30INV   absolute 0xBF881ADC;
sfr atomic unsigned long   volatile C2FIFOINT30      absolute 0xBF881AE0;
    sbit  RXNEMPTYIF_C2FIFOINT30_bit at C2FIFOINT30.B0;
    sbit  RXHALFIF_C2FIFOINT30_bit at C2FIFOINT30.B1;
    sbit  RXFULLIF_C2FIFOINT30_bit at C2FIFOINT30.B2;
    sbit  RXOVFLIF_C2FIFOINT30_bit at C2FIFOINT30.B3;
    sbit  TXEMPTYIF_C2FIFOINT30_bit at C2FIFOINT30.B8;
    sbit  TXHALFIF_C2FIFOINT30_bit at C2FIFOINT30.B9;
    sbit  TXNFULLIF_C2FIFOINT30_bit at C2FIFOINT30.B10;
    sbit  RXNEMPTYIE_C2FIFOINT30_bit at C2FIFOINT30.B16;
    sbit  RXHALFIE_C2FIFOINT30_bit at C2FIFOINT30.B17;
    sbit  RXFULLIE_C2FIFOINT30_bit at C2FIFOINT30.B18;
    sbit  RXOVFLIE_C2FIFOINT30_bit at C2FIFOINT30.B19;
    sbit  TXEMPTYIE_C2FIFOINT30_bit at C2FIFOINT30.B24;
    sbit  TXHALFIE_C2FIFOINT30_bit at C2FIFOINT30.B25;
    sbit  TXNFULLIE_C2FIFOINT30_bit at C2FIFOINT30.B26;
sfr unsigned long   volatile C2FIFOINT30CLR   absolute 0xBF881AE4;
sfr unsigned long   volatile C2FIFOINT30SET   absolute 0xBF881AE8;
sfr unsigned long   volatile C2FIFOINT30INV   absolute 0xBF881AEC;
sfr atomic unsigned long   volatile C2FIFOUA30       absolute 0xBF881AF0;
sfr unsigned long   volatile C2FIFOUA30CLR    absolute 0xBF881AF4;
sfr unsigned long   volatile C2FIFOUA30SET    absolute 0xBF881AF8;
sfr unsigned long   volatile C2FIFOUA30INV    absolute 0xBF881AFC;
sfr atomic unsigned long   volatile C2FIFOCI30       absolute 0xBF881B00;
    sbit  CFIFOCI0_C2FIFOCI30_bit at C2FIFOCI30.B0;
    sbit  CFIFOCI1_C2FIFOCI30_bit at C2FIFOCI30.B1;
    sbit  CFIFOCI2_C2FIFOCI30_bit at C2FIFOCI30.B2;
    sbit  CFIFOCI3_C2FIFOCI30_bit at C2FIFOCI30.B3;
    sbit  CFIFOCI4_C2FIFOCI30_bit at C2FIFOCI30.B4;
sfr unsigned long   volatile C2FIFOCI30CLR    absolute 0xBF881B04;
sfr unsigned long   volatile C2FIFOCI30SET    absolute 0xBF881B08;
sfr unsigned long   volatile C2FIFOCI30INV    absolute 0xBF881B0C;
sfr atomic unsigned long   volatile C2FIFOCON31      absolute 0xBF881B10;
    sbit  TXPRI0_C2FIFOCON31_bit at C2FIFOCON31.B0;
    sbit  TXPRI1_C2FIFOCON31_bit at C2FIFOCON31.B1;
    sbit  RTREN_C2FIFOCON31_bit at C2FIFOCON31.B2;
    sbit  TXREQ_C2FIFOCON31_bit at C2FIFOCON31.B3;
    sbit  TXERR_C2FIFOCON31_bit at C2FIFOCON31.B4;
    sbit  TXLARB_C2FIFOCON31_bit at C2FIFOCON31.B5;
    sbit  TXABAT_C2FIFOCON31_bit at C2FIFOCON31.B6;
    sbit  TXEN_C2FIFOCON31_bit at C2FIFOCON31.B7;
    sbit  DONLY_C2FIFOCON31_bit at C2FIFOCON31.B12;
    sbit  UINC_C2FIFOCON31_bit at C2FIFOCON31.B13;
    sbit  FRESET_C2FIFOCON31_bit at C2FIFOCON31.B14;
    sbit  FSIZE0_C2FIFOCON31_bit at C2FIFOCON31.B16;
    sbit  FSIZE1_C2FIFOCON31_bit at C2FIFOCON31.B17;
    sbit  FSIZE2_C2FIFOCON31_bit at C2FIFOCON31.B18;
    sbit  FSIZE3_C2FIFOCON31_bit at C2FIFOCON31.B19;
    sbit  FSIZE4_C2FIFOCON31_bit at C2FIFOCON31.B20;
sfr unsigned long   volatile C2FIFOCON31CLR   absolute 0xBF881B14;
sfr unsigned long   volatile C2FIFOCON31SET   absolute 0xBF881B18;
sfr unsigned long   volatile C2FIFOCON31INV   absolute 0xBF881B1C;
sfr atomic unsigned long   volatile C2FIFOINT31      absolute 0xBF881B20;
    sbit  RXNEMPTYIF_C2FIFOINT31_bit at C2FIFOINT31.B0;
    sbit  RXHALFIF_C2FIFOINT31_bit at C2FIFOINT31.B1;
    sbit  RXFULLIF_C2FIFOINT31_bit at C2FIFOINT31.B2;
    sbit  RXOVFLIF_C2FIFOINT31_bit at C2FIFOINT31.B3;
    sbit  TXEMPTYIF_C2FIFOINT31_bit at C2FIFOINT31.B8;
    sbit  TXHALFIF_C2FIFOINT31_bit at C2FIFOINT31.B9;
    sbit  TXNFULLIF_C2FIFOINT31_bit at C2FIFOINT31.B10;
    sbit  RXNEMPTYIE_C2FIFOINT31_bit at C2FIFOINT31.B16;
    sbit  RXHALFIE_C2FIFOINT31_bit at C2FIFOINT31.B17;
    sbit  RXFULLIE_C2FIFOINT31_bit at C2FIFOINT31.B18;
    sbit  RXOVFLIE_C2FIFOINT31_bit at C2FIFOINT31.B19;
    sbit  TXEMPTYIE_C2FIFOINT31_bit at C2FIFOINT31.B24;
    sbit  TXHALFIE_C2FIFOINT31_bit at C2FIFOINT31.B25;
    sbit  TXNFULLIE_C2FIFOINT31_bit at C2FIFOINT31.B26;
sfr unsigned long   volatile C2FIFOINT31CLR   absolute 0xBF881B24;
sfr unsigned long   volatile C2FIFOINT31SET   absolute 0xBF881B28;
sfr unsigned long   volatile C2FIFOINT31INV   absolute 0xBF881B2C;
sfr atomic unsigned long   volatile C2FIFOUA31       absolute 0xBF881B30;
sfr unsigned long   volatile C2FIFOUA31CLR    absolute 0xBF881B34;
sfr unsigned long   volatile C2FIFOUA31SET    absolute 0xBF881B38;
sfr unsigned long   volatile C2FIFOUA31INV    absolute 0xBF881B3C;
sfr atomic unsigned long   volatile C2FIFOCI31       absolute 0xBF881B40;
    sbit  CFIFOCI0_C2FIFOCI31_bit at C2FIFOCI31.B0;
    sbit  CFIFOCI1_C2FIFOCI31_bit at C2FIFOCI31.B1;
    sbit  CFIFOCI2_C2FIFOCI31_bit at C2FIFOCI31.B2;
    sbit  CFIFOCI3_C2FIFOCI31_bit at C2FIFOCI31.B3;
    sbit  CFIFOCI4_C2FIFOCI31_bit at C2FIFOCI31.B4;
sfr unsigned long   volatile C2FIFOCI31CLR    absolute 0xBF881B44;
sfr unsigned long   volatile C2FIFOCI31SET    absolute 0xBF881B48;
sfr unsigned long   volatile C2FIFOCI31INV    absolute 0xBF881B4C;
sfr atomic unsigned long   volatile ETHCON1          absolute 0xBF882000;
    const register unsigned short int BUFCDEC = 0;
    sbit  BUFCDEC_bit at ETHCON1.B0;
    const register unsigned short int MANFC = 4;
    sbit  MANFC_bit at ETHCON1.B4;
    const register unsigned short int AUTOFC = 7;
    sbit  AUTOFC_bit at ETHCON1.B7;
    const register unsigned short int RXEN = 8;
    sbit  RXEN_bit at ETHCON1.B8;
    const register unsigned short int TXRTS = 9;
    sbit  TXRTS_bit at ETHCON1.B9;
    sbit  SIDL_ETHCON1_bit at ETHCON1.B13;
    sbit  ON_ETHCON1_bit at ETHCON1.B15;
    const register unsigned short int PTV0 = 16;
    sbit  PTV0_bit at ETHCON1.B16;
    const register unsigned short int PTV1 = 17;
    sbit  PTV1_bit at ETHCON1.B17;
    const register unsigned short int PTV2 = 18;
    sbit  PTV2_bit at ETHCON1.B18;
    const register unsigned short int PTV3 = 19;
    sbit  PTV3_bit at ETHCON1.B19;
    const register unsigned short int PTV4 = 20;
    sbit  PTV4_bit at ETHCON1.B20;
    const register unsigned short int PTV5 = 21;
    sbit  PTV5_bit at ETHCON1.B21;
    const register unsigned short int PTV6 = 22;
    sbit  PTV6_bit at ETHCON1.B22;
    const register unsigned short int PTV7 = 23;
    sbit  PTV7_bit at ETHCON1.B23;
    const register unsigned short int PTV8 = 24;
    sbit  PTV8_bit at ETHCON1.B24;
    const register unsigned short int PTV9 = 25;
    sbit  PTV9_bit at ETHCON1.B25;
    const register unsigned short int PTV10 = 26;
    sbit  PTV10_bit at ETHCON1.B26;
    const register unsigned short int PTV11 = 27;
    sbit  PTV11_bit at ETHCON1.B27;
    const register unsigned short int PTV12 = 28;
    sbit  PTV12_bit at ETHCON1.B28;
    const register unsigned short int PTV13 = 29;
    sbit  PTV13_bit at ETHCON1.B29;
    const register unsigned short int PTV14 = 30;
    sbit  PTV14_bit at ETHCON1.B30;
    const register unsigned short int PTV15 = 31;
    sbit  PTV15_bit at ETHCON1.B31;
sfr unsigned long   volatile ETHCON1CLR       absolute 0xBF882004;
sfr unsigned long   volatile ETHCON1SET       absolute 0xBF882008;
sfr unsigned long   volatile ETHCON1INV       absolute 0xBF88200C;
sfr atomic unsigned long   volatile ETHCON2          absolute 0xBF882010;
    const register unsigned short int RXBUF_SZ0 = 4;
    sbit  RXBUF_SZ0_bit at ETHCON2.B4;
    const register unsigned short int RXBUF_SZ1 = 5;
    sbit  RXBUF_SZ1_bit at ETHCON2.B5;
    const register unsigned short int RXBUF_SZ2 = 6;
    sbit  RXBUF_SZ2_bit at ETHCON2.B6;
    const register unsigned short int RXBUF_SZ3 = 7;
    sbit  RXBUF_SZ3_bit at ETHCON2.B7;
    const register unsigned short int RXBUF_SZ4 = 8;
    sbit  RXBUF_SZ4_bit at ETHCON2.B8;
    const register unsigned short int RXBUF_SZ5 = 9;
    sbit  RXBUF_SZ5_bit at ETHCON2.B9;
    const register unsigned short int RXBUF_SZ6 = 10;
    sbit  RXBUF_SZ6_bit at ETHCON2.B10;
sfr unsigned long   volatile ETHCON2CLR       absolute 0xBF882014;
sfr unsigned long   volatile ETHCON2SET       absolute 0xBF882018;
sfr unsigned long   volatile ETHCON2INV       absolute 0xBF88201C;
sfr atomic unsigned long   volatile ETHTXST          absolute 0xBF882020;
    const register unsigned short int TXSTADDR0 = 2;
    sbit  TXSTADDR0_bit at ETHTXST.B2;
    const register unsigned short int TXSTADDR1 = 3;
    sbit  TXSTADDR1_bit at ETHTXST.B3;
    const register unsigned short int TXSTADDR2 = 4;
    sbit  TXSTADDR2_bit at ETHTXST.B4;
    const register unsigned short int TXSTADDR3 = 5;
    sbit  TXSTADDR3_bit at ETHTXST.B5;
    const register unsigned short int TXSTADDR4 = 6;
    sbit  TXSTADDR4_bit at ETHTXST.B6;
    const register unsigned short int TXSTADDR5 = 7;
    sbit  TXSTADDR5_bit at ETHTXST.B7;
    const register unsigned short int TXSTADDR6 = 8;
    sbit  TXSTADDR6_bit at ETHTXST.B8;
    const register unsigned short int TXSTADDR7 = 9;
    sbit  TXSTADDR7_bit at ETHTXST.B9;
    const register unsigned short int TXSTADDR8 = 10;
    sbit  TXSTADDR8_bit at ETHTXST.B10;
    const register unsigned short int TXSTADDR9 = 11;
    sbit  TXSTADDR9_bit at ETHTXST.B11;
    const register unsigned short int TXSTADDR10 = 12;
    sbit  TXSTADDR10_bit at ETHTXST.B12;
    const register unsigned short int TXSTADDR11 = 13;
    sbit  TXSTADDR11_bit at ETHTXST.B13;
    const register unsigned short int TXSTADDR12 = 14;
    sbit  TXSTADDR12_bit at ETHTXST.B14;
    const register unsigned short int TXSTADDR13 = 15;
    sbit  TXSTADDR13_bit at ETHTXST.B15;
    const register unsigned short int TXSTADDR14 = 16;
    sbit  TXSTADDR14_bit at ETHTXST.B16;
    const register unsigned short int TXSTADDR15 = 17;
    sbit  TXSTADDR15_bit at ETHTXST.B17;
    const register unsigned short int TXSTADDR16 = 18;
    sbit  TXSTADDR16_bit at ETHTXST.B18;
    const register unsigned short int TXSTADDR17 = 19;
    sbit  TXSTADDR17_bit at ETHTXST.B19;
    const register unsigned short int TXSTADDR18 = 20;
    sbit  TXSTADDR18_bit at ETHTXST.B20;
    const register unsigned short int TXSTADDR19 = 21;
    sbit  TXSTADDR19_bit at ETHTXST.B21;
    const register unsigned short int TXSTADDR20 = 22;
    sbit  TXSTADDR20_bit at ETHTXST.B22;
    const register unsigned short int TXSTADDR21 = 23;
    sbit  TXSTADDR21_bit at ETHTXST.B23;
    const register unsigned short int TXSTADDR22 = 24;
    sbit  TXSTADDR22_bit at ETHTXST.B24;
    const register unsigned short int TXSTADDR23 = 25;
    sbit  TXSTADDR23_bit at ETHTXST.B25;
    const register unsigned short int TXSTADDR24 = 26;
    sbit  TXSTADDR24_bit at ETHTXST.B26;
    const register unsigned short int TXSTADDR25 = 27;
    sbit  TXSTADDR25_bit at ETHTXST.B27;
    const register unsigned short int TXSTADDR26 = 28;
    sbit  TXSTADDR26_bit at ETHTXST.B28;
    const register unsigned short int TXSTADDR27 = 29;
    sbit  TXSTADDR27_bit at ETHTXST.B29;
    const register unsigned short int TXSTADDR28 = 30;
    sbit  TXSTADDR28_bit at ETHTXST.B30;
    const register unsigned short int TXSTADDR29 = 31;
    sbit  TXSTADDR29_bit at ETHTXST.B31;
sfr unsigned long   volatile ETHTXSTCLR       absolute 0xBF882024;
sfr unsigned long   volatile ETHTXSTSET       absolute 0xBF882028;
sfr unsigned long   volatile ETHTXSTINV       absolute 0xBF88202C;
sfr atomic unsigned long   volatile ETHRXST          absolute 0xBF882030;
    const register unsigned short int RXSTADDR0 = 2;
    sbit  RXSTADDR0_bit at ETHRXST.B2;
    const register unsigned short int RXSTADDR1 = 3;
    sbit  RXSTADDR1_bit at ETHRXST.B3;
    const register unsigned short int RXSTADDR2 = 4;
    sbit  RXSTADDR2_bit at ETHRXST.B4;
    const register unsigned short int RXSTADDR3 = 5;
    sbit  RXSTADDR3_bit at ETHRXST.B5;
    const register unsigned short int RXSTADDR4 = 6;
    sbit  RXSTADDR4_bit at ETHRXST.B6;
    const register unsigned short int RXSTADDR5 = 7;
    sbit  RXSTADDR5_bit at ETHRXST.B7;
    const register unsigned short int RXSTADDR6 = 8;
    sbit  RXSTADDR6_bit at ETHRXST.B8;
    const register unsigned short int RXSTADDR7 = 9;
    sbit  RXSTADDR7_bit at ETHRXST.B9;
    const register unsigned short int RXSTADDR8 = 10;
    sbit  RXSTADDR8_bit at ETHRXST.B10;
    const register unsigned short int RXSTADDR9 = 11;
    sbit  RXSTADDR9_bit at ETHRXST.B11;
    const register unsigned short int RXSTADDR10 = 12;
    sbit  RXSTADDR10_bit at ETHRXST.B12;
    const register unsigned short int RXSTADDR11 = 13;
    sbit  RXSTADDR11_bit at ETHRXST.B13;
    const register unsigned short int RXSTADDR12 = 14;
    sbit  RXSTADDR12_bit at ETHRXST.B14;
    const register unsigned short int RXSTADDR13 = 15;
    sbit  RXSTADDR13_bit at ETHRXST.B15;
    const register unsigned short int RXSTADDR14 = 16;
    sbit  RXSTADDR14_bit at ETHRXST.B16;
    const register unsigned short int RXSTADDR15 = 17;
    sbit  RXSTADDR15_bit at ETHRXST.B17;
    const register unsigned short int RXSTADDR16 = 18;
    sbit  RXSTADDR16_bit at ETHRXST.B18;
    const register unsigned short int RXSTADDR17 = 19;
    sbit  RXSTADDR17_bit at ETHRXST.B19;
    const register unsigned short int RXSTADDR18 = 20;
    sbit  RXSTADDR18_bit at ETHRXST.B20;
    const register unsigned short int RXSTADDR19 = 21;
    sbit  RXSTADDR19_bit at ETHRXST.B21;
    const register unsigned short int RXSTADDR20 = 22;
    sbit  RXSTADDR20_bit at ETHRXST.B22;
    const register unsigned short int RXSTADDR21 = 23;
    sbit  RXSTADDR21_bit at ETHRXST.B23;
    const register unsigned short int RXSTADDR22 = 24;
    sbit  RXSTADDR22_bit at ETHRXST.B24;
    const register unsigned short int RXSTADDR23 = 25;
    sbit  RXSTADDR23_bit at ETHRXST.B25;
    const register unsigned short int RXSTADDR24 = 26;
    sbit  RXSTADDR24_bit at ETHRXST.B26;
    const register unsigned short int RXSTADDR25 = 27;
    sbit  RXSTADDR25_bit at ETHRXST.B27;
    const register unsigned short int RXSTADDR26 = 28;
    sbit  RXSTADDR26_bit at ETHRXST.B28;
    const register unsigned short int RXSTADDR27 = 29;
    sbit  RXSTADDR27_bit at ETHRXST.B29;
    const register unsigned short int RXSTADDR28 = 30;
    sbit  RXSTADDR28_bit at ETHRXST.B30;
    const register unsigned short int RXSTADDR29 = 31;
    sbit  RXSTADDR29_bit at ETHRXST.B31;
sfr unsigned long   volatile ETHRXSTCLR       absolute 0xBF882034;
sfr unsigned long   volatile ETHRXSTSET       absolute 0xBF882038;
sfr unsigned long   volatile ETHRXSTINV       absolute 0xBF88203C;
sfr atomic unsigned long   volatile ETHHT0           absolute 0xBF882040;
    const register unsigned short int HTLOWER0 = 0;
    sbit  HTLOWER0_bit at ETHHT0.B0;
    const register unsigned short int HTLOWER1 = 1;
    sbit  HTLOWER1_bit at ETHHT0.B1;
    const register unsigned short int HTLOWER2 = 2;
    sbit  HTLOWER2_bit at ETHHT0.B2;
    const register unsigned short int HTLOWER3 = 3;
    sbit  HTLOWER3_bit at ETHHT0.B3;
    const register unsigned short int HTLOWER4 = 4;
    sbit  HTLOWER4_bit at ETHHT0.B4;
    const register unsigned short int HTLOWER5 = 5;
    sbit  HTLOWER5_bit at ETHHT0.B5;
    const register unsigned short int HTLOWER6 = 6;
    sbit  HTLOWER6_bit at ETHHT0.B6;
    const register unsigned short int HTLOWER7 = 7;
    sbit  HTLOWER7_bit at ETHHT0.B7;
    const register unsigned short int HTLOWER8 = 8;
    sbit  HTLOWER8_bit at ETHHT0.B8;
    const register unsigned short int HTLOWER9 = 9;
    sbit  HTLOWER9_bit at ETHHT0.B9;
    const register unsigned short int HTLOWER10 = 10;
    sbit  HTLOWER10_bit at ETHHT0.B10;
    const register unsigned short int HTLOWER11 = 11;
    sbit  HTLOWER11_bit at ETHHT0.B11;
    const register unsigned short int HTLOWER12 = 12;
    sbit  HTLOWER12_bit at ETHHT0.B12;
    const register unsigned short int HTLOWER13 = 13;
    sbit  HTLOWER13_bit at ETHHT0.B13;
    const register unsigned short int HTLOWER14 = 14;
    sbit  HTLOWER14_bit at ETHHT0.B14;
    const register unsigned short int HTLOWER15 = 15;
    sbit  HTLOWER15_bit at ETHHT0.B15;
    const register unsigned short int HTLOWER16 = 16;
    sbit  HTLOWER16_bit at ETHHT0.B16;
    const register unsigned short int HTLOWER17 = 17;
    sbit  HTLOWER17_bit at ETHHT0.B17;
    const register unsigned short int HTLOWER18 = 18;
    sbit  HTLOWER18_bit at ETHHT0.B18;
    const register unsigned short int HTLOWER19 = 19;
    sbit  HTLOWER19_bit at ETHHT0.B19;
    const register unsigned short int HTLOWER20 = 20;
    sbit  HTLOWER20_bit at ETHHT0.B20;
    const register unsigned short int HTLOWER21 = 21;
    sbit  HTLOWER21_bit at ETHHT0.B21;
    const register unsigned short int HTLOWER22 = 22;
    sbit  HTLOWER22_bit at ETHHT0.B22;
    const register unsigned short int HTLOWER23 = 23;
    sbit  HTLOWER23_bit at ETHHT0.B23;
    const register unsigned short int HTLOWER24 = 24;
    sbit  HTLOWER24_bit at ETHHT0.B24;
    const register unsigned short int HTLOWER25 = 25;
    sbit  HTLOWER25_bit at ETHHT0.B25;
    const register unsigned short int HTLOWER26 = 26;
    sbit  HTLOWER26_bit at ETHHT0.B26;
    const register unsigned short int HTLOWER27 = 27;
    sbit  HTLOWER27_bit at ETHHT0.B27;
    const register unsigned short int HTLOWER28 = 28;
    sbit  HTLOWER28_bit at ETHHT0.B28;
    const register unsigned short int HTLOWER29 = 29;
    sbit  HTLOWER29_bit at ETHHT0.B29;
    const register unsigned short int HTLOWER30 = 30;
    sbit  HTLOWER30_bit at ETHHT0.B30;
    const register unsigned short int HTLOWER31 = 31;
    sbit  HTLOWER31_bit at ETHHT0.B31;
sfr unsigned long   volatile ETHHT0CLR        absolute 0xBF882044;
sfr unsigned long   volatile ETHHT0SET        absolute 0xBF882048;
sfr unsigned long   volatile ETHHT0INV        absolute 0xBF88204C;
sfr atomic unsigned long   volatile ETHHT1           absolute 0xBF882050;
    const register unsigned short int HTUPPER0 = 0;
    sbit  HTUPPER0_bit at ETHHT1.B0;
    const register unsigned short int HTUPPER1 = 1;
    sbit  HTUPPER1_bit at ETHHT1.B1;
    const register unsigned short int HTUPPER2 = 2;
    sbit  HTUPPER2_bit at ETHHT1.B2;
    const register unsigned short int HTUPPER3 = 3;
    sbit  HTUPPER3_bit at ETHHT1.B3;
    const register unsigned short int HTUPPER4 = 4;
    sbit  HTUPPER4_bit at ETHHT1.B4;
    const register unsigned short int HTUPPER5 = 5;
    sbit  HTUPPER5_bit at ETHHT1.B5;
    const register unsigned short int HTUPPER6 = 6;
    sbit  HTUPPER6_bit at ETHHT1.B6;
    const register unsigned short int HTUPPER7 = 7;
    sbit  HTUPPER7_bit at ETHHT1.B7;
    const register unsigned short int HTUPPER8 = 8;
    sbit  HTUPPER8_bit at ETHHT1.B8;
    const register unsigned short int HTUPPER9 = 9;
    sbit  HTUPPER9_bit at ETHHT1.B9;
    const register unsigned short int HTUPPER10 = 10;
    sbit  HTUPPER10_bit at ETHHT1.B10;
    const register unsigned short int HTUPPER11 = 11;
    sbit  HTUPPER11_bit at ETHHT1.B11;
    const register unsigned short int HTUPPER12 = 12;
    sbit  HTUPPER12_bit at ETHHT1.B12;
    const register unsigned short int HTUPPER13 = 13;
    sbit  HTUPPER13_bit at ETHHT1.B13;
    const register unsigned short int HTUPPER14 = 14;
    sbit  HTUPPER14_bit at ETHHT1.B14;
    const register unsigned short int HTUPPER15 = 15;
    sbit  HTUPPER15_bit at ETHHT1.B15;
    const register unsigned short int HTUPPER16 = 16;
    sbit  HTUPPER16_bit at ETHHT1.B16;
    const register unsigned short int HTUPPER17 = 17;
    sbit  HTUPPER17_bit at ETHHT1.B17;
    const register unsigned short int HTUPPER18 = 18;
    sbit  HTUPPER18_bit at ETHHT1.B18;
    const register unsigned short int HTUPPER19 = 19;
    sbit  HTUPPER19_bit at ETHHT1.B19;
    const register unsigned short int HTUPPER20 = 20;
    sbit  HTUPPER20_bit at ETHHT1.B20;
    const register unsigned short int HTUPPER21 = 21;
    sbit  HTUPPER21_bit at ETHHT1.B21;
    const register unsigned short int HTUPPER22 = 22;
    sbit  HTUPPER22_bit at ETHHT1.B22;
    const register unsigned short int HTUPPER23 = 23;
    sbit  HTUPPER23_bit at ETHHT1.B23;
    const register unsigned short int HTUPPER24 = 24;
    sbit  HTUPPER24_bit at ETHHT1.B24;
    const register unsigned short int HTUPPER25 = 25;
    sbit  HTUPPER25_bit at ETHHT1.B25;
    const register unsigned short int HTUPPER26 = 26;
    sbit  HTUPPER26_bit at ETHHT1.B26;
    const register unsigned short int HTUPPER27 = 27;
    sbit  HTUPPER27_bit at ETHHT1.B27;
    const register unsigned short int HTUPPER28 = 28;
    sbit  HTUPPER28_bit at ETHHT1.B28;
    const register unsigned short int HTUPPER29 = 29;
    sbit  HTUPPER29_bit at ETHHT1.B29;
    const register unsigned short int HTUPPER30 = 30;
    sbit  HTUPPER30_bit at ETHHT1.B30;
    const register unsigned short int HTUPPER31 = 31;
    sbit  HTUPPER31_bit at ETHHT1.B31;
sfr unsigned long   volatile ETHHT1CLR        absolute 0xBF882054;
sfr unsigned long   volatile ETHHT1SET        absolute 0xBF882058;
sfr unsigned long   volatile ETHHT1INV        absolute 0xBF88205C;
sfr atomic unsigned long   volatile ETHPMM0          absolute 0xBF882060;
    const register unsigned short int PMMLOWER0 = 0;
    sbit  PMMLOWER0_bit at ETHPMM0.B0;
    const register unsigned short int PMMLOWER1 = 1;
    sbit  PMMLOWER1_bit at ETHPMM0.B1;
    const register unsigned short int PMMLOWER2 = 2;
    sbit  PMMLOWER2_bit at ETHPMM0.B2;
    const register unsigned short int PMMLOWER3 = 3;
    sbit  PMMLOWER3_bit at ETHPMM0.B3;
    const register unsigned short int PMMLOWER4 = 4;
    sbit  PMMLOWER4_bit at ETHPMM0.B4;
    const register unsigned short int PMMLOWER5 = 5;
    sbit  PMMLOWER5_bit at ETHPMM0.B5;
    const register unsigned short int PMMLOWER6 = 6;
    sbit  PMMLOWER6_bit at ETHPMM0.B6;
    const register unsigned short int PMMLOWER7 = 7;
    sbit  PMMLOWER7_bit at ETHPMM0.B7;
    const register unsigned short int PMMLOWER8 = 8;
    sbit  PMMLOWER8_bit at ETHPMM0.B8;
    const register unsigned short int PMMLOWER9 = 9;
    sbit  PMMLOWER9_bit at ETHPMM0.B9;
    const register unsigned short int PMMLOWER10 = 10;
    sbit  PMMLOWER10_bit at ETHPMM0.B10;
    const register unsigned short int PMMLOWER11 = 11;
    sbit  PMMLOWER11_bit at ETHPMM0.B11;
    const register unsigned short int PMMLOWER12 = 12;
    sbit  PMMLOWER12_bit at ETHPMM0.B12;
    const register unsigned short int PMMLOWER13 = 13;
    sbit  PMMLOWER13_bit at ETHPMM0.B13;
    const register unsigned short int PMMLOWER14 = 14;
    sbit  PMMLOWER14_bit at ETHPMM0.B14;
    const register unsigned short int PMMLOWER15 = 15;
    sbit  PMMLOWER15_bit at ETHPMM0.B15;
    const register unsigned short int PMMLOWER16 = 16;
    sbit  PMMLOWER16_bit at ETHPMM0.B16;
    const register unsigned short int PMMLOWER17 = 17;
    sbit  PMMLOWER17_bit at ETHPMM0.B17;
    const register unsigned short int PMMLOWER18 = 18;
    sbit  PMMLOWER18_bit at ETHPMM0.B18;
    const register unsigned short int PMMLOWER19 = 19;
    sbit  PMMLOWER19_bit at ETHPMM0.B19;
    const register unsigned short int PMMLOWER20 = 20;
    sbit  PMMLOWER20_bit at ETHPMM0.B20;
    const register unsigned short int PMMLOWER21 = 21;
    sbit  PMMLOWER21_bit at ETHPMM0.B21;
    const register unsigned short int PMMLOWER22 = 22;
    sbit  PMMLOWER22_bit at ETHPMM0.B22;
    const register unsigned short int PMMLOWER23 = 23;
    sbit  PMMLOWER23_bit at ETHPMM0.B23;
    const register unsigned short int PMMLOWER24 = 24;
    sbit  PMMLOWER24_bit at ETHPMM0.B24;
    const register unsigned short int PMMLOWER25 = 25;
    sbit  PMMLOWER25_bit at ETHPMM0.B25;
    const register unsigned short int PMMLOWER26 = 26;
    sbit  PMMLOWER26_bit at ETHPMM0.B26;
    const register unsigned short int PMMLOWER27 = 27;
    sbit  PMMLOWER27_bit at ETHPMM0.B27;
    const register unsigned short int PMMLOWER28 = 28;
    sbit  PMMLOWER28_bit at ETHPMM0.B28;
    const register unsigned short int PMMLOWER29 = 29;
    sbit  PMMLOWER29_bit at ETHPMM0.B29;
    const register unsigned short int PMMLOWER30 = 30;
    sbit  PMMLOWER30_bit at ETHPMM0.B30;
    const register unsigned short int PMMLOWER31 = 31;
    sbit  PMMLOWER31_bit at ETHPMM0.B31;
sfr unsigned long   volatile ETHPMM0CLR       absolute 0xBF882064;
sfr unsigned long   volatile ETHPMM0SET       absolute 0xBF882068;
sfr unsigned long   volatile ETHPMM0INV       absolute 0xBF88206C;
sfr atomic unsigned long   volatile ETHPMM1          absolute 0xBF882070;
    const register unsigned short int PMMUPPER0 = 0;
    sbit  PMMUPPER0_bit at ETHPMM1.B0;
    const register unsigned short int PMMUPPER1 = 1;
    sbit  PMMUPPER1_bit at ETHPMM1.B1;
    const register unsigned short int PMMUPPER2 = 2;
    sbit  PMMUPPER2_bit at ETHPMM1.B2;
    const register unsigned short int PMMUPPER3 = 3;
    sbit  PMMUPPER3_bit at ETHPMM1.B3;
    const register unsigned short int PMMUPPER4 = 4;
    sbit  PMMUPPER4_bit at ETHPMM1.B4;
    const register unsigned short int PMMUPPER5 = 5;
    sbit  PMMUPPER5_bit at ETHPMM1.B5;
    const register unsigned short int PMMUPPER6 = 6;
    sbit  PMMUPPER6_bit at ETHPMM1.B6;
    const register unsigned short int PMMUPPER7 = 7;
    sbit  PMMUPPER7_bit at ETHPMM1.B7;
    const register unsigned short int PMMUPPER8 = 8;
    sbit  PMMUPPER8_bit at ETHPMM1.B8;
    const register unsigned short int PMMUPPER9 = 9;
    sbit  PMMUPPER9_bit at ETHPMM1.B9;
    const register unsigned short int PMMUPPER10 = 10;
    sbit  PMMUPPER10_bit at ETHPMM1.B10;
    const register unsigned short int PMMUPPER11 = 11;
    sbit  PMMUPPER11_bit at ETHPMM1.B11;
    const register unsigned short int PMMUPPER12 = 12;
    sbit  PMMUPPER12_bit at ETHPMM1.B12;
    const register unsigned short int PMMUPPER13 = 13;
    sbit  PMMUPPER13_bit at ETHPMM1.B13;
    const register unsigned short int PMMUPPER14 = 14;
    sbit  PMMUPPER14_bit at ETHPMM1.B14;
    const register unsigned short int PMMUPPER15 = 15;
    sbit  PMMUPPER15_bit at ETHPMM1.B15;
    const register unsigned short int PMMUPPER16 = 16;
    sbit  PMMUPPER16_bit at ETHPMM1.B16;
    const register unsigned short int PMMUPPER17 = 17;
    sbit  PMMUPPER17_bit at ETHPMM1.B17;
    const register unsigned short int PMMUPPER18 = 18;
    sbit  PMMUPPER18_bit at ETHPMM1.B18;
    const register unsigned short int PMMUPPER19 = 19;
    sbit  PMMUPPER19_bit at ETHPMM1.B19;
    const register unsigned short int PMMUPPER20 = 20;
    sbit  PMMUPPER20_bit at ETHPMM1.B20;
    const register unsigned short int PMMUPPER21 = 21;
    sbit  PMMUPPER21_bit at ETHPMM1.B21;
    const register unsigned short int PMMUPPER22 = 22;
    sbit  PMMUPPER22_bit at ETHPMM1.B22;
    const register unsigned short int PMMUPPER23 = 23;
    sbit  PMMUPPER23_bit at ETHPMM1.B23;
    const register unsigned short int PMMUPPER24 = 24;
    sbit  PMMUPPER24_bit at ETHPMM1.B24;
    const register unsigned short int PMMUPPER25 = 25;
    sbit  PMMUPPER25_bit at ETHPMM1.B25;
    const register unsigned short int PMMUPPER26 = 26;
    sbit  PMMUPPER26_bit at ETHPMM1.B26;
    const register unsigned short int PMMUPPER27 = 27;
    sbit  PMMUPPER27_bit at ETHPMM1.B27;
    const register unsigned short int PMMUPPER28 = 28;
    sbit  PMMUPPER28_bit at ETHPMM1.B28;
    const register unsigned short int PMMUPPER29 = 29;
    sbit  PMMUPPER29_bit at ETHPMM1.B29;
    const register unsigned short int PMMUPPER30 = 30;
    sbit  PMMUPPER30_bit at ETHPMM1.B30;
    const register unsigned short int PMMUPPER31 = 31;
    sbit  PMMUPPER31_bit at ETHPMM1.B31;
sfr unsigned long   volatile ETHPMM1CLR       absolute 0xBF882074;
sfr unsigned long   volatile ETHPMM1SET       absolute 0xBF882078;
sfr unsigned long   volatile ETHPMM1INV       absolute 0xBF88207C;
sfr atomic unsigned long   volatile ETHPMCS          absolute 0xBF882080;
    const register unsigned short int PMCS0 = 0;
    sbit  PMCS0_bit at ETHPMCS.B0;
    const register unsigned short int PMCS1 = 1;
    sbit  PMCS1_bit at ETHPMCS.B1;
    const register unsigned short int PMCS2 = 2;
    sbit  PMCS2_bit at ETHPMCS.B2;
    const register unsigned short int PMCS3 = 3;
    sbit  PMCS3_bit at ETHPMCS.B3;
    const register unsigned short int PMCS4 = 4;
    sbit  PMCS4_bit at ETHPMCS.B4;
    const register unsigned short int PMCS5 = 5;
    sbit  PMCS5_bit at ETHPMCS.B5;
    const register unsigned short int PMCS6 = 6;
    sbit  PMCS6_bit at ETHPMCS.B6;
    const register unsigned short int PMCS7 = 7;
    sbit  PMCS7_bit at ETHPMCS.B7;
    const register unsigned short int PMCS8 = 8;
    sbit  PMCS8_bit at ETHPMCS.B8;
    const register unsigned short int PMCS9 = 9;
    sbit  PMCS9_bit at ETHPMCS.B9;
    const register unsigned short int PMCS10 = 10;
    sbit  PMCS10_bit at ETHPMCS.B10;
    const register unsigned short int PMCS11 = 11;
    sbit  PMCS11_bit at ETHPMCS.B11;
    const register unsigned short int PMCS12 = 12;
    sbit  PMCS12_bit at ETHPMCS.B12;
    const register unsigned short int PMCS13 = 13;
    sbit  PMCS13_bit at ETHPMCS.B13;
    const register unsigned short int PMCS14 = 14;
    sbit  PMCS14_bit at ETHPMCS.B14;
    const register unsigned short int PMCS15 = 15;
    sbit  PMCS15_bit at ETHPMCS.B15;
sfr unsigned long   volatile ETHPMCSCLR       absolute 0xBF882084;
sfr unsigned long   volatile ETHPMCSSET       absolute 0xBF882088;
sfr unsigned long   volatile ETHPMCSINV       absolute 0xBF88208C;
sfr atomic unsigned long   volatile ETHPMO           absolute 0xBF882090;
    const register unsigned short int PMO0 = 0;
    sbit  PMO0_bit at ETHPMO.B0;
    const register unsigned short int PMO1 = 1;
    sbit  PMO1_bit at ETHPMO.B1;
    const register unsigned short int PMO2 = 2;
    sbit  PMO2_bit at ETHPMO.B2;
    const register unsigned short int PMO3 = 3;
    sbit  PMO3_bit at ETHPMO.B3;
    const register unsigned short int PMO4 = 4;
    sbit  PMO4_bit at ETHPMO.B4;
    const register unsigned short int PMO5 = 5;
    sbit  PMO5_bit at ETHPMO.B5;
    const register unsigned short int PMO6 = 6;
    sbit  PMO6_bit at ETHPMO.B6;
    const register unsigned short int PMO7 = 7;
    sbit  PMO7_bit at ETHPMO.B7;
    const register unsigned short int PMO8 = 8;
    sbit  PMO8_bit at ETHPMO.B8;
    const register unsigned short int PMO9 = 9;
    sbit  PMO9_bit at ETHPMO.B9;
    const register unsigned short int PMO10 = 10;
    sbit  PMO10_bit at ETHPMO.B10;
    const register unsigned short int PMO11 = 11;
    sbit  PMO11_bit at ETHPMO.B11;
    const register unsigned short int PMO12 = 12;
    sbit  PMO12_bit at ETHPMO.B12;
    const register unsigned short int PMO13 = 13;
    sbit  PMO13_bit at ETHPMO.B13;
    const register unsigned short int PMO14 = 14;
    sbit  PMO14_bit at ETHPMO.B14;
    const register unsigned short int PMO15 = 15;
    sbit  PMO15_bit at ETHPMO.B15;
sfr unsigned long   volatile ETHPMOCLR        absolute 0xBF882094;
sfr unsigned long   volatile ETHPMOSET        absolute 0xBF882098;
sfr unsigned long   volatile ETHPMOINV        absolute 0xBF88209C;
sfr atomic unsigned long   volatile ETHRXFC          absolute 0xBF8820A0;
    const register unsigned short int BCEN = 0;
    sbit  BCEN_bit at ETHRXFC.B0;
    const register unsigned short int MCEN = 1;
    sbit  MCEN_bit at ETHRXFC.B1;
    const register unsigned short int NOTMEEN = 2;
    sbit  NOTMEEN_bit at ETHRXFC.B2;
    const register unsigned short int UCEN = 3;
    sbit  UCEN_bit at ETHRXFC.B3;
    const register unsigned short int RUNTEN = 4;
    sbit  RUNTEN_bit at ETHRXFC.B4;
    const register unsigned short int RUNTERREN = 5;
    sbit  RUNTERREN_bit at ETHRXFC.B5;
    const register unsigned short int CRCOKEN = 6;
    sbit  CRCOKEN_bit at ETHRXFC.B6;
    const register unsigned short int CRCERREN = 7;
    sbit  CRCERREN_bit at ETHRXFC.B7;
    const register unsigned short int PMMODE0 = 8;
    sbit  PMMODE0_bit at ETHRXFC.B8;
    const register unsigned short int PMMODE1 = 9;
    sbit  PMMODE1_bit at ETHRXFC.B9;
    const register unsigned short int PMMODE2 = 10;
    sbit  PMMODE2_bit at ETHRXFC.B10;
    const register unsigned short int PMMODE3 = 11;
    sbit  PMMODE3_bit at ETHRXFC.B11;
    const register unsigned short int NOTPM = 12;
    sbit  NOTPM_bit at ETHRXFC.B12;
    const register unsigned short int MPEN = 14;
    sbit  MPEN_bit at ETHRXFC.B14;
    const register unsigned short int HTEN = 15;
    sbit  HTEN_bit at ETHRXFC.B15;
sfr unsigned long   volatile ETHRXFCCLR       absolute 0xBF8820A4;
sfr unsigned long   volatile ETHRXFCSET       absolute 0xBF8820A8;
sfr unsigned long   volatile ETHRXFCINV       absolute 0xBF8820AC;
sfr atomic unsigned long   volatile ETHRXWM          absolute 0xBF8820B0;
    const register unsigned short int RXEWM0 = 0;
    sbit  RXEWM0_bit at ETHRXWM.B0;
    const register unsigned short int RXEWM1 = 1;
    sbit  RXEWM1_bit at ETHRXWM.B1;
    const register unsigned short int RXEWM2 = 2;
    sbit  RXEWM2_bit at ETHRXWM.B2;
    const register unsigned short int RXEWM3 = 3;
    sbit  RXEWM3_bit at ETHRXWM.B3;
    const register unsigned short int RXEWM4 = 4;
    sbit  RXEWM4_bit at ETHRXWM.B4;
    const register unsigned short int RXEWM5 = 5;
    sbit  RXEWM5_bit at ETHRXWM.B5;
    const register unsigned short int RXEWM6 = 6;
    sbit  RXEWM6_bit at ETHRXWM.B6;
    const register unsigned short int RXEWM7 = 7;
    sbit  RXEWM7_bit at ETHRXWM.B7;
    const register unsigned short int RXFWM0 = 16;
    sbit  RXFWM0_bit at ETHRXWM.B16;
    const register unsigned short int RXFWM1 = 17;
    sbit  RXFWM1_bit at ETHRXWM.B17;
    const register unsigned short int RXFWM2 = 18;
    sbit  RXFWM2_bit at ETHRXWM.B18;
    const register unsigned short int RXFWM3 = 19;
    sbit  RXFWM3_bit at ETHRXWM.B19;
    const register unsigned short int RXFWM4 = 20;
    sbit  RXFWM4_bit at ETHRXWM.B20;
    const register unsigned short int RXFWM5 = 21;
    sbit  RXFWM5_bit at ETHRXWM.B21;
    const register unsigned short int RXFWM6 = 22;
    sbit  RXFWM6_bit at ETHRXWM.B22;
    const register unsigned short int RXFWM7 = 23;
    sbit  RXFWM7_bit at ETHRXWM.B23;
sfr unsigned long   volatile ETHRXWMCLR       absolute 0xBF8820B4;
sfr unsigned long   volatile ETHRXWMSET       absolute 0xBF8820B8;
sfr unsigned long   volatile ETHRXWMINV       absolute 0xBF8820BC;
sfr atomic unsigned long   volatile ETHIEN           absolute 0xBF8820C0;
    const register unsigned short int RXOVFLWIE = 0;
    sbit  RXOVFLWIE_bit at ETHIEN.B0;
    const register unsigned short int RXBUFNAIE = 1;
    sbit  RXBUFNAIE_bit at ETHIEN.B1;
    const register unsigned short int TXABORTIE = 2;
    sbit  TXABORTIE_bit at ETHIEN.B2;
    const register unsigned short int TXDONEIE = 3;
    sbit  TXDONEIE_bit at ETHIEN.B3;
    const register unsigned short int RXACTIE = 5;
    sbit  RXACTIE_bit at ETHIEN.B5;
    const register unsigned short int PKTPENDIE = 6;
    sbit  PKTPENDIE_bit at ETHIEN.B6;
    const register unsigned short int RXDONEIE = 7;
    sbit  RXDONEIE_bit at ETHIEN.B7;
    const register unsigned short int FWMARKIE = 8;
    sbit  FWMARKIE_bit at ETHIEN.B8;
    const register unsigned short int EWMARKIE = 9;
    sbit  EWMARKIE_bit at ETHIEN.B9;
    const register unsigned short int RXBUSEIE = 13;
    sbit  RXBUSEIE_bit at ETHIEN.B13;
    const register unsigned short int TXBUSEIE = 14;
    sbit  TXBUSEIE_bit at ETHIEN.B14;
sfr unsigned long   volatile ETHIENCLR        absolute 0xBF8820C4;
sfr unsigned long   volatile ETHIENSET        absolute 0xBF8820C8;
sfr unsigned long   volatile ETHIENINV        absolute 0xBF8820CC;
sfr atomic unsigned long   volatile ETHIRQ           absolute 0xBF8820D0;
    const register unsigned short int RXOVFLW = 0;
    sbit  RXOVFLW_bit at ETHIRQ.B0;
    const register unsigned short int RXBUFNA = 1;
    sbit  RXBUFNA_bit at ETHIRQ.B1;
    const register unsigned short int TXABORT = 2;
    sbit  TXABORT_bit at ETHIRQ.B2;
    const register unsigned short int TXDONE = 3;
    sbit  TXDONE_bit at ETHIRQ.B3;
    const register unsigned short int RXACT = 5;
    sbit  RXACT_bit at ETHIRQ.B5;
    const register unsigned short int PKTPEND = 6;
    sbit  PKTPEND_bit at ETHIRQ.B6;
    const register unsigned short int RXDONE = 7;
    sbit  RXDONE_bit at ETHIRQ.B7;
    const register unsigned short int FWMARK = 8;
    sbit  FWMARK_bit at ETHIRQ.B8;
    const register unsigned short int EWMARK = 9;
    sbit  EWMARK_bit at ETHIRQ.B9;
    const register unsigned short int RXBUSE = 13;
    sbit  RXBUSE_bit at ETHIRQ.B13;
    const register unsigned short int TXBUSE = 14;
    sbit  TXBUSE_bit at ETHIRQ.B14;
sfr unsigned long   volatile ETHIRQCLR        absolute 0xBF8820D4;
sfr unsigned long   volatile ETHIRQSET        absolute 0xBF8820D8;
sfr unsigned long   volatile ETHIRQINV        absolute 0xBF8820DC;
sfr atomic unsigned long   volatile ETHSTAT          absolute 0xBF8820E0;
    const register unsigned short int RXBUSY = 5;
    sbit  RXBUSY_bit at ETHSTAT.B5;
    const register unsigned short int TXBUSY = 6;
    sbit  TXBUSY_bit at ETHSTAT.B6;
    sbit  BUSY_ETHSTAT_bit at ETHSTAT.B7;
    const register unsigned short int BUFCNT0 = 16;
    sbit  BUFCNT0_bit at ETHSTAT.B16;
    const register unsigned short int BUFCNT1 = 17;
    sbit  BUFCNT1_bit at ETHSTAT.B17;
    const register unsigned short int BUFCNT2 = 18;
    sbit  BUFCNT2_bit at ETHSTAT.B18;
    const register unsigned short int BUFCNT3 = 19;
    sbit  BUFCNT3_bit at ETHSTAT.B19;
    const register unsigned short int BUFCNT4 = 20;
    sbit  BUFCNT4_bit at ETHSTAT.B20;
    const register unsigned short int BUFCNT5 = 21;
    sbit  BUFCNT5_bit at ETHSTAT.B21;
    const register unsigned short int BUFCNT6 = 22;
    sbit  BUFCNT6_bit at ETHSTAT.B22;
    const register unsigned short int BUFCNT7 = 23;
    sbit  BUFCNT7_bit at ETHSTAT.B23;
    const register unsigned short int ETHBUSY = 7;
    sbit  ETHBUSY_bit at ETHSTAT.B7;
sfr unsigned long   volatile ETHSTATCLR       absolute 0xBF8820E4;
sfr unsigned long   volatile ETHSTATSET       absolute 0xBF8820E8;
sfr unsigned long   volatile ETHSTATINV       absolute 0xBF8820EC;
sfr atomic unsigned long   volatile ETHRXOVFLOW      absolute 0xBF882100;
    const register unsigned short int RXOVFLWCNT0 = 0;
    sbit  RXOVFLWCNT0_bit at ETHRXOVFLOW.B0;
    const register unsigned short int RXOVFLWCNT1 = 1;
    sbit  RXOVFLWCNT1_bit at ETHRXOVFLOW.B1;
    const register unsigned short int RXOVFLWCNT2 = 2;
    sbit  RXOVFLWCNT2_bit at ETHRXOVFLOW.B2;
    const register unsigned short int RXOVFLWCNT3 = 3;
    sbit  RXOVFLWCNT3_bit at ETHRXOVFLOW.B3;
    const register unsigned short int RXOVFLWCNT4 = 4;
    sbit  RXOVFLWCNT4_bit at ETHRXOVFLOW.B4;
    const register unsigned short int RXOVFLWCNT5 = 5;
    sbit  RXOVFLWCNT5_bit at ETHRXOVFLOW.B5;
    const register unsigned short int RXOVFLWCNT6 = 6;
    sbit  RXOVFLWCNT6_bit at ETHRXOVFLOW.B6;
    const register unsigned short int RXOVFLWCNT7 = 7;
    sbit  RXOVFLWCNT7_bit at ETHRXOVFLOW.B7;
    const register unsigned short int RXOVFLWCNT8 = 8;
    sbit  RXOVFLWCNT8_bit at ETHRXOVFLOW.B8;
    const register unsigned short int RXOVFLWCNT9 = 9;
    sbit  RXOVFLWCNT9_bit at ETHRXOVFLOW.B9;
    const register unsigned short int RXOVFLWCNT10 = 10;
    sbit  RXOVFLWCNT10_bit at ETHRXOVFLOW.B10;
    const register unsigned short int RXOVFLWCNT11 = 11;
    sbit  RXOVFLWCNT11_bit at ETHRXOVFLOW.B11;
    const register unsigned short int RXOVFLWCNT12 = 12;
    sbit  RXOVFLWCNT12_bit at ETHRXOVFLOW.B12;
    const register unsigned short int RXOVFLWCNT13 = 13;
    sbit  RXOVFLWCNT13_bit at ETHRXOVFLOW.B13;
    const register unsigned short int RXOVFLWCNT14 = 14;
    sbit  RXOVFLWCNT14_bit at ETHRXOVFLOW.B14;
    const register unsigned short int RXOVFLWCNT15 = 15;
    sbit  RXOVFLWCNT15_bit at ETHRXOVFLOW.B15;
sfr unsigned long   volatile ETHRXOVFLOWCLR   absolute 0xBF882104;
sfr unsigned long   volatile ETHRXOVFLOWSET   absolute 0xBF882108;
sfr unsigned long   volatile ETHRXOVFLOWINV   absolute 0xBF88210C;
sfr atomic unsigned long   volatile ETHFRMTXOK       absolute 0xBF882110;
    const register unsigned short int FRMTXOKCNT0 = 0;
    sbit  FRMTXOKCNT0_bit at ETHFRMTXOK.B0;
    const register unsigned short int FRMTXOKCNT1 = 1;
    sbit  FRMTXOKCNT1_bit at ETHFRMTXOK.B1;
    const register unsigned short int FRMTXOKCNT2 = 2;
    sbit  FRMTXOKCNT2_bit at ETHFRMTXOK.B2;
    const register unsigned short int FRMTXOKCNT3 = 3;
    sbit  FRMTXOKCNT3_bit at ETHFRMTXOK.B3;
    const register unsigned short int FRMTXOKCNT4 = 4;
    sbit  FRMTXOKCNT4_bit at ETHFRMTXOK.B4;
    const register unsigned short int FRMTXOKCNT5 = 5;
    sbit  FRMTXOKCNT5_bit at ETHFRMTXOK.B5;
    const register unsigned short int FRMTXOKCNT6 = 6;
    sbit  FRMTXOKCNT6_bit at ETHFRMTXOK.B6;
    const register unsigned short int FRMTXOKCNT7 = 7;
    sbit  FRMTXOKCNT7_bit at ETHFRMTXOK.B7;
    const register unsigned short int FRMTXOKCNT8 = 8;
    sbit  FRMTXOKCNT8_bit at ETHFRMTXOK.B8;
    const register unsigned short int FRMTXOKCNT9 = 9;
    sbit  FRMTXOKCNT9_bit at ETHFRMTXOK.B9;
    const register unsigned short int FRMTXOKCNT10 = 10;
    sbit  FRMTXOKCNT10_bit at ETHFRMTXOK.B10;
    const register unsigned short int FRMTXOKCNT11 = 11;
    sbit  FRMTXOKCNT11_bit at ETHFRMTXOK.B11;
    const register unsigned short int FRMTXOKCNT12 = 12;
    sbit  FRMTXOKCNT12_bit at ETHFRMTXOK.B12;
    const register unsigned short int FRMTXOKCNT13 = 13;
    sbit  FRMTXOKCNT13_bit at ETHFRMTXOK.B13;
    const register unsigned short int FRMTXOKCNT14 = 14;
    sbit  FRMTXOKCNT14_bit at ETHFRMTXOK.B14;
    const register unsigned short int FRMTXOKCNT15 = 15;
    sbit  FRMTXOKCNT15_bit at ETHFRMTXOK.B15;
sfr unsigned long   volatile ETHFRMTXOKCLR    absolute 0xBF882114;
sfr unsigned long   volatile ETHFRMTXOKSET    absolute 0xBF882118;
sfr unsigned long   volatile ETHFRMTXOKINV    absolute 0xBF88211C;
sfr atomic unsigned long   volatile ETHSCOLFRM       absolute 0xBF882120;
    const register unsigned short int SCOLFRMCNT0 = 0;
    sbit  SCOLFRMCNT0_bit at ETHSCOLFRM.B0;
    const register unsigned short int SCOLFRMCNT1 = 1;
    sbit  SCOLFRMCNT1_bit at ETHSCOLFRM.B1;
    const register unsigned short int SCOLFRMCNT2 = 2;
    sbit  SCOLFRMCNT2_bit at ETHSCOLFRM.B2;
    const register unsigned short int SCOLFRMCNT3 = 3;
    sbit  SCOLFRMCNT3_bit at ETHSCOLFRM.B3;
    const register unsigned short int SCOLFRMCNT4 = 4;
    sbit  SCOLFRMCNT4_bit at ETHSCOLFRM.B4;
    const register unsigned short int SCOLFRMCNT5 = 5;
    sbit  SCOLFRMCNT5_bit at ETHSCOLFRM.B5;
    const register unsigned short int SCOLFRMCNT6 = 6;
    sbit  SCOLFRMCNT6_bit at ETHSCOLFRM.B6;
    const register unsigned short int SCOLFRMCNT7 = 7;
    sbit  SCOLFRMCNT7_bit at ETHSCOLFRM.B7;
    const register unsigned short int SCOLFRMCNT8 = 8;
    sbit  SCOLFRMCNT8_bit at ETHSCOLFRM.B8;
    const register unsigned short int SCOLFRMCNT9 = 9;
    sbit  SCOLFRMCNT9_bit at ETHSCOLFRM.B9;
    const register unsigned short int SCOLFRMCNT10 = 10;
    sbit  SCOLFRMCNT10_bit at ETHSCOLFRM.B10;
    const register unsigned short int SCOLFRMCNT11 = 11;
    sbit  SCOLFRMCNT11_bit at ETHSCOLFRM.B11;
    const register unsigned short int SCOLFRMCNT12 = 12;
    sbit  SCOLFRMCNT12_bit at ETHSCOLFRM.B12;
    const register unsigned short int SCOLFRMCNT13 = 13;
    sbit  SCOLFRMCNT13_bit at ETHSCOLFRM.B13;
    const register unsigned short int SCOLFRMCNT14 = 14;
    sbit  SCOLFRMCNT14_bit at ETHSCOLFRM.B14;
    const register unsigned short int SCOLFRMCNT15 = 15;
    sbit  SCOLFRMCNT15_bit at ETHSCOLFRM.B15;
sfr unsigned long   volatile ETHSCOLFRMCLR    absolute 0xBF882124;
sfr unsigned long   volatile ETHSCOLFRMSET    absolute 0xBF882128;
sfr unsigned long   volatile ETHSCOLFRMINV    absolute 0xBF88212C;
sfr atomic unsigned long   volatile ETHMCOLFRM       absolute 0xBF882130;
    const register unsigned short int MCOLFRMCNT0 = 0;
    sbit  MCOLFRMCNT0_bit at ETHMCOLFRM.B0;
    const register unsigned short int MCOLFRMCNT1 = 1;
    sbit  MCOLFRMCNT1_bit at ETHMCOLFRM.B1;
    const register unsigned short int MCOLFRMCNT2 = 2;
    sbit  MCOLFRMCNT2_bit at ETHMCOLFRM.B2;
    const register unsigned short int MCOLFRMCNT3 = 3;
    sbit  MCOLFRMCNT3_bit at ETHMCOLFRM.B3;
    const register unsigned short int MCOLFRMCNT4 = 4;
    sbit  MCOLFRMCNT4_bit at ETHMCOLFRM.B4;
    const register unsigned short int MCOLFRMCNT5 = 5;
    sbit  MCOLFRMCNT5_bit at ETHMCOLFRM.B5;
    const register unsigned short int MCOLFRMCNT6 = 6;
    sbit  MCOLFRMCNT6_bit at ETHMCOLFRM.B6;
    const register unsigned short int MCOLFRMCNT7 = 7;
    sbit  MCOLFRMCNT7_bit at ETHMCOLFRM.B7;
    const register unsigned short int MCOLFRMCNT8 = 8;
    sbit  MCOLFRMCNT8_bit at ETHMCOLFRM.B8;
    const register unsigned short int MCOLFRMCNT9 = 9;
    sbit  MCOLFRMCNT9_bit at ETHMCOLFRM.B9;
    const register unsigned short int MCOLFRMCNT10 = 10;
    sbit  MCOLFRMCNT10_bit at ETHMCOLFRM.B10;
    const register unsigned short int MCOLFRMCNT11 = 11;
    sbit  MCOLFRMCNT11_bit at ETHMCOLFRM.B11;
    const register unsigned short int MCOLFRMCNT12 = 12;
    sbit  MCOLFRMCNT12_bit at ETHMCOLFRM.B12;
    const register unsigned short int MCOLFRMCNT13 = 13;
    sbit  MCOLFRMCNT13_bit at ETHMCOLFRM.B13;
    const register unsigned short int MCOLFRMCNT14 = 14;
    sbit  MCOLFRMCNT14_bit at ETHMCOLFRM.B14;
    const register unsigned short int MCOLFRMCNT15 = 15;
    sbit  MCOLFRMCNT15_bit at ETHMCOLFRM.B15;
    const register unsigned short int MCOLFRM_CNT0 = 0;
    sbit  MCOLFRM_CNT0_bit at ETHMCOLFRM.B0;
    const register unsigned short int MCOLFRM_CNT1 = 1;
    sbit  MCOLFRM_CNT1_bit at ETHMCOLFRM.B1;
    const register unsigned short int MCOLFRM_CNT2 = 2;
    sbit  MCOLFRM_CNT2_bit at ETHMCOLFRM.B2;
    const register unsigned short int MCOLFRM_CNT3 = 3;
    sbit  MCOLFRM_CNT3_bit at ETHMCOLFRM.B3;
    const register unsigned short int MCOLFRM_CNT4 = 4;
    sbit  MCOLFRM_CNT4_bit at ETHMCOLFRM.B4;
    const register unsigned short int MCOLFRM_CNT5 = 5;
    sbit  MCOLFRM_CNT5_bit at ETHMCOLFRM.B5;
    const register unsigned short int MCOLFRM_CNT6 = 6;
    sbit  MCOLFRM_CNT6_bit at ETHMCOLFRM.B6;
    const register unsigned short int MCOLFRM_CNT7 = 7;
    sbit  MCOLFRM_CNT7_bit at ETHMCOLFRM.B7;
    const register unsigned short int MCOLFRM_CNT8 = 8;
    sbit  MCOLFRM_CNT8_bit at ETHMCOLFRM.B8;
    const register unsigned short int MCOLFRM_CNT9 = 9;
    sbit  MCOLFRM_CNT9_bit at ETHMCOLFRM.B9;
    const register unsigned short int MCOLFRM_CNT10 = 10;
    sbit  MCOLFRM_CNT10_bit at ETHMCOLFRM.B10;
    const register unsigned short int MCOLFRM_CNT11 = 11;
    sbit  MCOLFRM_CNT11_bit at ETHMCOLFRM.B11;
    const register unsigned short int MCOLFRM_CNT12 = 12;
    sbit  MCOLFRM_CNT12_bit at ETHMCOLFRM.B12;
    const register unsigned short int MCOLFRM_CNT13 = 13;
    sbit  MCOLFRM_CNT13_bit at ETHMCOLFRM.B13;
    const register unsigned short int MCOLFRM_CNT14 = 14;
    sbit  MCOLFRM_CNT14_bit at ETHMCOLFRM.B14;
    const register unsigned short int MCOLFRM_CNT15 = 15;
    sbit  MCOLFRM_CNT15_bit at ETHMCOLFRM.B15;
sfr unsigned long   volatile ETHMCOLFRMCLR    absolute 0xBF882134;
sfr unsigned long   volatile ETHMCOLFRMSET    absolute 0xBF882138;
sfr unsigned long   volatile ETHMCOLFRMINV    absolute 0xBF88213C;
sfr atomic unsigned long   volatile ETHFRMRXOK       absolute 0xBF882140;
    const register unsigned short int FRMRXOKCNT0 = 0;
    sbit  FRMRXOKCNT0_bit at ETHFRMRXOK.B0;
    const register unsigned short int FRMRXOKCNT1 = 1;
    sbit  FRMRXOKCNT1_bit at ETHFRMRXOK.B1;
    const register unsigned short int FRMRXOKCNT2 = 2;
    sbit  FRMRXOKCNT2_bit at ETHFRMRXOK.B2;
    const register unsigned short int FRMRXOKCNT3 = 3;
    sbit  FRMRXOKCNT3_bit at ETHFRMRXOK.B3;
    const register unsigned short int FRMRXOKCNT4 = 4;
    sbit  FRMRXOKCNT4_bit at ETHFRMRXOK.B4;
    const register unsigned short int FRMRXOKCNT5 = 5;
    sbit  FRMRXOKCNT5_bit at ETHFRMRXOK.B5;
    const register unsigned short int FRMRXOKCNT6 = 6;
    sbit  FRMRXOKCNT6_bit at ETHFRMRXOK.B6;
    const register unsigned short int FRMRXOKCNT7 = 7;
    sbit  FRMRXOKCNT7_bit at ETHFRMRXOK.B7;
    const register unsigned short int FRMRXOKCNT8 = 8;
    sbit  FRMRXOKCNT8_bit at ETHFRMRXOK.B8;
    const register unsigned short int FRMRXOKCNT9 = 9;
    sbit  FRMRXOKCNT9_bit at ETHFRMRXOK.B9;
    const register unsigned short int FRMRXOKCNT10 = 10;
    sbit  FRMRXOKCNT10_bit at ETHFRMRXOK.B10;
    const register unsigned short int FRMRXOKCNT11 = 11;
    sbit  FRMRXOKCNT11_bit at ETHFRMRXOK.B11;
    const register unsigned short int FRMRXOKCNT12 = 12;
    sbit  FRMRXOKCNT12_bit at ETHFRMRXOK.B12;
    const register unsigned short int FRMRXOKCNT13 = 13;
    sbit  FRMRXOKCNT13_bit at ETHFRMRXOK.B13;
    const register unsigned short int FRMRXOKCNT14 = 14;
    sbit  FRMRXOKCNT14_bit at ETHFRMRXOK.B14;
    const register unsigned short int FRMRXOKCNT15 = 15;
    sbit  FRMRXOKCNT15_bit at ETHFRMRXOK.B15;
sfr unsigned long   volatile ETHFRMRXOKCLR    absolute 0xBF882144;
sfr unsigned long   volatile ETHFRMRXOKSET    absolute 0xBF882148;
sfr unsigned long   volatile ETHFRMRXOKINV    absolute 0xBF88214C;
sfr atomic unsigned long   volatile ETHFCSERR        absolute 0xBF882150;
    const register unsigned short int FCSERRCNT0 = 0;
    sbit  FCSERRCNT0_bit at ETHFCSERR.B0;
    const register unsigned short int FCSERRCNT1 = 1;
    sbit  FCSERRCNT1_bit at ETHFCSERR.B1;
    const register unsigned short int FCSERRCNT2 = 2;
    sbit  FCSERRCNT2_bit at ETHFCSERR.B2;
    const register unsigned short int FCSERRCNT3 = 3;
    sbit  FCSERRCNT3_bit at ETHFCSERR.B3;
    const register unsigned short int FCSERRCNT4 = 4;
    sbit  FCSERRCNT4_bit at ETHFCSERR.B4;
    const register unsigned short int FCSERRCNT5 = 5;
    sbit  FCSERRCNT5_bit at ETHFCSERR.B5;
    const register unsigned short int FCSERRCNT6 = 6;
    sbit  FCSERRCNT6_bit at ETHFCSERR.B6;
    const register unsigned short int FCSERRCNT7 = 7;
    sbit  FCSERRCNT7_bit at ETHFCSERR.B7;
    const register unsigned short int FCSERRCNT8 = 8;
    sbit  FCSERRCNT8_bit at ETHFCSERR.B8;
    const register unsigned short int FCSERRCNT9 = 9;
    sbit  FCSERRCNT9_bit at ETHFCSERR.B9;
    const register unsigned short int FCSERRCNT10 = 10;
    sbit  FCSERRCNT10_bit at ETHFCSERR.B10;
    const register unsigned short int FCSERRCNT11 = 11;
    sbit  FCSERRCNT11_bit at ETHFCSERR.B11;
    const register unsigned short int FCSERRCNT12 = 12;
    sbit  FCSERRCNT12_bit at ETHFCSERR.B12;
    const register unsigned short int FCSERRCNT13 = 13;
    sbit  FCSERRCNT13_bit at ETHFCSERR.B13;
    const register unsigned short int FCSERRCNT14 = 14;
    sbit  FCSERRCNT14_bit at ETHFCSERR.B14;
    const register unsigned short int FCSERRCNT15 = 15;
    sbit  FCSERRCNT15_bit at ETHFCSERR.B15;
sfr unsigned long   volatile ETHFCSERRCLR     absolute 0xBF882154;
sfr unsigned long   volatile ETHFCSERRSET     absolute 0xBF882158;
sfr unsigned long   volatile ETHFCSERRINV     absolute 0xBF88215C;
sfr atomic unsigned long   volatile ETHALGNERR       absolute 0xBF882160;
    const register unsigned short int ALGNERRCNT0 = 0;
    sbit  ALGNERRCNT0_bit at ETHALGNERR.B0;
    const register unsigned short int ALGNERRCNT1 = 1;
    sbit  ALGNERRCNT1_bit at ETHALGNERR.B1;
    const register unsigned short int ALGNERRCNT2 = 2;
    sbit  ALGNERRCNT2_bit at ETHALGNERR.B2;
    const register unsigned short int ALGNERRCNT3 = 3;
    sbit  ALGNERRCNT3_bit at ETHALGNERR.B3;
    const register unsigned short int ALGNERRCNT4 = 4;
    sbit  ALGNERRCNT4_bit at ETHALGNERR.B4;
    const register unsigned short int ALGNERRCNT5 = 5;
    sbit  ALGNERRCNT5_bit at ETHALGNERR.B5;
    const register unsigned short int ALGNERRCNT6 = 6;
    sbit  ALGNERRCNT6_bit at ETHALGNERR.B6;
    const register unsigned short int ALGNERRCNT7 = 7;
    sbit  ALGNERRCNT7_bit at ETHALGNERR.B7;
    const register unsigned short int ALGNERRCNT8 = 8;
    sbit  ALGNERRCNT8_bit at ETHALGNERR.B8;
    const register unsigned short int ALGNERRCNT9 = 9;
    sbit  ALGNERRCNT9_bit at ETHALGNERR.B9;
    const register unsigned short int ALGNERRCNT10 = 10;
    sbit  ALGNERRCNT10_bit at ETHALGNERR.B10;
    const register unsigned short int ALGNERRCNT11 = 11;
    sbit  ALGNERRCNT11_bit at ETHALGNERR.B11;
    const register unsigned short int ALGNERRCNT12 = 12;
    sbit  ALGNERRCNT12_bit at ETHALGNERR.B12;
    const register unsigned short int ALGNERRCNT13 = 13;
    sbit  ALGNERRCNT13_bit at ETHALGNERR.B13;
    const register unsigned short int ALGNERRCNT14 = 14;
    sbit  ALGNERRCNT14_bit at ETHALGNERR.B14;
    const register unsigned short int ALGNERRCNT15 = 15;
    sbit  ALGNERRCNT15_bit at ETHALGNERR.B15;
sfr unsigned long   volatile ETHALGNERRCLR    absolute 0xBF882164;
sfr unsigned long   volatile ETHALGNERRSET    absolute 0xBF882168;
sfr unsigned long   volatile ETHALGNERRINV    absolute 0xBF88216C;
sfr atomic unsigned long   volatile EMAC1CFG1        absolute 0xBF882200;
    const register unsigned short int RXENABLE = 0;
    sbit  RXENABLE_bit at EMAC1CFG1.B0;
    const register unsigned short int PASSALL = 1;
    sbit  PASSALL_bit at EMAC1CFG1.B1;
    const register unsigned short int RXPAUSE = 2;
    sbit  RXPAUSE_bit at EMAC1CFG1.B2;
    const register unsigned short int TXPAUSE = 3;
    sbit  TXPAUSE_bit at EMAC1CFG1.B3;
    const register unsigned short int LOOPBACK = 4;
    sbit  LOOPBACK_bit at EMAC1CFG1.B4;
    const register unsigned short int RESETTFUN = 8;
    sbit  RESETTFUN_bit at EMAC1CFG1.B8;
    const register unsigned short int RESETTMCS = 9;
    sbit  RESETTMCS_bit at EMAC1CFG1.B9;
    const register unsigned short int RESETRFUN = 10;
    sbit  RESETRFUN_bit at EMAC1CFG1.B10;
    const register unsigned short int RESETRMCS = 11;
    sbit  RESETRMCS_bit at EMAC1CFG1.B11;
    const register unsigned short int SIMRESET = 14;
    sbit  SIMRESET_bit at EMAC1CFG1.B14;
    const register unsigned short int SOFTRESET = 15;
    sbit  SOFTRESET_bit at EMAC1CFG1.B15;
sfr atomic unsigned long   volatile EMACxCFG1        absolute 0xBF882200;
    sbit  RXENABLE_EMACxCFG1_bit at EMACxCFG1.B0;
    sbit  PASSALL_EMACxCFG1_bit at EMACxCFG1.B1;
    sbit  RXPAUSE_EMACxCFG1_bit at EMACxCFG1.B2;
    sbit  TXPAUSE_EMACxCFG1_bit at EMACxCFG1.B3;
    sbit  LOOPBACK_EMACxCFG1_bit at EMACxCFG1.B4;
    sbit  RESETTFUN_EMACxCFG1_bit at EMACxCFG1.B8;
    sbit  RESETTMCS_EMACxCFG1_bit at EMACxCFG1.B9;
    sbit  RESETRFUN_EMACxCFG1_bit at EMACxCFG1.B10;
    sbit  RESETRMCS_EMACxCFG1_bit at EMACxCFG1.B11;
    sbit  SIMRESET_EMACxCFG1_bit at EMACxCFG1.B14;
    sbit  SOFTRESET_EMACxCFG1_bit at EMACxCFG1.B15;
sfr unsigned long   volatile EMAC1CFG1CLR     absolute 0xBF882204;
sfr unsigned long   volatile EMACxCFG1CLR     absolute 0xBF882204;
sfr unsigned long   volatile EMAC1CFG1SET     absolute 0xBF882208;
sfr unsigned long   volatile EMACxCFG1SET     absolute 0xBF882208;
sfr unsigned long   volatile EMAC1CFG1INV     absolute 0xBF88220C;
sfr unsigned long   volatile EMACxCFG1INV     absolute 0xBF88220C;
sfr atomic unsigned long   volatile EMAC1CFG2        absolute 0xBF882210;
    const register unsigned short int FULLDPLX = 0;
    sbit  FULLDPLX_bit at EMAC1CFG2.B0;
    const register unsigned short int LENGTHCK = 1;
    sbit  LENGTHCK_bit at EMAC1CFG2.B1;
    const register unsigned short int HUGEFRM = 2;
    sbit  HUGEFRM_bit at EMAC1CFG2.B2;
    const register unsigned short int DELAYCRC = 3;
    sbit  DELAYCRC_bit at EMAC1CFG2.B3;
    const register unsigned short int CRCENABLE = 4;
    sbit  CRCENABLE_bit at EMAC1CFG2.B4;
    const register unsigned short int PADENABLE = 5;
    sbit  PADENABLE_bit at EMAC1CFG2.B5;
    const register unsigned short int VLANPAD = 6;
    sbit  VLANPAD_bit at EMAC1CFG2.B6;
    const register unsigned short int AUTOPAD = 7;
    sbit  AUTOPAD_bit at EMAC1CFG2.B7;
    const register unsigned short int PUREPRE = 8;
    sbit  PUREPRE_bit at EMAC1CFG2.B8;
    const register unsigned short int LONGPRE = 9;
    sbit  LONGPRE_bit at EMAC1CFG2.B9;
    const register unsigned short int NOBKOFF = 12;
    sbit  NOBKOFF_bit at EMAC1CFG2.B12;
    const register unsigned short int BPNOBKOFF = 13;
    sbit  BPNOBKOFF_bit at EMAC1CFG2.B13;
    const register unsigned short int EXCESSDFR = 14;
    sbit  EXCESSDFR_bit at EMAC1CFG2.B14;
sfr atomic unsigned long   volatile EMACxCFG2        absolute 0xBF882210;
    sbit  FULLDPLX_EMACxCFG2_bit at EMACxCFG2.B0;
    sbit  LENGTHCK_EMACxCFG2_bit at EMACxCFG2.B1;
    sbit  HUGEFRM_EMACxCFG2_bit at EMACxCFG2.B2;
    sbit  DELAYCRC_EMACxCFG2_bit at EMACxCFG2.B3;
    sbit  CRCENABLE_EMACxCFG2_bit at EMACxCFG2.B4;
    sbit  PADENABLE_EMACxCFG2_bit at EMACxCFG2.B5;
    sbit  VLANPAD_EMACxCFG2_bit at EMACxCFG2.B6;
    sbit  AUTOPAD_EMACxCFG2_bit at EMACxCFG2.B7;
    sbit  PUREPRE_EMACxCFG2_bit at EMACxCFG2.B8;
    sbit  LONGPRE_EMACxCFG2_bit at EMACxCFG2.B9;
    sbit  NOBKOFF_EMACxCFG2_bit at EMACxCFG2.B12;
    sbit  BPNOBKOFF_EMACxCFG2_bit at EMACxCFG2.B13;
    sbit  EXCESSDFR_EMACxCFG2_bit at EMACxCFG2.B14;
sfr unsigned long   volatile EMAC1CFG2CLR     absolute 0xBF882214;
sfr unsigned long   volatile EMACxCFG2CLR     absolute 0xBF882214;
sfr unsigned long   volatile EMAC1CFG2SET     absolute 0xBF882218;
sfr unsigned long   volatile EMACxCFG2SET     absolute 0xBF882218;
sfr unsigned long   volatile EMAC1CFG2INV     absolute 0xBF88221C;
sfr unsigned long   volatile EMACxCFG2INV     absolute 0xBF88221C;
sfr atomic unsigned long   volatile EMAC1IPGT        absolute 0xBF882220;
    const register unsigned short int B2BIPKTGP0 = 0;
    sbit  B2BIPKTGP0_bit at EMAC1IPGT.B0;
    const register unsigned short int B2BIPKTGP1 = 1;
    sbit  B2BIPKTGP1_bit at EMAC1IPGT.B1;
    const register unsigned short int B2BIPKTGP2 = 2;
    sbit  B2BIPKTGP2_bit at EMAC1IPGT.B2;
    const register unsigned short int B2BIPKTGP3 = 3;
    sbit  B2BIPKTGP3_bit at EMAC1IPGT.B3;
    const register unsigned short int B2BIPKTGP4 = 4;
    sbit  B2BIPKTGP4_bit at EMAC1IPGT.B4;
    const register unsigned short int B2BIPKTGP5 = 5;
    sbit  B2BIPKTGP5_bit at EMAC1IPGT.B5;
    const register unsigned short int B2BIPKTGP6 = 6;
    sbit  B2BIPKTGP6_bit at EMAC1IPGT.B6;
sfr atomic unsigned long   volatile EMACxIPGT        absolute 0xBF882220;
    sbit  B2BIPKTGP0_EMACxIPGT_bit at EMACxIPGT.B0;
    sbit  B2BIPKTGP1_EMACxIPGT_bit at EMACxIPGT.B1;
    sbit  B2BIPKTGP2_EMACxIPGT_bit at EMACxIPGT.B2;
    sbit  B2BIPKTGP3_EMACxIPGT_bit at EMACxIPGT.B3;
    sbit  B2BIPKTGP4_EMACxIPGT_bit at EMACxIPGT.B4;
    sbit  B2BIPKTGP5_EMACxIPGT_bit at EMACxIPGT.B5;
    sbit  B2BIPKTGP6_EMACxIPGT_bit at EMACxIPGT.B6;
sfr unsigned long   volatile EMAC1IPGTCLR     absolute 0xBF882224;
sfr unsigned long   volatile EMACxIPGTCLR     absolute 0xBF882224;
sfr unsigned long   volatile EMAC1IPGTSET     absolute 0xBF882228;
sfr unsigned long   volatile EMACxIPGTSET     absolute 0xBF882228;
sfr unsigned long   volatile EMAC1IPGTINV     absolute 0xBF88222C;
sfr unsigned long   volatile EMACxIPGTINV     absolute 0xBF88222C;
sfr atomic unsigned long   volatile EMAC1IPGR        absolute 0xBF882230;
    const register unsigned short int NB2BIPKTGP20 = 0;
    sbit  NB2BIPKTGP20_bit at EMAC1IPGR.B0;
    const register unsigned short int NB2BIPKTGP21 = 1;
    sbit  NB2BIPKTGP21_bit at EMAC1IPGR.B1;
    const register unsigned short int NB2BIPKTGP22 = 2;
    sbit  NB2BIPKTGP22_bit at EMAC1IPGR.B2;
    const register unsigned short int NB2BIPKTGP23 = 3;
    sbit  NB2BIPKTGP23_bit at EMAC1IPGR.B3;
    const register unsigned short int NB2BIPKTGP24 = 4;
    sbit  NB2BIPKTGP24_bit at EMAC1IPGR.B4;
    const register unsigned short int NB2BIPKTGP25 = 5;
    sbit  NB2BIPKTGP25_bit at EMAC1IPGR.B5;
    const register unsigned short int NB2BIPKTGP26 = 6;
    sbit  NB2BIPKTGP26_bit at EMAC1IPGR.B6;
    const register unsigned short int NB2BIPKTGP10 = 8;
    sbit  NB2BIPKTGP10_bit at EMAC1IPGR.B8;
    const register unsigned short int NB2BIPKTGP11 = 9;
    sbit  NB2BIPKTGP11_bit at EMAC1IPGR.B9;
    const register unsigned short int NB2BIPKTGP12 = 10;
    sbit  NB2BIPKTGP12_bit at EMAC1IPGR.B10;
    const register unsigned short int NB2BIPKTGP13 = 11;
    sbit  NB2BIPKTGP13_bit at EMAC1IPGR.B11;
    const register unsigned short int NB2BIPKTGP14 = 12;
    sbit  NB2BIPKTGP14_bit at EMAC1IPGR.B12;
    const register unsigned short int NB2BIPKTGP15 = 13;
    sbit  NB2BIPKTGP15_bit at EMAC1IPGR.B13;
    const register unsigned short int NB2BIPKTGP16 = 14;
    sbit  NB2BIPKTGP16_bit at EMAC1IPGR.B14;
sfr atomic unsigned long   volatile EMACxIPGR        absolute 0xBF882230;
    sbit  NB2BIPKTGP20_EMACxIPGR_bit at EMACxIPGR.B0;
    sbit  NB2BIPKTGP21_EMACxIPGR_bit at EMACxIPGR.B1;
    sbit  NB2BIPKTGP22_EMACxIPGR_bit at EMACxIPGR.B2;
    sbit  NB2BIPKTGP23_EMACxIPGR_bit at EMACxIPGR.B3;
    sbit  NB2BIPKTGP24_EMACxIPGR_bit at EMACxIPGR.B4;
    sbit  NB2BIPKTGP25_EMACxIPGR_bit at EMACxIPGR.B5;
    sbit  NB2BIPKTGP26_EMACxIPGR_bit at EMACxIPGR.B6;
    sbit  NB2BIPKTGP10_EMACxIPGR_bit at EMACxIPGR.B8;
    sbit  NB2BIPKTGP11_EMACxIPGR_bit at EMACxIPGR.B9;
    sbit  NB2BIPKTGP12_EMACxIPGR_bit at EMACxIPGR.B10;
    sbit  NB2BIPKTGP13_EMACxIPGR_bit at EMACxIPGR.B11;
    sbit  NB2BIPKTGP14_EMACxIPGR_bit at EMACxIPGR.B12;
    sbit  NB2BIPKTGP15_EMACxIPGR_bit at EMACxIPGR.B13;
    sbit  NB2BIPKTGP16_EMACxIPGR_bit at EMACxIPGR.B14;
sfr unsigned long   volatile EMAC1IPGRCLR     absolute 0xBF882234;
sfr unsigned long   volatile EMACxIPGRCLR     absolute 0xBF882234;
sfr unsigned long   volatile EMAC1IPGRSET     absolute 0xBF882238;
sfr unsigned long   volatile EMACxIPGRSET     absolute 0xBF882238;
sfr unsigned long   volatile EMAC1IPGRINV     absolute 0xBF88223C;
sfr unsigned long   volatile EMACxIPGRINV     absolute 0xBF88223C;
sfr atomic unsigned long   volatile EMAC1CLRT        absolute 0xBF882240;
    const register unsigned short int RETX0 = 0;
    sbit  RETX0_bit at EMAC1CLRT.B0;
    const register unsigned short int RETX1 = 1;
    sbit  RETX1_bit at EMAC1CLRT.B1;
    const register unsigned short int RETX2 = 2;
    sbit  RETX2_bit at EMAC1CLRT.B2;
    const register unsigned short int RETX3 = 3;
    sbit  RETX3_bit at EMAC1CLRT.B3;
    const register unsigned short int CWINDOW0 = 8;
    sbit  CWINDOW0_bit at EMAC1CLRT.B8;
    const register unsigned short int CWINDOW1 = 9;
    sbit  CWINDOW1_bit at EMAC1CLRT.B9;
    const register unsigned short int CWINDOW2 = 10;
    sbit  CWINDOW2_bit at EMAC1CLRT.B10;
    const register unsigned short int CWINDOW3 = 11;
    sbit  CWINDOW3_bit at EMAC1CLRT.B11;
    const register unsigned short int CWINDOW4 = 12;
    sbit  CWINDOW4_bit at EMAC1CLRT.B12;
    const register unsigned short int CWINDOW5 = 13;
    sbit  CWINDOW5_bit at EMAC1CLRT.B13;
sfr atomic unsigned long   volatile EMACxCLRT        absolute 0xBF882240;
    sbit  RETX0_EMACxCLRT_bit at EMACxCLRT.B0;
    sbit  RETX1_EMACxCLRT_bit at EMACxCLRT.B1;
    sbit  RETX2_EMACxCLRT_bit at EMACxCLRT.B2;
    sbit  RETX3_EMACxCLRT_bit at EMACxCLRT.B3;
    sbit  CWINDOW0_EMACxCLRT_bit at EMACxCLRT.B8;
    sbit  CWINDOW1_EMACxCLRT_bit at EMACxCLRT.B9;
    sbit  CWINDOW2_EMACxCLRT_bit at EMACxCLRT.B10;
    sbit  CWINDOW3_EMACxCLRT_bit at EMACxCLRT.B11;
    sbit  CWINDOW4_EMACxCLRT_bit at EMACxCLRT.B12;
    sbit  CWINDOW5_EMACxCLRT_bit at EMACxCLRT.B13;
sfr unsigned long   volatile EMAC1CLRTCLR     absolute 0xBF882244;
sfr unsigned long   volatile EMACxCLRTCLR     absolute 0xBF882244;
sfr unsigned long   volatile EMAC1CLRTSET     absolute 0xBF882248;
sfr unsigned long   volatile EMACxCLRTSET     absolute 0xBF882248;
sfr unsigned long   volatile EMAC1CLRTINV     absolute 0xBF88224C;
sfr unsigned long   volatile EMACxCLRTINV     absolute 0xBF88224C;
sfr atomic unsigned long   volatile EMAC1MAXF        absolute 0xBF882250;
    const register unsigned short int MACMAXF0 = 0;
    sbit  MACMAXF0_bit at EMAC1MAXF.B0;
    const register unsigned short int MACMAXF1 = 1;
    sbit  MACMAXF1_bit at EMAC1MAXF.B1;
    const register unsigned short int MACMAXF2 = 2;
    sbit  MACMAXF2_bit at EMAC1MAXF.B2;
    const register unsigned short int MACMAXF3 = 3;
    sbit  MACMAXF3_bit at EMAC1MAXF.B3;
    const register unsigned short int MACMAXF4 = 4;
    sbit  MACMAXF4_bit at EMAC1MAXF.B4;
    const register unsigned short int MACMAXF5 = 5;
    sbit  MACMAXF5_bit at EMAC1MAXF.B5;
    const register unsigned short int MACMAXF6 = 6;
    sbit  MACMAXF6_bit at EMAC1MAXF.B6;
    const register unsigned short int MACMAXF7 = 7;
    sbit  MACMAXF7_bit at EMAC1MAXF.B7;
    const register unsigned short int MACMAXF8 = 8;
    sbit  MACMAXF8_bit at EMAC1MAXF.B8;
    const register unsigned short int MACMAXF9 = 9;
    sbit  MACMAXF9_bit at EMAC1MAXF.B9;
    const register unsigned short int MACMAXF10 = 10;
    sbit  MACMAXF10_bit at EMAC1MAXF.B10;
    const register unsigned short int MACMAXF11 = 11;
    sbit  MACMAXF11_bit at EMAC1MAXF.B11;
    const register unsigned short int MACMAXF12 = 12;
    sbit  MACMAXF12_bit at EMAC1MAXF.B12;
    const register unsigned short int MACMAXF13 = 13;
    sbit  MACMAXF13_bit at EMAC1MAXF.B13;
    const register unsigned short int MACMAXF14 = 14;
    sbit  MACMAXF14_bit at EMAC1MAXF.B14;
    const register unsigned short int MACMAXF15 = 15;
    sbit  MACMAXF15_bit at EMAC1MAXF.B15;
sfr atomic unsigned long   volatile EMACxMAXF        absolute 0xBF882250;
    sbit  MACMAXF0_EMACxMAXF_bit at EMACxMAXF.B0;
    sbit  MACMAXF1_EMACxMAXF_bit at EMACxMAXF.B1;
    sbit  MACMAXF2_EMACxMAXF_bit at EMACxMAXF.B2;
    sbit  MACMAXF3_EMACxMAXF_bit at EMACxMAXF.B3;
    sbit  MACMAXF4_EMACxMAXF_bit at EMACxMAXF.B4;
    sbit  MACMAXF5_EMACxMAXF_bit at EMACxMAXF.B5;
    sbit  MACMAXF6_EMACxMAXF_bit at EMACxMAXF.B6;
    sbit  MACMAXF7_EMACxMAXF_bit at EMACxMAXF.B7;
    sbit  MACMAXF8_EMACxMAXF_bit at EMACxMAXF.B8;
    sbit  MACMAXF9_EMACxMAXF_bit at EMACxMAXF.B9;
    sbit  MACMAXF10_EMACxMAXF_bit at EMACxMAXF.B10;
    sbit  MACMAXF11_EMACxMAXF_bit at EMACxMAXF.B11;
    sbit  MACMAXF12_EMACxMAXF_bit at EMACxMAXF.B12;
    sbit  MACMAXF13_EMACxMAXF_bit at EMACxMAXF.B13;
    sbit  MACMAXF14_EMACxMAXF_bit at EMACxMAXF.B14;
    sbit  MACMAXF15_EMACxMAXF_bit at EMACxMAXF.B15;
sfr unsigned long   volatile EMAC1MAXFCLR     absolute 0xBF882254;
sfr unsigned long   volatile EMACxMAXFCLR     absolute 0xBF882254;
sfr unsigned long   volatile EMAC1MAXFSET     absolute 0xBF882258;
sfr unsigned long   volatile EMACxMAXFSET     absolute 0xBF882258;
sfr unsigned long   volatile EMAC1MAXFINV     absolute 0xBF88225C;
sfr unsigned long   volatile EMACxMAXFINV     absolute 0xBF88225C;
sfr atomic unsigned long   volatile EMAC1SUPP        absolute 0xBF882260;
    const register unsigned short int SPEEDRMII = 8;
    sbit  SPEEDRMII_bit at EMAC1SUPP.B8;
    const register unsigned short int RESETRMII = 11;
    sbit  RESETRMII_bit at EMAC1SUPP.B11;
sfr atomic unsigned long   volatile EMACxSUPP        absolute 0xBF882260;
    sbit  SPEEDRMII_EMACxSUPP_bit at EMACxSUPP.B8;
    sbit  RESETRMII_EMACxSUPP_bit at EMACxSUPP.B11;
sfr unsigned long   volatile EMAC1SUPPCLR     absolute 0xBF882264;
sfr unsigned long   volatile EMACxSUPPCLR     absolute 0xBF882264;
sfr unsigned long   volatile EMAC1SUPPSET     absolute 0xBF882268;
sfr unsigned long   volatile EMACxSUPPSET     absolute 0xBF882268;
sfr unsigned long   volatile EMAC1SUPPINV     absolute 0xBF88226C;
sfr unsigned long   volatile EMACxSUPPINV     absolute 0xBF88226C;
sfr atomic unsigned long   volatile EMAC1TEST        absolute 0xBF882270;
    const register unsigned short int SHRTQNTA = 0;
    sbit  SHRTQNTA_bit at EMAC1TEST.B0;
    const register unsigned short int TESTPAUSE = 1;
    sbit  TESTPAUSE_bit at EMAC1TEST.B1;
    const register unsigned short int TESTBP = 2;
    sbit  TESTBP_bit at EMAC1TEST.B2;
sfr atomic unsigned long   volatile EMACxTEST        absolute 0xBF882270;
    sbit  SHRTQNTA_EMACxTEST_bit at EMACxTEST.B0;
    sbit  TESTPAUSE_EMACxTEST_bit at EMACxTEST.B1;
    sbit  TESTBP_EMACxTEST_bit at EMACxTEST.B2;
sfr unsigned long   volatile EMAC1TESTCLR     absolute 0xBF882274;
sfr unsigned long   volatile EMACxTESTCLR     absolute 0xBF882274;
sfr unsigned long   volatile EMAC1TESTSET     absolute 0xBF882278;
sfr unsigned long   volatile EMACxTESTSET     absolute 0xBF882278;
sfr unsigned long   volatile EMAC1TESTINV     absolute 0xBF88227C;
sfr unsigned long   volatile EMACxTESTINV     absolute 0xBF88227C;
sfr atomic unsigned long   volatile EMAC1MCFG        absolute 0xBF882280;
    const register unsigned short int SCANINC = 0;
    sbit  SCANINC_bit at EMAC1MCFG.B0;
    const register unsigned short int NOPRE = 1;
    sbit  NOPRE_bit at EMAC1MCFG.B1;
    const register unsigned short int CLKSEL0 = 2;
    sbit  CLKSEL0_bit at EMAC1MCFG.B2;
    const register unsigned short int CLKSEL1 = 3;
    sbit  CLKSEL1_bit at EMAC1MCFG.B3;
    const register unsigned short int CLKSEL2 = 4;
    sbit  CLKSEL2_bit at EMAC1MCFG.B4;
    const register unsigned short int CLKSEL3 = 5;
    sbit  CLKSEL3_bit at EMAC1MCFG.B5;
    const register unsigned short int RESETMGMT = 15;
    sbit  RESETMGMT_bit at EMAC1MCFG.B15;
sfr atomic unsigned long   volatile EMACxMCFG        absolute 0xBF882280;
    sbit  SCANINC_EMACxMCFG_bit at EMACxMCFG.B0;
    sbit  NOPRE_EMACxMCFG_bit at EMACxMCFG.B1;
    sbit  CLKSEL0_EMACxMCFG_bit at EMACxMCFG.B2;
    sbit  CLKSEL1_EMACxMCFG_bit at EMACxMCFG.B3;
    sbit  CLKSEL2_EMACxMCFG_bit at EMACxMCFG.B4;
    sbit  CLKSEL3_EMACxMCFG_bit at EMACxMCFG.B5;
    sbit  RESETMGMT_EMACxMCFG_bit at EMACxMCFG.B15;
sfr unsigned long   volatile EMAC1MCFGCLR     absolute 0xBF882284;
sfr unsigned long   volatile EMACxMCFGCLR     absolute 0xBF882284;
sfr unsigned long   volatile EMAC1MCFGSET     absolute 0xBF882288;
sfr unsigned long   volatile EMACxMCFGSET     absolute 0xBF882288;
sfr unsigned long   volatile EMAC1MCFGINV     absolute 0xBF88228C;
sfr unsigned long   volatile EMACxMCFGINV     absolute 0xBF88228C;
sfr atomic unsigned long   volatile EMAC1MCMD        absolute 0xBF882290;
    const register unsigned short int READ_ = 0;
    sbit  READ_bit at EMAC1MCMD.B0;
    const register unsigned short int SCAN = 1;
    sbit  SCAN_bit at EMAC1MCMD.B1;
sfr atomic unsigned long   volatile EMACxMCMD        absolute 0xBF882290;
    sbit  READ_EMACxMCMD_bit at EMACxMCMD.B0;
    sbit  SCAN_EMACxMCMD_bit at EMACxMCMD.B1;
sfr unsigned long   volatile EMAC1MCMDCLR     absolute 0xBF882294;
sfr unsigned long   volatile EMACxMCMDCLR     absolute 0xBF882294;
sfr unsigned long   volatile EMAC1MCMDSET     absolute 0xBF882298;
sfr unsigned long   volatile EMACxMCMDSET     absolute 0xBF882298;
sfr unsigned long   volatile EMAC1MCMDINV     absolute 0xBF88229C;
sfr unsigned long   volatile EMACxMCMDINV     absolute 0xBF88229C;
sfr atomic unsigned long   volatile EMAC1MADR        absolute 0xBF8822A0;
    const register unsigned short int REGADDR0 = 0;
    sbit  REGADDR0_bit at EMAC1MADR.B0;
    const register unsigned short int REGADDR1 = 1;
    sbit  REGADDR1_bit at EMAC1MADR.B1;
    const register unsigned short int REGADDR2 = 2;
    sbit  REGADDR2_bit at EMAC1MADR.B2;
    const register unsigned short int REGADDR3 = 3;
    sbit  REGADDR3_bit at EMAC1MADR.B3;
    const register unsigned short int REGADDR4 = 4;
    sbit  REGADDR4_bit at EMAC1MADR.B4;
    const register unsigned short int PHYADDR0 = 8;
    sbit  PHYADDR0_bit at EMAC1MADR.B8;
    const register unsigned short int PHYADDR1 = 9;
    sbit  PHYADDR1_bit at EMAC1MADR.B9;
    const register unsigned short int PHYADDR2 = 10;
    sbit  PHYADDR2_bit at EMAC1MADR.B10;
    const register unsigned short int PHYADDR3 = 11;
    sbit  PHYADDR3_bit at EMAC1MADR.B11;
    const register unsigned short int PHYADDR4 = 12;
    sbit  PHYADDR4_bit at EMAC1MADR.B12;
sfr atomic unsigned long   volatile EMACxMADR        absolute 0xBF8822A0;
    sbit  REGADDR0_EMACxMADR_bit at EMACxMADR.B0;
    sbit  REGADDR1_EMACxMADR_bit at EMACxMADR.B1;
    sbit  REGADDR2_EMACxMADR_bit at EMACxMADR.B2;
    sbit  REGADDR3_EMACxMADR_bit at EMACxMADR.B3;
    sbit  REGADDR4_EMACxMADR_bit at EMACxMADR.B4;
    sbit  PHYADDR0_EMACxMADR_bit at EMACxMADR.B8;
    sbit  PHYADDR1_EMACxMADR_bit at EMACxMADR.B9;
    sbit  PHYADDR2_EMACxMADR_bit at EMACxMADR.B10;
    sbit  PHYADDR3_EMACxMADR_bit at EMACxMADR.B11;
    sbit  PHYADDR4_EMACxMADR_bit at EMACxMADR.B12;
sfr unsigned long   volatile EMAC1MADRCLR     absolute 0xBF8822A4;
sfr unsigned long   volatile EMACxMADRCLR     absolute 0xBF8822A4;
sfr unsigned long   volatile EMAC1MADRSET     absolute 0xBF8822A8;
sfr unsigned long   volatile EMACxMADRSET     absolute 0xBF8822A8;
sfr unsigned long   volatile EMAC1MADRINV     absolute 0xBF8822AC;
sfr unsigned long   volatile EMACxMADRINV     absolute 0xBF8822AC;
sfr atomic unsigned long   volatile EMAC1MWTD        absolute 0xBF8822B0;
    const register unsigned short int MWTD0 = 0;
    sbit  MWTD0_bit at EMAC1MWTD.B0;
    const register unsigned short int MWTD1 = 1;
    sbit  MWTD1_bit at EMAC1MWTD.B1;
    const register unsigned short int MWTD2 = 2;
    sbit  MWTD2_bit at EMAC1MWTD.B2;
    const register unsigned short int MWTD3 = 3;
    sbit  MWTD3_bit at EMAC1MWTD.B3;
    const register unsigned short int MWTD4 = 4;
    sbit  MWTD4_bit at EMAC1MWTD.B4;
    const register unsigned short int MWTD5 = 5;
    sbit  MWTD5_bit at EMAC1MWTD.B5;
    const register unsigned short int MWTD6 = 6;
    sbit  MWTD6_bit at EMAC1MWTD.B6;
    const register unsigned short int MWTD7 = 7;
    sbit  MWTD7_bit at EMAC1MWTD.B7;
    const register unsigned short int MWTD8 = 8;
    sbit  MWTD8_bit at EMAC1MWTD.B8;
    const register unsigned short int MWTD9 = 9;
    sbit  MWTD9_bit at EMAC1MWTD.B9;
    const register unsigned short int MWTD10 = 10;
    sbit  MWTD10_bit at EMAC1MWTD.B10;
    const register unsigned short int MWTD11 = 11;
    sbit  MWTD11_bit at EMAC1MWTD.B11;
    const register unsigned short int MWTD12 = 12;
    sbit  MWTD12_bit at EMAC1MWTD.B12;
    const register unsigned short int MWTD13 = 13;
    sbit  MWTD13_bit at EMAC1MWTD.B13;
    const register unsigned short int MWTD14 = 14;
    sbit  MWTD14_bit at EMAC1MWTD.B14;
    const register unsigned short int MWTD15 = 15;
    sbit  MWTD15_bit at EMAC1MWTD.B15;
sfr atomic unsigned long   volatile EMACxMWTD        absolute 0xBF8822B0;
    sbit  MWTD0_EMACxMWTD_bit at EMACxMWTD.B0;
    sbit  MWTD1_EMACxMWTD_bit at EMACxMWTD.B1;
    sbit  MWTD2_EMACxMWTD_bit at EMACxMWTD.B2;
    sbit  MWTD3_EMACxMWTD_bit at EMACxMWTD.B3;
    sbit  MWTD4_EMACxMWTD_bit at EMACxMWTD.B4;
    sbit  MWTD5_EMACxMWTD_bit at EMACxMWTD.B5;
    sbit  MWTD6_EMACxMWTD_bit at EMACxMWTD.B6;
    sbit  MWTD7_EMACxMWTD_bit at EMACxMWTD.B7;
    sbit  MWTD8_EMACxMWTD_bit at EMACxMWTD.B8;
    sbit  MWTD9_EMACxMWTD_bit at EMACxMWTD.B9;
    sbit  MWTD10_EMACxMWTD_bit at EMACxMWTD.B10;
    sbit  MWTD11_EMACxMWTD_bit at EMACxMWTD.B11;
    sbit  MWTD12_EMACxMWTD_bit at EMACxMWTD.B12;
    sbit  MWTD13_EMACxMWTD_bit at EMACxMWTD.B13;
    sbit  MWTD14_EMACxMWTD_bit at EMACxMWTD.B14;
    sbit  MWTD15_EMACxMWTD_bit at EMACxMWTD.B15;
sfr unsigned long   volatile EMAC1MWTDCLR     absolute 0xBF8822B4;
sfr unsigned long   volatile EMACxMWTDCLR     absolute 0xBF8822B4;
sfr unsigned long   volatile EMAC1MWTDSET     absolute 0xBF8822B8;
sfr unsigned long   volatile EMACxMWTDSET     absolute 0xBF8822B8;
sfr unsigned long   volatile EMAC1MWTDINV     absolute 0xBF8822BC;
sfr unsigned long   volatile EMACxMWTDINV     absolute 0xBF8822BC;
sfr atomic unsigned long   volatile EMAC1MRDD        absolute 0xBF8822C0;
    const register unsigned short int MRDD0 = 0;
    sbit  MRDD0_bit at EMAC1MRDD.B0;
    const register unsigned short int MRDD1 = 1;
    sbit  MRDD1_bit at EMAC1MRDD.B1;
    const register unsigned short int MRDD2 = 2;
    sbit  MRDD2_bit at EMAC1MRDD.B2;
    const register unsigned short int MRDD3 = 3;
    sbit  MRDD3_bit at EMAC1MRDD.B3;
    const register unsigned short int MRDD4 = 4;
    sbit  MRDD4_bit at EMAC1MRDD.B4;
    const register unsigned short int MRDD5 = 5;
    sbit  MRDD5_bit at EMAC1MRDD.B5;
    const register unsigned short int MRDD6 = 6;
    sbit  MRDD6_bit at EMAC1MRDD.B6;
    const register unsigned short int MRDD7 = 7;
    sbit  MRDD7_bit at EMAC1MRDD.B7;
    const register unsigned short int MRDD8 = 8;
    sbit  MRDD8_bit at EMAC1MRDD.B8;
    const register unsigned short int MRDD9 = 9;
    sbit  MRDD9_bit at EMAC1MRDD.B9;
    const register unsigned short int MRDD10 = 10;
    sbit  MRDD10_bit at EMAC1MRDD.B10;
    const register unsigned short int MRDD11 = 11;
    sbit  MRDD11_bit at EMAC1MRDD.B11;
    const register unsigned short int MRDD12 = 12;
    sbit  MRDD12_bit at EMAC1MRDD.B12;
    const register unsigned short int MRDD13 = 13;
    sbit  MRDD13_bit at EMAC1MRDD.B13;
    const register unsigned short int MRDD14 = 14;
    sbit  MRDD14_bit at EMAC1MRDD.B14;
    const register unsigned short int MRDD15 = 15;
    sbit  MRDD15_bit at EMAC1MRDD.B15;
sfr atomic unsigned long   volatile EMACxMRDD        absolute 0xBF8822C0;
    sbit  MRDD0_EMACxMRDD_bit at EMACxMRDD.B0;
    sbit  MRDD1_EMACxMRDD_bit at EMACxMRDD.B1;
    sbit  MRDD2_EMACxMRDD_bit at EMACxMRDD.B2;
    sbit  MRDD3_EMACxMRDD_bit at EMACxMRDD.B3;
    sbit  MRDD4_EMACxMRDD_bit at EMACxMRDD.B4;
    sbit  MRDD5_EMACxMRDD_bit at EMACxMRDD.B5;
    sbit  MRDD6_EMACxMRDD_bit at EMACxMRDD.B6;
    sbit  MRDD7_EMACxMRDD_bit at EMACxMRDD.B7;
    sbit  MRDD8_EMACxMRDD_bit at EMACxMRDD.B8;
    sbit  MRDD9_EMACxMRDD_bit at EMACxMRDD.B9;
    sbit  MRDD10_EMACxMRDD_bit at EMACxMRDD.B10;
    sbit  MRDD11_EMACxMRDD_bit at EMACxMRDD.B11;
    sbit  MRDD12_EMACxMRDD_bit at EMACxMRDD.B12;
    sbit  MRDD13_EMACxMRDD_bit at EMACxMRDD.B13;
    sbit  MRDD14_EMACxMRDD_bit at EMACxMRDD.B14;
    sbit  MRDD15_EMACxMRDD_bit at EMACxMRDD.B15;
sfr unsigned long   volatile EMAC1MRDDCLR     absolute 0xBF8822C4;
sfr unsigned long   volatile EMACxMRDDCLR     absolute 0xBF8822C4;
sfr unsigned long   volatile EMAC1MRDDSET     absolute 0xBF8822C8;
sfr unsigned long   volatile EMACxMRDDSET     absolute 0xBF8822C8;
sfr unsigned long   volatile EMAC1MRDDINV     absolute 0xBF8822CC;
sfr unsigned long   volatile EMACxMRDDINV     absolute 0xBF8822CC;
sfr atomic unsigned long   volatile EMAC1MIND        absolute 0xBF8822D0;
    const register unsigned short int MIIMBUSY = 0;
    sbit  MIIMBUSY_bit at EMAC1MIND.B0;
    sbit  SCAN_EMAC1MIND_bit at EMAC1MIND.B1;
    const register unsigned short int NOTVALID = 2;
    sbit  NOTVALID_bit at EMAC1MIND.B2;
    const register unsigned short int LINKFAIL = 3;
    sbit  LINKFAIL_bit at EMAC1MIND.B3;
sfr atomic unsigned long   volatile EMACxMIND        absolute 0xBF8822D0;
    sbit  MIIMBUSY_EMACxMIND_bit at EMACxMIND.B0;
    sbit  SCAN_EMACxMIND_bit at EMACxMIND.B1;
    sbit  NOTVALID_EMACxMIND_bit at EMACxMIND.B2;
    sbit  LINKFAIL_EMACxMIND_bit at EMACxMIND.B3;
sfr unsigned long   volatile EMAC1MINDCLR     absolute 0xBF8822D4;
sfr unsigned long   volatile EMACxMINDCLR     absolute 0xBF8822D4;
sfr unsigned long   volatile EMAC1MINDSET     absolute 0xBF8822D8;
sfr unsigned long   volatile EMACxMINDSET     absolute 0xBF8822D8;
sfr unsigned long   volatile EMAC1MINDINV     absolute 0xBF8822DC;
sfr unsigned long   volatile EMACxMINDINV     absolute 0xBF8822DC;
sfr atomic unsigned long   volatile EMAC1SA0         absolute 0xBF882300;
    const register unsigned short int STNADDR50 = 0;
    sbit  STNADDR50_bit at EMAC1SA0.B0;
    const register unsigned short int STNADDR51 = 1;
    sbit  STNADDR51_bit at EMAC1SA0.B1;
    const register unsigned short int STNADDR52 = 2;
    sbit  STNADDR52_bit at EMAC1SA0.B2;
    const register unsigned short int STNADDR53 = 3;
    sbit  STNADDR53_bit at EMAC1SA0.B3;
    const register unsigned short int STNADDR54 = 4;
    sbit  STNADDR54_bit at EMAC1SA0.B4;
    const register unsigned short int STNADDR55 = 5;
    sbit  STNADDR55_bit at EMAC1SA0.B5;
    const register unsigned short int STNADDR56 = 6;
    sbit  STNADDR56_bit at EMAC1SA0.B6;
    const register unsigned short int STNADDR57 = 7;
    sbit  STNADDR57_bit at EMAC1SA0.B7;
    const register unsigned short int STNADDR60 = 8;
    sbit  STNADDR60_bit at EMAC1SA0.B8;
    const register unsigned short int STNADDR61 = 9;
    sbit  STNADDR61_bit at EMAC1SA0.B9;
    const register unsigned short int STNADDR62 = 10;
    sbit  STNADDR62_bit at EMAC1SA0.B10;
    const register unsigned short int STNADDR63 = 11;
    sbit  STNADDR63_bit at EMAC1SA0.B11;
    const register unsigned short int STNADDR64 = 12;
    sbit  STNADDR64_bit at EMAC1SA0.B12;
    const register unsigned short int STNADDR65 = 13;
    sbit  STNADDR65_bit at EMAC1SA0.B13;
    const register unsigned short int STNADDR66 = 14;
    sbit  STNADDR66_bit at EMAC1SA0.B14;
    const register unsigned short int STNADDR67 = 15;
    sbit  STNADDR67_bit at EMAC1SA0.B15;
sfr atomic unsigned long   volatile EMACxSA0         absolute 0xBF882300;
    sbit  STNADDR50_EMACxSA0_bit at EMACxSA0.B0;
    sbit  STNADDR51_EMACxSA0_bit at EMACxSA0.B1;
    sbit  STNADDR52_EMACxSA0_bit at EMACxSA0.B2;
    sbit  STNADDR53_EMACxSA0_bit at EMACxSA0.B3;
    sbit  STNADDR54_EMACxSA0_bit at EMACxSA0.B4;
    sbit  STNADDR55_EMACxSA0_bit at EMACxSA0.B5;
    sbit  STNADDR56_EMACxSA0_bit at EMACxSA0.B6;
    sbit  STNADDR57_EMACxSA0_bit at EMACxSA0.B7;
    sbit  STNADDR60_EMACxSA0_bit at EMACxSA0.B8;
    sbit  STNADDR61_EMACxSA0_bit at EMACxSA0.B9;
    sbit  STNADDR62_EMACxSA0_bit at EMACxSA0.B10;
    sbit  STNADDR63_EMACxSA0_bit at EMACxSA0.B11;
    sbit  STNADDR64_EMACxSA0_bit at EMACxSA0.B12;
    sbit  STNADDR65_EMACxSA0_bit at EMACxSA0.B13;
    sbit  STNADDR66_EMACxSA0_bit at EMACxSA0.B14;
    sbit  STNADDR67_EMACxSA0_bit at EMACxSA0.B15;
sfr unsigned long   volatile EMAC1SA0CLR      absolute 0xBF882304;
sfr unsigned long   volatile EMACxSA0CLR      absolute 0xBF882304;
sfr unsigned long   volatile EMAC1SA0SET      absolute 0xBF882308;
sfr unsigned long   volatile EMACxSA0SET      absolute 0xBF882308;
sfr unsigned long   volatile EMAC1SA0INV      absolute 0xBF88230C;
sfr unsigned long   volatile EMACxSA0INV      absolute 0xBF88230C;
sfr atomic unsigned long   volatile EMAC1SA1         absolute 0xBF882310;
    const register unsigned short int STNADDR30 = 0;
    sbit  STNADDR30_bit at EMAC1SA1.B0;
    const register unsigned short int STNADDR31 = 1;
    sbit  STNADDR31_bit at EMAC1SA1.B1;
    const register unsigned short int STNADDR32 = 2;
    sbit  STNADDR32_bit at EMAC1SA1.B2;
    const register unsigned short int STNADDR33 = 3;
    sbit  STNADDR33_bit at EMAC1SA1.B3;
    const register unsigned short int STNADDR34 = 4;
    sbit  STNADDR34_bit at EMAC1SA1.B4;
    const register unsigned short int STNADDR35 = 5;
    sbit  STNADDR35_bit at EMAC1SA1.B5;
    const register unsigned short int STNADDR36 = 6;
    sbit  STNADDR36_bit at EMAC1SA1.B6;
    const register unsigned short int STNADDR37 = 7;
    sbit  STNADDR37_bit at EMAC1SA1.B7;
    const register unsigned short int STNADDR40 = 8;
    sbit  STNADDR40_bit at EMAC1SA1.B8;
    const register unsigned short int STNADDR41 = 9;
    sbit  STNADDR41_bit at EMAC1SA1.B9;
    const register unsigned short int STNADDR42 = 10;
    sbit  STNADDR42_bit at EMAC1SA1.B10;
    const register unsigned short int STNADDR43 = 11;
    sbit  STNADDR43_bit at EMAC1SA1.B11;
    const register unsigned short int STNADDR44 = 12;
    sbit  STNADDR44_bit at EMAC1SA1.B12;
    const register unsigned short int STNADDR45 = 13;
    sbit  STNADDR45_bit at EMAC1SA1.B13;
    const register unsigned short int STNADDR46 = 14;
    sbit  STNADDR46_bit at EMAC1SA1.B14;
    const register unsigned short int STNADDR47 = 15;
    sbit  STNADDR47_bit at EMAC1SA1.B15;
sfr atomic unsigned long   volatile EMACxSA1         absolute 0xBF882310;
    sbit  STNADDR30_EMACxSA1_bit at EMACxSA1.B0;
    sbit  STNADDR31_EMACxSA1_bit at EMACxSA1.B1;
    sbit  STNADDR32_EMACxSA1_bit at EMACxSA1.B2;
    sbit  STNADDR33_EMACxSA1_bit at EMACxSA1.B3;
    sbit  STNADDR34_EMACxSA1_bit at EMACxSA1.B4;
    sbit  STNADDR35_EMACxSA1_bit at EMACxSA1.B5;
    sbit  STNADDR36_EMACxSA1_bit at EMACxSA1.B6;
    sbit  STNADDR37_EMACxSA1_bit at EMACxSA1.B7;
    sbit  STNADDR40_EMACxSA1_bit at EMACxSA1.B8;
    sbit  STNADDR41_EMACxSA1_bit at EMACxSA1.B9;
    sbit  STNADDR42_EMACxSA1_bit at EMACxSA1.B10;
    sbit  STNADDR43_EMACxSA1_bit at EMACxSA1.B11;
    sbit  STNADDR44_EMACxSA1_bit at EMACxSA1.B12;
    sbit  STNADDR45_EMACxSA1_bit at EMACxSA1.B13;
    sbit  STNADDR46_EMACxSA1_bit at EMACxSA1.B14;
    sbit  STNADDR47_EMACxSA1_bit at EMACxSA1.B15;
sfr unsigned long   volatile EMAC1SA1CLR      absolute 0xBF882314;
sfr unsigned long   volatile EMACxSA1CLR      absolute 0xBF882314;
sfr unsigned long   volatile EMAC1SA1SET      absolute 0xBF882318;
sfr unsigned long   volatile EMACxSA1SET      absolute 0xBF882318;
sfr unsigned long   volatile EMAC1SA1INV      absolute 0xBF88231C;
sfr unsigned long   volatile EMACxSA1INV      absolute 0xBF88231C;
sfr atomic unsigned long   volatile EMAC1SA2         absolute 0xBF882320;
    const register unsigned short int STNADDR10 = 0;
    sbit  STNADDR10_bit at EMAC1SA2.B0;
    const register unsigned short int STNADDR11 = 1;
    sbit  STNADDR11_bit at EMAC1SA2.B1;
    const register unsigned short int STNADDR12 = 2;
    sbit  STNADDR12_bit at EMAC1SA2.B2;
    const register unsigned short int STNADDR13 = 3;
    sbit  STNADDR13_bit at EMAC1SA2.B3;
    const register unsigned short int STNADDR14 = 4;
    sbit  STNADDR14_bit at EMAC1SA2.B4;
    const register unsigned short int STNADDR15 = 5;
    sbit  STNADDR15_bit at EMAC1SA2.B5;
    const register unsigned short int STNADDR16 = 6;
    sbit  STNADDR16_bit at EMAC1SA2.B6;
    const register unsigned short int STNADDR17 = 7;
    sbit  STNADDR17_bit at EMAC1SA2.B7;
    const register unsigned short int STNADDR20 = 8;
    sbit  STNADDR20_bit at EMAC1SA2.B8;
    const register unsigned short int STNADDR21 = 9;
    sbit  STNADDR21_bit at EMAC1SA2.B9;
    const register unsigned short int STNADDR22 = 10;
    sbit  STNADDR22_bit at EMAC1SA2.B10;
    const register unsigned short int STNADDR23 = 11;
    sbit  STNADDR23_bit at EMAC1SA2.B11;
    const register unsigned short int STNADDR24 = 12;
    sbit  STNADDR24_bit at EMAC1SA2.B12;
    const register unsigned short int STNADDR25 = 13;
    sbit  STNADDR25_bit at EMAC1SA2.B13;
    const register unsigned short int STNADDR26 = 14;
    sbit  STNADDR26_bit at EMAC1SA2.B14;
    const register unsigned short int STNADDR27 = 15;
    sbit  STNADDR27_bit at EMAC1SA2.B15;
sfr atomic unsigned long   volatile EMACxSA2         absolute 0xBF882320;
    sbit  STNADDR10_EMACxSA2_bit at EMACxSA2.B0;
    sbit  STNADDR11_EMACxSA2_bit at EMACxSA2.B1;
    sbit  STNADDR12_EMACxSA2_bit at EMACxSA2.B2;
    sbit  STNADDR13_EMACxSA2_bit at EMACxSA2.B3;
    sbit  STNADDR14_EMACxSA2_bit at EMACxSA2.B4;
    sbit  STNADDR15_EMACxSA2_bit at EMACxSA2.B5;
    sbit  STNADDR16_EMACxSA2_bit at EMACxSA2.B6;
    sbit  STNADDR17_EMACxSA2_bit at EMACxSA2.B7;
    sbit  STNADDR20_EMACxSA2_bit at EMACxSA2.B8;
    sbit  STNADDR21_EMACxSA2_bit at EMACxSA2.B9;
    sbit  STNADDR22_EMACxSA2_bit at EMACxSA2.B10;
    sbit  STNADDR23_EMACxSA2_bit at EMACxSA2.B11;
    sbit  STNADDR24_EMACxSA2_bit at EMACxSA2.B12;
    sbit  STNADDR25_EMACxSA2_bit at EMACxSA2.B13;
    sbit  STNADDR26_EMACxSA2_bit at EMACxSA2.B14;
    sbit  STNADDR27_EMACxSA2_bit at EMACxSA2.B15;
sfr unsigned long   volatile EMAC1SA2CLR      absolute 0xBF882324;
sfr unsigned long   volatile EMACxSA2CLR      absolute 0xBF882324;
sfr unsigned long   volatile EMAC1SA2SET      absolute 0xBF882328;
sfr unsigned long   volatile EMACxSA2SET      absolute 0xBF882328;
sfr unsigned long   volatile EMAC1SA2INV      absolute 0xBF88232C;
sfr unsigned long   volatile EMACxSA2INV      absolute 0xBF88232C;
sfr atomic unsigned long   volatile PRECON           absolute 0xBF8E0000;
    const register unsigned short int PFMWS0 = 0;
    sbit  PFMWS0_bit at PRECON.B0;
    const register unsigned short int PFMWS1 = 1;
    sbit  PFMWS1_bit at PRECON.B1;
    const register unsigned short int PFMWS2 = 2;
    sbit  PFMWS2_bit at PRECON.B2;
    const register unsigned short int PREFEN0 = 4;
    sbit  PREFEN0_bit at PRECON.B4;
    const register unsigned short int PREFEN1 = 5;
    sbit  PREFEN1_bit at PRECON.B5;
    const register unsigned short int PFMSECEN = 26;
    sbit  PFMSECEN_bit at PRECON.B26;
sfr unsigned long   volatile PRECONCLR        absolute 0xBF8E0004;
sfr unsigned long   volatile PRECONSET        absolute 0xBF8E0008;
sfr unsigned long   volatile PRECONINV        absolute 0xBF8E000C;
sfr atomic unsigned long   volatile PRESTAT          absolute 0xBF8E0010;
    const register unsigned short int PFMSECCNT0 = 0;
    sbit  PFMSECCNT0_bit at PRESTAT.B0;
    const register unsigned short int PFMSECCNT1 = 1;
    sbit  PFMSECCNT1_bit at PRESTAT.B1;
    const register unsigned short int PFMSECCNT2 = 2;
    sbit  PFMSECCNT2_bit at PRESTAT.B2;
    const register unsigned short int PFMSECCNT3 = 3;
    sbit  PFMSECCNT3_bit at PRESTAT.B3;
    const register unsigned short int PFMSECCNT4 = 4;
    sbit  PFMSECCNT4_bit at PRESTAT.B4;
    const register unsigned short int PFMSECCNT5 = 5;
    sbit  PFMSECCNT5_bit at PRESTAT.B5;
    const register unsigned short int PFMSECCNT6 = 6;
    sbit  PFMSECCNT6_bit at PRESTAT.B6;
    const register unsigned short int PFMSECCNT7 = 7;
    sbit  PFMSECCNT7_bit at PRESTAT.B7;
    const register unsigned short int PFMSEC = 26;
    sbit  PFMSEC_bit at PRESTAT.B26;
    const register unsigned short int PFMDED = 27;
    sbit  PFMDED_bit at PRESTAT.B27;
sfr unsigned long   volatile PRESTATCLR       absolute 0xBF8E0014;
sfr unsigned long   volatile PRESTATSET       absolute 0xBF8E0018;
sfr unsigned long   volatile PRESTATINV       absolute 0xBF8E001C;
sfr unsigned long   volatile EBICS0           absolute 0xBF8E1014;
    const register unsigned short int CSADDR0 = 16;
    sbit  CSADDR0_bit at EBICS0.B16;
    const register unsigned short int CSADDR1 = 17;
    sbit  CSADDR1_bit at EBICS0.B17;
    const register unsigned short int CSADDR2 = 18;
    sbit  CSADDR2_bit at EBICS0.B18;
    const register unsigned short int CSADDR3 = 19;
    sbit  CSADDR3_bit at EBICS0.B19;
    const register unsigned short int CSADDR4 = 20;
    sbit  CSADDR4_bit at EBICS0.B20;
    const register unsigned short int CSADDR5 = 21;
    sbit  CSADDR5_bit at EBICS0.B21;
    const register unsigned short int CSADDR6 = 22;
    sbit  CSADDR6_bit at EBICS0.B22;
    const register unsigned short int CSADDR7 = 23;
    sbit  CSADDR7_bit at EBICS0.B23;
    const register unsigned short int CSADDR8 = 24;
    sbit  CSADDR8_bit at EBICS0.B24;
    const register unsigned short int CSADDR9 = 25;
    sbit  CSADDR9_bit at EBICS0.B25;
    const register unsigned short int CSADDR10 = 26;
    sbit  CSADDR10_bit at EBICS0.B26;
    const register unsigned short int CSADDR11 = 27;
    sbit  CSADDR11_bit at EBICS0.B27;
    const register unsigned short int CSADDR12 = 28;
    sbit  CSADDR12_bit at EBICS0.B28;
    const register unsigned short int CSADDR13 = 29;
    sbit  CSADDR13_bit at EBICS0.B29;
    const register unsigned short int CSADDR14 = 30;
    sbit  CSADDR14_bit at EBICS0.B30;
    const register unsigned short int CSADDR15 = 31;
    sbit  CSADDR15_bit at EBICS0.B31;
sfr unsigned long   volatile EBIMSK0          absolute 0xBF8E1054;
    const register unsigned short int MEMSIZE0 = 0;
    sbit  MEMSIZE0_bit at EBIMSK0.B0;
    const register unsigned short int MEMSIZE1 = 1;
    sbit  MEMSIZE1_bit at EBIMSK0.B1;
    const register unsigned short int MEMSIZE2 = 2;
    sbit  MEMSIZE2_bit at EBIMSK0.B2;
    const register unsigned short int MEMSIZE3 = 3;
    sbit  MEMSIZE3_bit at EBIMSK0.B3;
    const register unsigned short int MEMSIZE4 = 4;
    sbit  MEMSIZE4_bit at EBIMSK0.B4;
    const register unsigned short int MEMTYPE0 = 5;
    sbit  MEMTYPE0_bit at EBIMSK0.B5;
    const register unsigned short int MEMTYPE1 = 6;
    sbit  MEMTYPE1_bit at EBIMSK0.B6;
    const register unsigned short int MEMTYPE2 = 7;
    sbit  MEMTYPE2_bit at EBIMSK0.B7;
    const register unsigned short int REGSEL0 = 8;
    sbit  REGSEL0_bit at EBIMSK0.B8;
    const register unsigned short int REGSEL1 = 9;
    sbit  REGSEL1_bit at EBIMSK0.B9;
    const register unsigned short int REGSEL2 = 10;
    sbit  REGSEL2_bit at EBIMSK0.B10;
sfr unsigned long   volatile EBISMT0          absolute 0xBF8E1094;
    const register unsigned short int TRC0 = 0;
    sbit  TRC0_bit at EBISMT0.B0;
    const register unsigned short int TRC1 = 1;
    sbit  TRC1_bit at EBISMT0.B1;
    const register unsigned short int TRC2 = 2;
    sbit  TRC2_bit at EBISMT0.B2;
    const register unsigned short int TRC3 = 3;
    sbit  TRC3_bit at EBISMT0.B3;
    const register unsigned short int TRC4 = 4;
    sbit  TRC4_bit at EBISMT0.B4;
    const register unsigned short int TRC5 = 5;
    sbit  TRC5_bit at EBISMT0.B5;
    const register unsigned short int TAS0 = 6;
    sbit  TAS0_bit at EBISMT0.B6;
    const register unsigned short int TAS1 = 7;
    sbit  TAS1_bit at EBISMT0.B7;
    const register unsigned short int TWR0 = 8;
    sbit  TWR0_bit at EBISMT0.B8;
    const register unsigned short int TWR1 = 9;
    sbit  TWR1_bit at EBISMT0.B9;
    const register unsigned short int TWP0 = 10;
    sbit  TWP0_bit at EBISMT0.B10;
    const register unsigned short int TWP1 = 11;
    sbit  TWP1_bit at EBISMT0.B11;
    const register unsigned short int TWP2 = 12;
    sbit  TWP2_bit at EBISMT0.B12;
    const register unsigned short int TWP3 = 13;
    sbit  TWP3_bit at EBISMT0.B13;
    const register unsigned short int TWP4 = 14;
    sbit  TWP4_bit at EBISMT0.B14;
    const register unsigned short int TWP5 = 15;
    sbit  TWP5_bit at EBISMT0.B15;
    const register unsigned short int TBTA0 = 16;
    sbit  TBTA0_bit at EBISMT0.B16;
    const register unsigned short int TBTA1 = 17;
    sbit  TBTA1_bit at EBISMT0.B17;
    const register unsigned short int TBTA2 = 18;
    sbit  TBTA2_bit at EBISMT0.B18;
    const register unsigned short int TPRC0 = 19;
    sbit  TPRC0_bit at EBISMT0.B19;
    const register unsigned short int TPRC1 = 20;
    sbit  TPRC1_bit at EBISMT0.B20;
    const register unsigned short int TPRC2 = 21;
    sbit  TPRC2_bit at EBISMT0.B21;
    const register unsigned short int TPRC3 = 22;
    sbit  TPRC3_bit at EBISMT0.B22;
    const register unsigned short int PAGEMODE = 23;
    sbit  PAGEMODE_bit at EBISMT0.B23;
    const register unsigned short int PAGESIZE0 = 24;
    sbit  PAGESIZE0_bit at EBISMT0.B24;
    const register unsigned short int PAGESIZE1 = 25;
    sbit  PAGESIZE1_bit at EBISMT0.B25;
    const register unsigned short int RDYMODE = 26;
    sbit  RDYMODE_bit at EBISMT0.B26;
sfr unsigned long   volatile EBISMT1          absolute 0xBF8E1098;
    sbit  TRC0_EBISMT1_bit at EBISMT1.B0;
    sbit  TRC1_EBISMT1_bit at EBISMT1.B1;
    sbit  TRC2_EBISMT1_bit at EBISMT1.B2;
    sbit  TRC3_EBISMT1_bit at EBISMT1.B3;
    sbit  TRC4_EBISMT1_bit at EBISMT1.B4;
    sbit  TRC5_EBISMT1_bit at EBISMT1.B5;
    sbit  TAS0_EBISMT1_bit at EBISMT1.B6;
    sbit  TAS1_EBISMT1_bit at EBISMT1.B7;
    sbit  TWR0_EBISMT1_bit at EBISMT1.B8;
    sbit  TWR1_EBISMT1_bit at EBISMT1.B9;
    sbit  TWP0_EBISMT1_bit at EBISMT1.B10;
    sbit  TWP1_EBISMT1_bit at EBISMT1.B11;
    sbit  TWP2_EBISMT1_bit at EBISMT1.B12;
    sbit  TWP3_EBISMT1_bit at EBISMT1.B13;
    sbit  TWP4_EBISMT1_bit at EBISMT1.B14;
    sbit  TWP5_EBISMT1_bit at EBISMT1.B15;
    sbit  TBTA0_EBISMT1_bit at EBISMT1.B16;
    sbit  TBTA1_EBISMT1_bit at EBISMT1.B17;
    sbit  TBTA2_EBISMT1_bit at EBISMT1.B18;
    sbit  TPRC0_EBISMT1_bit at EBISMT1.B19;
    sbit  TPRC1_EBISMT1_bit at EBISMT1.B20;
    sbit  TPRC2_EBISMT1_bit at EBISMT1.B21;
    sbit  TPRC3_EBISMT1_bit at EBISMT1.B22;
    sbit  PAGEMODE_EBISMT1_bit at EBISMT1.B23;
    sbit  PAGESIZE0_EBISMT1_bit at EBISMT1.B24;
    sbit  PAGESIZE1_EBISMT1_bit at EBISMT1.B25;
    sbit  RDYMODE_EBISMT1_bit at EBISMT1.B26;
sfr unsigned long   volatile EBISMT2          absolute 0xBF8E109C;
    sbit  TRC0_EBISMT2_bit at EBISMT2.B0;
    sbit  TRC1_EBISMT2_bit at EBISMT2.B1;
    sbit  TRC2_EBISMT2_bit at EBISMT2.B2;
    sbit  TRC3_EBISMT2_bit at EBISMT2.B3;
    sbit  TRC4_EBISMT2_bit at EBISMT2.B4;
    sbit  TRC5_EBISMT2_bit at EBISMT2.B5;
    sbit  TAS0_EBISMT2_bit at EBISMT2.B6;
    sbit  TAS1_EBISMT2_bit at EBISMT2.B7;
    sbit  TWR0_EBISMT2_bit at EBISMT2.B8;
    sbit  TWR1_EBISMT2_bit at EBISMT2.B9;
    sbit  TWP0_EBISMT2_bit at EBISMT2.B10;
    sbit  TWP1_EBISMT2_bit at EBISMT2.B11;
    sbit  TWP2_EBISMT2_bit at EBISMT2.B12;
    sbit  TWP3_EBISMT2_bit at EBISMT2.B13;
    sbit  TWP4_EBISMT2_bit at EBISMT2.B14;
    sbit  TWP5_EBISMT2_bit at EBISMT2.B15;
    sbit  TBTA0_EBISMT2_bit at EBISMT2.B16;
    sbit  TBTA1_EBISMT2_bit at EBISMT2.B17;
    sbit  TBTA2_EBISMT2_bit at EBISMT2.B18;
    sbit  TPRC0_EBISMT2_bit at EBISMT2.B19;
    sbit  TPRC1_EBISMT2_bit at EBISMT2.B20;
    sbit  TPRC2_EBISMT2_bit at EBISMT2.B21;
    sbit  TPRC3_EBISMT2_bit at EBISMT2.B22;
    sbit  PAGEMODE_EBISMT2_bit at EBISMT2.B23;
    sbit  PAGESIZE0_EBISMT2_bit at EBISMT2.B24;
    sbit  PAGESIZE1_EBISMT2_bit at EBISMT2.B25;
    sbit  RDYMODE_EBISMT2_bit at EBISMT2.B26;
sfr unsigned long   volatile EBIFTRPD         absolute 0xBF8E10A0;
    const register unsigned short int TRPD0 = 0;
    sbit  TRPD0_bit at EBIFTRPD.B0;
    const register unsigned short int TRPD1 = 1;
    sbit  TRPD1_bit at EBIFTRPD.B1;
    const register unsigned short int TRPD2 = 2;
    sbit  TRPD2_bit at EBIFTRPD.B2;
    const register unsigned short int TRPD3 = 3;
    sbit  TRPD3_bit at EBIFTRPD.B3;
    const register unsigned short int TRPD4 = 4;
    sbit  TRPD4_bit at EBIFTRPD.B4;
    const register unsigned short int TRPD5 = 5;
    sbit  TRPD5_bit at EBIFTRPD.B5;
    const register unsigned short int TRPD6 = 6;
    sbit  TRPD6_bit at EBIFTRPD.B6;
    const register unsigned short int TRPD7 = 7;
    sbit  TRPD7_bit at EBIFTRPD.B7;
    const register unsigned short int TRPD8 = 8;
    sbit  TRPD8_bit at EBIFTRPD.B8;
    const register unsigned short int TRPD9 = 9;
    sbit  TRPD9_bit at EBIFTRPD.B9;
    const register unsigned short int TRPD10 = 10;
    sbit  TRPD10_bit at EBIFTRPD.B10;
    const register unsigned short int TRPD11 = 11;
    sbit  TRPD11_bit at EBIFTRPD.B11;
    const register unsigned short int TRPD12 = 12;
    sbit  TRPD12_bit at EBIFTRPD.B12;
    const register unsigned short int TRPD13 = 13;
    sbit  TRPD13_bit at EBIFTRPD.B13;
    const register unsigned short int TRPD14 = 14;
    sbit  TRPD14_bit at EBIFTRPD.B14;
    const register unsigned short int TRPD15 = 15;
    sbit  TRPD15_bit at EBIFTRPD.B15;
    const register unsigned short int TRPD16 = 16;
    sbit  TRPD16_bit at EBIFTRPD.B16;
    const register unsigned short int TRPD17 = 17;
    sbit  TRPD17_bit at EBIFTRPD.B17;
    const register unsigned short int TRPD18 = 18;
    sbit  TRPD18_bit at EBIFTRPD.B18;
    const register unsigned short int TRPD19 = 19;
    sbit  TRPD19_bit at EBIFTRPD.B19;
    const register unsigned short int TRPD20 = 20;
    sbit  TRPD20_bit at EBIFTRPD.B20;
    const register unsigned short int TRPD21 = 21;
    sbit  TRPD21_bit at EBIFTRPD.B21;
    const register unsigned short int TRPD22 = 22;
    sbit  TRPD22_bit at EBIFTRPD.B22;
    const register unsigned short int TRPD23 = 23;
    sbit  TRPD23_bit at EBIFTRPD.B23;
    const register unsigned short int TRPD24 = 24;
    sbit  TRPD24_bit at EBIFTRPD.B24;
    const register unsigned short int TRPD25 = 25;
    sbit  TRPD25_bit at EBIFTRPD.B25;
    const register unsigned short int TRPD26 = 26;
    sbit  TRPD26_bit at EBIFTRPD.B26;
    const register unsigned short int TRPD27 = 27;
    sbit  TRPD27_bit at EBIFTRPD.B27;
    const register unsigned short int TRPD28 = 28;
    sbit  TRPD28_bit at EBIFTRPD.B28;
    const register unsigned short int TRPD29 = 29;
    sbit  TRPD29_bit at EBIFTRPD.B29;
    const register unsigned short int TRPD30 = 30;
    sbit  TRPD30_bit at EBIFTRPD.B30;
    const register unsigned short int TRPD31 = 31;
    sbit  TRPD31_bit at EBIFTRPD.B31;
sfr unsigned long   volatile EBISMCON         absolute 0xBF8E10A4;
    const register unsigned short int SMRP = 0;
    sbit  SMRP_bit at EBISMCON.B0;
    const register unsigned short int SMDWIDTH00 = 7;
    sbit  SMDWIDTH00_bit at EBISMCON.B7;
    const register unsigned short int SMDWIDTH01 = 8;
    sbit  SMDWIDTH01_bit at EBISMCON.B8;
    const register unsigned short int SMDWIDTH02 = 9;
    sbit  SMDWIDTH02_bit at EBISMCON.B9;
    const register unsigned short int SMDWIDTH10 = 10;
    sbit  SMDWIDTH10_bit at EBISMCON.B10;
    const register unsigned short int SMDWIDTH11 = 11;
    sbit  SMDWIDTH11_bit at EBISMCON.B11;
    const register unsigned short int SMDWIDTH12 = 12;
    sbit  SMDWIDTH12_bit at EBISMCON.B12;
    const register unsigned short int SMDWIDTH20 = 13;
    sbit  SMDWIDTH20_bit at EBISMCON.B13;
    const register unsigned short int SMDWIDTH21 = 14;
    sbit  SMDWIDTH21_bit at EBISMCON.B14;
    const register unsigned short int SMDWIDTH22 = 15;
    sbit  SMDWIDTH22_bit at EBISMCON.B15;
sfr unsigned long   volatile SQI1XCON1        absolute 0xBF8E2000;
    const register unsigned short int TYPECMD0 = 0;
    sbit  TYPECMD0_bit at SQI1XCON1.B0;
    const register unsigned short int TYPECMD1 = 1;
    sbit  TYPECMD1_bit at SQI1XCON1.B1;
    const register unsigned short int TYPEADDR0 = 2;
    sbit  TYPEADDR0_bit at SQI1XCON1.B2;
    const register unsigned short int TYPEADDR1 = 3;
    sbit  TYPEADDR1_bit at SQI1XCON1.B3;
    const register unsigned short int TYPEMODE0 = 4;
    sbit  TYPEMODE0_bit at SQI1XCON1.B4;
    const register unsigned short int TYPEMODE1 = 5;
    sbit  TYPEMODE1_bit at SQI1XCON1.B5;
    const register unsigned short int TYPEDUMMY0 = 6;
    sbit  TYPEDUMMY0_bit at SQI1XCON1.B6;
    const register unsigned short int TYPEDUMMY1 = 7;
    sbit  TYPEDUMMY1_bit at SQI1XCON1.B7;
    const register unsigned short int TYPEDATA0 = 8;
    sbit  TYPEDATA0_bit at SQI1XCON1.B8;
    const register unsigned short int TYPEDATA1 = 9;
    sbit  TYPEDATA1_bit at SQI1XCON1.B9;
    const register unsigned short int READOPCODE0 = 10;
    sbit  READOPCODE0_bit at SQI1XCON1.B10;
    const register unsigned short int READOPCODE1 = 11;
    sbit  READOPCODE1_bit at SQI1XCON1.B11;
    const register unsigned short int READOPCODE2 = 12;
    sbit  READOPCODE2_bit at SQI1XCON1.B12;
    const register unsigned short int READOPCODE3 = 13;
    sbit  READOPCODE3_bit at SQI1XCON1.B13;
    const register unsigned short int READOPCODE4 = 14;
    sbit  READOPCODE4_bit at SQI1XCON1.B14;
    const register unsigned short int READOPCODE5 = 15;
    sbit  READOPCODE5_bit at SQI1XCON1.B15;
    const register unsigned short int READOPCODE6 = 16;
    sbit  READOPCODE6_bit at SQI1XCON1.B16;
    const register unsigned short int READOPCODE7 = 17;
    sbit  READOPCODE7_bit at SQI1XCON1.B17;
    const register unsigned short int ADDRBYTES0 = 18;
    sbit  ADDRBYTES0_bit at SQI1XCON1.B18;
    const register unsigned short int ADDRBYTES1 = 19;
    sbit  ADDRBYTES1_bit at SQI1XCON1.B19;
    const register unsigned short int ADDRBYTES2 = 20;
    sbit  ADDRBYTES2_bit at SQI1XCON1.B20;
    const register unsigned short int DUMMYBYTES0 = 21;
    sbit  DUMMYBYTES0_bit at SQI1XCON1.B21;
    const register unsigned short int DUMMYBYTES1 = 22;
    sbit  DUMMYBYTES1_bit at SQI1XCON1.B22;
    const register unsigned short int DUMMYBYTES2 = 23;
    sbit  DUMMYBYTES2_bit at SQI1XCON1.B23;
sfr unsigned long   volatile SQI1XCON2        absolute 0xBF8E2004;
    const register unsigned short int MODECODE0 = 0;
    sbit  MODECODE0_bit at SQI1XCON2.B0;
    const register unsigned short int MODECODE1 = 1;
    sbit  MODECODE1_bit at SQI1XCON2.B1;
    const register unsigned short int MODECODE2 = 2;
    sbit  MODECODE2_bit at SQI1XCON2.B2;
    const register unsigned short int MODECODE3 = 3;
    sbit  MODECODE3_bit at SQI1XCON2.B3;
    const register unsigned short int MODECODE4 = 4;
    sbit  MODECODE4_bit at SQI1XCON2.B4;
    const register unsigned short int MODECODE5 = 5;
    sbit  MODECODE5_bit at SQI1XCON2.B5;
    const register unsigned short int MODECODE6 = 6;
    sbit  MODECODE6_bit at SQI1XCON2.B6;
    const register unsigned short int MODECODE7 = 7;
    sbit  MODECODE7_bit at SQI1XCON2.B7;
    const register unsigned short int MODEBYTES0 = 8;
    sbit  MODEBYTES0_bit at SQI1XCON2.B8;
    const register unsigned short int MODEBYTES1 = 9;
    sbit  MODEBYTES1_bit at SQI1XCON2.B9;
    const register unsigned short int DEVSEL0 = 10;
    sbit  DEVSEL0_bit at SQI1XCON2.B10;
    const register unsigned short int DEVSEL1 = 11;
    sbit  DEVSEL1_bit at SQI1XCON2.B11;
sfr unsigned long   volatile SQI1CFG          absolute 0xBF8E2008;
    sbit  MODE0_SQI1CFG_bit at SQI1CFG.B0;
    sbit  MODE1_SQI1CFG_bit at SQI1CFG.B1;
    const register unsigned short int MODE2 = 2;
    sbit  MODE2_bit at SQI1CFG.B2;
    const register unsigned short int CPHA = 3;
    sbit  CPHA_bit at SQI1CFG.B3;
    sbit  CPOL_SQI1CFG_bit at SQI1CFG.B4;
    const register unsigned short int LSBF = 5;
    sbit  LSBF_bit at SQI1CFG.B5;
    const register unsigned short int RXLATCH = 7;
    sbit  RXLATCH_bit at SQI1CFG.B7;
    const register unsigned short int WP = 9;
    sbit  WP_bit at SQI1CFG.B9;
    const register unsigned short int HOLD = 10;
    sbit  HOLD_bit at SQI1CFG.B10;
    const register unsigned short int BURSTEN = 12;
    sbit  BURSTEN_bit at SQI1CFG.B12;
    const register unsigned short int RESET_ = 16;
    sbit  RESET_bit at SQI1CFG.B16;
    const register unsigned short int DATAEN0 = 20;
    sbit  DATAEN0_bit at SQI1CFG.B20;
    const register unsigned short int DATAEN1 = 21;
    sbit  DATAEN1_bit at SQI1CFG.B21;
    const register unsigned short int CSEN0 = 24;
    sbit  CSEN0_bit at SQI1CFG.B24;
    const register unsigned short int CSEN1 = 25;
    sbit  CSEN1_bit at SQI1CFG.B25;
    const register unsigned short int SQIEN = 31;
    sbit  SQIEN_bit at SQI1CFG.B31;
sfr unsigned long   volatile SQI1CON          absolute 0xBF8E200C;
    const register unsigned short int TXRXCOUNT0 = 0;
    sbit  TXRXCOUNT0_bit at SQI1CON.B0;
    const register unsigned short int TXRXCOUNT1 = 1;
    sbit  TXRXCOUNT1_bit at SQI1CON.B1;
    const register unsigned short int TXRXCOUNT2 = 2;
    sbit  TXRXCOUNT2_bit at SQI1CON.B2;
    const register unsigned short int TXRXCOUNT3 = 3;
    sbit  TXRXCOUNT3_bit at SQI1CON.B3;
    const register unsigned short int TXRXCOUNT4 = 4;
    sbit  TXRXCOUNT4_bit at SQI1CON.B4;
    const register unsigned short int TXRXCOUNT5 = 5;
    sbit  TXRXCOUNT5_bit at SQI1CON.B5;
    const register unsigned short int TXRXCOUNT6 = 6;
    sbit  TXRXCOUNT6_bit at SQI1CON.B6;
    const register unsigned short int TXRXCOUNT7 = 7;
    sbit  TXRXCOUNT7_bit at SQI1CON.B7;
    const register unsigned short int TXRXCOUNT8 = 8;
    sbit  TXRXCOUNT8_bit at SQI1CON.B8;
    const register unsigned short int TXRXCOUNT9 = 9;
    sbit  TXRXCOUNT9_bit at SQI1CON.B9;
    const register unsigned short int TXRXCOUNT10 = 10;
    sbit  TXRXCOUNT10_bit at SQI1CON.B10;
    const register unsigned short int TXRXCOUNT11 = 11;
    sbit  TXRXCOUNT11_bit at SQI1CON.B11;
    const register unsigned short int TXRXCOUNT12 = 12;
    sbit  TXRXCOUNT12_bit at SQI1CON.B12;
    const register unsigned short int TXRXCOUNT13 = 13;
    sbit  TXRXCOUNT13_bit at SQI1CON.B13;
    const register unsigned short int TXRXCOUNT14 = 14;
    sbit  TXRXCOUNT14_bit at SQI1CON.B14;
    const register unsigned short int TXRXCOUNT15 = 15;
    sbit  TXRXCOUNT15_bit at SQI1CON.B15;
    const register unsigned short int CMDINIT0 = 16;
    sbit  CMDINIT0_bit at SQI1CON.B16;
    const register unsigned short int CMDINIT1 = 17;
    sbit  CMDINIT1_bit at SQI1CON.B17;
    const register unsigned short int LANEMODE0 = 18;
    sbit  LANEMODE0_bit at SQI1CON.B18;
    const register unsigned short int LANEMODE1 = 19;
    sbit  LANEMODE1_bit at SQI1CON.B19;
    sbit  DEVSEL0_SQI1CON_bit at SQI1CON.B20;
    sbit  DEVSEL1_SQI1CON_bit at SQI1CON.B21;
    const register unsigned short int DASSERT = 22;
    sbit  DASSERT_bit at SQI1CON.B22;
sfr unsigned long   volatile SQI1CLKCON       absolute 0xBF8E2010;
    const register unsigned short int EN = 0;
    sbit  EN_bit at SQI1CLKCON.B0;
    const register unsigned short int STABLE = 1;
    sbit  STABLE_bit at SQI1CLKCON.B1;
    const register unsigned short int CLKDIV0 = 8;
    sbit  CLKDIV0_bit at SQI1CLKCON.B8;
    const register unsigned short int CLKDIV1 = 9;
    sbit  CLKDIV1_bit at SQI1CLKCON.B9;
    const register unsigned short int CLKDIV2 = 10;
    sbit  CLKDIV2_bit at SQI1CLKCON.B10;
    const register unsigned short int CLKDIV3 = 11;
    sbit  CLKDIV3_bit at SQI1CLKCON.B11;
    const register unsigned short int CLKDIV4 = 12;
    sbit  CLKDIV4_bit at SQI1CLKCON.B12;
    const register unsigned short int CLKDIV5 = 13;
    sbit  CLKDIV5_bit at SQI1CLKCON.B13;
    const register unsigned short int CLKDIV6 = 14;
    sbit  CLKDIV6_bit at SQI1CLKCON.B14;
    const register unsigned short int CLKDIV7 = 15;
    sbit  CLKDIV7_bit at SQI1CLKCON.B15;
sfr unsigned long   volatile SQI1CMDTHR       absolute 0xBF8E2014;
    const register unsigned short int RXCMDTHR0 = 0;
    sbit  RXCMDTHR0_bit at SQI1CMDTHR.B0;
    const register unsigned short int RXCMDTHR1 = 1;
    sbit  RXCMDTHR1_bit at SQI1CMDTHR.B1;
    const register unsigned short int RXCMDTHR2 = 2;
    sbit  RXCMDTHR2_bit at SQI1CMDTHR.B2;
    const register unsigned short int RXCMDTHR3 = 3;
    sbit  RXCMDTHR3_bit at SQI1CMDTHR.B3;
    const register unsigned short int RXCMDTHR4 = 4;
    sbit  RXCMDTHR4_bit at SQI1CMDTHR.B4;
    const register unsigned short int TXCMDTHR0 = 8;
    sbit  TXCMDTHR0_bit at SQI1CMDTHR.B8;
    const register unsigned short int TXCMDTHR1 = 9;
    sbit  TXCMDTHR1_bit at SQI1CMDTHR.B9;
    const register unsigned short int TXCMDTHR2 = 10;
    sbit  TXCMDTHR2_bit at SQI1CMDTHR.B10;
    const register unsigned short int TXCMDTHR3 = 11;
    sbit  TXCMDTHR3_bit at SQI1CMDTHR.B11;
    const register unsigned short int TXCMDTHR4 = 12;
    sbit  TXCMDTHR4_bit at SQI1CMDTHR.B12;
sfr unsigned long   volatile SQI1INTTHR       absolute 0xBF8E2018;
    const register unsigned short int RXINTTHR0 = 0;
    sbit  RXINTTHR0_bit at SQI1INTTHR.B0;
    const register unsigned short int RXINTTHR1 = 1;
    sbit  RXINTTHR1_bit at SQI1INTTHR.B1;
    const register unsigned short int RXINTTHR2 = 2;
    sbit  RXINTTHR2_bit at SQI1INTTHR.B2;
    const register unsigned short int RXINTTHR3 = 3;
    sbit  RXINTTHR3_bit at SQI1INTTHR.B3;
    const register unsigned short int RXINTTHR4 = 4;
    sbit  RXINTTHR4_bit at SQI1INTTHR.B4;
    const register unsigned short int TXINTTHR0 = 8;
    sbit  TXINTTHR0_bit at SQI1INTTHR.B8;
    const register unsigned short int TXINTTHR1 = 9;
    sbit  TXINTTHR1_bit at SQI1INTTHR.B9;
    const register unsigned short int TXINTTHR2 = 10;
    sbit  TXINTTHR2_bit at SQI1INTTHR.B10;
    const register unsigned short int TXINTTHR3 = 11;
    sbit  TXINTTHR3_bit at SQI1INTTHR.B11;
    const register unsigned short int TXINTTHR4 = 12;
    sbit  TXINTTHR4_bit at SQI1INTTHR.B12;
sfr unsigned long   volatile SQI1INTEN        absolute 0xBF8E201C;
    sbit  TXEMPTYIE_SQI1INTEN_bit at SQI1INTEN.B0;
    const register unsigned short int TXFULLIE = 1;
    sbit  TXFULLIE_bit at SQI1INTEN.B1;
    const register unsigned short int TXTHRIE = 2;
    sbit  TXTHRIE_bit at SQI1INTEN.B2;
    const register unsigned short int RXEMPTYIE = 3;
    sbit  RXEMPTYIE_bit at SQI1INTEN.B3;
    sbit  RXFULLIE_SQI1INTEN_bit at SQI1INTEN.B4;
    const register unsigned short int RXTHRIE = 5;
    sbit  RXTHRIE_bit at SQI1INTEN.B5;
    const register unsigned short int CONFULLIE = 6;
    sbit  CONFULLIE_bit at SQI1INTEN.B6;
    const register unsigned short int CONEMPTYIE = 7;
    sbit  CONEMPTYIE_bit at SQI1INTEN.B7;
    const register unsigned short int CONTHRIE = 8;
    sbit  CONTHRIE_bit at SQI1INTEN.B8;
    const register unsigned short int BDDONEIE = 9;
    sbit  BDDONEIE_bit at SQI1INTEN.B9;
    const register unsigned short int PKTCOMPIE = 10;
    sbit  PKTCOMPIE_bit at SQI1INTEN.B10;
sfr unsigned long   volatile SQI1INTSTAT      absolute 0xBF8E2020;
    sbit  TXEMPTYIF_SQI1INTSTAT_bit at SQI1INTSTAT.B0;
    const register unsigned short int TXFULLIF = 1;
    sbit  TXFULLIF_bit at SQI1INTSTAT.B1;
    const register unsigned short int TXTHRIF = 2;
    sbit  TXTHRIF_bit at SQI1INTSTAT.B2;
    const register unsigned short int RXEMPTYIF = 3;
    sbit  RXEMPTYIF_bit at SQI1INTSTAT.B3;
    sbit  RXFULLIF_SQI1INTSTAT_bit at SQI1INTSTAT.B4;
    const register unsigned short int RXTHRIF = 5;
    sbit  RXTHRIF_bit at SQI1INTSTAT.B5;
    const register unsigned short int CONFULLIF = 6;
    sbit  CONFULLIF_bit at SQI1INTSTAT.B6;
    const register unsigned short int CONEMPTYIF = 7;
    sbit  CONEMPTYIF_bit at SQI1INTSTAT.B7;
    const register unsigned short int CONTHRIF = 8;
    sbit  CONTHRIF_bit at SQI1INTSTAT.B8;
    const register unsigned short int BDDONEIF = 9;
    sbit  BDDONEIF_bit at SQI1INTSTAT.B9;
    const register unsigned short int PKTCOMPIF = 10;
    sbit  PKTCOMPIF_bit at SQI1INTSTAT.B10;
sfr unsigned long   volatile SQI1TXBUF        absolute 0xBF8E2024;
    const register unsigned short int TXDATA0 = 0;
    sbit  TXDATA0_bit at SQI1TXBUF.B0;
    const register unsigned short int TXDATA1 = 1;
    sbit  TXDATA1_bit at SQI1TXBUF.B1;
    const register unsigned short int TXDATA2 = 2;
    sbit  TXDATA2_bit at SQI1TXBUF.B2;
    const register unsigned short int TXDATA3 = 3;
    sbit  TXDATA3_bit at SQI1TXBUF.B3;
    const register unsigned short int TXDATA4 = 4;
    sbit  TXDATA4_bit at SQI1TXBUF.B4;
    const register unsigned short int TXDATA5 = 5;
    sbit  TXDATA5_bit at SQI1TXBUF.B5;
    const register unsigned short int TXDATA6 = 6;
    sbit  TXDATA6_bit at SQI1TXBUF.B6;
    const register unsigned short int TXDATA7 = 7;
    sbit  TXDATA7_bit at SQI1TXBUF.B7;
    const register unsigned short int TXDATA8 = 8;
    sbit  TXDATA8_bit at SQI1TXBUF.B8;
    const register unsigned short int TXDATA9 = 9;
    sbit  TXDATA9_bit at SQI1TXBUF.B9;
    const register unsigned short int TXDATA10 = 10;
    sbit  TXDATA10_bit at SQI1TXBUF.B10;
    const register unsigned short int TXDATA11 = 11;
    sbit  TXDATA11_bit at SQI1TXBUF.B11;
    const register unsigned short int TXDATA12 = 12;
    sbit  TXDATA12_bit at SQI1TXBUF.B12;
    const register unsigned short int TXDATA13 = 13;
    sbit  TXDATA13_bit at SQI1TXBUF.B13;
    const register unsigned short int TXDATA14 = 14;
    sbit  TXDATA14_bit at SQI1TXBUF.B14;
    const register unsigned short int TXDATA15 = 15;
    sbit  TXDATA15_bit at SQI1TXBUF.B15;
    const register unsigned short int TXDATA16 = 16;
    sbit  TXDATA16_bit at SQI1TXBUF.B16;
    const register unsigned short int TXDATA17 = 17;
    sbit  TXDATA17_bit at SQI1TXBUF.B17;
    const register unsigned short int TXDATA18 = 18;
    sbit  TXDATA18_bit at SQI1TXBUF.B18;
    const register unsigned short int TXDATA19 = 19;
    sbit  TXDATA19_bit at SQI1TXBUF.B19;
    const register unsigned short int TXDATA20 = 20;
    sbit  TXDATA20_bit at SQI1TXBUF.B20;
    const register unsigned short int TXDATA21 = 21;
    sbit  TXDATA21_bit at SQI1TXBUF.B21;
    const register unsigned short int TXDATA22 = 22;
    sbit  TXDATA22_bit at SQI1TXBUF.B22;
    const register unsigned short int TXDATA23 = 23;
    sbit  TXDATA23_bit at SQI1TXBUF.B23;
    const register unsigned short int TXDATA24 = 24;
    sbit  TXDATA24_bit at SQI1TXBUF.B24;
    const register unsigned short int TXDATA25 = 25;
    sbit  TXDATA25_bit at SQI1TXBUF.B25;
    const register unsigned short int TXDATA26 = 26;
    sbit  TXDATA26_bit at SQI1TXBUF.B26;
    const register unsigned short int TXDATA27 = 27;
    sbit  TXDATA27_bit at SQI1TXBUF.B27;
    const register unsigned short int TXDATA28 = 28;
    sbit  TXDATA28_bit at SQI1TXBUF.B28;
    const register unsigned short int TXDATA29 = 29;
    sbit  TXDATA29_bit at SQI1TXBUF.B29;
    const register unsigned short int TXDATA30 = 30;
    sbit  TXDATA30_bit at SQI1TXBUF.B30;
    const register unsigned short int TXDATA31 = 31;
    sbit  TXDATA31_bit at SQI1TXBUF.B31;
sfr unsigned long   volatile SQI1RXBUF        absolute 0xBF8E2028;
    const register unsigned short int RXDATA0 = 0;
    sbit  RXDATA0_bit at SQI1RXBUF.B0;
    const register unsigned short int RXDATA1 = 1;
    sbit  RXDATA1_bit at SQI1RXBUF.B1;
    const register unsigned short int RXDATA2 = 2;
    sbit  RXDATA2_bit at SQI1RXBUF.B2;
    const register unsigned short int RXDATA3 = 3;
    sbit  RXDATA3_bit at SQI1RXBUF.B3;
    const register unsigned short int RXDATA4 = 4;
    sbit  RXDATA4_bit at SQI1RXBUF.B4;
    const register unsigned short int RXDATA5 = 5;
    sbit  RXDATA5_bit at SQI1RXBUF.B5;
    const register unsigned short int RXDATA6 = 6;
    sbit  RXDATA6_bit at SQI1RXBUF.B6;
    const register unsigned short int RXDATA7 = 7;
    sbit  RXDATA7_bit at SQI1RXBUF.B7;
    const register unsigned short int RXDATA8 = 8;
    sbit  RXDATA8_bit at SQI1RXBUF.B8;
    const register unsigned short int RXDATA9 = 9;
    sbit  RXDATA9_bit at SQI1RXBUF.B9;
    const register unsigned short int RXDATA10 = 10;
    sbit  RXDATA10_bit at SQI1RXBUF.B10;
    const register unsigned short int RXDATA11 = 11;
    sbit  RXDATA11_bit at SQI1RXBUF.B11;
    const register unsigned short int RXDATA12 = 12;
    sbit  RXDATA12_bit at SQI1RXBUF.B12;
    const register unsigned short int RXDATA13 = 13;
    sbit  RXDATA13_bit at SQI1RXBUF.B13;
    const register unsigned short int RXDATA14 = 14;
    sbit  RXDATA14_bit at SQI1RXBUF.B14;
    const register unsigned short int RXDATA15 = 15;
    sbit  RXDATA15_bit at SQI1RXBUF.B15;
    const register unsigned short int RXDATA16 = 16;
    sbit  RXDATA16_bit at SQI1RXBUF.B16;
    const register unsigned short int RXDATA17 = 17;
    sbit  RXDATA17_bit at SQI1RXBUF.B17;
    const register unsigned short int RXDATA18 = 18;
    sbit  RXDATA18_bit at SQI1RXBUF.B18;
    const register unsigned short int RXDATA19 = 19;
    sbit  RXDATA19_bit at SQI1RXBUF.B19;
    const register unsigned short int RXDATA20 = 20;
    sbit  RXDATA20_bit at SQI1RXBUF.B20;
    const register unsigned short int RXDATA21 = 21;
    sbit  RXDATA21_bit at SQI1RXBUF.B21;
    const register unsigned short int RXDATA22 = 22;
    sbit  RXDATA22_bit at SQI1RXBUF.B22;
    const register unsigned short int RXDATA23 = 23;
    sbit  RXDATA23_bit at SQI1RXBUF.B23;
    const register unsigned short int RXDATA24 = 24;
    sbit  RXDATA24_bit at SQI1RXBUF.B24;
    const register unsigned short int RXDATA25 = 25;
    sbit  RXDATA25_bit at SQI1RXBUF.B25;
    const register unsigned short int RXDATA26 = 26;
    sbit  RXDATA26_bit at SQI1RXBUF.B26;
    const register unsigned short int RXDATA27 = 27;
    sbit  RXDATA27_bit at SQI1RXBUF.B27;
    const register unsigned short int RXDATA28 = 28;
    sbit  RXDATA28_bit at SQI1RXBUF.B28;
    const register unsigned short int RXDATA29 = 29;
    sbit  RXDATA29_bit at SQI1RXBUF.B29;
    const register unsigned short int RXDATA30 = 30;
    sbit  RXDATA30_bit at SQI1RXBUF.B30;
    const register unsigned short int RXDATA31 = 31;
    sbit  RXDATA31_bit at SQI1RXBUF.B31;
sfr unsigned long   volatile SQI1STAT1        absolute 0xBF8E202C;
    const register unsigned short int RXBUFCNT0 = 0;
    sbit  RXBUFCNT0_bit at SQI1STAT1.B0;
    const register unsigned short int RXBUFCNT1 = 1;
    sbit  RXBUFCNT1_bit at SQI1STAT1.B1;
    const register unsigned short int RXBUFCNT2 = 2;
    sbit  RXBUFCNT2_bit at SQI1STAT1.B2;
    const register unsigned short int RXBUFCNT3 = 3;
    sbit  RXBUFCNT3_bit at SQI1STAT1.B3;
    const register unsigned short int RXBUFCNT4 = 4;
    sbit  RXBUFCNT4_bit at SQI1STAT1.B4;
    const register unsigned short int RXBUFCNT5 = 5;
    sbit  RXBUFCNT5_bit at SQI1STAT1.B5;
    const register unsigned short int RXBUFCNT6 = 6;
    sbit  RXBUFCNT6_bit at SQI1STAT1.B6;
    const register unsigned short int RXBUFCNT7 = 7;
    sbit  RXBUFCNT7_bit at SQI1STAT1.B7;
    const register unsigned short int TXBUFFREE0 = 16;
    sbit  TXBUFFREE0_bit at SQI1STAT1.B16;
    const register unsigned short int TXBUFFREE1 = 17;
    sbit  TXBUFFREE1_bit at SQI1STAT1.B17;
    const register unsigned short int TXBUFFREE2 = 18;
    sbit  TXBUFFREE2_bit at SQI1STAT1.B18;
    const register unsigned short int TXBUFFREE3 = 19;
    sbit  TXBUFFREE3_bit at SQI1STAT1.B19;
    const register unsigned short int TXBUFFREE4 = 20;
    sbit  TXBUFFREE4_bit at SQI1STAT1.B20;
    const register unsigned short int TXBUFFREE5 = 21;
    sbit  TXBUFFREE5_bit at SQI1STAT1.B21;
    const register unsigned short int TXBUFFREE6 = 22;
    sbit  TXBUFFREE6_bit at SQI1STAT1.B22;
    const register unsigned short int TXBUFFREE7 = 23;
    sbit  TXBUFFREE7_bit at SQI1STAT1.B23;
sfr unsigned long   volatile SQI1STAT2        absolute 0xBF8E2030;
    const register unsigned short int TXOV = 0;
    sbit  TXOV_bit at SQI1STAT2.B0;
    const register unsigned short int RXUN = 1;
    sbit  RXUN_bit at SQI1STAT2.B1;
    const register unsigned short int SQID0 = 3;
    sbit  SQID0_bit at SQI1STAT2.B3;
    const register unsigned short int SQID1 = 4;
    sbit  SQID1_bit at SQI1STAT2.B4;
    const register unsigned short int SQID2 = 5;
    sbit  SQID2_bit at SQI1STAT2.B5;
    const register unsigned short int SQID3 = 6;
    sbit  SQID3_bit at SQI1STAT2.B6;
sfr unsigned long   volatile SQI1BDCON        absolute 0xBF8E2034;
    const register unsigned short int DMAEN = 0;
    sbit  DMAEN_bit at SQI1BDCON.B0;
    const register unsigned short int POLLEN = 1;
    sbit  POLLEN_bit at SQI1BDCON.B1;
    const register unsigned short int START = 2;
    sbit  START_bit at SQI1BDCON.B2;
sfr unsigned long   volatile SQI1BDCURADD     absolute 0xBF8E2038;
    const register unsigned short int BDCURRADDR0 = 0;
    sbit  BDCURRADDR0_bit at SQI1BDCURADD.B0;
    const register unsigned short int BDCURRADDR1 = 1;
    sbit  BDCURRADDR1_bit at SQI1BDCURADD.B1;
    const register unsigned short int BDCURRADDR2 = 2;
    sbit  BDCURRADDR2_bit at SQI1BDCURADD.B2;
    const register unsigned short int BDCURRADDR3 = 3;
    sbit  BDCURRADDR3_bit at SQI1BDCURADD.B3;
    const register unsigned short int BDCURRADDR4 = 4;
    sbit  BDCURRADDR4_bit at SQI1BDCURADD.B4;
    const register unsigned short int BDCURRADDR5 = 5;
    sbit  BDCURRADDR5_bit at SQI1BDCURADD.B5;
    const register unsigned short int BDCURRADDR6 = 6;
    sbit  BDCURRADDR6_bit at SQI1BDCURADD.B6;
    const register unsigned short int BDCURRADDR7 = 7;
    sbit  BDCURRADDR7_bit at SQI1BDCURADD.B7;
    const register unsigned short int BDCURRADDR8 = 8;
    sbit  BDCURRADDR8_bit at SQI1BDCURADD.B8;
    const register unsigned short int BDCURRADDR9 = 9;
    sbit  BDCURRADDR9_bit at SQI1BDCURADD.B9;
    const register unsigned short int BDCURRADDR10 = 10;
    sbit  BDCURRADDR10_bit at SQI1BDCURADD.B10;
    const register unsigned short int BDCURRADDR11 = 11;
    sbit  BDCURRADDR11_bit at SQI1BDCURADD.B11;
    const register unsigned short int BDCURRADDR12 = 12;
    sbit  BDCURRADDR12_bit at SQI1BDCURADD.B12;
    const register unsigned short int BDCURRADDR13 = 13;
    sbit  BDCURRADDR13_bit at SQI1BDCURADD.B13;
    const register unsigned short int BDCURRADDR14 = 14;
    sbit  BDCURRADDR14_bit at SQI1BDCURADD.B14;
    const register unsigned short int BDCURRADDR15 = 15;
    sbit  BDCURRADDR15_bit at SQI1BDCURADD.B15;
    const register unsigned short int BDCURRADDR16 = 16;
    sbit  BDCURRADDR16_bit at SQI1BDCURADD.B16;
    const register unsigned short int BDCURRADDR17 = 17;
    sbit  BDCURRADDR17_bit at SQI1BDCURADD.B17;
    const register unsigned short int BDCURRADDR18 = 18;
    sbit  BDCURRADDR18_bit at SQI1BDCURADD.B18;
    const register unsigned short int BDCURRADDR19 = 19;
    sbit  BDCURRADDR19_bit at SQI1BDCURADD.B19;
    const register unsigned short int BDCURRADDR20 = 20;
    sbit  BDCURRADDR20_bit at SQI1BDCURADD.B20;
    const register unsigned short int BDCURRADDR21 = 21;
    sbit  BDCURRADDR21_bit at SQI1BDCURADD.B21;
    const register unsigned short int BDCURRADDR22 = 22;
    sbit  BDCURRADDR22_bit at SQI1BDCURADD.B22;
    const register unsigned short int BDCURRADDR23 = 23;
    sbit  BDCURRADDR23_bit at SQI1BDCURADD.B23;
    const register unsigned short int BDCURRADDR24 = 24;
    sbit  BDCURRADDR24_bit at SQI1BDCURADD.B24;
    const register unsigned short int BDCURRADDR25 = 25;
    sbit  BDCURRADDR25_bit at SQI1BDCURADD.B25;
    const register unsigned short int BDCURRADDR26 = 26;
    sbit  BDCURRADDR26_bit at SQI1BDCURADD.B26;
    const register unsigned short int BDCURRADDR27 = 27;
    sbit  BDCURRADDR27_bit at SQI1BDCURADD.B27;
    const register unsigned short int BDCURRADDR28 = 28;
    sbit  BDCURRADDR28_bit at SQI1BDCURADD.B28;
    const register unsigned short int BDCURRADDR29 = 29;
    sbit  BDCURRADDR29_bit at SQI1BDCURADD.B29;
    const register unsigned short int BDCURRADDR30 = 30;
    sbit  BDCURRADDR30_bit at SQI1BDCURADD.B30;
    const register unsigned short int BDCURRADDR31 = 31;
    sbit  BDCURRADDR31_bit at SQI1BDCURADD.B31;
sfr unsigned long   volatile SQI1BDBASEADDR   absolute 0xBF8E2040;
    const register unsigned short int BDADDR0 = 0;
    sbit  BDADDR0_bit at SQI1BDBASEADDR.B0;
    const register unsigned short int BDADDR1 = 1;
    sbit  BDADDR1_bit at SQI1BDBASEADDR.B1;
    const register unsigned short int BDADDR2 = 2;
    sbit  BDADDR2_bit at SQI1BDBASEADDR.B2;
    const register unsigned short int BDADDR3 = 3;
    sbit  BDADDR3_bit at SQI1BDBASEADDR.B3;
    const register unsigned short int BDADDR4 = 4;
    sbit  BDADDR4_bit at SQI1BDBASEADDR.B4;
    const register unsigned short int BDADDR5 = 5;
    sbit  BDADDR5_bit at SQI1BDBASEADDR.B5;
    const register unsigned short int BDADDR6 = 6;
    sbit  BDADDR6_bit at SQI1BDBASEADDR.B6;
    const register unsigned short int BDADDR7 = 7;
    sbit  BDADDR7_bit at SQI1BDBASEADDR.B7;
    const register unsigned short int BDADDR8 = 8;
    sbit  BDADDR8_bit at SQI1BDBASEADDR.B8;
    const register unsigned short int BDADDR9 = 9;
    sbit  BDADDR9_bit at SQI1BDBASEADDR.B9;
    const register unsigned short int BDADDR10 = 10;
    sbit  BDADDR10_bit at SQI1BDBASEADDR.B10;
    const register unsigned short int BDADDR11 = 11;
    sbit  BDADDR11_bit at SQI1BDBASEADDR.B11;
    const register unsigned short int BDADDR12 = 12;
    sbit  BDADDR12_bit at SQI1BDBASEADDR.B12;
    const register unsigned short int BDADDR13 = 13;
    sbit  BDADDR13_bit at SQI1BDBASEADDR.B13;
    const register unsigned short int BDADDR14 = 14;
    sbit  BDADDR14_bit at SQI1BDBASEADDR.B14;
    const register unsigned short int BDADDR15 = 15;
    sbit  BDADDR15_bit at SQI1BDBASEADDR.B15;
    const register unsigned short int BDADDR16 = 16;
    sbit  BDADDR16_bit at SQI1BDBASEADDR.B16;
    const register unsigned short int BDADDR17 = 17;
    sbit  BDADDR17_bit at SQI1BDBASEADDR.B17;
    const register unsigned short int BDADDR18 = 18;
    sbit  BDADDR18_bit at SQI1BDBASEADDR.B18;
    const register unsigned short int BDADDR19 = 19;
    sbit  BDADDR19_bit at SQI1BDBASEADDR.B19;
    const register unsigned short int BDADDR20 = 20;
    sbit  BDADDR20_bit at SQI1BDBASEADDR.B20;
    const register unsigned short int BDADDR21 = 21;
    sbit  BDADDR21_bit at SQI1BDBASEADDR.B21;
    const register unsigned short int BDADDR22 = 22;
    sbit  BDADDR22_bit at SQI1BDBASEADDR.B22;
    const register unsigned short int BDADDR23 = 23;
    sbit  BDADDR23_bit at SQI1BDBASEADDR.B23;
    const register unsigned short int BDADDR24 = 24;
    sbit  BDADDR24_bit at SQI1BDBASEADDR.B24;
    const register unsigned short int BDADDR25 = 25;
    sbit  BDADDR25_bit at SQI1BDBASEADDR.B25;
    const register unsigned short int BDADDR26 = 26;
    sbit  BDADDR26_bit at SQI1BDBASEADDR.B26;
    const register unsigned short int BDADDR27 = 27;
    sbit  BDADDR27_bit at SQI1BDBASEADDR.B27;
    const register unsigned short int BDADDR28 = 28;
    sbit  BDADDR28_bit at SQI1BDBASEADDR.B28;
    const register unsigned short int BDADDR29 = 29;
    sbit  BDADDR29_bit at SQI1BDBASEADDR.B29;
    const register unsigned short int BDADDR30 = 30;
    sbit  BDADDR30_bit at SQI1BDBASEADDR.B30;
    const register unsigned short int BDADDR31 = 31;
    sbit  BDADDR31_bit at SQI1BDBASEADDR.B31;
sfr unsigned long   volatile SQI1BDSTAT       absolute 0xBF8E2044;
    const register unsigned short int BDCON0 = 0;
    sbit  BDCON0_bit at SQI1BDSTAT.B0;
    const register unsigned short int BDCON1 = 1;
    sbit  BDCON1_bit at SQI1BDSTAT.B1;
    const register unsigned short int BDCON2 = 2;
    sbit  BDCON2_bit at SQI1BDSTAT.B2;
    const register unsigned short int BDCON3 = 3;
    sbit  BDCON3_bit at SQI1BDSTAT.B3;
    const register unsigned short int BDCON4 = 4;
    sbit  BDCON4_bit at SQI1BDSTAT.B4;
    const register unsigned short int BDCON5 = 5;
    sbit  BDCON5_bit at SQI1BDSTAT.B5;
    const register unsigned short int BDCON6 = 6;
    sbit  BDCON6_bit at SQI1BDSTAT.B6;
    const register unsigned short int BDCON7 = 7;
    sbit  BDCON7_bit at SQI1BDSTAT.B7;
    const register unsigned short int BDCON8 = 8;
    sbit  BDCON8_bit at SQI1BDSTAT.B8;
    const register unsigned short int BDCON9 = 9;
    sbit  BDCON9_bit at SQI1BDSTAT.B9;
    const register unsigned short int BDCON10 = 10;
    sbit  BDCON10_bit at SQI1BDSTAT.B10;
    const register unsigned short int BDCON11 = 11;
    sbit  BDCON11_bit at SQI1BDSTAT.B11;
    const register unsigned short int BDCON12 = 12;
    sbit  BDCON12_bit at SQI1BDSTAT.B12;
    const register unsigned short int BDCON13 = 13;
    sbit  BDCON13_bit at SQI1BDSTAT.B13;
    const register unsigned short int BDCON14 = 14;
    sbit  BDCON14_bit at SQI1BDSTAT.B14;
    const register unsigned short int BDCON15 = 15;
    sbit  BDCON15_bit at SQI1BDSTAT.B15;
    const register unsigned short int DMAACTV = 16;
    sbit  DMAACTV_bit at SQI1BDSTAT.B16;
    const register unsigned short int DMASTART = 17;
    sbit  DMASTART_bit at SQI1BDSTAT.B17;
    const register unsigned short int BDSTATE0 = 18;
    sbit  BDSTATE0_bit at SQI1BDSTAT.B18;
    const register unsigned short int BDSTATE1 = 19;
    sbit  BDSTATE1_bit at SQI1BDSTAT.B19;
    const register unsigned short int BDSTATE2 = 20;
    sbit  BDSTATE2_bit at SQI1BDSTAT.B20;
    const register unsigned short int BDSTATE3 = 21;
    sbit  BDSTATE3_bit at SQI1BDSTAT.B21;
sfr unsigned long   volatile SQI1BDPOLLCON    absolute 0xBF8E2048;
    const register unsigned short int POLLCON0 = 0;
    sbit  POLLCON0_bit at SQI1BDPOLLCON.B0;
    const register unsigned short int POLLCON1 = 1;
    sbit  POLLCON1_bit at SQI1BDPOLLCON.B1;
    const register unsigned short int POLLCON2 = 2;
    sbit  POLLCON2_bit at SQI1BDPOLLCON.B2;
    const register unsigned short int POLLCON3 = 3;
    sbit  POLLCON3_bit at SQI1BDPOLLCON.B3;
    const register unsigned short int POLLCON4 = 4;
    sbit  POLLCON4_bit at SQI1BDPOLLCON.B4;
    const register unsigned short int POLLCON5 = 5;
    sbit  POLLCON5_bit at SQI1BDPOLLCON.B5;
    const register unsigned short int POLLCON6 = 6;
    sbit  POLLCON6_bit at SQI1BDPOLLCON.B6;
    const register unsigned short int POLLCON7 = 7;
    sbit  POLLCON7_bit at SQI1BDPOLLCON.B7;
    const register unsigned short int POLLCON8 = 8;
    sbit  POLLCON8_bit at SQI1BDPOLLCON.B8;
    const register unsigned short int POLLCON9 = 9;
    sbit  POLLCON9_bit at SQI1BDPOLLCON.B9;
    const register unsigned short int POLLCON10 = 10;
    sbit  POLLCON10_bit at SQI1BDPOLLCON.B10;
    const register unsigned short int POLLCON11 = 11;
    sbit  POLLCON11_bit at SQI1BDPOLLCON.B11;
    const register unsigned short int POLLCON12 = 12;
    sbit  POLLCON12_bit at SQI1BDPOLLCON.B12;
    const register unsigned short int POLLCON13 = 13;
    sbit  POLLCON13_bit at SQI1BDPOLLCON.B13;
    const register unsigned short int POLLCON14 = 14;
    sbit  POLLCON14_bit at SQI1BDPOLLCON.B14;
    const register unsigned short int POLLCON15 = 15;
    sbit  POLLCON15_bit at SQI1BDPOLLCON.B15;
sfr unsigned long   volatile SQI1BDTXDSTAT    absolute 0xBF8E204C;
    const register unsigned short int TXCURBUFLEN0 = 0;
    sbit  TXCURBUFLEN0_bit at SQI1BDTXDSTAT.B0;
    const register unsigned short int TXCURBUFLEN1 = 1;
    sbit  TXCURBUFLEN1_bit at SQI1BDTXDSTAT.B1;
    const register unsigned short int TXCURBUFLEN2 = 2;
    sbit  TXCURBUFLEN2_bit at SQI1BDTXDSTAT.B2;
    const register unsigned short int TXCURBUFLEN3 = 3;
    sbit  TXCURBUFLEN3_bit at SQI1BDTXDSTAT.B3;
    const register unsigned short int TXCURBUFLEN4 = 4;
    sbit  TXCURBUFLEN4_bit at SQI1BDTXDSTAT.B4;
    const register unsigned short int TXCURBUFLEN5 = 5;
    sbit  TXCURBUFLEN5_bit at SQI1BDTXDSTAT.B5;
    const register unsigned short int TXCURBUFLEN6 = 6;
    sbit  TXCURBUFLEN6_bit at SQI1BDTXDSTAT.B6;
    const register unsigned short int TXCURBUFLEN7 = 7;
    sbit  TXCURBUFLEN7_bit at SQI1BDTXDSTAT.B7;
    const register unsigned short int TXBUFCNT0 = 16;
    sbit  TXBUFCNT0_bit at SQI1BDTXDSTAT.B16;
    const register unsigned short int TXBUFCNT1 = 17;
    sbit  TXBUFCNT1_bit at SQI1BDTXDSTAT.B17;
    const register unsigned short int TXBUFCNT2 = 18;
    sbit  TXBUFCNT2_bit at SQI1BDTXDSTAT.B18;
    const register unsigned short int TXBUFCNT3 = 19;
    sbit  TXBUFCNT3_bit at SQI1BDTXDSTAT.B19;
    const register unsigned short int TXBUFCNT4 = 20;
    sbit  TXBUFCNT4_bit at SQI1BDTXDSTAT.B20;
    const register unsigned short int TXSTATE0 = 25;
    sbit  TXSTATE0_bit at SQI1BDTXDSTAT.B25;
    const register unsigned short int TXSTATE1 = 26;
    sbit  TXSTATE1_bit at SQI1BDTXDSTAT.B26;
    const register unsigned short int TXSTATE2 = 27;
    sbit  TXSTATE2_bit at SQI1BDTXDSTAT.B27;
    const register unsigned short int TXSTATE3 = 28;
    sbit  TXSTATE3_bit at SQI1BDTXDSTAT.B28;
sfr unsigned long   volatile SQI1BDRXDSTAT    absolute 0xBF8E2050;
    const register unsigned short int RXCURBUFLEN0 = 0;
    sbit  RXCURBUFLEN0_bit at SQI1BDRXDSTAT.B0;
    const register unsigned short int RXCURBUFLEN1 = 1;
    sbit  RXCURBUFLEN1_bit at SQI1BDRXDSTAT.B1;
    const register unsigned short int RXCURBUFLEN2 = 2;
    sbit  RXCURBUFLEN2_bit at SQI1BDRXDSTAT.B2;
    const register unsigned short int RXCURBUFLEN3 = 3;
    sbit  RXCURBUFLEN3_bit at SQI1BDRXDSTAT.B3;
    const register unsigned short int RXCURBUFLEN4 = 4;
    sbit  RXCURBUFLEN4_bit at SQI1BDRXDSTAT.B4;
    const register unsigned short int RXCURBUFLEN5 = 5;
    sbit  RXCURBUFLEN5_bit at SQI1BDRXDSTAT.B5;
    const register unsigned short int RXCURBUFLEN6 = 6;
    sbit  RXCURBUFLEN6_bit at SQI1BDRXDSTAT.B6;
    const register unsigned short int RXCURBUFLEN7 = 7;
    sbit  RXCURBUFLEN7_bit at SQI1BDRXDSTAT.B7;
    sbit  RXBUFCNT0_SQI1BDRXDSTAT_bit at SQI1BDRXDSTAT.B16;
    sbit  RXBUFCNT1_SQI1BDRXDSTAT_bit at SQI1BDRXDSTAT.B17;
    sbit  RXBUFCNT2_SQI1BDRXDSTAT_bit at SQI1BDRXDSTAT.B18;
    sbit  RXBUFCNT3_SQI1BDRXDSTAT_bit at SQI1BDRXDSTAT.B19;
    sbit  RXBUFCNT4_SQI1BDRXDSTAT_bit at SQI1BDRXDSTAT.B20;
    const register unsigned short int RXSTATE0 = 25;
    sbit  RXSTATE0_bit at SQI1BDRXDSTAT.B25;
    const register unsigned short int RXSTATE1 = 26;
    sbit  RXSTATE1_bit at SQI1BDRXDSTAT.B26;
    const register unsigned short int RXSTATE2 = 27;
    sbit  RXSTATE2_bit at SQI1BDRXDSTAT.B27;
    const register unsigned short int RXSTATE3 = 28;
    sbit  RXSTATE3_bit at SQI1BDRXDSTAT.B28;
sfr unsigned long   volatile SQI1THR          absolute 0xBF8E2054;
    const register unsigned short int THRES0 = 0;
    sbit  THRES0_bit at SQI1THR.B0;
    const register unsigned short int THRES1 = 1;
    sbit  THRES1_bit at SQI1THR.B1;
    const register unsigned short int THRES2 = 2;
    sbit  THRES2_bit at SQI1THR.B2;
    const register unsigned short int THRES3 = 3;
    sbit  THRES3_bit at SQI1THR.B3;
    const register unsigned short int THRES4 = 4;
    sbit  THRES4_bit at SQI1THR.B4;
    const register unsigned short int THRES5 = 5;
    sbit  THRES5_bit at SQI1THR.B5;
    const register unsigned short int THRES6 = 6;
    sbit  THRES6_bit at SQI1THR.B6;
sfr unsigned long   volatile SQI1INTSEN       absolute 0xBF8E2058;
    const register unsigned short int TXEMPTYISE = 0;
    sbit  TXEMPTYISE_bit at SQI1INTSEN.B0;
    const register unsigned short int TXFULLISE = 1;
    sbit  TXFULLISE_bit at SQI1INTSEN.B1;
    const register unsigned short int TXTHRISE = 2;
    sbit  TXTHRISE_bit at SQI1INTSEN.B2;
    const register unsigned short int RXEMPTYISE = 3;
    sbit  RXEMPTYISE_bit at SQI1INTSEN.B3;
    const register unsigned short int RXFULLISE = 4;
    sbit  RXFULLISE_bit at SQI1INTSEN.B4;
    const register unsigned short int RXTHRISE = 5;
    sbit  RXTHRISE_bit at SQI1INTSEN.B5;
    const register unsigned short int CONFULLISE = 6;
    sbit  CONFULLISE_bit at SQI1INTSEN.B6;
    const register unsigned short int CONEMPTYISE = 7;
    sbit  CONEMPTYISE_bit at SQI1INTSEN.B7;
    const register unsigned short int CONTHRISE = 8;
    sbit  CONTHRISE_bit at SQI1INTSEN.B8;
    const register unsigned short int BDDONEISE = 9;
    sbit  BDDONEISE_bit at SQI1INTSEN.B9;
    const register unsigned short int PKTCOMPISE = 10;
    sbit  PKTCOMPISE_bit at SQI1INTSEN.B10;
sfr unsigned long   volatile USBCSR0          absolute 0xBF8E3000;
    const register unsigned short int FUNC0 = 0;
    sbit  FUNC0_bit at USBCSR0.B0;
    const register unsigned short int FUNC1 = 1;
    sbit  FUNC1_bit at USBCSR0.B1;
    const register unsigned short int FUNC2 = 2;
    sbit  FUNC2_bit at USBCSR0.B2;
    const register unsigned short int FUNC3 = 3;
    sbit  FUNC3_bit at USBCSR0.B3;
    const register unsigned short int FUNC4 = 4;
    sbit  FUNC4_bit at USBCSR0.B4;
    const register unsigned short int FUNC5 = 5;
    sbit  FUNC5_bit at USBCSR0.B5;
    const register unsigned short int FUNC6 = 6;
    sbit  FUNC6_bit at USBCSR0.B6;
    const register unsigned short int SUSPEN = 8;
    sbit  SUSPEN_bit at USBCSR0.B8;
    const register unsigned short int SUSPMODE = 9;
    sbit  SUSPMODE_bit at USBCSR0.B9;
    const register unsigned short int RESUME_ = 10;
    sbit  RESUME_bit at USBCSR0.B10;
    sbit  RESET_USBCSR0_bit at USBCSR0.B11;
    const register unsigned short int HSMODE = 12;
    sbit  HSMODE_bit at USBCSR0.B12;
    const register unsigned short int HSEN = 13;
    sbit  HSEN_bit at USBCSR0.B13;
    const register unsigned short int SOFTCONN = 14;
    sbit  SOFTCONN_bit at USBCSR0.B14;
    const register unsigned short int ISOUPD = 15;
    sbit  ISOUPD_bit at USBCSR0.B15;
    const register unsigned short int EP0IF = 16;
    sbit  EP0IF_bit at USBCSR0.B16;
    const register unsigned short int EP1TXIF = 17;
    sbit  EP1TXIF_bit at USBCSR0.B17;
    const register unsigned short int EP2TXIF = 18;
    sbit  EP2TXIF_bit at USBCSR0.B18;
    const register unsigned short int EP3TXIF = 19;
    sbit  EP3TXIF_bit at USBCSR0.B19;
    const register unsigned short int EP4TXIF = 20;
    sbit  EP4TXIF_bit at USBCSR0.B20;
    const register unsigned short int EP5TXIF = 21;
    sbit  EP5TXIF_bit at USBCSR0.B21;
    const register unsigned short int EP6TXIF = 22;
    sbit  EP6TXIF_bit at USBCSR0.B22;
    const register unsigned short int EP7TXIF = 23;
    sbit  EP7TXIF_bit at USBCSR0.B23;
sfr unsigned long   volatile USBCSR1          absolute 0xBF8E3004;
    const register unsigned short int EP1RXIF = 1;
    sbit  EP1RXIF_bit at USBCSR1.B1;
    const register unsigned short int EP2RXIF = 2;
    sbit  EP2RXIF_bit at USBCSR1.B2;
    const register unsigned short int EP3RXIF = 3;
    sbit  EP3RXIF_bit at USBCSR1.B3;
    const register unsigned short int EP4RXIF = 4;
    sbit  EP4RXIF_bit at USBCSR1.B4;
    const register unsigned short int EP5RXIF = 5;
    sbit  EP5RXIF_bit at USBCSR1.B5;
    const register unsigned short int EP6RXIF = 6;
    sbit  EP6RXIF_bit at USBCSR1.B6;
    const register unsigned short int EP7RXIF = 7;
    sbit  EP7RXIF_bit at USBCSR1.B7;
    const register unsigned short int EP0IE = 16;
    sbit  EP0IE_bit at USBCSR1.B16;
    const register unsigned short int EP1TXIE = 17;
    sbit  EP1TXIE_bit at USBCSR1.B17;
    const register unsigned short int EP2TXIE = 18;
    sbit  EP2TXIE_bit at USBCSR1.B18;
    const register unsigned short int EP3TXIE = 19;
    sbit  EP3TXIE_bit at USBCSR1.B19;
    const register unsigned short int EP4TXIE = 20;
    sbit  EP4TXIE_bit at USBCSR1.B20;
    const register unsigned short int EP5TXIE = 21;
    sbit  EP5TXIE_bit at USBCSR1.B21;
    const register unsigned short int EP6TXIE = 22;
    sbit  EP6TXIE_bit at USBCSR1.B22;
    const register unsigned short int EP7TXIE = 23;
    sbit  EP7TXIE_bit at USBCSR1.B23;
sfr unsigned long   volatile USBCSR2          absolute 0xBF8E3008;
    const register unsigned short int EP1RXIE = 1;
    sbit  EP1RXIE_bit at USBCSR2.B1;
    const register unsigned short int EP2RXIE = 2;
    sbit  EP2RXIE_bit at USBCSR2.B2;
    const register unsigned short int EP3RXIE = 3;
    sbit  EP3RXIE_bit at USBCSR2.B3;
    const register unsigned short int EP4RXIE = 4;
    sbit  EP4RXIE_bit at USBCSR2.B4;
    const register unsigned short int EP5RXIE = 5;
    sbit  EP5RXIE_bit at USBCSR2.B5;
    const register unsigned short int EP6RXIE = 6;
    sbit  EP6RXIE_bit at USBCSR2.B6;
    const register unsigned short int EP7RXIE = 7;
    sbit  EP7RXIE_bit at USBCSR2.B7;
    const register unsigned short int SUSPIF = 16;
    sbit  SUSPIF_bit at USBCSR2.B16;
    const register unsigned short int RESUMEIF = 17;
    sbit  RESUMEIF_bit at USBCSR2.B17;
    const register unsigned short int RESETIF = 18;
    sbit  RESETIF_bit at USBCSR2.B18;
    const register unsigned short int SOFIF = 19;
    sbit  SOFIF_bit at USBCSR2.B19;
    const register unsigned short int CONNIF = 20;
    sbit  CONNIF_bit at USBCSR2.B20;
    const register unsigned short int DISCONIF = 21;
    sbit  DISCONIF_bit at USBCSR2.B21;
    const register unsigned short int SESSRQIF = 22;
    sbit  SESSRQIF_bit at USBCSR2.B22;
    const register unsigned short int VBUSERRIF = 23;
    sbit  VBUSERRIF_bit at USBCSR2.B23;
    const register unsigned short int SUSPIE = 24;
    sbit  SUSPIE_bit at USBCSR2.B24;
    const register unsigned short int RESUMEIE = 25;
    sbit  RESUMEIE_bit at USBCSR2.B25;
    const register unsigned short int RESETIE = 26;
    sbit  RESETIE_bit at USBCSR2.B26;
    const register unsigned short int SOFIE = 27;
    sbit  SOFIE_bit at USBCSR2.B27;
    const register unsigned short int CONNIE = 28;
    sbit  CONNIE_bit at USBCSR2.B28;
    const register unsigned short int DISCONIE = 29;
    sbit  DISCONIE_bit at USBCSR2.B29;
    const register unsigned short int SESSRQIE = 30;
    sbit  SESSRQIE_bit at USBCSR2.B30;
    const register unsigned short int VBUSERRIE = 31;
    sbit  VBUSERRIE_bit at USBCSR2.B31;
sfr unsigned long   volatile USBCSR3          absolute 0xBF8E300C;
    const register unsigned short int RFRMNUM0 = 0;
    sbit  RFRMNUM0_bit at USBCSR3.B0;
    const register unsigned short int RFRMNUM1 = 1;
    sbit  RFRMNUM1_bit at USBCSR3.B1;
    const register unsigned short int RFRMNUM2 = 2;
    sbit  RFRMNUM2_bit at USBCSR3.B2;
    const register unsigned short int RFRMNUM3 = 3;
    sbit  RFRMNUM3_bit at USBCSR3.B3;
    const register unsigned short int RFRMNUM4 = 4;
    sbit  RFRMNUM4_bit at USBCSR3.B4;
    const register unsigned short int RFRMNUM5 = 5;
    sbit  RFRMNUM5_bit at USBCSR3.B5;
    const register unsigned short int RFRMNUM6 = 6;
    sbit  RFRMNUM6_bit at USBCSR3.B6;
    const register unsigned short int RFRMNUM7 = 7;
    sbit  RFRMNUM7_bit at USBCSR3.B7;
    const register unsigned short int RFRMNUM8 = 8;
    sbit  RFRMNUM8_bit at USBCSR3.B8;
    const register unsigned short int RFRMNUM9 = 9;
    sbit  RFRMNUM9_bit at USBCSR3.B9;
    const register unsigned short int RFRMNUM10 = 10;
    sbit  RFRMNUM10_bit at USBCSR3.B10;
    const register unsigned short int ENDPOINT0 = 16;
    sbit  ENDPOINT0_bit at USBCSR3.B16;
    const register unsigned short int ENDPOINT1 = 17;
    sbit  ENDPOINT1_bit at USBCSR3.B17;
    const register unsigned short int ENDPOINT2 = 18;
    sbit  ENDPOINT2_bit at USBCSR3.B18;
    const register unsigned short int ENDPOINT3 = 19;
    sbit  ENDPOINT3_bit at USBCSR3.B19;
    const register unsigned short int NAK = 24;
    sbit  NAK_bit at USBCSR3.B24;
    const register unsigned short int TESTJ = 25;
    sbit  TESTJ_bit at USBCSR3.B25;
    const register unsigned short int TESTK = 26;
    sbit  TESTK_bit at USBCSR3.B26;
    const register unsigned short int PACKET = 27;
    sbit  PACKET_bit at USBCSR3.B27;
    const register unsigned short int FORCEHS = 28;
    sbit  FORCEHS_bit at USBCSR3.B28;
    const register unsigned short int FORCEFS = 29;
    sbit  FORCEFS_bit at USBCSR3.B29;
    const register unsigned short int FIFOACC = 30;
    sbit  FIFOACC_bit at USBCSR3.B30;
    const register unsigned short int FORCEHST = 31;
    sbit  FORCEHST_bit at USBCSR3.B31;
sfr unsigned long   volatile USBIENCSR0       absolute 0xBF8E3010;
    const register unsigned short int TXMAXP0 = 0;
    sbit  TXMAXP0_bit at USBIENCSR0.B0;
    const register unsigned short int TXMAXP1 = 1;
    sbit  TXMAXP1_bit at USBIENCSR0.B1;
    const register unsigned short int TXMAXP2 = 2;
    sbit  TXMAXP2_bit at USBIENCSR0.B2;
    const register unsigned short int TXMAXP3 = 3;
    sbit  TXMAXP3_bit at USBIENCSR0.B3;
    const register unsigned short int TXMAXP4 = 4;
    sbit  TXMAXP4_bit at USBIENCSR0.B4;
    const register unsigned short int TXMAXP5 = 5;
    sbit  TXMAXP5_bit at USBIENCSR0.B5;
    const register unsigned short int TXMAXP6 = 6;
    sbit  TXMAXP6_bit at USBIENCSR0.B6;
    const register unsigned short int TXMAXP7 = 7;
    sbit  TXMAXP7_bit at USBIENCSR0.B7;
    const register unsigned short int TXMAXP8 = 8;
    sbit  TXMAXP8_bit at USBIENCSR0.B8;
    const register unsigned short int TXMAXP9 = 9;
    sbit  TXMAXP9_bit at USBIENCSR0.B9;
    const register unsigned short int TXMAXP10 = 10;
    sbit  TXMAXP10_bit at USBIENCSR0.B10;
    const register unsigned short int MULT0 = 11;
    sbit  MULT0_bit at USBIENCSR0.B11;
    const register unsigned short int MULT1 = 12;
    sbit  MULT1_bit at USBIENCSR0.B12;
    const register unsigned short int MULT2 = 13;
    sbit  MULT2_bit at USBIENCSR0.B13;
    const register unsigned short int MULT3 = 14;
    sbit  MULT3_bit at USBIENCSR0.B14;
    const register unsigned short int MULT4 = 15;
    sbit  MULT4_bit at USBIENCSR0.B15;
    const register unsigned short int TXPKTRDY = 16;
    sbit  TXPKTRDY_bit at USBIENCSR0.B16;
    const register unsigned short int FIFONE = 17;
    sbit  FIFONE_bit at USBIENCSR0.B17;
    const register unsigned short int ERROR_ = 18;
    sbit  ERROR_bit at USBIENCSR0.B18;
    const register unsigned short int FLUSH = 19;
    sbit  FLUSH_bit at USBIENCSR0.B19;
    const register unsigned short int SETUPPKT = 20;
    sbit  SETUPPKT_bit at USBIENCSR0.B20;
    const register unsigned short int RXSTALL = 21;
    sbit  RXSTALL_bit at USBIENCSR0.B21;
    const register unsigned short int CLRDT = 22;
    sbit  CLRDT_bit at USBIENCSR0.B22;
    const register unsigned short int NAKTMOUT = 23;
    sbit  NAKTMOUT_bit at USBIENCSR0.B23;
    const register unsigned short int DATATGGL = 24;
    sbit  DATATGGL_bit at USBIENCSR0.B24;
    const register unsigned short int DTWREN = 25;
    sbit  DTWREN_bit at USBIENCSR0.B25;
    const register unsigned short int DMAREQMD = 26;
    sbit  DMAREQMD_bit at USBIENCSR0.B26;
    const register unsigned short int FRCDATTG = 27;
    sbit  FRCDATTG_bit at USBIENCSR0.B27;
    const register unsigned short int DMAREQEN = 28;
    sbit  DMAREQEN_bit at USBIENCSR0.B28;
    const register unsigned short int MODE = 29;
    sbit  MODE_bit at USBIENCSR0.B29;
    const register unsigned short int AUTOSET = 31;
    sbit  AUTOSET_bit at USBIENCSR0.B31;
    const register unsigned short int UNDERRUN = 18;
    sbit  UNDERRUN_bit at USBIENCSR0.B18;
    const register unsigned short int SENDSTALL = 20;
    sbit  SENDSTALL_bit at USBIENCSR0.B20;
    const register unsigned short int SENTSTALL = 21;
    sbit  SENTSTALL_bit at USBIENCSR0.B21;
    const register unsigned short int INCOMPTX = 23;
    sbit  INCOMPTX_bit at USBIENCSR0.B23;
    const register unsigned short int ISO = 30;
    sbit  ISO_bit at USBIENCSR0.B30;
sfr unsigned long   volatile USBIENCSR1       absolute 0xBF8E3014;
    const register unsigned short int RXMAXP0 = 0;
    sbit  RXMAXP0_bit at USBIENCSR1.B0;
    const register unsigned short int RXMAXP1 = 1;
    sbit  RXMAXP1_bit at USBIENCSR1.B1;
    const register unsigned short int RXMAXP2 = 2;
    sbit  RXMAXP2_bit at USBIENCSR1.B2;
    const register unsigned short int RXMAXP3 = 3;
    sbit  RXMAXP3_bit at USBIENCSR1.B3;
    const register unsigned short int RXMAXP4 = 4;
    sbit  RXMAXP4_bit at USBIENCSR1.B4;
    const register unsigned short int RXMAXP5 = 5;
    sbit  RXMAXP5_bit at USBIENCSR1.B5;
    const register unsigned short int RXMAXP6 = 6;
    sbit  RXMAXP6_bit at USBIENCSR1.B6;
    const register unsigned short int RXMAXP7 = 7;
    sbit  RXMAXP7_bit at USBIENCSR1.B7;
    const register unsigned short int RXMAXP8 = 8;
    sbit  RXMAXP8_bit at USBIENCSR1.B8;
    const register unsigned short int RXMAXP9 = 9;
    sbit  RXMAXP9_bit at USBIENCSR1.B9;
    const register unsigned short int RXMAXP10 = 10;
    sbit  RXMAXP10_bit at USBIENCSR1.B10;
    sbit  MULT0_USBIENCSR1_bit at USBIENCSR1.B11;
    sbit  MULT1_USBIENCSR1_bit at USBIENCSR1.B12;
    sbit  MULT2_USBIENCSR1_bit at USBIENCSR1.B13;
    sbit  MULT3_USBIENCSR1_bit at USBIENCSR1.B14;
    sbit  MULT4_USBIENCSR1_bit at USBIENCSR1.B15;
    const register unsigned short int RXPKTRDY = 16;
    sbit  RXPKTRDY_bit at USBIENCSR1.B16;
    const register unsigned short int FIFOFULL = 17;
    sbit  FIFOFULL_bit at USBIENCSR1.B17;
    sbit  ERROR_USBIENCSR1_bit at USBIENCSR1.B18;
    const register unsigned short int DERRNAKT = 19;
    sbit  DERRNAKT_bit at USBIENCSR1.B19;
    sbit  FLUSH_USBIENCSR1_bit at USBIENCSR1.B20;
    const register unsigned short int REQPKT = 21;
    sbit  REQPKT_bit at USBIENCSR1.B21;
    sbit  RXSTALL_USBIENCSR1_bit at USBIENCSR1.B22;
    sbit  CLRDT_USBIENCSR1_bit at USBIENCSR1.B23;
    const register unsigned short int INCOMPRX = 24;
    sbit  INCOMPRX_bit at USBIENCSR1.B24;
    sbit  DATATGGL_USBIENCSR1_bit at USBIENCSR1.B25;
    const register unsigned short int DATATWEN = 26;
    sbit  DATATWEN_bit at USBIENCSR1.B26;
    sbit  DMAREQMD_USBIENCSR1_bit at USBIENCSR1.B27;
    const register unsigned short int PIDERR = 28;
    sbit  PIDERR_bit at USBIENCSR1.B28;
    sbit  DMAREQEN_USBIENCSR1_bit at USBIENCSR1.B29;
    const register unsigned short int AUTORQ = 30;
    sbit  AUTORQ_bit at USBIENCSR1.B30;
    const register unsigned short int AUTOCLR = 31;
    sbit  AUTOCLR_bit at USBIENCSR1.B31;
    const register unsigned short int OVERRUN = 18;
    sbit  OVERRUN_bit at USBIENCSR1.B18;
    const register unsigned short int DATAERR = 19;
    sbit  DATAERR_bit at USBIENCSR1.B19;
    sbit  SENDSTALL_USBIENCSR1_bit at USBIENCSR1.B21;
    sbit  SENTSTALL_USBIENCSR1_bit at USBIENCSR1.B22;
    const register unsigned short int DISNYET = 28;
    sbit  DISNYET_bit at USBIENCSR1.B28;
    sbit  ISO_USBIENCSR1_bit at USBIENCSR1.B30;
sfr unsigned long   volatile USBIENCSR2       absolute 0xBF8E3018;
    const register unsigned short int RXCNT0 = 0;
    sbit  RXCNT0_bit at USBIENCSR2.B0;
    const register unsigned short int RXCNT1 = 1;
    sbit  RXCNT1_bit at USBIENCSR2.B1;
    const register unsigned short int RXCNT2 = 2;
    sbit  RXCNT2_bit at USBIENCSR2.B2;
    const register unsigned short int RXCNT3 = 3;
    sbit  RXCNT3_bit at USBIENCSR2.B3;
    const register unsigned short int RXCNT4 = 4;
    sbit  RXCNT4_bit at USBIENCSR2.B4;
    const register unsigned short int RXCNT5 = 5;
    sbit  RXCNT5_bit at USBIENCSR2.B5;
    const register unsigned short int RXCNT6 = 6;
    sbit  RXCNT6_bit at USBIENCSR2.B6;
    const register unsigned short int RXCNT7 = 7;
    sbit  RXCNT7_bit at USBIENCSR2.B7;
    const register unsigned short int RXCNT8 = 8;
    sbit  RXCNT8_bit at USBIENCSR2.B8;
    const register unsigned short int RXCNT9 = 9;
    sbit  RXCNT9_bit at USBIENCSR2.B9;
    const register unsigned short int RXCNT10 = 10;
    sbit  RXCNT10_bit at USBIENCSR2.B10;
    const register unsigned short int RXCNT11 = 11;
    sbit  RXCNT11_bit at USBIENCSR2.B11;
    const register unsigned short int RXCNT12 = 12;
    sbit  RXCNT12_bit at USBIENCSR2.B12;
    const register unsigned short int RXCNT13 = 13;
    sbit  RXCNT13_bit at USBIENCSR2.B13;
    const register unsigned short int TEP0 = 16;
    sbit  TEP0_bit at USBIENCSR2.B16;
    const register unsigned short int TEP1 = 17;
    sbit  TEP1_bit at USBIENCSR2.B17;
    const register unsigned short int TEP2 = 18;
    sbit  TEP2_bit at USBIENCSR2.B18;
    const register unsigned short int TEP3 = 19;
    sbit  TEP3_bit at USBIENCSR2.B19;
    const register unsigned short int PROTOCOL0 = 20;
    sbit  PROTOCOL0_bit at USBIENCSR2.B20;
    const register unsigned short int PROTOCOL1 = 21;
    sbit  PROTOCOL1_bit at USBIENCSR2.B21;
    const register unsigned short int SPEED0 = 22;
    sbit  SPEED0_bit at USBIENCSR2.B22;
    const register unsigned short int SPEED1 = 23;
    sbit  SPEED1_bit at USBIENCSR2.B23;
    const register unsigned short int TXINTERV0 = 24;
    sbit  TXINTERV0_bit at USBIENCSR2.B24;
    const register unsigned short int TXINTERV1 = 25;
    sbit  TXINTERV1_bit at USBIENCSR2.B25;
    const register unsigned short int TXINTERV2 = 26;
    sbit  TXINTERV2_bit at USBIENCSR2.B26;
    const register unsigned short int TXINTERV3 = 27;
    sbit  TXINTERV3_bit at USBIENCSR2.B27;
    const register unsigned short int TXINTERV4 = 28;
    sbit  TXINTERV4_bit at USBIENCSR2.B28;
    const register unsigned short int TXINTERV5 = 29;
    sbit  TXINTERV5_bit at USBIENCSR2.B29;
    const register unsigned short int TXINTERV6 = 30;
    sbit  TXINTERV6_bit at USBIENCSR2.B30;
    const register unsigned short int TXINTERV7 = 31;
    sbit  TXINTERV7_bit at USBIENCSR2.B31;
sfr unsigned long   volatile USBIENCSR3       absolute 0xBF8E301C;
    sbit  TEP0_USBIENCSR3_bit at USBIENCSR3.B0;
    sbit  TEP1_USBIENCSR3_bit at USBIENCSR3.B1;
    sbit  TEP2_USBIENCSR3_bit at USBIENCSR3.B2;
    sbit  TEP3_USBIENCSR3_bit at USBIENCSR3.B3;
    sbit  PROTOCOL0_USBIENCSR3_bit at USBIENCSR3.B4;
    sbit  PROTOCOL1_USBIENCSR3_bit at USBIENCSR3.B5;
    sbit  SPEED0_USBIENCSR3_bit at USBIENCSR3.B6;
    sbit  SPEED1_USBIENCSR3_bit at USBIENCSR3.B7;
    const register unsigned short int RXINTERV0 = 8;
    sbit  RXINTERV0_bit at USBIENCSR3.B8;
    const register unsigned short int RXINTERV1 = 9;
    sbit  RXINTERV1_bit at USBIENCSR3.B9;
    const register unsigned short int RXINTERV2 = 10;
    sbit  RXINTERV2_bit at USBIENCSR3.B10;
    const register unsigned short int RXINTERV3 = 11;
    sbit  RXINTERV3_bit at USBIENCSR3.B11;
    const register unsigned short int RXINTERV4 = 12;
    sbit  RXINTERV4_bit at USBIENCSR3.B12;
    const register unsigned short int RXINTERV5 = 13;
    sbit  RXINTERV5_bit at USBIENCSR3.B13;
    const register unsigned short int RXINTERV6 = 14;
    sbit  RXINTERV6_bit at USBIENCSR3.B14;
    const register unsigned short int RXINTERV7 = 15;
    sbit  RXINTERV7_bit at USBIENCSR3.B15;
    const register unsigned short int TXFIFOSZ0 = 24;
    sbit  TXFIFOSZ0_bit at USBIENCSR3.B24;
    const register unsigned short int TXFIFOSZ1 = 25;
    sbit  TXFIFOSZ1_bit at USBIENCSR3.B25;
    const register unsigned short int TXFIFOSZ2 = 26;
    sbit  TXFIFOSZ2_bit at USBIENCSR3.B26;
    const register unsigned short int TXFIFOSZ3 = 27;
    sbit  TXFIFOSZ3_bit at USBIENCSR3.B27;
    const register unsigned short int RXFIFOSZ0 = 28;
    sbit  RXFIFOSZ0_bit at USBIENCSR3.B28;
    const register unsigned short int RXFIFOSZ1 = 29;
    sbit  RXFIFOSZ1_bit at USBIENCSR3.B29;
    const register unsigned short int RXFIFOSZ2 = 30;
    sbit  RXFIFOSZ2_bit at USBIENCSR3.B30;
    const register unsigned short int RXFIFOSZ3 = 31;
    sbit  RXFIFOSZ3_bit at USBIENCSR3.B31;
sfr unsigned long   volatile USBFIFO0         absolute 0xBF8E3020;
    sbit  DATA0_USBFIFO0_bit at USBFIFO0.B0;
    sbit  DATA1_USBFIFO0_bit at USBFIFO0.B1;
    sbit  DATA2_USBFIFO0_bit at USBFIFO0.B2;
    sbit  DATA3_USBFIFO0_bit at USBFIFO0.B3;
    sbit  DATA4_USBFIFO0_bit at USBFIFO0.B4;
    sbit  DATA5_USBFIFO0_bit at USBFIFO0.B5;
    sbit  DATA6_USBFIFO0_bit at USBFIFO0.B6;
    sbit  DATA7_USBFIFO0_bit at USBFIFO0.B7;
    sbit  DATA8_USBFIFO0_bit at USBFIFO0.B8;
    sbit  DATA9_USBFIFO0_bit at USBFIFO0.B9;
    sbit  DATA10_USBFIFO0_bit at USBFIFO0.B10;
    sbit  DATA11_USBFIFO0_bit at USBFIFO0.B11;
    sbit  DATA12_USBFIFO0_bit at USBFIFO0.B12;
    sbit  DATA13_USBFIFO0_bit at USBFIFO0.B13;
    sbit  DATA14_USBFIFO0_bit at USBFIFO0.B14;
    sbit  DATA15_USBFIFO0_bit at USBFIFO0.B15;
    sbit  DATA16_USBFIFO0_bit at USBFIFO0.B16;
    sbit  DATA17_USBFIFO0_bit at USBFIFO0.B17;
    sbit  DATA18_USBFIFO0_bit at USBFIFO0.B18;
    sbit  DATA19_USBFIFO0_bit at USBFIFO0.B19;
    sbit  DATA20_USBFIFO0_bit at USBFIFO0.B20;
    sbit  DATA21_USBFIFO0_bit at USBFIFO0.B21;
    sbit  DATA22_USBFIFO0_bit at USBFIFO0.B22;
    sbit  DATA23_USBFIFO0_bit at USBFIFO0.B23;
    sbit  DATA24_USBFIFO0_bit at USBFIFO0.B24;
    sbit  DATA25_USBFIFO0_bit at USBFIFO0.B25;
    sbit  DATA26_USBFIFO0_bit at USBFIFO0.B26;
    sbit  DATA27_USBFIFO0_bit at USBFIFO0.B27;
    sbit  DATA28_USBFIFO0_bit at USBFIFO0.B28;
    sbit  DATA29_USBFIFO0_bit at USBFIFO0.B29;
    sbit  DATA30_USBFIFO0_bit at USBFIFO0.B30;
    sbit  DATA31_USBFIFO0_bit at USBFIFO0.B31;
sfr unsigned long   volatile USBFIFO1         absolute 0xBF8E3024;
    sbit  DATA0_USBFIFO1_bit at USBFIFO1.B0;
    sbit  DATA1_USBFIFO1_bit at USBFIFO1.B1;
    sbit  DATA2_USBFIFO1_bit at USBFIFO1.B2;
    sbit  DATA3_USBFIFO1_bit at USBFIFO1.B3;
    sbit  DATA4_USBFIFO1_bit at USBFIFO1.B4;
    sbit  DATA5_USBFIFO1_bit at USBFIFO1.B5;
    sbit  DATA6_USBFIFO1_bit at USBFIFO1.B6;
    sbit  DATA7_USBFIFO1_bit at USBFIFO1.B7;
    sbit  DATA8_USBFIFO1_bit at USBFIFO1.B8;
    sbit  DATA9_USBFIFO1_bit at USBFIFO1.B9;
    sbit  DATA10_USBFIFO1_bit at USBFIFO1.B10;
    sbit  DATA11_USBFIFO1_bit at USBFIFO1.B11;
    sbit  DATA12_USBFIFO1_bit at USBFIFO1.B12;
    sbit  DATA13_USBFIFO1_bit at USBFIFO1.B13;
    sbit  DATA14_USBFIFO1_bit at USBFIFO1.B14;
    sbit  DATA15_USBFIFO1_bit at USBFIFO1.B15;
    sbit  DATA16_USBFIFO1_bit at USBFIFO1.B16;
    sbit  DATA17_USBFIFO1_bit at USBFIFO1.B17;
    sbit  DATA18_USBFIFO1_bit at USBFIFO1.B18;
    sbit  DATA19_USBFIFO1_bit at USBFIFO1.B19;
    sbit  DATA20_USBFIFO1_bit at USBFIFO1.B20;
    sbit  DATA21_USBFIFO1_bit at USBFIFO1.B21;
    sbit  DATA22_USBFIFO1_bit at USBFIFO1.B22;
    sbit  DATA23_USBFIFO1_bit at USBFIFO1.B23;
    sbit  DATA24_USBFIFO1_bit at USBFIFO1.B24;
    sbit  DATA25_USBFIFO1_bit at USBFIFO1.B25;
    sbit  DATA26_USBFIFO1_bit at USBFIFO1.B26;
    sbit  DATA27_USBFIFO1_bit at USBFIFO1.B27;
    sbit  DATA28_USBFIFO1_bit at USBFIFO1.B28;
    sbit  DATA29_USBFIFO1_bit at USBFIFO1.B29;
    sbit  DATA30_USBFIFO1_bit at USBFIFO1.B30;
    sbit  DATA31_USBFIFO1_bit at USBFIFO1.B31;
sfr unsigned long   volatile USBFIFO2         absolute 0xBF8E3028;
    sbit  DATA0_USBFIFO2_bit at USBFIFO2.B0;
    sbit  DATA1_USBFIFO2_bit at USBFIFO2.B1;
    sbit  DATA2_USBFIFO2_bit at USBFIFO2.B2;
    sbit  DATA3_USBFIFO2_bit at USBFIFO2.B3;
    sbit  DATA4_USBFIFO2_bit at USBFIFO2.B4;
    sbit  DATA5_USBFIFO2_bit at USBFIFO2.B5;
    sbit  DATA6_USBFIFO2_bit at USBFIFO2.B6;
    sbit  DATA7_USBFIFO2_bit at USBFIFO2.B7;
    sbit  DATA8_USBFIFO2_bit at USBFIFO2.B8;
    sbit  DATA9_USBFIFO2_bit at USBFIFO2.B9;
    sbit  DATA10_USBFIFO2_bit at USBFIFO2.B10;
    sbit  DATA11_USBFIFO2_bit at USBFIFO2.B11;
    sbit  DATA12_USBFIFO2_bit at USBFIFO2.B12;
    sbit  DATA13_USBFIFO2_bit at USBFIFO2.B13;
    sbit  DATA14_USBFIFO2_bit at USBFIFO2.B14;
    sbit  DATA15_USBFIFO2_bit at USBFIFO2.B15;
    sbit  DATA16_USBFIFO2_bit at USBFIFO2.B16;
    sbit  DATA17_USBFIFO2_bit at USBFIFO2.B17;
    sbit  DATA18_USBFIFO2_bit at USBFIFO2.B18;
    sbit  DATA19_USBFIFO2_bit at USBFIFO2.B19;
    sbit  DATA20_USBFIFO2_bit at USBFIFO2.B20;
    sbit  DATA21_USBFIFO2_bit at USBFIFO2.B21;
    sbit  DATA22_USBFIFO2_bit at USBFIFO2.B22;
    sbit  DATA23_USBFIFO2_bit at USBFIFO2.B23;
    sbit  DATA24_USBFIFO2_bit at USBFIFO2.B24;
    sbit  DATA25_USBFIFO2_bit at USBFIFO2.B25;
    sbit  DATA26_USBFIFO2_bit at USBFIFO2.B26;
    sbit  DATA27_USBFIFO2_bit at USBFIFO2.B27;
    sbit  DATA28_USBFIFO2_bit at USBFIFO2.B28;
    sbit  DATA29_USBFIFO2_bit at USBFIFO2.B29;
    sbit  DATA30_USBFIFO2_bit at USBFIFO2.B30;
    sbit  DATA31_USBFIFO2_bit at USBFIFO2.B31;
sfr unsigned long   volatile USBFIFO3         absolute 0xBF8E302C;
    sbit  DATA0_USBFIFO3_bit at USBFIFO3.B0;
    sbit  DATA1_USBFIFO3_bit at USBFIFO3.B1;
    sbit  DATA2_USBFIFO3_bit at USBFIFO3.B2;
    sbit  DATA3_USBFIFO3_bit at USBFIFO3.B3;
    sbit  DATA4_USBFIFO3_bit at USBFIFO3.B4;
    sbit  DATA5_USBFIFO3_bit at USBFIFO3.B5;
    sbit  DATA6_USBFIFO3_bit at USBFIFO3.B6;
    sbit  DATA7_USBFIFO3_bit at USBFIFO3.B7;
    sbit  DATA8_USBFIFO3_bit at USBFIFO3.B8;
    sbit  DATA9_USBFIFO3_bit at USBFIFO3.B9;
    sbit  DATA10_USBFIFO3_bit at USBFIFO3.B10;
    sbit  DATA11_USBFIFO3_bit at USBFIFO3.B11;
    sbit  DATA12_USBFIFO3_bit at USBFIFO3.B12;
    sbit  DATA13_USBFIFO3_bit at USBFIFO3.B13;
    sbit  DATA14_USBFIFO3_bit at USBFIFO3.B14;
    sbit  DATA15_USBFIFO3_bit at USBFIFO3.B15;
    sbit  DATA16_USBFIFO3_bit at USBFIFO3.B16;
    sbit  DATA17_USBFIFO3_bit at USBFIFO3.B17;
    sbit  DATA18_USBFIFO3_bit at USBFIFO3.B18;
    sbit  DATA19_USBFIFO3_bit at USBFIFO3.B19;
    sbit  DATA20_USBFIFO3_bit at USBFIFO3.B20;
    sbit  DATA21_USBFIFO3_bit at USBFIFO3.B21;
    sbit  DATA22_USBFIFO3_bit at USBFIFO3.B22;
    sbit  DATA23_USBFIFO3_bit at USBFIFO3.B23;
    sbit  DATA24_USBFIFO3_bit at USBFIFO3.B24;
    sbit  DATA25_USBFIFO3_bit at USBFIFO3.B25;
    sbit  DATA26_USBFIFO3_bit at USBFIFO3.B26;
    sbit  DATA27_USBFIFO3_bit at USBFIFO3.B27;
    sbit  DATA28_USBFIFO3_bit at USBFIFO3.B28;
    sbit  DATA29_USBFIFO3_bit at USBFIFO3.B29;
    sbit  DATA30_USBFIFO3_bit at USBFIFO3.B30;
    sbit  DATA31_USBFIFO3_bit at USBFIFO3.B31;
sfr unsigned long   volatile USBFIFO4         absolute 0xBF8E3030;
    sbit  DATA0_USBFIFO4_bit at USBFIFO4.B0;
    sbit  DATA1_USBFIFO4_bit at USBFIFO4.B1;
    sbit  DATA2_USBFIFO4_bit at USBFIFO4.B2;
    sbit  DATA3_USBFIFO4_bit at USBFIFO4.B3;
    sbit  DATA4_USBFIFO4_bit at USBFIFO4.B4;
    sbit  DATA5_USBFIFO4_bit at USBFIFO4.B5;
    sbit  DATA6_USBFIFO4_bit at USBFIFO4.B6;
    sbit  DATA7_USBFIFO4_bit at USBFIFO4.B7;
    sbit  DATA8_USBFIFO4_bit at USBFIFO4.B8;
    sbit  DATA9_USBFIFO4_bit at USBFIFO4.B9;
    sbit  DATA10_USBFIFO4_bit at USBFIFO4.B10;
    sbit  DATA11_USBFIFO4_bit at USBFIFO4.B11;
    sbit  DATA12_USBFIFO4_bit at USBFIFO4.B12;
    sbit  DATA13_USBFIFO4_bit at USBFIFO4.B13;
    sbit  DATA14_USBFIFO4_bit at USBFIFO4.B14;
    sbit  DATA15_USBFIFO4_bit at USBFIFO4.B15;
    sbit  DATA16_USBFIFO4_bit at USBFIFO4.B16;
    sbit  DATA17_USBFIFO4_bit at USBFIFO4.B17;
    sbit  DATA18_USBFIFO4_bit at USBFIFO4.B18;
    sbit  DATA19_USBFIFO4_bit at USBFIFO4.B19;
    sbit  DATA20_USBFIFO4_bit at USBFIFO4.B20;
    sbit  DATA21_USBFIFO4_bit at USBFIFO4.B21;
    sbit  DATA22_USBFIFO4_bit at USBFIFO4.B22;
    sbit  DATA23_USBFIFO4_bit at USBFIFO4.B23;
    sbit  DATA24_USBFIFO4_bit at USBFIFO4.B24;
    sbit  DATA25_USBFIFO4_bit at USBFIFO4.B25;
    sbit  DATA26_USBFIFO4_bit at USBFIFO4.B26;
    sbit  DATA27_USBFIFO4_bit at USBFIFO4.B27;
    sbit  DATA28_USBFIFO4_bit at USBFIFO4.B28;
    sbit  DATA29_USBFIFO4_bit at USBFIFO4.B29;
    sbit  DATA30_USBFIFO4_bit at USBFIFO4.B30;
    sbit  DATA31_USBFIFO4_bit at USBFIFO4.B31;
sfr unsigned long   volatile USBFIFO5         absolute 0xBF8E3034;
    sbit  DATA0_USBFIFO5_bit at USBFIFO5.B0;
    sbit  DATA1_USBFIFO5_bit at USBFIFO5.B1;
    sbit  DATA2_USBFIFO5_bit at USBFIFO5.B2;
    sbit  DATA3_USBFIFO5_bit at USBFIFO5.B3;
    sbit  DATA4_USBFIFO5_bit at USBFIFO5.B4;
    sbit  DATA5_USBFIFO5_bit at USBFIFO5.B5;
    sbit  DATA6_USBFIFO5_bit at USBFIFO5.B6;
    sbit  DATA7_USBFIFO5_bit at USBFIFO5.B7;
    sbit  DATA8_USBFIFO5_bit at USBFIFO5.B8;
    sbit  DATA9_USBFIFO5_bit at USBFIFO5.B9;
    sbit  DATA10_USBFIFO5_bit at USBFIFO5.B10;
    sbit  DATA11_USBFIFO5_bit at USBFIFO5.B11;
    sbit  DATA12_USBFIFO5_bit at USBFIFO5.B12;
    sbit  DATA13_USBFIFO5_bit at USBFIFO5.B13;
    sbit  DATA14_USBFIFO5_bit at USBFIFO5.B14;
    sbit  DATA15_USBFIFO5_bit at USBFIFO5.B15;
    sbit  DATA16_USBFIFO5_bit at USBFIFO5.B16;
    sbit  DATA17_USBFIFO5_bit at USBFIFO5.B17;
    sbit  DATA18_USBFIFO5_bit at USBFIFO5.B18;
    sbit  DATA19_USBFIFO5_bit at USBFIFO5.B19;
    sbit  DATA20_USBFIFO5_bit at USBFIFO5.B20;
    sbit  DATA21_USBFIFO5_bit at USBFIFO5.B21;
    sbit  DATA22_USBFIFO5_bit at USBFIFO5.B22;
    sbit  DATA23_USBFIFO5_bit at USBFIFO5.B23;
    sbit  DATA24_USBFIFO5_bit at USBFIFO5.B24;
    sbit  DATA25_USBFIFO5_bit at USBFIFO5.B25;
    sbit  DATA26_USBFIFO5_bit at USBFIFO5.B26;
    sbit  DATA27_USBFIFO5_bit at USBFIFO5.B27;
    sbit  DATA28_USBFIFO5_bit at USBFIFO5.B28;
    sbit  DATA29_USBFIFO5_bit at USBFIFO5.B29;
    sbit  DATA30_USBFIFO5_bit at USBFIFO5.B30;
    sbit  DATA31_USBFIFO5_bit at USBFIFO5.B31;
sfr unsigned long   volatile USBFIFO6         absolute 0xBF8E3038;
    sbit  DATA0_USBFIFO6_bit at USBFIFO6.B0;
    sbit  DATA1_USBFIFO6_bit at USBFIFO6.B1;
    sbit  DATA2_USBFIFO6_bit at USBFIFO6.B2;
    sbit  DATA3_USBFIFO6_bit at USBFIFO6.B3;
    sbit  DATA4_USBFIFO6_bit at USBFIFO6.B4;
    sbit  DATA5_USBFIFO6_bit at USBFIFO6.B5;
    sbit  DATA6_USBFIFO6_bit at USBFIFO6.B6;
    sbit  DATA7_USBFIFO6_bit at USBFIFO6.B7;
    sbit  DATA8_USBFIFO6_bit at USBFIFO6.B8;
    sbit  DATA9_USBFIFO6_bit at USBFIFO6.B9;
    sbit  DATA10_USBFIFO6_bit at USBFIFO6.B10;
    sbit  DATA11_USBFIFO6_bit at USBFIFO6.B11;
    sbit  DATA12_USBFIFO6_bit at USBFIFO6.B12;
    sbit  DATA13_USBFIFO6_bit at USBFIFO6.B13;
    sbit  DATA14_USBFIFO6_bit at USBFIFO6.B14;
    sbit  DATA15_USBFIFO6_bit at USBFIFO6.B15;
    sbit  DATA16_USBFIFO6_bit at USBFIFO6.B16;
    sbit  DATA17_USBFIFO6_bit at USBFIFO6.B17;
    sbit  DATA18_USBFIFO6_bit at USBFIFO6.B18;
    sbit  DATA19_USBFIFO6_bit at USBFIFO6.B19;
    sbit  DATA20_USBFIFO6_bit at USBFIFO6.B20;
    sbit  DATA21_USBFIFO6_bit at USBFIFO6.B21;
    sbit  DATA22_USBFIFO6_bit at USBFIFO6.B22;
    sbit  DATA23_USBFIFO6_bit at USBFIFO6.B23;
    sbit  DATA24_USBFIFO6_bit at USBFIFO6.B24;
    sbit  DATA25_USBFIFO6_bit at USBFIFO6.B25;
    sbit  DATA26_USBFIFO6_bit at USBFIFO6.B26;
    sbit  DATA27_USBFIFO6_bit at USBFIFO6.B27;
    sbit  DATA28_USBFIFO6_bit at USBFIFO6.B28;
    sbit  DATA29_USBFIFO6_bit at USBFIFO6.B29;
    sbit  DATA30_USBFIFO6_bit at USBFIFO6.B30;
    sbit  DATA31_USBFIFO6_bit at USBFIFO6.B31;
sfr unsigned long   volatile USBFIFO7         absolute 0xBF8E303C;
    sbit  DATA0_USBFIFO7_bit at USBFIFO7.B0;
    sbit  DATA1_USBFIFO7_bit at USBFIFO7.B1;
    sbit  DATA2_USBFIFO7_bit at USBFIFO7.B2;
    sbit  DATA3_USBFIFO7_bit at USBFIFO7.B3;
    sbit  DATA4_USBFIFO7_bit at USBFIFO7.B4;
    sbit  DATA5_USBFIFO7_bit at USBFIFO7.B5;
    sbit  DATA6_USBFIFO7_bit at USBFIFO7.B6;
    sbit  DATA7_USBFIFO7_bit at USBFIFO7.B7;
    sbit  DATA8_USBFIFO7_bit at USBFIFO7.B8;
    sbit  DATA9_USBFIFO7_bit at USBFIFO7.B9;
    sbit  DATA10_USBFIFO7_bit at USBFIFO7.B10;
    sbit  DATA11_USBFIFO7_bit at USBFIFO7.B11;
    sbit  DATA12_USBFIFO7_bit at USBFIFO7.B12;
    sbit  DATA13_USBFIFO7_bit at USBFIFO7.B13;
    sbit  DATA14_USBFIFO7_bit at USBFIFO7.B14;
    sbit  DATA15_USBFIFO7_bit at USBFIFO7.B15;
    sbit  DATA16_USBFIFO7_bit at USBFIFO7.B16;
    sbit  DATA17_USBFIFO7_bit at USBFIFO7.B17;
    sbit  DATA18_USBFIFO7_bit at USBFIFO7.B18;
    sbit  DATA19_USBFIFO7_bit at USBFIFO7.B19;
    sbit  DATA20_USBFIFO7_bit at USBFIFO7.B20;
    sbit  DATA21_USBFIFO7_bit at USBFIFO7.B21;
    sbit  DATA22_USBFIFO7_bit at USBFIFO7.B22;
    sbit  DATA23_USBFIFO7_bit at USBFIFO7.B23;
    sbit  DATA24_USBFIFO7_bit at USBFIFO7.B24;
    sbit  DATA25_USBFIFO7_bit at USBFIFO7.B25;
    sbit  DATA26_USBFIFO7_bit at USBFIFO7.B26;
    sbit  DATA27_USBFIFO7_bit at USBFIFO7.B27;
    sbit  DATA28_USBFIFO7_bit at USBFIFO7.B28;
    sbit  DATA29_USBFIFO7_bit at USBFIFO7.B29;
    sbit  DATA30_USBFIFO7_bit at USBFIFO7.B30;
    sbit  DATA31_USBFIFO7_bit at USBFIFO7.B31;
sfr unsigned long   volatile USBOTG           absolute 0xBF8E3060;
    const register unsigned short int SESSION = 0;
    sbit  SESSION_bit at USBOTG.B0;
    const register unsigned short int HOSTREQ = 1;
    sbit  HOSTREQ_bit at USBOTG.B1;
    const register unsigned short int HOSTMODE = 2;
    sbit  HOSTMODE_bit at USBOTG.B2;
    const register unsigned short int VBUS0 = 3;
    sbit  VBUS0_bit at USBOTG.B3;
    const register unsigned short int VBUS1 = 4;
    sbit  VBUS1_bit at USBOTG.B4;
    const register unsigned short int LSDEV = 5;
    sbit  LSDEV_bit at USBOTG.B5;
    const register unsigned short int FSDEV = 6;
    sbit  FSDEV_bit at USBOTG.B6;
    const register unsigned short int BDEV = 7;
    sbit  BDEV_bit at USBOTG.B7;
    const register unsigned short int RXEDMA = 8;
    sbit  RXEDMA_bit at USBOTG.B8;
    const register unsigned short int TXEDMA = 9;
    sbit  TXEDMA_bit at USBOTG.B9;
    sbit  TXFIFOSZ0_USBOTG_bit at USBOTG.B16;
    sbit  TXFIFOSZ1_USBOTG_bit at USBOTG.B17;
    sbit  TXFIFOSZ2_USBOTG_bit at USBOTG.B18;
    sbit  TXFIFOSZ3_USBOTG_bit at USBOTG.B19;
    const register unsigned short int TXDPB = 20;
    sbit  TXDPB_bit at USBOTG.B20;
    sbit  RXFIFOSZ0_USBOTG_bit at USBOTG.B24;
    sbit  RXFIFOSZ1_USBOTG_bit at USBOTG.B25;
    sbit  RXFIFOSZ2_USBOTG_bit at USBOTG.B26;
    sbit  RXFIFOSZ3_USBOTG_bit at USBOTG.B27;
    const register unsigned short int RXDPB = 28;
    sbit  RXDPB_bit at USBOTG.B28;
sfr unsigned long   volatile USBFIFOA         absolute 0xBF8E3064;
    const register unsigned short int TXFIFOAD0 = 0;
    sbit  TXFIFOAD0_bit at USBFIFOA.B0;
    const register unsigned short int TXFIFOAD1 = 1;
    sbit  TXFIFOAD1_bit at USBFIFOA.B1;
    const register unsigned short int TXFIFOAD2 = 2;
    sbit  TXFIFOAD2_bit at USBFIFOA.B2;
    const register unsigned short int TXFIFOAD3 = 3;
    sbit  TXFIFOAD3_bit at USBFIFOA.B3;
    const register unsigned short int TXFIFOAD4 = 4;
    sbit  TXFIFOAD4_bit at USBFIFOA.B4;
    const register unsigned short int TXFIFOAD5 = 5;
    sbit  TXFIFOAD5_bit at USBFIFOA.B5;
    const register unsigned short int TXFIFOAD6 = 6;
    sbit  TXFIFOAD6_bit at USBFIFOA.B6;
    const register unsigned short int TXFIFOAD7 = 7;
    sbit  TXFIFOAD7_bit at USBFIFOA.B7;
    const register unsigned short int TXFIFOAD8 = 8;
    sbit  TXFIFOAD8_bit at USBFIFOA.B8;
    const register unsigned short int TXFIFOAD9 = 9;
    sbit  TXFIFOAD9_bit at USBFIFOA.B9;
    const register unsigned short int TXFIFOAD10 = 10;
    sbit  TXFIFOAD10_bit at USBFIFOA.B10;
    const register unsigned short int TXFIFOAD11 = 11;
    sbit  TXFIFOAD11_bit at USBFIFOA.B11;
    const register unsigned short int TXFIFOAD12 = 12;
    sbit  TXFIFOAD12_bit at USBFIFOA.B12;
    const register unsigned short int RXFIFOAD0 = 16;
    sbit  RXFIFOAD0_bit at USBFIFOA.B16;
    const register unsigned short int RXFIFOAD1 = 17;
    sbit  RXFIFOAD1_bit at USBFIFOA.B17;
    const register unsigned short int RXFIFOAD2 = 18;
    sbit  RXFIFOAD2_bit at USBFIFOA.B18;
    const register unsigned short int RXFIFOAD3 = 19;
    sbit  RXFIFOAD3_bit at USBFIFOA.B19;
    const register unsigned short int RXFIFOAD4 = 20;
    sbit  RXFIFOAD4_bit at USBFIFOA.B20;
    const register unsigned short int RXFIFOAD5 = 21;
    sbit  RXFIFOAD5_bit at USBFIFOA.B21;
    const register unsigned short int RXFIFOAD6 = 22;
    sbit  RXFIFOAD6_bit at USBFIFOA.B22;
    const register unsigned short int RXFIFOAD7 = 23;
    sbit  RXFIFOAD7_bit at USBFIFOA.B23;
    const register unsigned short int RXFIFOAD8 = 24;
    sbit  RXFIFOAD8_bit at USBFIFOA.B24;
    const register unsigned short int RXFIFOAD9 = 25;
    sbit  RXFIFOAD9_bit at USBFIFOA.B25;
    const register unsigned short int RXFIFOAD10 = 26;
    sbit  RXFIFOAD10_bit at USBFIFOA.B26;
    const register unsigned short int RXFIFOAD11 = 27;
    sbit  RXFIFOAD11_bit at USBFIFOA.B27;
    const register unsigned short int RXFIFOAD12 = 28;
    sbit  RXFIFOAD12_bit at USBFIFOA.B28;
sfr unsigned long   volatile USBHWVER         absolute 0xBF8E306C;
    const register unsigned short int VERMINOR0 = 0;
    sbit  VERMINOR0_bit at USBHWVER.B0;
    const register unsigned short int VERMINOR1 = 1;
    sbit  VERMINOR1_bit at USBHWVER.B1;
    const register unsigned short int VERMINOR2 = 2;
    sbit  VERMINOR2_bit at USBHWVER.B2;
    const register unsigned short int VERMINOR3 = 3;
    sbit  VERMINOR3_bit at USBHWVER.B3;
    const register unsigned short int VERMINOR4 = 4;
    sbit  VERMINOR4_bit at USBHWVER.B4;
    const register unsigned short int VERMINOR5 = 5;
    sbit  VERMINOR5_bit at USBHWVER.B5;
    const register unsigned short int VERMINOR6 = 6;
    sbit  VERMINOR6_bit at USBHWVER.B6;
    const register unsigned short int VERMINOR7 = 7;
    sbit  VERMINOR7_bit at USBHWVER.B7;
    const register unsigned short int VERMINOR8 = 8;
    sbit  VERMINOR8_bit at USBHWVER.B8;
    const register unsigned short int VERMINOR9 = 9;
    sbit  VERMINOR9_bit at USBHWVER.B9;
    const register unsigned short int VERMAJOR0 = 10;
    sbit  VERMAJOR0_bit at USBHWVER.B10;
    const register unsigned short int VERMAJOR1 = 11;
    sbit  VERMAJOR1_bit at USBHWVER.B11;
    const register unsigned short int VERMAJOR2 = 12;
    sbit  VERMAJOR2_bit at USBHWVER.B12;
    const register unsigned short int VERMAJOR3 = 13;
    sbit  VERMAJOR3_bit at USBHWVER.B13;
    const register unsigned short int VERMAJOR4 = 14;
    sbit  VERMAJOR4_bit at USBHWVER.B14;
    const register unsigned short int RC = 15;
    sbit  RC_bit at USBHWVER.B15;
sfr unsigned long   volatile USBINFO          absolute 0xBF8E3078;
    const register unsigned short int TXENDPTS0 = 0;
    sbit  TXENDPTS0_bit at USBINFO.B0;
    const register unsigned short int TXENDPTS1 = 1;
    sbit  TXENDPTS1_bit at USBINFO.B1;
    const register unsigned short int TXENDPTS2 = 2;
    sbit  TXENDPTS2_bit at USBINFO.B2;
    const register unsigned short int TXENDPTS3 = 3;
    sbit  TXENDPTS3_bit at USBINFO.B3;
    const register unsigned short int RXENDPTS0 = 4;
    sbit  RXENDPTS0_bit at USBINFO.B4;
    const register unsigned short int RXENDPTS1 = 5;
    sbit  RXENDPTS1_bit at USBINFO.B5;
    const register unsigned short int RXENDPTS2 = 6;
    sbit  RXENDPTS2_bit at USBINFO.B6;
    const register unsigned short int RXENDPTS3 = 7;
    sbit  RXENDPTS3_bit at USBINFO.B7;
    const register unsigned short int RAMBITS0 = 8;
    sbit  RAMBITS0_bit at USBINFO.B8;
    const register unsigned short int RAMBITS1 = 9;
    sbit  RAMBITS1_bit at USBINFO.B9;
    const register unsigned short int RAMBITS2 = 10;
    sbit  RAMBITS2_bit at USBINFO.B10;
    const register unsigned short int RAMBITS3 = 11;
    sbit  RAMBITS3_bit at USBINFO.B11;
    const register unsigned short int DMACHANS0 = 12;
    sbit  DMACHANS0_bit at USBINFO.B12;
    const register unsigned short int DMACHANS1 = 13;
    sbit  DMACHANS1_bit at USBINFO.B13;
    const register unsigned short int DMACHANS2 = 14;
    sbit  DMACHANS2_bit at USBINFO.B14;
    const register unsigned short int DMACHANS3 = 15;
    sbit  DMACHANS3_bit at USBINFO.B15;
    const register unsigned short int WTID0 = 16;
    sbit  WTID0_bit at USBINFO.B16;
    const register unsigned short int WTID1 = 17;
    sbit  WTID1_bit at USBINFO.B17;
    const register unsigned short int WTID2 = 18;
    sbit  WTID2_bit at USBINFO.B18;
    const register unsigned short int WTID3 = 19;
    sbit  WTID3_bit at USBINFO.B19;
    const register unsigned short int WTCON0 = 20;
    sbit  WTCON0_bit at USBINFO.B20;
    const register unsigned short int WTCON1 = 21;
    sbit  WTCON1_bit at USBINFO.B21;
    const register unsigned short int WTCON2 = 22;
    sbit  WTCON2_bit at USBINFO.B22;
    const register unsigned short int WTCON3 = 23;
    sbit  WTCON3_bit at USBINFO.B23;
    const register unsigned short int VPLEN0 = 24;
    sbit  VPLEN0_bit at USBINFO.B24;
    const register unsigned short int VPLEN1 = 25;
    sbit  VPLEN1_bit at USBINFO.B25;
    const register unsigned short int VPLEN2 = 26;
    sbit  VPLEN2_bit at USBINFO.B26;
    const register unsigned short int VPLEN3 = 27;
    sbit  VPLEN3_bit at USBINFO.B27;
    const register unsigned short int VPLEN4 = 28;
    sbit  VPLEN4_bit at USBINFO.B28;
    const register unsigned short int VPLEN5 = 29;
    sbit  VPLEN5_bit at USBINFO.B29;
    const register unsigned short int VPLEN6 = 30;
    sbit  VPLEN6_bit at USBINFO.B30;
    const register unsigned short int VPLEN7 = 31;
    sbit  VPLEN7_bit at USBINFO.B31;
sfr unsigned long   volatile USBEOFRST        absolute 0xBF8E307C;
    const register unsigned short int HSEOF0 = 0;
    sbit  HSEOF0_bit at USBEOFRST.B0;
    const register unsigned short int HSEOF1 = 1;
    sbit  HSEOF1_bit at USBEOFRST.B1;
    const register unsigned short int HSEOF2 = 2;
    sbit  HSEOF2_bit at USBEOFRST.B2;
    const register unsigned short int HSEOF3 = 3;
    sbit  HSEOF3_bit at USBEOFRST.B3;
    const register unsigned short int HSEOF4 = 4;
    sbit  HSEOF4_bit at USBEOFRST.B4;
    const register unsigned short int HSEOF5 = 5;
    sbit  HSEOF5_bit at USBEOFRST.B5;
    const register unsigned short int HSEOF6 = 6;
    sbit  HSEOF6_bit at USBEOFRST.B6;
    const register unsigned short int HSEOF7 = 7;
    sbit  HSEOF7_bit at USBEOFRST.B7;
    const register unsigned short int FSEOF0 = 8;
    sbit  FSEOF0_bit at USBEOFRST.B8;
    const register unsigned short int FSEOF1 = 9;
    sbit  FSEOF1_bit at USBEOFRST.B9;
    const register unsigned short int FSEOF2 = 10;
    sbit  FSEOF2_bit at USBEOFRST.B10;
    const register unsigned short int FSEOF3 = 11;
    sbit  FSEOF3_bit at USBEOFRST.B11;
    const register unsigned short int FSEOF4 = 12;
    sbit  FSEOF4_bit at USBEOFRST.B12;
    const register unsigned short int FSEOF5 = 13;
    sbit  FSEOF5_bit at USBEOFRST.B13;
    const register unsigned short int FSEOF6 = 14;
    sbit  FSEOF6_bit at USBEOFRST.B14;
    const register unsigned short int FSEOF7 = 15;
    sbit  FSEOF7_bit at USBEOFRST.B15;
    const register unsigned short int LSEOF0 = 16;
    sbit  LSEOF0_bit at USBEOFRST.B16;
    const register unsigned short int LSEOF1 = 17;
    sbit  LSEOF1_bit at USBEOFRST.B17;
    const register unsigned short int LSEOF2 = 18;
    sbit  LSEOF2_bit at USBEOFRST.B18;
    const register unsigned short int LSEOF3 = 19;
    sbit  LSEOF3_bit at USBEOFRST.B19;
    const register unsigned short int LSEOF4 = 20;
    sbit  LSEOF4_bit at USBEOFRST.B20;
    const register unsigned short int LSEOF5 = 21;
    sbit  LSEOF5_bit at USBEOFRST.B21;
    const register unsigned short int LSEOF6 = 22;
    sbit  LSEOF6_bit at USBEOFRST.B22;
    const register unsigned short int LSEOF7 = 23;
    sbit  LSEOF7_bit at USBEOFRST.B23;
    const register unsigned short int SOFRST0 = 24;
    sbit  SOFRST0_bit at USBEOFRST.B24;
    const register unsigned short int SOFRST1 = 25;
    sbit  SOFRST1_bit at USBEOFRST.B25;
    const register unsigned short int SOFRST2 = 26;
    sbit  SOFRST2_bit at USBEOFRST.B26;
    const register unsigned short int SOFRST3 = 27;
    sbit  SOFRST3_bit at USBEOFRST.B27;
    const register unsigned short int SOFRST4 = 28;
    sbit  SOFRST4_bit at USBEOFRST.B28;
    const register unsigned short int SOFRST5 = 29;
    sbit  SOFRST5_bit at USBEOFRST.B29;
    const register unsigned short int SOFRST6 = 30;
    sbit  SOFRST6_bit at USBEOFRST.B30;
    const register unsigned short int SOFRST7 = 31;
    sbit  SOFRST7_bit at USBEOFRST.B31;
sfr unsigned long   volatile USBE0TXA         absolute 0xBF8E3080;
    const register unsigned short int TXFADDR0 = 0;
    sbit  TXFADDR0_bit at USBE0TXA.B0;
    const register unsigned short int TXFADDR1 = 1;
    sbit  TXFADDR1_bit at USBE0TXA.B1;
    const register unsigned short int TXFADDR2 = 2;
    sbit  TXFADDR2_bit at USBE0TXA.B2;
    const register unsigned short int TXFADDR3 = 3;
    sbit  TXFADDR3_bit at USBE0TXA.B3;
    const register unsigned short int TXFADDR4 = 4;
    sbit  TXFADDR4_bit at USBE0TXA.B4;
    const register unsigned short int TXFADDR5 = 5;
    sbit  TXFADDR5_bit at USBE0TXA.B5;
    const register unsigned short int TXFADDR6 = 6;
    sbit  TXFADDR6_bit at USBE0TXA.B6;
    const register unsigned short int TXHUBADD0 = 16;
    sbit  TXHUBADD0_bit at USBE0TXA.B16;
    const register unsigned short int TXHUBADD1 = 17;
    sbit  TXHUBADD1_bit at USBE0TXA.B17;
    const register unsigned short int TXHUBADD2 = 18;
    sbit  TXHUBADD2_bit at USBE0TXA.B18;
    const register unsigned short int TXHUBADD3 = 19;
    sbit  TXHUBADD3_bit at USBE0TXA.B19;
    const register unsigned short int TXHUBADD4 = 20;
    sbit  TXHUBADD4_bit at USBE0TXA.B20;
    const register unsigned short int TXHUBADD5 = 21;
    sbit  TXHUBADD5_bit at USBE0TXA.B21;
    const register unsigned short int TXHUBADD6 = 22;
    sbit  TXHUBADD6_bit at USBE0TXA.B22;
    const register unsigned short int MULTTRAN = 23;
    sbit  MULTTRAN_bit at USBE0TXA.B23;
    const register unsigned short int TXHUBPRT0 = 24;
    sbit  TXHUBPRT0_bit at USBE0TXA.B24;
    const register unsigned short int TXHUBPRT1 = 25;
    sbit  TXHUBPRT1_bit at USBE0TXA.B25;
    const register unsigned short int TXHUBPRT2 = 26;
    sbit  TXHUBPRT2_bit at USBE0TXA.B26;
    const register unsigned short int TXHUBPRT3 = 27;
    sbit  TXHUBPRT3_bit at USBE0TXA.B27;
    const register unsigned short int TXHUBPRT4 = 28;
    sbit  TXHUBPRT4_bit at USBE0TXA.B28;
    const register unsigned short int TXHUBPRT5 = 29;
    sbit  TXHUBPRT5_bit at USBE0TXA.B29;
    const register unsigned short int TXHUBPRT6 = 30;
    sbit  TXHUBPRT6_bit at USBE0TXA.B30;
sfr unsigned long   volatile USBE0RXA         absolute 0xBF8E3084;
    const register unsigned short int RXHUBADD0 = 16;
    sbit  RXHUBADD0_bit at USBE0RXA.B16;
    const register unsigned short int RXHUBADD1 = 17;
    sbit  RXHUBADD1_bit at USBE0RXA.B17;
    const register unsigned short int RXHUBADD2 = 18;
    sbit  RXHUBADD2_bit at USBE0RXA.B18;
    const register unsigned short int RXHUBADD3 = 19;
    sbit  RXHUBADD3_bit at USBE0RXA.B19;
    const register unsigned short int RXHUBADD4 = 20;
    sbit  RXHUBADD4_bit at USBE0RXA.B20;
    const register unsigned short int RXHUBADD5 = 21;
    sbit  RXHUBADD5_bit at USBE0RXA.B21;
    const register unsigned short int RXHUBADD6 = 22;
    sbit  RXHUBADD6_bit at USBE0RXA.B22;
    sbit  MULTTRAN_USBE0RXA_bit at USBE0RXA.B23;
    const register unsigned short int RXHUBPRT0 = 24;
    sbit  RXHUBPRT0_bit at USBE0RXA.B24;
    const register unsigned short int RXHUBPRT1 = 25;
    sbit  RXHUBPRT1_bit at USBE0RXA.B25;
    const register unsigned short int RXHUBPRT2 = 26;
    sbit  RXHUBPRT2_bit at USBE0RXA.B26;
    const register unsigned short int RXHUBPRT3 = 27;
    sbit  RXHUBPRT3_bit at USBE0RXA.B27;
    const register unsigned short int RXHUBPRT4 = 28;
    sbit  RXHUBPRT4_bit at USBE0RXA.B28;
    const register unsigned short int RXHUBPRT5 = 29;
    sbit  RXHUBPRT5_bit at USBE0RXA.B29;
    const register unsigned short int RXHUBPRT6 = 30;
    sbit  RXHUBPRT6_bit at USBE0RXA.B30;
sfr unsigned long   volatile USBE1TXA         absolute 0xBF8E3088;
    sbit  TXFADDR0_USBE1TXA_bit at USBE1TXA.B0;
    sbit  TXFADDR1_USBE1TXA_bit at USBE1TXA.B1;
    sbit  TXFADDR2_USBE1TXA_bit at USBE1TXA.B2;
    sbit  TXFADDR3_USBE1TXA_bit at USBE1TXA.B3;
    sbit  TXFADDR4_USBE1TXA_bit at USBE1TXA.B4;
    sbit  TXFADDR5_USBE1TXA_bit at USBE1TXA.B5;
    sbit  TXFADDR6_USBE1TXA_bit at USBE1TXA.B6;
    sbit  TXHUBADD0_USBE1TXA_bit at USBE1TXA.B16;
    sbit  TXHUBADD1_USBE1TXA_bit at USBE1TXA.B17;
    sbit  TXHUBADD2_USBE1TXA_bit at USBE1TXA.B18;
    sbit  TXHUBADD3_USBE1TXA_bit at USBE1TXA.B19;
    sbit  TXHUBADD4_USBE1TXA_bit at USBE1TXA.B20;
    sbit  TXHUBADD5_USBE1TXA_bit at USBE1TXA.B21;
    sbit  TXHUBADD6_USBE1TXA_bit at USBE1TXA.B22;
    sbit  MULTTRAN_USBE1TXA_bit at USBE1TXA.B23;
    sbit  TXHUBPRT0_USBE1TXA_bit at USBE1TXA.B24;
    sbit  TXHUBPRT1_USBE1TXA_bit at USBE1TXA.B25;
    sbit  TXHUBPRT2_USBE1TXA_bit at USBE1TXA.B26;
    sbit  TXHUBPRT3_USBE1TXA_bit at USBE1TXA.B27;
    sbit  TXHUBPRT4_USBE1TXA_bit at USBE1TXA.B28;
    sbit  TXHUBPRT5_USBE1TXA_bit at USBE1TXA.B29;
    sbit  TXHUBPRT6_USBE1TXA_bit at USBE1TXA.B30;
sfr unsigned long   volatile USBE1RXA         absolute 0xBF8E308C;
    const register unsigned short int RXFADDR0 = 0;
    sbit  RXFADDR0_bit at USBE1RXA.B0;
    const register unsigned short int RXFADDR1 = 1;
    sbit  RXFADDR1_bit at USBE1RXA.B1;
    const register unsigned short int RXFADDR2 = 2;
    sbit  RXFADDR2_bit at USBE1RXA.B2;
    const register unsigned short int RXFADDR3 = 3;
    sbit  RXFADDR3_bit at USBE1RXA.B3;
    const register unsigned short int RXFADDR4 = 4;
    sbit  RXFADDR4_bit at USBE1RXA.B4;
    const register unsigned short int RXFADDR5 = 5;
    sbit  RXFADDR5_bit at USBE1RXA.B5;
    const register unsigned short int RXFADDR6 = 6;
    sbit  RXFADDR6_bit at USBE1RXA.B6;
    sbit  RXHUBADD0_USBE1RXA_bit at USBE1RXA.B16;
    sbit  RXHUBADD1_USBE1RXA_bit at USBE1RXA.B17;
    sbit  RXHUBADD2_USBE1RXA_bit at USBE1RXA.B18;
    sbit  RXHUBADD3_USBE1RXA_bit at USBE1RXA.B19;
    sbit  RXHUBADD4_USBE1RXA_bit at USBE1RXA.B20;
    sbit  RXHUBADD5_USBE1RXA_bit at USBE1RXA.B21;
    sbit  RXHUBADD6_USBE1RXA_bit at USBE1RXA.B22;
    sbit  MULTTRAN_USBE1RXA_bit at USBE1RXA.B23;
    sbit  RXHUBPRT0_USBE1RXA_bit at USBE1RXA.B24;
    sbit  RXHUBPRT1_USBE1RXA_bit at USBE1RXA.B25;
    sbit  RXHUBPRT2_USBE1RXA_bit at USBE1RXA.B26;
    sbit  RXHUBPRT3_USBE1RXA_bit at USBE1RXA.B27;
    sbit  RXHUBPRT4_USBE1RXA_bit at USBE1RXA.B28;
    sbit  RXHUBPRT5_USBE1RXA_bit at USBE1RXA.B29;
    sbit  RXHUBPRT6_USBE1RXA_bit at USBE1RXA.B30;
sfr unsigned long   volatile USBE2TXA         absolute 0xBF8E3090;
    sbit  TXFADDR0_USBE2TXA_bit at USBE2TXA.B0;
    sbit  TXFADDR1_USBE2TXA_bit at USBE2TXA.B1;
    sbit  TXFADDR2_USBE2TXA_bit at USBE2TXA.B2;
    sbit  TXFADDR3_USBE2TXA_bit at USBE2TXA.B3;
    sbit  TXFADDR4_USBE2TXA_bit at USBE2TXA.B4;
    sbit  TXFADDR5_USBE2TXA_bit at USBE2TXA.B5;
    sbit  TXFADDR6_USBE2TXA_bit at USBE2TXA.B6;
    sbit  TXHUBADD0_USBE2TXA_bit at USBE2TXA.B16;
    sbit  TXHUBADD1_USBE2TXA_bit at USBE2TXA.B17;
    sbit  TXHUBADD2_USBE2TXA_bit at USBE2TXA.B18;
    sbit  TXHUBADD3_USBE2TXA_bit at USBE2TXA.B19;
    sbit  TXHUBADD4_USBE2TXA_bit at USBE2TXA.B20;
    sbit  TXHUBADD5_USBE2TXA_bit at USBE2TXA.B21;
    sbit  TXHUBADD6_USBE2TXA_bit at USBE2TXA.B22;
    sbit  MULTTRAN_USBE2TXA_bit at USBE2TXA.B23;
    sbit  TXHUBPRT0_USBE2TXA_bit at USBE2TXA.B24;
    sbit  TXHUBPRT1_USBE2TXA_bit at USBE2TXA.B25;
    sbit  TXHUBPRT2_USBE2TXA_bit at USBE2TXA.B26;
    sbit  TXHUBPRT3_USBE2TXA_bit at USBE2TXA.B27;
    sbit  TXHUBPRT4_USBE2TXA_bit at USBE2TXA.B28;
    sbit  TXHUBPRT5_USBE2TXA_bit at USBE2TXA.B29;
    sbit  TXHUBPRT6_USBE2TXA_bit at USBE2TXA.B30;
sfr unsigned long   volatile USBE2RXA         absolute 0xBF8E3094;
    sbit  RXFADDR0_USBE2RXA_bit at USBE2RXA.B0;
    sbit  RXFADDR1_USBE2RXA_bit at USBE2RXA.B1;
    sbit  RXFADDR2_USBE2RXA_bit at USBE2RXA.B2;
    sbit  RXFADDR3_USBE2RXA_bit at USBE2RXA.B3;
    sbit  RXFADDR4_USBE2RXA_bit at USBE2RXA.B4;
    sbit  RXFADDR5_USBE2RXA_bit at USBE2RXA.B5;
    sbit  RXFADDR6_USBE2RXA_bit at USBE2RXA.B6;
    sbit  RXHUBADD0_USBE2RXA_bit at USBE2RXA.B16;
    sbit  RXHUBADD1_USBE2RXA_bit at USBE2RXA.B17;
    sbit  RXHUBADD2_USBE2RXA_bit at USBE2RXA.B18;
    sbit  RXHUBADD3_USBE2RXA_bit at USBE2RXA.B19;
    sbit  RXHUBADD4_USBE2RXA_bit at USBE2RXA.B20;
    sbit  RXHUBADD5_USBE2RXA_bit at USBE2RXA.B21;
    sbit  RXHUBADD6_USBE2RXA_bit at USBE2RXA.B22;
    sbit  MULTTRAN_USBE2RXA_bit at USBE2RXA.B23;
    sbit  RXHUBPRT0_USBE2RXA_bit at USBE2RXA.B24;
    sbit  RXHUBPRT1_USBE2RXA_bit at USBE2RXA.B25;
    sbit  RXHUBPRT2_USBE2RXA_bit at USBE2RXA.B26;
    sbit  RXHUBPRT3_USBE2RXA_bit at USBE2RXA.B27;
    sbit  RXHUBPRT4_USBE2RXA_bit at USBE2RXA.B28;
    sbit  RXHUBPRT5_USBE2RXA_bit at USBE2RXA.B29;
    sbit  RXHUBPRT6_USBE2RXA_bit at USBE2RXA.B30;
sfr unsigned long   volatile USBE3TXA         absolute 0xBF8E3098;
    sbit  TXFADDR0_USBE3TXA_bit at USBE3TXA.B0;
    sbit  TXFADDR1_USBE3TXA_bit at USBE3TXA.B1;
    sbit  TXFADDR2_USBE3TXA_bit at USBE3TXA.B2;
    sbit  TXFADDR3_USBE3TXA_bit at USBE3TXA.B3;
    sbit  TXFADDR4_USBE3TXA_bit at USBE3TXA.B4;
    sbit  TXFADDR5_USBE3TXA_bit at USBE3TXA.B5;
    sbit  TXFADDR6_USBE3TXA_bit at USBE3TXA.B6;
    sbit  TXHUBADD0_USBE3TXA_bit at USBE3TXA.B16;
    sbit  TXHUBADD1_USBE3TXA_bit at USBE3TXA.B17;
    sbit  TXHUBADD2_USBE3TXA_bit at USBE3TXA.B18;
    sbit  TXHUBADD3_USBE3TXA_bit at USBE3TXA.B19;
    sbit  TXHUBADD4_USBE3TXA_bit at USBE3TXA.B20;
    sbit  TXHUBADD5_USBE3TXA_bit at USBE3TXA.B21;
    sbit  TXHUBADD6_USBE3TXA_bit at USBE3TXA.B22;
    sbit  MULTTRAN_USBE3TXA_bit at USBE3TXA.B23;
    sbit  TXHUBPRT0_USBE3TXA_bit at USBE3TXA.B24;
    sbit  TXHUBPRT1_USBE3TXA_bit at USBE3TXA.B25;
    sbit  TXHUBPRT2_USBE3TXA_bit at USBE3TXA.B26;
    sbit  TXHUBPRT3_USBE3TXA_bit at USBE3TXA.B27;
    sbit  TXHUBPRT4_USBE3TXA_bit at USBE3TXA.B28;
    sbit  TXHUBPRT5_USBE3TXA_bit at USBE3TXA.B29;
    sbit  TXHUBPRT6_USBE3TXA_bit at USBE3TXA.B30;
sfr unsigned long   volatile USBE3RXA         absolute 0xBF8E309C;
    sbit  RXFADDR0_USBE3RXA_bit at USBE3RXA.B0;
    sbit  RXFADDR1_USBE3RXA_bit at USBE3RXA.B1;
    sbit  RXFADDR2_USBE3RXA_bit at USBE3RXA.B2;
    sbit  RXFADDR3_USBE3RXA_bit at USBE3RXA.B3;
    sbit  RXFADDR4_USBE3RXA_bit at USBE3RXA.B4;
    sbit  RXFADDR5_USBE3RXA_bit at USBE3RXA.B5;
    sbit  RXFADDR6_USBE3RXA_bit at USBE3RXA.B6;
    sbit  RXHUBADD0_USBE3RXA_bit at USBE3RXA.B16;
    sbit  RXHUBADD1_USBE3RXA_bit at USBE3RXA.B17;
    sbit  RXHUBADD2_USBE3RXA_bit at USBE3RXA.B18;
    sbit  RXHUBADD3_USBE3RXA_bit at USBE3RXA.B19;
    sbit  RXHUBADD4_USBE3RXA_bit at USBE3RXA.B20;
    sbit  RXHUBADD5_USBE3RXA_bit at USBE3RXA.B21;
    sbit  RXHUBADD6_USBE3RXA_bit at USBE3RXA.B22;
    sbit  MULTTRAN_USBE3RXA_bit at USBE3RXA.B23;
    sbit  RXHUBPRT0_USBE3RXA_bit at USBE3RXA.B24;
    sbit  RXHUBPRT1_USBE3RXA_bit at USBE3RXA.B25;
    sbit  RXHUBPRT2_USBE3RXA_bit at USBE3RXA.B26;
    sbit  RXHUBPRT3_USBE3RXA_bit at USBE3RXA.B27;
    sbit  RXHUBPRT4_USBE3RXA_bit at USBE3RXA.B28;
    sbit  RXHUBPRT5_USBE3RXA_bit at USBE3RXA.B29;
    sbit  RXHUBPRT6_USBE3RXA_bit at USBE3RXA.B30;
sfr unsigned long   volatile USBE4TXA         absolute 0xBF8E30A0;
    sbit  TXFADDR0_USBE4TXA_bit at USBE4TXA.B0;
    sbit  TXFADDR1_USBE4TXA_bit at USBE4TXA.B1;
    sbit  TXFADDR2_USBE4TXA_bit at USBE4TXA.B2;
    sbit  TXFADDR3_USBE4TXA_bit at USBE4TXA.B3;
    sbit  TXFADDR4_USBE4TXA_bit at USBE4TXA.B4;
    sbit  TXFADDR5_USBE4TXA_bit at USBE4TXA.B5;
    sbit  TXFADDR6_USBE4TXA_bit at USBE4TXA.B6;
    sbit  TXHUBADD0_USBE4TXA_bit at USBE4TXA.B16;
    sbit  TXHUBADD1_USBE4TXA_bit at USBE4TXA.B17;
    sbit  TXHUBADD2_USBE4TXA_bit at USBE4TXA.B18;
    sbit  TXHUBADD3_USBE4TXA_bit at USBE4TXA.B19;
    sbit  TXHUBADD4_USBE4TXA_bit at USBE4TXA.B20;
    sbit  TXHUBADD5_USBE4TXA_bit at USBE4TXA.B21;
    sbit  TXHUBADD6_USBE4TXA_bit at USBE4TXA.B22;
    sbit  MULTTRAN_USBE4TXA_bit at USBE4TXA.B23;
    sbit  TXHUBPRT0_USBE4TXA_bit at USBE4TXA.B24;
    sbit  TXHUBPRT1_USBE4TXA_bit at USBE4TXA.B25;
    sbit  TXHUBPRT2_USBE4TXA_bit at USBE4TXA.B26;
    sbit  TXHUBPRT3_USBE4TXA_bit at USBE4TXA.B27;
    sbit  TXHUBPRT4_USBE4TXA_bit at USBE4TXA.B28;
    sbit  TXHUBPRT5_USBE4TXA_bit at USBE4TXA.B29;
    sbit  TXHUBPRT6_USBE4TXA_bit at USBE4TXA.B30;
sfr unsigned long   volatile USBE4RXA         absolute 0xBF8E30A4;
    sbit  RXFADDR0_USBE4RXA_bit at USBE4RXA.B0;
    sbit  RXFADDR1_USBE4RXA_bit at USBE4RXA.B1;
    sbit  RXFADDR2_USBE4RXA_bit at USBE4RXA.B2;
    sbit  RXFADDR3_USBE4RXA_bit at USBE4RXA.B3;
    sbit  RXFADDR4_USBE4RXA_bit at USBE4RXA.B4;
    sbit  RXFADDR5_USBE4RXA_bit at USBE4RXA.B5;
    sbit  RXFADDR6_USBE4RXA_bit at USBE4RXA.B6;
    sbit  RXHUBADD0_USBE4RXA_bit at USBE4RXA.B16;
    sbit  RXHUBADD1_USBE4RXA_bit at USBE4RXA.B17;
    sbit  RXHUBADD2_USBE4RXA_bit at USBE4RXA.B18;
    sbit  RXHUBADD3_USBE4RXA_bit at USBE4RXA.B19;
    sbit  RXHUBADD4_USBE4RXA_bit at USBE4RXA.B20;
    sbit  RXHUBADD5_USBE4RXA_bit at USBE4RXA.B21;
    sbit  RXHUBADD6_USBE4RXA_bit at USBE4RXA.B22;
    sbit  MULTTRAN_USBE4RXA_bit at USBE4RXA.B23;
    sbit  RXHUBPRT0_USBE4RXA_bit at USBE4RXA.B24;
    sbit  RXHUBPRT1_USBE4RXA_bit at USBE4RXA.B25;
    sbit  RXHUBPRT2_USBE4RXA_bit at USBE4RXA.B26;
    sbit  RXHUBPRT3_USBE4RXA_bit at USBE4RXA.B27;
    sbit  RXHUBPRT4_USBE4RXA_bit at USBE4RXA.B28;
    sbit  RXHUBPRT5_USBE4RXA_bit at USBE4RXA.B29;
    sbit  RXHUBPRT6_USBE4RXA_bit at USBE4RXA.B30;
sfr unsigned long   volatile USBE5TXA         absolute 0xBF8E30A8;
    sbit  TXFADDR0_USBE5TXA_bit at USBE5TXA.B0;
    sbit  TXFADDR1_USBE5TXA_bit at USBE5TXA.B1;
    sbit  TXFADDR2_USBE5TXA_bit at USBE5TXA.B2;
    sbit  TXFADDR3_USBE5TXA_bit at USBE5TXA.B3;
    sbit  TXFADDR4_USBE5TXA_bit at USBE5TXA.B4;
    sbit  TXFADDR5_USBE5TXA_bit at USBE5TXA.B5;
    sbit  TXFADDR6_USBE5TXA_bit at USBE5TXA.B6;
    sbit  TXHUBADD0_USBE5TXA_bit at USBE5TXA.B16;
    sbit  TXHUBADD1_USBE5TXA_bit at USBE5TXA.B17;
    sbit  TXHUBADD2_USBE5TXA_bit at USBE5TXA.B18;
    sbit  TXHUBADD3_USBE5TXA_bit at USBE5TXA.B19;
    sbit  TXHUBADD4_USBE5TXA_bit at USBE5TXA.B20;
    sbit  TXHUBADD5_USBE5TXA_bit at USBE5TXA.B21;
    sbit  TXHUBADD6_USBE5TXA_bit at USBE5TXA.B22;
    sbit  MULTTRAN_USBE5TXA_bit at USBE5TXA.B23;
    sbit  TXHUBPRT0_USBE5TXA_bit at USBE5TXA.B24;
    sbit  TXHUBPRT1_USBE5TXA_bit at USBE5TXA.B25;
    sbit  TXHUBPRT2_USBE5TXA_bit at USBE5TXA.B26;
    sbit  TXHUBPRT3_USBE5TXA_bit at USBE5TXA.B27;
    sbit  TXHUBPRT4_USBE5TXA_bit at USBE5TXA.B28;
    sbit  TXHUBPRT5_USBE5TXA_bit at USBE5TXA.B29;
    sbit  TXHUBPRT6_USBE5TXA_bit at USBE5TXA.B30;
sfr unsigned long   volatile USBE5RXA         absolute 0xBF8E30AC;
    sbit  RXFADDR0_USBE5RXA_bit at USBE5RXA.B0;
    sbit  RXFADDR1_USBE5RXA_bit at USBE5RXA.B1;
    sbit  RXFADDR2_USBE5RXA_bit at USBE5RXA.B2;
    sbit  RXFADDR3_USBE5RXA_bit at USBE5RXA.B3;
    sbit  RXFADDR4_USBE5RXA_bit at USBE5RXA.B4;
    sbit  RXFADDR5_USBE5RXA_bit at USBE5RXA.B5;
    sbit  RXFADDR6_USBE5RXA_bit at USBE5RXA.B6;
    sbit  RXHUBADD0_USBE5RXA_bit at USBE5RXA.B16;
    sbit  RXHUBADD1_USBE5RXA_bit at USBE5RXA.B17;
    sbit  RXHUBADD2_USBE5RXA_bit at USBE5RXA.B18;
    sbit  RXHUBADD3_USBE5RXA_bit at USBE5RXA.B19;
    sbit  RXHUBADD4_USBE5RXA_bit at USBE5RXA.B20;
    sbit  RXHUBADD5_USBE5RXA_bit at USBE5RXA.B21;
    sbit  RXHUBADD6_USBE5RXA_bit at USBE5RXA.B22;
    sbit  MULTTRAN_USBE5RXA_bit at USBE5RXA.B23;
    sbit  RXHUBPRT0_USBE5RXA_bit at USBE5RXA.B24;
    sbit  RXHUBPRT1_USBE5RXA_bit at USBE5RXA.B25;
    sbit  RXHUBPRT2_USBE5RXA_bit at USBE5RXA.B26;
    sbit  RXHUBPRT3_USBE5RXA_bit at USBE5RXA.B27;
    sbit  RXHUBPRT4_USBE5RXA_bit at USBE5RXA.B28;
    sbit  RXHUBPRT5_USBE5RXA_bit at USBE5RXA.B29;
    sbit  RXHUBPRT6_USBE5RXA_bit at USBE5RXA.B30;
sfr unsigned long   volatile USBE6TXA         absolute 0xBF8E30B0;
    sbit  TXFADDR0_USBE6TXA_bit at USBE6TXA.B0;
    sbit  TXFADDR1_USBE6TXA_bit at USBE6TXA.B1;
    sbit  TXFADDR2_USBE6TXA_bit at USBE6TXA.B2;
    sbit  TXFADDR3_USBE6TXA_bit at USBE6TXA.B3;
    sbit  TXFADDR4_USBE6TXA_bit at USBE6TXA.B4;
    sbit  TXFADDR5_USBE6TXA_bit at USBE6TXA.B5;
    sbit  TXFADDR6_USBE6TXA_bit at USBE6TXA.B6;
    sbit  TXHUBADD0_USBE6TXA_bit at USBE6TXA.B16;
    sbit  TXHUBADD1_USBE6TXA_bit at USBE6TXA.B17;
    sbit  TXHUBADD2_USBE6TXA_bit at USBE6TXA.B18;
    sbit  TXHUBADD3_USBE6TXA_bit at USBE6TXA.B19;
    sbit  TXHUBADD4_USBE6TXA_bit at USBE6TXA.B20;
    sbit  TXHUBADD5_USBE6TXA_bit at USBE6TXA.B21;
    sbit  TXHUBADD6_USBE6TXA_bit at USBE6TXA.B22;
    sbit  MULTTRAN_USBE6TXA_bit at USBE6TXA.B23;
    sbit  TXHUBPRT0_USBE6TXA_bit at USBE6TXA.B24;
    sbit  TXHUBPRT1_USBE6TXA_bit at USBE6TXA.B25;
    sbit  TXHUBPRT2_USBE6TXA_bit at USBE6TXA.B26;
    sbit  TXHUBPRT3_USBE6TXA_bit at USBE6TXA.B27;
    sbit  TXHUBPRT4_USBE6TXA_bit at USBE6TXA.B28;
    sbit  TXHUBPRT5_USBE6TXA_bit at USBE6TXA.B29;
    sbit  TXHUBPRT6_USBE6TXA_bit at USBE6TXA.B30;
sfr unsigned long   volatile USBE6RXA         absolute 0xBF8E30B4;
    sbit  RXFADDR0_USBE6RXA_bit at USBE6RXA.B0;
    sbit  RXFADDR1_USBE6RXA_bit at USBE6RXA.B1;
    sbit  RXFADDR2_USBE6RXA_bit at USBE6RXA.B2;
    sbit  RXFADDR3_USBE6RXA_bit at USBE6RXA.B3;
    sbit  RXFADDR4_USBE6RXA_bit at USBE6RXA.B4;
    sbit  RXFADDR5_USBE6RXA_bit at USBE6RXA.B5;
    sbit  RXFADDR6_USBE6RXA_bit at USBE6RXA.B6;
    sbit  RXHUBADD0_USBE6RXA_bit at USBE6RXA.B16;
    sbit  RXHUBADD1_USBE6RXA_bit at USBE6RXA.B17;
    sbit  RXHUBADD2_USBE6RXA_bit at USBE6RXA.B18;
    sbit  RXHUBADD3_USBE6RXA_bit at USBE6RXA.B19;
    sbit  RXHUBADD4_USBE6RXA_bit at USBE6RXA.B20;
    sbit  RXHUBADD5_USBE6RXA_bit at USBE6RXA.B21;
    sbit  RXHUBADD6_USBE6RXA_bit at USBE6RXA.B22;
    sbit  MULTTRAN_USBE6RXA_bit at USBE6RXA.B23;
    sbit  RXHUBPRT0_USBE6RXA_bit at USBE6RXA.B24;
    sbit  RXHUBPRT1_USBE6RXA_bit at USBE6RXA.B25;
    sbit  RXHUBPRT2_USBE6RXA_bit at USBE6RXA.B26;
    sbit  RXHUBPRT3_USBE6RXA_bit at USBE6RXA.B27;
    sbit  RXHUBPRT4_USBE6RXA_bit at USBE6RXA.B28;
    sbit  RXHUBPRT5_USBE6RXA_bit at USBE6RXA.B29;
    sbit  RXHUBPRT6_USBE6RXA_bit at USBE6RXA.B30;
sfr unsigned long   volatile USBE7TXA         absolute 0xBF8E30B8;
    sbit  TXFADDR0_USBE7TXA_bit at USBE7TXA.B0;
    sbit  TXFADDR1_USBE7TXA_bit at USBE7TXA.B1;
    sbit  TXFADDR2_USBE7TXA_bit at USBE7TXA.B2;
    sbit  TXFADDR3_USBE7TXA_bit at USBE7TXA.B3;
    sbit  TXFADDR4_USBE7TXA_bit at USBE7TXA.B4;
    sbit  TXFADDR5_USBE7TXA_bit at USBE7TXA.B5;
    sbit  TXFADDR6_USBE7TXA_bit at USBE7TXA.B6;
    sbit  TXHUBADD0_USBE7TXA_bit at USBE7TXA.B16;
    sbit  TXHUBADD1_USBE7TXA_bit at USBE7TXA.B17;
    sbit  TXHUBADD2_USBE7TXA_bit at USBE7TXA.B18;
    sbit  TXHUBADD3_USBE7TXA_bit at USBE7TXA.B19;
    sbit  TXHUBADD4_USBE7TXA_bit at USBE7TXA.B20;
    sbit  TXHUBADD5_USBE7TXA_bit at USBE7TXA.B21;
    sbit  TXHUBADD6_USBE7TXA_bit at USBE7TXA.B22;
    sbit  MULTTRAN_USBE7TXA_bit at USBE7TXA.B23;
    sbit  TXHUBPRT0_USBE7TXA_bit at USBE7TXA.B24;
    sbit  TXHUBPRT1_USBE7TXA_bit at USBE7TXA.B25;
    sbit  TXHUBPRT2_USBE7TXA_bit at USBE7TXA.B26;
    sbit  TXHUBPRT3_USBE7TXA_bit at USBE7TXA.B27;
    sbit  TXHUBPRT4_USBE7TXA_bit at USBE7TXA.B28;
    sbit  TXHUBPRT5_USBE7TXA_bit at USBE7TXA.B29;
    sbit  TXHUBPRT6_USBE7TXA_bit at USBE7TXA.B30;
sfr unsigned long   volatile USBE7RXA         absolute 0xBF8E30BC;
    sbit  RXFADDR0_USBE7RXA_bit at USBE7RXA.B0;
    sbit  RXFADDR1_USBE7RXA_bit at USBE7RXA.B1;
    sbit  RXFADDR2_USBE7RXA_bit at USBE7RXA.B2;
    sbit  RXFADDR3_USBE7RXA_bit at USBE7RXA.B3;
    sbit  RXFADDR4_USBE7RXA_bit at USBE7RXA.B4;
    sbit  RXFADDR5_USBE7RXA_bit at USBE7RXA.B5;
    sbit  RXFADDR6_USBE7RXA_bit at USBE7RXA.B6;
    sbit  RXHUBADD0_USBE7RXA_bit at USBE7RXA.B16;
    sbit  RXHUBADD1_USBE7RXA_bit at USBE7RXA.B17;
    sbit  RXHUBADD2_USBE7RXA_bit at USBE7RXA.B18;
    sbit  RXHUBADD3_USBE7RXA_bit at USBE7RXA.B19;
    sbit  RXHUBADD4_USBE7RXA_bit at USBE7RXA.B20;
    sbit  RXHUBADD5_USBE7RXA_bit at USBE7RXA.B21;
    sbit  RXHUBADD6_USBE7RXA_bit at USBE7RXA.B22;
    sbit  MULTTRAN_USBE7RXA_bit at USBE7RXA.B23;
    sbit  RXHUBPRT0_USBE7RXA_bit at USBE7RXA.B24;
    sbit  RXHUBPRT1_USBE7RXA_bit at USBE7RXA.B25;
    sbit  RXHUBPRT2_USBE7RXA_bit at USBE7RXA.B26;
    sbit  RXHUBPRT3_USBE7RXA_bit at USBE7RXA.B27;
    sbit  RXHUBPRT4_USBE7RXA_bit at USBE7RXA.B28;
    sbit  RXHUBPRT5_USBE7RXA_bit at USBE7RXA.B29;
    sbit  RXHUBPRT6_USBE7RXA_bit at USBE7RXA.B30;
sfr unsigned long   volatile USBE0CSR0        absolute 0xBF8E3100;
    sbit  TXMAXP0_USBE0CSR0_bit at USBE0CSR0.B0;
    sbit  TXMAXP1_USBE0CSR0_bit at USBE0CSR0.B1;
    sbit  TXMAXP2_USBE0CSR0_bit at USBE0CSR0.B2;
    sbit  TXMAXP3_USBE0CSR0_bit at USBE0CSR0.B3;
    sbit  TXMAXP4_USBE0CSR0_bit at USBE0CSR0.B4;
    sbit  TXMAXP5_USBE0CSR0_bit at USBE0CSR0.B5;
    sbit  TXMAXP6_USBE0CSR0_bit at USBE0CSR0.B6;
    sbit  TXMAXP7_USBE0CSR0_bit at USBE0CSR0.B7;
    sbit  TXMAXP8_USBE0CSR0_bit at USBE0CSR0.B8;
    sbit  TXMAXP9_USBE0CSR0_bit at USBE0CSR0.B9;
    sbit  TXMAXP10_USBE0CSR0_bit at USBE0CSR0.B10;
    const register unsigned short int RXRDY = 16;
    sbit  RXRDY_bit at USBE0CSR0.B16;
    const register unsigned short int TXRDY = 17;
    sbit  TXRDY_bit at USBE0CSR0.B17;
    const register unsigned short int STALLED = 18;
    sbit  STALLED_bit at USBE0CSR0.B18;
    const register unsigned short int SETUP = 19;
    sbit  SETUP_bit at USBE0CSR0.B19;
    sbit  ERROR_USBE0CSR0_bit at USBE0CSR0.B20;
    sbit  REQPKT_USBE0CSR0_bit at USBE0CSR0.B21;
    const register unsigned short int STATUS = 22;
    sbit  STATUS_bit at USBE0CSR0.B22;
    const register unsigned short int NAKTO = 23;
    sbit  NAKTO_bit at USBE0CSR0.B23;
    sbit  FLUSH_USBE0CSR0_bit at USBE0CSR0.B24;
    const register unsigned short int DT = 25;
    sbit  DT_bit at USBE0CSR0.B25;
    const register unsigned short int DTWE = 26;
    sbit  DTWE_bit at USBE0CSR0.B26;
    const register unsigned short int DATAEND = 19;
    sbit  DATAEND_bit at USBE0CSR0.B19;
    const register unsigned short int SETEND = 20;
    sbit  SETEND_bit at USBE0CSR0.B20;
    const register unsigned short int STALL = 21;
    sbit  STALL_bit at USBE0CSR0.B21;
    const register unsigned short int RXRDYC = 22;
    sbit  RXRDYC_bit at USBE0CSR0.B22;
    const register unsigned short int SETENDC = 23;
    sbit  SETENDC_bit at USBE0CSR0.B23;
sfr unsigned long   volatile USBE0CSR2        absolute 0xBF8E3108;
    sbit  RXCNT0_USBE0CSR2_bit at USBE0CSR2.B0;
    sbit  RXCNT1_USBE0CSR2_bit at USBE0CSR2.B1;
    sbit  RXCNT2_USBE0CSR2_bit at USBE0CSR2.B2;
    sbit  RXCNT3_USBE0CSR2_bit at USBE0CSR2.B3;
    sbit  RXCNT4_USBE0CSR2_bit at USBE0CSR2.B4;
    sbit  RXCNT5_USBE0CSR2_bit at USBE0CSR2.B5;
    sbit  RXCNT6_USBE0CSR2_bit at USBE0CSR2.B6;
    sbit  SPEED0_USBE0CSR2_bit at USBE0CSR2.B22;
    sbit  SPEED1_USBE0CSR2_bit at USBE0CSR2.B23;
    const register unsigned short int NAKLIM0 = 24;
    sbit  NAKLIM0_bit at USBE0CSR2.B24;
    const register unsigned short int NAKLIM1 = 25;
    sbit  NAKLIM1_bit at USBE0CSR2.B25;
    const register unsigned short int NAKLIM2 = 26;
    sbit  NAKLIM2_bit at USBE0CSR2.B26;
    const register unsigned short int NAKLIM3 = 27;
    sbit  NAKLIM3_bit at USBE0CSR2.B27;
sfr unsigned long   volatile USBE0CSR3        absolute 0xBF8E310C;
    const register unsigned short int UTMIDWID = 24;
    sbit  UTMIDWID_bit at USBE0CSR3.B24;
    const register unsigned short int SOFTCONE = 25;
    sbit  SOFTCONE_bit at USBE0CSR3.B25;
    const register unsigned short int DYNFIFOS = 26;
    sbit  DYNFIFOS_bit at USBE0CSR3.B26;
    const register unsigned short int HBTXEN = 27;
    sbit  HBTXEN_bit at USBE0CSR3.B27;
    const register unsigned short int HBRXEN = 28;
    sbit  HBRXEN_bit at USBE0CSR3.B28;
    const register unsigned short int BIGEND = 29;
    sbit  BIGEND_bit at USBE0CSR3.B29;
    const register unsigned short int MPTXEN = 30;
    sbit  MPTXEN_bit at USBE0CSR3.B30;
    const register unsigned short int MPRXEN = 31;
    sbit  MPRXEN_bit at USBE0CSR3.B31;
sfr unsigned long   volatile USBE1CSR0        absolute 0xBF8E3110;
    sbit  TXMAXP0_USBE1CSR0_bit at USBE1CSR0.B0;
    sbit  TXMAXP1_USBE1CSR0_bit at USBE1CSR0.B1;
    sbit  TXMAXP2_USBE1CSR0_bit at USBE1CSR0.B2;
    sbit  TXMAXP3_USBE1CSR0_bit at USBE1CSR0.B3;
    sbit  TXMAXP4_USBE1CSR0_bit at USBE1CSR0.B4;
    sbit  TXMAXP5_USBE1CSR0_bit at USBE1CSR0.B5;
    sbit  TXMAXP6_USBE1CSR0_bit at USBE1CSR0.B6;
    sbit  TXMAXP7_USBE1CSR0_bit at USBE1CSR0.B7;
    sbit  TXMAXP8_USBE1CSR0_bit at USBE1CSR0.B8;
    sbit  TXMAXP9_USBE1CSR0_bit at USBE1CSR0.B9;
    sbit  TXMAXP10_USBE1CSR0_bit at USBE1CSR0.B10;
    sbit  MULT0_USBE1CSR0_bit at USBE1CSR0.B11;
    sbit  MULT1_USBE1CSR0_bit at USBE1CSR0.B12;
    sbit  MULT2_USBE1CSR0_bit at USBE1CSR0.B13;
    sbit  MULT3_USBE1CSR0_bit at USBE1CSR0.B14;
    sbit  MULT4_USBE1CSR0_bit at USBE1CSR0.B15;
    sbit  TXPKTRDY_USBE1CSR0_bit at USBE1CSR0.B16;
    sbit  FIFONE_USBE1CSR0_bit at USBE1CSR0.B17;
    sbit  ERROR_USBE1CSR0_bit at USBE1CSR0.B18;
    sbit  FLUSH_USBE1CSR0_bit at USBE1CSR0.B19;
    sbit  SETUPPKT_USBE1CSR0_bit at USBE1CSR0.B20;
    sbit  RXSTALL_USBE1CSR0_bit at USBE1CSR0.B21;
    sbit  CLRDT_USBE1CSR0_bit at USBE1CSR0.B22;
    sbit  NAKTMOUT_USBE1CSR0_bit at USBE1CSR0.B23;
    sbit  DATATGGL_USBE1CSR0_bit at USBE1CSR0.B24;
    sbit  DTWREN_USBE1CSR0_bit at USBE1CSR0.B25;
    sbit  DMAREQMD_USBE1CSR0_bit at USBE1CSR0.B26;
    sbit  FRCDATTG_USBE1CSR0_bit at USBE1CSR0.B27;
    sbit  DMAREQEN_USBE1CSR0_bit at USBE1CSR0.B28;
    sbit  MODE_USBE1CSR0_bit at USBE1CSR0.B29;
    sbit  AUTOSET_USBE1CSR0_bit at USBE1CSR0.B31;
    sbit  UNDERRUN_USBE1CSR0_bit at USBE1CSR0.B18;
    sbit  SENDSTALL_USBE1CSR0_bit at USBE1CSR0.B20;
    sbit  SENTSTALL_USBE1CSR0_bit at USBE1CSR0.B21;
    sbit  INCOMPTX_USBE1CSR0_bit at USBE1CSR0.B23;
    sbit  ISO_USBE1CSR0_bit at USBE1CSR0.B30;
sfr unsigned long   volatile USBE1CSR1        absolute 0xBF8E3114;
    sbit  RXMAXP0_USBE1CSR1_bit at USBE1CSR1.B0;
    sbit  RXMAXP1_USBE1CSR1_bit at USBE1CSR1.B1;
    sbit  RXMAXP2_USBE1CSR1_bit at USBE1CSR1.B2;
    sbit  RXMAXP3_USBE1CSR1_bit at USBE1CSR1.B3;
    sbit  RXMAXP4_USBE1CSR1_bit at USBE1CSR1.B4;
    sbit  RXMAXP5_USBE1CSR1_bit at USBE1CSR1.B5;
    sbit  RXMAXP6_USBE1CSR1_bit at USBE1CSR1.B6;
    sbit  RXMAXP7_USBE1CSR1_bit at USBE1CSR1.B7;
    sbit  RXMAXP8_USBE1CSR1_bit at USBE1CSR1.B8;
    sbit  RXMAXP9_USBE1CSR1_bit at USBE1CSR1.B9;
    sbit  RXMAXP10_USBE1CSR1_bit at USBE1CSR1.B10;
    sbit  MULT0_USBE1CSR1_bit at USBE1CSR1.B11;
    sbit  MULT1_USBE1CSR1_bit at USBE1CSR1.B12;
    sbit  MULT2_USBE1CSR1_bit at USBE1CSR1.B13;
    sbit  MULT3_USBE1CSR1_bit at USBE1CSR1.B14;
    sbit  MULT4_USBE1CSR1_bit at USBE1CSR1.B15;
    sbit  RXPKTRDY_USBE1CSR1_bit at USBE1CSR1.B16;
    sbit  FIFOFULL_USBE1CSR1_bit at USBE1CSR1.B17;
    sbit  ERROR_USBE1CSR1_bit at USBE1CSR1.B18;
    sbit  DERRNAKT_USBE1CSR1_bit at USBE1CSR1.B19;
    sbit  FLUSH_USBE1CSR1_bit at USBE1CSR1.B20;
    sbit  REQPKT_USBE1CSR1_bit at USBE1CSR1.B21;
    sbit  RXSTALL_USBE1CSR1_bit at USBE1CSR1.B22;
    sbit  CLRDT_USBE1CSR1_bit at USBE1CSR1.B23;
    sbit  INCOMPRX_USBE1CSR1_bit at USBE1CSR1.B24;
    sbit  DATATGGL_USBE1CSR1_bit at USBE1CSR1.B25;
    sbit  DATATWEN_USBE1CSR1_bit at USBE1CSR1.B26;
    sbit  DMAREQMD_USBE1CSR1_bit at USBE1CSR1.B27;
    sbit  PIDERR_USBE1CSR1_bit at USBE1CSR1.B28;
    sbit  DMAREQEN_USBE1CSR1_bit at USBE1CSR1.B29;
    sbit  AUTORQ_USBE1CSR1_bit at USBE1CSR1.B30;
    sbit  AUTOCLR_USBE1CSR1_bit at USBE1CSR1.B31;
    sbit  UNDERRUN_USBE1CSR1_bit at USBE1CSR1.B18;
    sbit  SENDSTALL_USBE1CSR1_bit at USBE1CSR1.B20;
    sbit  SENTSTALL_USBE1CSR1_bit at USBE1CSR1.B21;
    sbit  INCOMPTX_USBE1CSR1_bit at USBE1CSR1.B23;
    sbit  ISO_USBE1CSR1_bit at USBE1CSR1.B30;
sfr unsigned long   volatile USBE1CSR2        absolute 0xBF8E3118;
    sbit  RXCNT0_USBE1CSR2_bit at USBE1CSR2.B0;
    sbit  RXCNT1_USBE1CSR2_bit at USBE1CSR2.B1;
    sbit  RXCNT2_USBE1CSR2_bit at USBE1CSR2.B2;
    sbit  RXCNT3_USBE1CSR2_bit at USBE1CSR2.B3;
    sbit  RXCNT4_USBE1CSR2_bit at USBE1CSR2.B4;
    sbit  RXCNT5_USBE1CSR2_bit at USBE1CSR2.B5;
    sbit  RXCNT6_USBE1CSR2_bit at USBE1CSR2.B6;
    sbit  RXCNT7_USBE1CSR2_bit at USBE1CSR2.B7;
    sbit  RXCNT8_USBE1CSR2_bit at USBE1CSR2.B8;
    sbit  RXCNT9_USBE1CSR2_bit at USBE1CSR2.B9;
    sbit  RXCNT10_USBE1CSR2_bit at USBE1CSR2.B10;
    sbit  RXCNT11_USBE1CSR2_bit at USBE1CSR2.B11;
    sbit  RXCNT12_USBE1CSR2_bit at USBE1CSR2.B12;
    sbit  RXCNT13_USBE1CSR2_bit at USBE1CSR2.B13;
    sbit  TEP0_USBE1CSR2_bit at USBE1CSR2.B16;
    sbit  TEP1_USBE1CSR2_bit at USBE1CSR2.B17;
    sbit  TEP2_USBE1CSR2_bit at USBE1CSR2.B18;
    sbit  TEP3_USBE1CSR2_bit at USBE1CSR2.B19;
    sbit  PROTOCOL0_USBE1CSR2_bit at USBE1CSR2.B20;
    sbit  PROTOCOL1_USBE1CSR2_bit at USBE1CSR2.B21;
    sbit  SPEED0_USBE1CSR2_bit at USBE1CSR2.B22;
    sbit  SPEED1_USBE1CSR2_bit at USBE1CSR2.B23;
    sbit  TXINTERV0_USBE1CSR2_bit at USBE1CSR2.B24;
    sbit  TXINTERV1_USBE1CSR2_bit at USBE1CSR2.B25;
    sbit  TXINTERV2_USBE1CSR2_bit at USBE1CSR2.B26;
    sbit  TXINTERV3_USBE1CSR2_bit at USBE1CSR2.B27;
    sbit  TXINTERV4_USBE1CSR2_bit at USBE1CSR2.B28;
    sbit  TXINTERV5_USBE1CSR2_bit at USBE1CSR2.B29;
    sbit  TXINTERV6_USBE1CSR2_bit at USBE1CSR2.B30;
    sbit  TXINTERV7_USBE1CSR2_bit at USBE1CSR2.B31;
sfr unsigned long   volatile USBE1CSR3        absolute 0xBF8E311C;
    sbit  TEP0_USBE1CSR3_bit at USBE1CSR3.B0;
    sbit  TEP1_USBE1CSR3_bit at USBE1CSR3.B1;
    sbit  TEP2_USBE1CSR3_bit at USBE1CSR3.B2;
    sbit  TEP3_USBE1CSR3_bit at USBE1CSR3.B3;
    sbit  PROTOCOL0_USBE1CSR3_bit at USBE1CSR3.B4;
    sbit  PROTOCOL1_USBE1CSR3_bit at USBE1CSR3.B5;
    sbit  SPEED0_USBE1CSR3_bit at USBE1CSR3.B6;
    sbit  SPEED1_USBE1CSR3_bit at USBE1CSR3.B7;
    sbit  RXINTERV0_USBE1CSR3_bit at USBE1CSR3.B8;
    sbit  RXINTERV1_USBE1CSR3_bit at USBE1CSR3.B9;
    sbit  RXINTERV2_USBE1CSR3_bit at USBE1CSR3.B10;
    sbit  RXINTERV3_USBE1CSR3_bit at USBE1CSR3.B11;
    sbit  RXINTERV4_USBE1CSR3_bit at USBE1CSR3.B12;
    sbit  RXINTERV5_USBE1CSR3_bit at USBE1CSR3.B13;
    sbit  RXINTERV6_USBE1CSR3_bit at USBE1CSR3.B14;
    sbit  RXINTERV7_USBE1CSR3_bit at USBE1CSR3.B15;
    sbit  TXFIFOSZ0_USBE1CSR3_bit at USBE1CSR3.B24;
    sbit  TXFIFOSZ1_USBE1CSR3_bit at USBE1CSR3.B25;
    sbit  TXFIFOSZ2_USBE1CSR3_bit at USBE1CSR3.B26;
    sbit  TXFIFOSZ3_USBE1CSR3_bit at USBE1CSR3.B27;
    sbit  RXFIFOSZ0_USBE1CSR3_bit at USBE1CSR3.B28;
    sbit  RXFIFOSZ1_USBE1CSR3_bit at USBE1CSR3.B29;
    sbit  RXFIFOSZ2_USBE1CSR3_bit at USBE1CSR3.B30;
    sbit  RXFIFOSZ3_USBE1CSR3_bit at USBE1CSR3.B31;
sfr unsigned long   volatile USBE2CSR0        absolute 0xBF8E3120;
    sbit  TXMAXP0_USBE2CSR0_bit at USBE2CSR0.B0;
    sbit  TXMAXP1_USBE2CSR0_bit at USBE2CSR0.B1;
    sbit  TXMAXP2_USBE2CSR0_bit at USBE2CSR0.B2;
    sbit  TXMAXP3_USBE2CSR0_bit at USBE2CSR0.B3;
    sbit  TXMAXP4_USBE2CSR0_bit at USBE2CSR0.B4;
    sbit  TXMAXP5_USBE2CSR0_bit at USBE2CSR0.B5;
    sbit  TXMAXP6_USBE2CSR0_bit at USBE2CSR0.B6;
    sbit  TXMAXP7_USBE2CSR0_bit at USBE2CSR0.B7;
    sbit  TXMAXP8_USBE2CSR0_bit at USBE2CSR0.B8;
    sbit  TXMAXP9_USBE2CSR0_bit at USBE2CSR0.B9;
    sbit  TXMAXP10_USBE2CSR0_bit at USBE2CSR0.B10;
    sbit  MULT0_USBE2CSR0_bit at USBE2CSR0.B11;
    sbit  MULT1_USBE2CSR0_bit at USBE2CSR0.B12;
    sbit  MULT2_USBE2CSR0_bit at USBE2CSR0.B13;
    sbit  MULT3_USBE2CSR0_bit at USBE2CSR0.B14;
    sbit  MULT4_USBE2CSR0_bit at USBE2CSR0.B15;
    sbit  TXPKTRDY_USBE2CSR0_bit at USBE2CSR0.B16;
    sbit  FIFONE_USBE2CSR0_bit at USBE2CSR0.B17;
    sbit  ERROR_USBE2CSR0_bit at USBE2CSR0.B18;
    sbit  FLUSH_USBE2CSR0_bit at USBE2CSR0.B19;
    sbit  SETUPPKT_USBE2CSR0_bit at USBE2CSR0.B20;
    sbit  RXSTALL_USBE2CSR0_bit at USBE2CSR0.B21;
    sbit  CLRDT_USBE2CSR0_bit at USBE2CSR0.B22;
    sbit  NAKTMOUT_USBE2CSR0_bit at USBE2CSR0.B23;
    sbit  DATATGGL_USBE2CSR0_bit at USBE2CSR0.B24;
    sbit  DTWREN_USBE2CSR0_bit at USBE2CSR0.B25;
    sbit  DMAREQMD_USBE2CSR0_bit at USBE2CSR0.B26;
    sbit  FRCDATTG_USBE2CSR0_bit at USBE2CSR0.B27;
    sbit  DMAREQEN_USBE2CSR0_bit at USBE2CSR0.B28;
    sbit  MODE_USBE2CSR0_bit at USBE2CSR0.B29;
    sbit  AUTOSET_USBE2CSR0_bit at USBE2CSR0.B31;
    sbit  UNDERRUN_USBE2CSR0_bit at USBE2CSR0.B18;
    sbit  SENDSTALL_USBE2CSR0_bit at USBE2CSR0.B20;
    sbit  SENTSTALL_USBE2CSR0_bit at USBE2CSR0.B21;
    sbit  INCOMPTX_USBE2CSR0_bit at USBE2CSR0.B23;
    sbit  ISO_USBE2CSR0_bit at USBE2CSR0.B30;
sfr unsigned long   volatile USBE2CSR1        absolute 0xBF8E3124;
    sbit  RXMAXP0_USBE2CSR1_bit at USBE2CSR1.B0;
    sbit  RXMAXP1_USBE2CSR1_bit at USBE2CSR1.B1;
    sbit  RXMAXP2_USBE2CSR1_bit at USBE2CSR1.B2;
    sbit  RXMAXP3_USBE2CSR1_bit at USBE2CSR1.B3;
    sbit  RXMAXP4_USBE2CSR1_bit at USBE2CSR1.B4;
    sbit  RXMAXP5_USBE2CSR1_bit at USBE2CSR1.B5;
    sbit  RXMAXP6_USBE2CSR1_bit at USBE2CSR1.B6;
    sbit  RXMAXP7_USBE2CSR1_bit at USBE2CSR1.B7;
    sbit  RXMAXP8_USBE2CSR1_bit at USBE2CSR1.B8;
    sbit  RXMAXP9_USBE2CSR1_bit at USBE2CSR1.B9;
    sbit  RXMAXP10_USBE2CSR1_bit at USBE2CSR1.B10;
    sbit  MULT0_USBE2CSR1_bit at USBE2CSR1.B11;
    sbit  MULT1_USBE2CSR1_bit at USBE2CSR1.B12;
    sbit  MULT2_USBE2CSR1_bit at USBE2CSR1.B13;
    sbit  MULT3_USBE2CSR1_bit at USBE2CSR1.B14;
    sbit  MULT4_USBE2CSR1_bit at USBE2CSR1.B15;
    sbit  RXPKTRDY_USBE2CSR1_bit at USBE2CSR1.B16;
    sbit  FIFOFULL_USBE2CSR1_bit at USBE2CSR1.B17;
    sbit  ERROR_USBE2CSR1_bit at USBE2CSR1.B18;
    sbit  DERRNAKT_USBE2CSR1_bit at USBE2CSR1.B19;
    sbit  FLUSH_USBE2CSR1_bit at USBE2CSR1.B20;
    sbit  REQPKT_USBE2CSR1_bit at USBE2CSR1.B21;
    sbit  RXSTALL_USBE2CSR1_bit at USBE2CSR1.B22;
    sbit  CLRDT_USBE2CSR1_bit at USBE2CSR1.B23;
    sbit  INCOMPRX_USBE2CSR1_bit at USBE2CSR1.B24;
    sbit  DATATGGL_USBE2CSR1_bit at USBE2CSR1.B25;
    sbit  DATATWEN_USBE2CSR1_bit at USBE2CSR1.B26;
    sbit  DMAREQMD_USBE2CSR1_bit at USBE2CSR1.B27;
    sbit  PIDERR_USBE2CSR1_bit at USBE2CSR1.B28;
    sbit  DMAREQEN_USBE2CSR1_bit at USBE2CSR1.B29;
    sbit  AUTORQ_USBE2CSR1_bit at USBE2CSR1.B30;
    sbit  AUTOCLR_USBE2CSR1_bit at USBE2CSR1.B31;
    sbit  UNDERRUN_USBE2CSR1_bit at USBE2CSR1.B18;
    sbit  SENDSTALL_USBE2CSR1_bit at USBE2CSR1.B20;
    sbit  SENTSTALL_USBE2CSR1_bit at USBE2CSR1.B21;
    sbit  INCOMPTX_USBE2CSR1_bit at USBE2CSR1.B23;
    sbit  ISO_USBE2CSR1_bit at USBE2CSR1.B30;
sfr unsigned long   volatile USBE2CSR2        absolute 0xBF8E3128;
    sbit  RXCNT0_USBE2CSR2_bit at USBE2CSR2.B0;
    sbit  RXCNT1_USBE2CSR2_bit at USBE2CSR2.B1;
    sbit  RXCNT2_USBE2CSR2_bit at USBE2CSR2.B2;
    sbit  RXCNT3_USBE2CSR2_bit at USBE2CSR2.B3;
    sbit  RXCNT4_USBE2CSR2_bit at USBE2CSR2.B4;
    sbit  RXCNT5_USBE2CSR2_bit at USBE2CSR2.B5;
    sbit  RXCNT6_USBE2CSR2_bit at USBE2CSR2.B6;
    sbit  RXCNT7_USBE2CSR2_bit at USBE2CSR2.B7;
    sbit  RXCNT8_USBE2CSR2_bit at USBE2CSR2.B8;
    sbit  RXCNT9_USBE2CSR2_bit at USBE2CSR2.B9;
    sbit  RXCNT10_USBE2CSR2_bit at USBE2CSR2.B10;
    sbit  RXCNT11_USBE2CSR2_bit at USBE2CSR2.B11;
    sbit  RXCNT12_USBE2CSR2_bit at USBE2CSR2.B12;
    sbit  RXCNT13_USBE2CSR2_bit at USBE2CSR2.B13;
    sbit  TEP0_USBE2CSR2_bit at USBE2CSR2.B16;
    sbit  TEP1_USBE2CSR2_bit at USBE2CSR2.B17;
    sbit  TEP2_USBE2CSR2_bit at USBE2CSR2.B18;
    sbit  TEP3_USBE2CSR2_bit at USBE2CSR2.B19;
    sbit  PROTOCOL0_USBE2CSR2_bit at USBE2CSR2.B20;
    sbit  PROTOCOL1_USBE2CSR2_bit at USBE2CSR2.B21;
    sbit  SPEED0_USBE2CSR2_bit at USBE2CSR2.B22;
    sbit  SPEED1_USBE2CSR2_bit at USBE2CSR2.B23;
    sbit  TXINTERV0_USBE2CSR2_bit at USBE2CSR2.B24;
    sbit  TXINTERV1_USBE2CSR2_bit at USBE2CSR2.B25;
    sbit  TXINTERV2_USBE2CSR2_bit at USBE2CSR2.B26;
    sbit  TXINTERV3_USBE2CSR2_bit at USBE2CSR2.B27;
    sbit  TXINTERV4_USBE2CSR2_bit at USBE2CSR2.B28;
    sbit  TXINTERV5_USBE2CSR2_bit at USBE2CSR2.B29;
    sbit  TXINTERV6_USBE2CSR2_bit at USBE2CSR2.B30;
    sbit  TXINTERV7_USBE2CSR2_bit at USBE2CSR2.B31;
sfr unsigned long   volatile USBE2CSR3        absolute 0xBF8E312C;
    sbit  TEP0_USBE2CSR3_bit at USBE2CSR3.B0;
    sbit  TEP1_USBE2CSR3_bit at USBE2CSR3.B1;
    sbit  TEP2_USBE2CSR3_bit at USBE2CSR3.B2;
    sbit  TEP3_USBE2CSR3_bit at USBE2CSR3.B3;
    sbit  PROTOCOL0_USBE2CSR3_bit at USBE2CSR3.B4;
    sbit  PROTOCOL1_USBE2CSR3_bit at USBE2CSR3.B5;
    sbit  SPEED0_USBE2CSR3_bit at USBE2CSR3.B6;
    sbit  SPEED1_USBE2CSR3_bit at USBE2CSR3.B7;
    sbit  RXINTERV0_USBE2CSR3_bit at USBE2CSR3.B8;
    sbit  RXINTERV1_USBE2CSR3_bit at USBE2CSR3.B9;
    sbit  RXINTERV2_USBE2CSR3_bit at USBE2CSR3.B10;
    sbit  RXINTERV3_USBE2CSR3_bit at USBE2CSR3.B11;
    sbit  RXINTERV4_USBE2CSR3_bit at USBE2CSR3.B12;
    sbit  RXINTERV5_USBE2CSR3_bit at USBE2CSR3.B13;
    sbit  RXINTERV6_USBE2CSR3_bit at USBE2CSR3.B14;
    sbit  RXINTERV7_USBE2CSR3_bit at USBE2CSR3.B15;
    sbit  TXFIFOSZ0_USBE2CSR3_bit at USBE2CSR3.B24;
    sbit  TXFIFOSZ1_USBE2CSR3_bit at USBE2CSR3.B25;
    sbit  TXFIFOSZ2_USBE2CSR3_bit at USBE2CSR3.B26;
    sbit  TXFIFOSZ3_USBE2CSR3_bit at USBE2CSR3.B27;
    sbit  RXFIFOSZ0_USBE2CSR3_bit at USBE2CSR3.B28;
    sbit  RXFIFOSZ1_USBE2CSR3_bit at USBE2CSR3.B29;
    sbit  RXFIFOSZ2_USBE2CSR3_bit at USBE2CSR3.B30;
    sbit  RXFIFOSZ3_USBE2CSR3_bit at USBE2CSR3.B31;
sfr unsigned long   volatile USBE3CSR0        absolute 0xBF8E3130;
    sbit  TXMAXP0_USBE3CSR0_bit at USBE3CSR0.B0;
    sbit  TXMAXP1_USBE3CSR0_bit at USBE3CSR0.B1;
    sbit  TXMAXP2_USBE3CSR0_bit at USBE3CSR0.B2;
    sbit  TXMAXP3_USBE3CSR0_bit at USBE3CSR0.B3;
    sbit  TXMAXP4_USBE3CSR0_bit at USBE3CSR0.B4;
    sbit  TXMAXP5_USBE3CSR0_bit at USBE3CSR0.B5;
    sbit  TXMAXP6_USBE3CSR0_bit at USBE3CSR0.B6;
    sbit  TXMAXP7_USBE3CSR0_bit at USBE3CSR0.B7;
    sbit  TXMAXP8_USBE3CSR0_bit at USBE3CSR0.B8;
    sbit  TXMAXP9_USBE3CSR0_bit at USBE3CSR0.B9;
    sbit  TXMAXP10_USBE3CSR0_bit at USBE3CSR0.B10;
    sbit  MULT0_USBE3CSR0_bit at USBE3CSR0.B11;
    sbit  MULT1_USBE3CSR0_bit at USBE3CSR0.B12;
    sbit  MULT2_USBE3CSR0_bit at USBE3CSR0.B13;
    sbit  MULT3_USBE3CSR0_bit at USBE3CSR0.B14;
    sbit  MULT4_USBE3CSR0_bit at USBE3CSR0.B15;
    sbit  TXPKTRDY_USBE3CSR0_bit at USBE3CSR0.B16;
    sbit  FIFONE_USBE3CSR0_bit at USBE3CSR0.B17;
    sbit  ERROR_USBE3CSR0_bit at USBE3CSR0.B18;
    sbit  FLUSH_USBE3CSR0_bit at USBE3CSR0.B19;
    sbit  SETUPPKT_USBE3CSR0_bit at USBE3CSR0.B20;
    sbit  RXSTALL_USBE3CSR0_bit at USBE3CSR0.B21;
    sbit  CLRDT_USBE3CSR0_bit at USBE3CSR0.B22;
    sbit  NAKTMOUT_USBE3CSR0_bit at USBE3CSR0.B23;
    sbit  DATATGGL_USBE3CSR0_bit at USBE3CSR0.B24;
    sbit  DTWREN_USBE3CSR0_bit at USBE3CSR0.B25;
    sbit  DMAREQMD_USBE3CSR0_bit at USBE3CSR0.B26;
    sbit  FRCDATTG_USBE3CSR0_bit at USBE3CSR0.B27;
    sbit  DMAREQEN_USBE3CSR0_bit at USBE3CSR0.B28;
    sbit  MODE_USBE3CSR0_bit at USBE3CSR0.B29;
    sbit  AUTOSET_USBE3CSR0_bit at USBE3CSR0.B31;
    sbit  UNDERRUN_USBE3CSR0_bit at USBE3CSR0.B18;
    sbit  SENDSTALL_USBE3CSR0_bit at USBE3CSR0.B20;
    sbit  SENTSTALL_USBE3CSR0_bit at USBE3CSR0.B21;
    sbit  INCOMPTX_USBE3CSR0_bit at USBE3CSR0.B23;
    sbit  ISO_USBE3CSR0_bit at USBE3CSR0.B30;
sfr unsigned long   volatile USBE3CSR1        absolute 0xBF8E3134;
    sbit  RXMAXP0_USBE3CSR1_bit at USBE3CSR1.B0;
    sbit  RXMAXP1_USBE3CSR1_bit at USBE3CSR1.B1;
    sbit  RXMAXP2_USBE3CSR1_bit at USBE3CSR1.B2;
    sbit  RXMAXP3_USBE3CSR1_bit at USBE3CSR1.B3;
    sbit  RXMAXP4_USBE3CSR1_bit at USBE3CSR1.B4;
    sbit  RXMAXP5_USBE3CSR1_bit at USBE3CSR1.B5;
    sbit  RXMAXP6_USBE3CSR1_bit at USBE3CSR1.B6;
    sbit  RXMAXP7_USBE3CSR1_bit at USBE3CSR1.B7;
    sbit  RXMAXP8_USBE3CSR1_bit at USBE3CSR1.B8;
    sbit  RXMAXP9_USBE3CSR1_bit at USBE3CSR1.B9;
    sbit  RXMAXP10_USBE3CSR1_bit at USBE3CSR1.B10;
    sbit  MULT0_USBE3CSR1_bit at USBE3CSR1.B11;
    sbit  MULT1_USBE3CSR1_bit at USBE3CSR1.B12;
    sbit  MULT2_USBE3CSR1_bit at USBE3CSR1.B13;
    sbit  MULT3_USBE3CSR1_bit at USBE3CSR1.B14;
    sbit  MULT4_USBE3CSR1_bit at USBE3CSR1.B15;
    sbit  RXPKTRDY_USBE3CSR1_bit at USBE3CSR1.B16;
    sbit  FIFOFULL_USBE3CSR1_bit at USBE3CSR1.B17;
    sbit  ERROR_USBE3CSR1_bit at USBE3CSR1.B18;
    sbit  DERRNAKT_USBE3CSR1_bit at USBE3CSR1.B19;
    sbit  FLUSH_USBE3CSR1_bit at USBE3CSR1.B20;
    sbit  REQPKT_USBE3CSR1_bit at USBE3CSR1.B21;
    sbit  RXSTALL_USBE3CSR1_bit at USBE3CSR1.B22;
    sbit  CLRDT_USBE3CSR1_bit at USBE3CSR1.B23;
    sbit  INCOMPRX_USBE3CSR1_bit at USBE3CSR1.B24;
    sbit  DATATGGL_USBE3CSR1_bit at USBE3CSR1.B25;
    sbit  DATATWEN_USBE3CSR1_bit at USBE3CSR1.B26;
    sbit  DMAREQMD_USBE3CSR1_bit at USBE3CSR1.B27;
    sbit  PIDERR_USBE3CSR1_bit at USBE3CSR1.B28;
    sbit  DMAREQEN_USBE3CSR1_bit at USBE3CSR1.B29;
    sbit  AUTORQ_USBE3CSR1_bit at USBE3CSR1.B30;
    sbit  AUTOCLR_USBE3CSR1_bit at USBE3CSR1.B31;
    sbit  UNDERRUN_USBE3CSR1_bit at USBE3CSR1.B18;
    sbit  SENDSTALL_USBE3CSR1_bit at USBE3CSR1.B20;
    sbit  SENTSTALL_USBE3CSR1_bit at USBE3CSR1.B21;
    sbit  INCOMPTX_USBE3CSR1_bit at USBE3CSR1.B23;
    sbit  ISO_USBE3CSR1_bit at USBE3CSR1.B30;
sfr unsigned long   volatile USBE3CSR2        absolute 0xBF8E3138;
    sbit  RXCNT0_USBE3CSR2_bit at USBE3CSR2.B0;
    sbit  RXCNT1_USBE3CSR2_bit at USBE3CSR2.B1;
    sbit  RXCNT2_USBE3CSR2_bit at USBE3CSR2.B2;
    sbit  RXCNT3_USBE3CSR2_bit at USBE3CSR2.B3;
    sbit  RXCNT4_USBE3CSR2_bit at USBE3CSR2.B4;
    sbit  RXCNT5_USBE3CSR2_bit at USBE3CSR2.B5;
    sbit  RXCNT6_USBE3CSR2_bit at USBE3CSR2.B6;
    sbit  RXCNT7_USBE3CSR2_bit at USBE3CSR2.B7;
    sbit  RXCNT8_USBE3CSR2_bit at USBE3CSR2.B8;
    sbit  RXCNT9_USBE3CSR2_bit at USBE3CSR2.B9;
    sbit  RXCNT10_USBE3CSR2_bit at USBE3CSR2.B10;
    sbit  RXCNT11_USBE3CSR2_bit at USBE3CSR2.B11;
    sbit  RXCNT12_USBE3CSR2_bit at USBE3CSR2.B12;
    sbit  RXCNT13_USBE3CSR2_bit at USBE3CSR2.B13;
    sbit  TEP0_USBE3CSR2_bit at USBE3CSR2.B16;
    sbit  TEP1_USBE3CSR2_bit at USBE3CSR2.B17;
    sbit  TEP2_USBE3CSR2_bit at USBE3CSR2.B18;
    sbit  TEP3_USBE3CSR2_bit at USBE3CSR2.B19;
    sbit  PROTOCOL0_USBE3CSR2_bit at USBE3CSR2.B20;
    sbit  PROTOCOL1_USBE3CSR2_bit at USBE3CSR2.B21;
    sbit  SPEED0_USBE3CSR2_bit at USBE3CSR2.B22;
    sbit  SPEED1_USBE3CSR2_bit at USBE3CSR2.B23;
    sbit  TXINTERV0_USBE3CSR2_bit at USBE3CSR2.B24;
    sbit  TXINTERV1_USBE3CSR2_bit at USBE3CSR2.B25;
    sbit  TXINTERV2_USBE3CSR2_bit at USBE3CSR2.B26;
    sbit  TXINTERV3_USBE3CSR2_bit at USBE3CSR2.B27;
    sbit  TXINTERV4_USBE3CSR2_bit at USBE3CSR2.B28;
    sbit  TXINTERV5_USBE3CSR2_bit at USBE3CSR2.B29;
    sbit  TXINTERV6_USBE3CSR2_bit at USBE3CSR2.B30;
    sbit  TXINTERV7_USBE3CSR2_bit at USBE3CSR2.B31;
sfr unsigned long   volatile USBE3CSR3        absolute 0xBF8E313C;
    sbit  TEP0_USBE3CSR3_bit at USBE3CSR3.B0;
    sbit  TEP1_USBE3CSR3_bit at USBE3CSR3.B1;
    sbit  TEP2_USBE3CSR3_bit at USBE3CSR3.B2;
    sbit  TEP3_USBE3CSR3_bit at USBE3CSR3.B3;
    sbit  PROTOCOL0_USBE3CSR3_bit at USBE3CSR3.B4;
    sbit  PROTOCOL1_USBE3CSR3_bit at USBE3CSR3.B5;
    sbit  SPEED0_USBE3CSR3_bit at USBE3CSR3.B6;
    sbit  SPEED1_USBE3CSR3_bit at USBE3CSR3.B7;
    sbit  RXINTERV0_USBE3CSR3_bit at USBE3CSR3.B8;
    sbit  RXINTERV1_USBE3CSR3_bit at USBE3CSR3.B9;
    sbit  RXINTERV2_USBE3CSR3_bit at USBE3CSR3.B10;
    sbit  RXINTERV3_USBE3CSR3_bit at USBE3CSR3.B11;
    sbit  RXINTERV4_USBE3CSR3_bit at USBE3CSR3.B12;
    sbit  RXINTERV5_USBE3CSR3_bit at USBE3CSR3.B13;
    sbit  RXINTERV6_USBE3CSR3_bit at USBE3CSR3.B14;
    sbit  RXINTERV7_USBE3CSR3_bit at USBE3CSR3.B15;
    sbit  TXFIFOSZ0_USBE3CSR3_bit at USBE3CSR3.B24;
    sbit  TXFIFOSZ1_USBE3CSR3_bit at USBE3CSR3.B25;
    sbit  TXFIFOSZ2_USBE3CSR3_bit at USBE3CSR3.B26;
    sbit  TXFIFOSZ3_USBE3CSR3_bit at USBE3CSR3.B27;
    sbit  RXFIFOSZ0_USBE3CSR3_bit at USBE3CSR3.B28;
    sbit  RXFIFOSZ1_USBE3CSR3_bit at USBE3CSR3.B29;
    sbit  RXFIFOSZ2_USBE3CSR3_bit at USBE3CSR3.B30;
    sbit  RXFIFOSZ3_USBE3CSR3_bit at USBE3CSR3.B31;
sfr unsigned long   volatile USBE4CSR0        absolute 0xBF8E3140;
    sbit  TXMAXP0_USBE4CSR0_bit at USBE4CSR0.B0;
    sbit  TXMAXP1_USBE4CSR0_bit at USBE4CSR0.B1;
    sbit  TXMAXP2_USBE4CSR0_bit at USBE4CSR0.B2;
    sbit  TXMAXP3_USBE4CSR0_bit at USBE4CSR0.B3;
    sbit  TXMAXP4_USBE4CSR0_bit at USBE4CSR0.B4;
    sbit  TXMAXP5_USBE4CSR0_bit at USBE4CSR0.B5;
    sbit  TXMAXP6_USBE4CSR0_bit at USBE4CSR0.B6;
    sbit  TXMAXP7_USBE4CSR0_bit at USBE4CSR0.B7;
    sbit  TXMAXP8_USBE4CSR0_bit at USBE4CSR0.B8;
    sbit  TXMAXP9_USBE4CSR0_bit at USBE4CSR0.B9;
    sbit  TXMAXP10_USBE4CSR0_bit at USBE4CSR0.B10;
    sbit  MULT0_USBE4CSR0_bit at USBE4CSR0.B11;
    sbit  MULT1_USBE4CSR0_bit at USBE4CSR0.B12;
    sbit  MULT2_USBE4CSR0_bit at USBE4CSR0.B13;
    sbit  MULT3_USBE4CSR0_bit at USBE4CSR0.B14;
    sbit  MULT4_USBE4CSR0_bit at USBE4CSR0.B15;
    sbit  TXPKTRDY_USBE4CSR0_bit at USBE4CSR0.B16;
    sbit  FIFONE_USBE4CSR0_bit at USBE4CSR0.B17;
    sbit  ERROR_USBE4CSR0_bit at USBE4CSR0.B18;
    sbit  FLUSH_USBE4CSR0_bit at USBE4CSR0.B19;
    sbit  SETUPPKT_USBE4CSR0_bit at USBE4CSR0.B20;
    sbit  RXSTALL_USBE4CSR0_bit at USBE4CSR0.B21;
    sbit  CLRDT_USBE4CSR0_bit at USBE4CSR0.B22;
    sbit  NAKTMOUT_USBE4CSR0_bit at USBE4CSR0.B23;
    sbit  DATATGGL_USBE4CSR0_bit at USBE4CSR0.B24;
    sbit  DTWREN_USBE4CSR0_bit at USBE4CSR0.B25;
    sbit  DMAREQMD_USBE4CSR0_bit at USBE4CSR0.B26;
    sbit  FRCDATTG_USBE4CSR0_bit at USBE4CSR0.B27;
    sbit  DMAREQEN_USBE4CSR0_bit at USBE4CSR0.B28;
    sbit  MODE_USBE4CSR0_bit at USBE4CSR0.B29;
    sbit  AUTOSET_USBE4CSR0_bit at USBE4CSR0.B31;
    sbit  UNDERRUN_USBE4CSR0_bit at USBE4CSR0.B18;
    sbit  SENDSTALL_USBE4CSR0_bit at USBE4CSR0.B20;
    sbit  SENTSTALL_USBE4CSR0_bit at USBE4CSR0.B21;
    sbit  INCOMPTX_USBE4CSR0_bit at USBE4CSR0.B23;
    sbit  ISO_USBE4CSR0_bit at USBE4CSR0.B30;
sfr unsigned long   volatile USBE4CSR1        absolute 0xBF8E3144;
    sbit  RXMAXP0_USBE4CSR1_bit at USBE4CSR1.B0;
    sbit  RXMAXP1_USBE4CSR1_bit at USBE4CSR1.B1;
    sbit  RXMAXP2_USBE4CSR1_bit at USBE4CSR1.B2;
    sbit  RXMAXP3_USBE4CSR1_bit at USBE4CSR1.B3;
    sbit  RXMAXP4_USBE4CSR1_bit at USBE4CSR1.B4;
    sbit  RXMAXP5_USBE4CSR1_bit at USBE4CSR1.B5;
    sbit  RXMAXP6_USBE4CSR1_bit at USBE4CSR1.B6;
    sbit  RXMAXP7_USBE4CSR1_bit at USBE4CSR1.B7;
    sbit  RXMAXP8_USBE4CSR1_bit at USBE4CSR1.B8;
    sbit  RXMAXP9_USBE4CSR1_bit at USBE4CSR1.B9;
    sbit  RXMAXP10_USBE4CSR1_bit at USBE4CSR1.B10;
    sbit  MULT0_USBE4CSR1_bit at USBE4CSR1.B11;
    sbit  MULT1_USBE4CSR1_bit at USBE4CSR1.B12;
    sbit  MULT2_USBE4CSR1_bit at USBE4CSR1.B13;
    sbit  MULT3_USBE4CSR1_bit at USBE4CSR1.B14;
    sbit  MULT4_USBE4CSR1_bit at USBE4CSR1.B15;
    sbit  RXPKTRDY_USBE4CSR1_bit at USBE4CSR1.B16;
    sbit  FIFOFULL_USBE4CSR1_bit at USBE4CSR1.B17;
    sbit  ERROR_USBE4CSR1_bit at USBE4CSR1.B18;
    sbit  DERRNAKT_USBE4CSR1_bit at USBE4CSR1.B19;
    sbit  FLUSH_USBE4CSR1_bit at USBE4CSR1.B20;
    sbit  REQPKT_USBE4CSR1_bit at USBE4CSR1.B21;
    sbit  RXSTALL_USBE4CSR1_bit at USBE4CSR1.B22;
    sbit  CLRDT_USBE4CSR1_bit at USBE4CSR1.B23;
    sbit  INCOMPRX_USBE4CSR1_bit at USBE4CSR1.B24;
    sbit  DATATGGL_USBE4CSR1_bit at USBE4CSR1.B25;
    sbit  DATATWEN_USBE4CSR1_bit at USBE4CSR1.B26;
    sbit  DMAREQMD_USBE4CSR1_bit at USBE4CSR1.B27;
    sbit  PIDERR_USBE4CSR1_bit at USBE4CSR1.B28;
    sbit  DMAREQEN_USBE4CSR1_bit at USBE4CSR1.B29;
    sbit  AUTORQ_USBE4CSR1_bit at USBE4CSR1.B30;
    sbit  AUTOCLR_USBE4CSR1_bit at USBE4CSR1.B31;
    sbit  UNDERRUN_USBE4CSR1_bit at USBE4CSR1.B18;
    sbit  SENDSTALL_USBE4CSR1_bit at USBE4CSR1.B20;
    sbit  SENTSTALL_USBE4CSR1_bit at USBE4CSR1.B21;
    sbit  INCOMPTX_USBE4CSR1_bit at USBE4CSR1.B23;
    sbit  ISO_USBE4CSR1_bit at USBE4CSR1.B30;
sfr unsigned long   volatile USBE4CSR2        absolute 0xBF8E3148;
    sbit  RXCNT0_USBE4CSR2_bit at USBE4CSR2.B0;
    sbit  RXCNT1_USBE4CSR2_bit at USBE4CSR2.B1;
    sbit  RXCNT2_USBE4CSR2_bit at USBE4CSR2.B2;
    sbit  RXCNT3_USBE4CSR2_bit at USBE4CSR2.B3;
    sbit  RXCNT4_USBE4CSR2_bit at USBE4CSR2.B4;
    sbit  RXCNT5_USBE4CSR2_bit at USBE4CSR2.B5;
    sbit  RXCNT6_USBE4CSR2_bit at USBE4CSR2.B6;
    sbit  RXCNT7_USBE4CSR2_bit at USBE4CSR2.B7;
    sbit  RXCNT8_USBE4CSR2_bit at USBE4CSR2.B8;
    sbit  RXCNT9_USBE4CSR2_bit at USBE4CSR2.B9;
    sbit  RXCNT10_USBE4CSR2_bit at USBE4CSR2.B10;
    sbit  RXCNT11_USBE4CSR2_bit at USBE4CSR2.B11;
    sbit  RXCNT12_USBE4CSR2_bit at USBE4CSR2.B12;
    sbit  RXCNT13_USBE4CSR2_bit at USBE4CSR2.B13;
    sbit  TEP0_USBE4CSR2_bit at USBE4CSR2.B16;
    sbit  TEP1_USBE4CSR2_bit at USBE4CSR2.B17;
    sbit  TEP2_USBE4CSR2_bit at USBE4CSR2.B18;
    sbit  TEP3_USBE4CSR2_bit at USBE4CSR2.B19;
    sbit  PROTOCOL0_USBE4CSR2_bit at USBE4CSR2.B20;
    sbit  PROTOCOL1_USBE4CSR2_bit at USBE4CSR2.B21;
    sbit  SPEED0_USBE4CSR2_bit at USBE4CSR2.B22;
    sbit  SPEED1_USBE4CSR2_bit at USBE4CSR2.B23;
    sbit  TXINTERV0_USBE4CSR2_bit at USBE4CSR2.B24;
    sbit  TXINTERV1_USBE4CSR2_bit at USBE4CSR2.B25;
    sbit  TXINTERV2_USBE4CSR2_bit at USBE4CSR2.B26;
    sbit  TXINTERV3_USBE4CSR2_bit at USBE4CSR2.B27;
    sbit  TXINTERV4_USBE4CSR2_bit at USBE4CSR2.B28;
    sbit  TXINTERV5_USBE4CSR2_bit at USBE4CSR2.B29;
    sbit  TXINTERV6_USBE4CSR2_bit at USBE4CSR2.B30;
    sbit  TXINTERV7_USBE4CSR2_bit at USBE4CSR2.B31;
sfr unsigned long   volatile USBE4CSR3        absolute 0xBF8E314C;
    sbit  TEP0_USBE4CSR3_bit at USBE4CSR3.B0;
    sbit  TEP1_USBE4CSR3_bit at USBE4CSR3.B1;
    sbit  TEP2_USBE4CSR3_bit at USBE4CSR3.B2;
    sbit  TEP3_USBE4CSR3_bit at USBE4CSR3.B3;
    sbit  PROTOCOL0_USBE4CSR3_bit at USBE4CSR3.B4;
    sbit  PROTOCOL1_USBE4CSR3_bit at USBE4CSR3.B5;
    sbit  SPEED0_USBE4CSR3_bit at USBE4CSR3.B6;
    sbit  SPEED1_USBE4CSR3_bit at USBE4CSR3.B7;
    sbit  RXINTERV0_USBE4CSR3_bit at USBE4CSR3.B8;
    sbit  RXINTERV1_USBE4CSR3_bit at USBE4CSR3.B9;
    sbit  RXINTERV2_USBE4CSR3_bit at USBE4CSR3.B10;
    sbit  RXINTERV3_USBE4CSR3_bit at USBE4CSR3.B11;
    sbit  RXINTERV4_USBE4CSR3_bit at USBE4CSR3.B12;
    sbit  RXINTERV5_USBE4CSR3_bit at USBE4CSR3.B13;
    sbit  RXINTERV6_USBE4CSR3_bit at USBE4CSR3.B14;
    sbit  RXINTERV7_USBE4CSR3_bit at USBE4CSR3.B15;
    sbit  TXFIFOSZ0_USBE4CSR3_bit at USBE4CSR3.B24;
    sbit  TXFIFOSZ1_USBE4CSR3_bit at USBE4CSR3.B25;
    sbit  TXFIFOSZ2_USBE4CSR3_bit at USBE4CSR3.B26;
    sbit  TXFIFOSZ3_USBE4CSR3_bit at USBE4CSR3.B27;
    sbit  RXFIFOSZ0_USBE4CSR3_bit at USBE4CSR3.B28;
    sbit  RXFIFOSZ1_USBE4CSR3_bit at USBE4CSR3.B29;
    sbit  RXFIFOSZ2_USBE4CSR3_bit at USBE4CSR3.B30;
    sbit  RXFIFOSZ3_USBE4CSR3_bit at USBE4CSR3.B31;
sfr unsigned long   volatile USBE5CSR0        absolute 0xBF8E3150;
    sbit  TXMAXP0_USBE5CSR0_bit at USBE5CSR0.B0;
    sbit  TXMAXP1_USBE5CSR0_bit at USBE5CSR0.B1;
    sbit  TXMAXP2_USBE5CSR0_bit at USBE5CSR0.B2;
    sbit  TXMAXP3_USBE5CSR0_bit at USBE5CSR0.B3;
    sbit  TXMAXP4_USBE5CSR0_bit at USBE5CSR0.B4;
    sbit  TXMAXP5_USBE5CSR0_bit at USBE5CSR0.B5;
    sbit  TXMAXP6_USBE5CSR0_bit at USBE5CSR0.B6;
    sbit  TXMAXP7_USBE5CSR0_bit at USBE5CSR0.B7;
    sbit  TXMAXP8_USBE5CSR0_bit at USBE5CSR0.B8;
    sbit  TXMAXP9_USBE5CSR0_bit at USBE5CSR0.B9;
    sbit  TXMAXP10_USBE5CSR0_bit at USBE5CSR0.B10;
    sbit  MULT0_USBE5CSR0_bit at USBE5CSR0.B11;
    sbit  MULT1_USBE5CSR0_bit at USBE5CSR0.B12;
    sbit  MULT2_USBE5CSR0_bit at USBE5CSR0.B13;
    sbit  MULT3_USBE5CSR0_bit at USBE5CSR0.B14;
    sbit  MULT4_USBE5CSR0_bit at USBE5CSR0.B15;
    sbit  TXPKTRDY_USBE5CSR0_bit at USBE5CSR0.B16;
    sbit  FIFONE_USBE5CSR0_bit at USBE5CSR0.B17;
    sbit  ERROR_USBE5CSR0_bit at USBE5CSR0.B18;
    sbit  FLUSH_USBE5CSR0_bit at USBE5CSR0.B19;
    sbit  SETUPPKT_USBE5CSR0_bit at USBE5CSR0.B20;
    sbit  RXSTALL_USBE5CSR0_bit at USBE5CSR0.B21;
    sbit  CLRDT_USBE5CSR0_bit at USBE5CSR0.B22;
    sbit  NAKTMOUT_USBE5CSR0_bit at USBE5CSR0.B23;
    sbit  DATATGGL_USBE5CSR0_bit at USBE5CSR0.B24;
    sbit  DTWREN_USBE5CSR0_bit at USBE5CSR0.B25;
    sbit  DMAREQMD_USBE5CSR0_bit at USBE5CSR0.B26;
    sbit  FRCDATTG_USBE5CSR0_bit at USBE5CSR0.B27;
    sbit  DMAREQEN_USBE5CSR0_bit at USBE5CSR0.B28;
    sbit  MODE_USBE5CSR0_bit at USBE5CSR0.B29;
    sbit  AUTOSET_USBE5CSR0_bit at USBE5CSR0.B31;
    sbit  UNDERRUN_USBE5CSR0_bit at USBE5CSR0.B18;
    sbit  SENDSTALL_USBE5CSR0_bit at USBE5CSR0.B20;
    sbit  SENTSTALL_USBE5CSR0_bit at USBE5CSR0.B21;
    sbit  INCOMPTX_USBE5CSR0_bit at USBE5CSR0.B23;
    sbit  ISO_USBE5CSR0_bit at USBE5CSR0.B30;
sfr unsigned long   volatile USBE5CSR1        absolute 0xBF8E3154;
    sbit  RXMAXP0_USBE5CSR1_bit at USBE5CSR1.B0;
    sbit  RXMAXP1_USBE5CSR1_bit at USBE5CSR1.B1;
    sbit  RXMAXP2_USBE5CSR1_bit at USBE5CSR1.B2;
    sbit  RXMAXP3_USBE5CSR1_bit at USBE5CSR1.B3;
    sbit  RXMAXP4_USBE5CSR1_bit at USBE5CSR1.B4;
    sbit  RXMAXP5_USBE5CSR1_bit at USBE5CSR1.B5;
    sbit  RXMAXP6_USBE5CSR1_bit at USBE5CSR1.B6;
    sbit  RXMAXP7_USBE5CSR1_bit at USBE5CSR1.B7;
    sbit  RXMAXP8_USBE5CSR1_bit at USBE5CSR1.B8;
    sbit  RXMAXP9_USBE5CSR1_bit at USBE5CSR1.B9;
    sbit  RXMAXP10_USBE5CSR1_bit at USBE5CSR1.B10;
    sbit  MULT0_USBE5CSR1_bit at USBE5CSR1.B11;
    sbit  MULT1_USBE5CSR1_bit at USBE5CSR1.B12;
    sbit  MULT2_USBE5CSR1_bit at USBE5CSR1.B13;
    sbit  MULT3_USBE5CSR1_bit at USBE5CSR1.B14;
    sbit  MULT4_USBE5CSR1_bit at USBE5CSR1.B15;
    sbit  RXPKTRDY_USBE5CSR1_bit at USBE5CSR1.B16;
    sbit  FIFOFULL_USBE5CSR1_bit at USBE5CSR1.B17;
    sbit  ERROR_USBE5CSR1_bit at USBE5CSR1.B18;
    sbit  DERRNAKT_USBE5CSR1_bit at USBE5CSR1.B19;
    sbit  FLUSH_USBE5CSR1_bit at USBE5CSR1.B20;
    sbit  REQPKT_USBE5CSR1_bit at USBE5CSR1.B21;
    sbit  RXSTALL_USBE5CSR1_bit at USBE5CSR1.B22;
    sbit  CLRDT_USBE5CSR1_bit at USBE5CSR1.B23;
    sbit  INCOMPRX_USBE5CSR1_bit at USBE5CSR1.B24;
    sbit  DATATGGL_USBE5CSR1_bit at USBE5CSR1.B25;
    sbit  DATATWEN_USBE5CSR1_bit at USBE5CSR1.B26;
    sbit  DMAREQMD_USBE5CSR1_bit at USBE5CSR1.B27;
    sbit  PIDERR_USBE5CSR1_bit at USBE5CSR1.B28;
    sbit  DMAREQEN_USBE5CSR1_bit at USBE5CSR1.B29;
    sbit  AUTORQ_USBE5CSR1_bit at USBE5CSR1.B30;
    sbit  AUTOCLR_USBE5CSR1_bit at USBE5CSR1.B31;
    sbit  UNDERRUN_USBE5CSR1_bit at USBE5CSR1.B18;
    sbit  SENDSTALL_USBE5CSR1_bit at USBE5CSR1.B20;
    sbit  SENTSTALL_USBE5CSR1_bit at USBE5CSR1.B21;
    sbit  INCOMPTX_USBE5CSR1_bit at USBE5CSR1.B23;
    sbit  ISO_USBE5CSR1_bit at USBE5CSR1.B30;
sfr unsigned long   volatile USBE5CSR2        absolute 0xBF8E3158;
    sbit  RXCNT0_USBE5CSR2_bit at USBE5CSR2.B0;
    sbit  RXCNT1_USBE5CSR2_bit at USBE5CSR2.B1;
    sbit  RXCNT2_USBE5CSR2_bit at USBE5CSR2.B2;
    sbit  RXCNT3_USBE5CSR2_bit at USBE5CSR2.B3;
    sbit  RXCNT4_USBE5CSR2_bit at USBE5CSR2.B4;
    sbit  RXCNT5_USBE5CSR2_bit at USBE5CSR2.B5;
    sbit  RXCNT6_USBE5CSR2_bit at USBE5CSR2.B6;
    sbit  RXCNT7_USBE5CSR2_bit at USBE5CSR2.B7;
    sbit  RXCNT8_USBE5CSR2_bit at USBE5CSR2.B8;
    sbit  RXCNT9_USBE5CSR2_bit at USBE5CSR2.B9;
    sbit  RXCNT10_USBE5CSR2_bit at USBE5CSR2.B10;
    sbit  RXCNT11_USBE5CSR2_bit at USBE5CSR2.B11;
    sbit  RXCNT12_USBE5CSR2_bit at USBE5CSR2.B12;
    sbit  RXCNT13_USBE5CSR2_bit at USBE5CSR2.B13;
    sbit  TEP0_USBE5CSR2_bit at USBE5CSR2.B16;
    sbit  TEP1_USBE5CSR2_bit at USBE5CSR2.B17;
    sbit  TEP2_USBE5CSR2_bit at USBE5CSR2.B18;
    sbit  TEP3_USBE5CSR2_bit at USBE5CSR2.B19;
    sbit  PROTOCOL0_USBE5CSR2_bit at USBE5CSR2.B20;
    sbit  PROTOCOL1_USBE5CSR2_bit at USBE5CSR2.B21;
    sbit  SPEED0_USBE5CSR2_bit at USBE5CSR2.B22;
    sbit  SPEED1_USBE5CSR2_bit at USBE5CSR2.B23;
    sbit  TXINTERV0_USBE5CSR2_bit at USBE5CSR2.B24;
    sbit  TXINTERV1_USBE5CSR2_bit at USBE5CSR2.B25;
    sbit  TXINTERV2_USBE5CSR2_bit at USBE5CSR2.B26;
    sbit  TXINTERV3_USBE5CSR2_bit at USBE5CSR2.B27;
    sbit  TXINTERV4_USBE5CSR2_bit at USBE5CSR2.B28;
    sbit  TXINTERV5_USBE5CSR2_bit at USBE5CSR2.B29;
    sbit  TXINTERV6_USBE5CSR2_bit at USBE5CSR2.B30;
    sbit  TXINTERV7_USBE5CSR2_bit at USBE5CSR2.B31;
sfr unsigned long   volatile USBE5CSR3        absolute 0xBF8E315C;
    sbit  TEP0_USBE5CSR3_bit at USBE5CSR3.B0;
    sbit  TEP1_USBE5CSR3_bit at USBE5CSR3.B1;
    sbit  TEP2_USBE5CSR3_bit at USBE5CSR3.B2;
    sbit  TEP3_USBE5CSR3_bit at USBE5CSR3.B3;
    sbit  PROTOCOL0_USBE5CSR3_bit at USBE5CSR3.B4;
    sbit  PROTOCOL1_USBE5CSR3_bit at USBE5CSR3.B5;
    sbit  SPEED0_USBE5CSR3_bit at USBE5CSR3.B6;
    sbit  SPEED1_USBE5CSR3_bit at USBE5CSR3.B7;
    sbit  RXINTERV0_USBE5CSR3_bit at USBE5CSR3.B8;
    sbit  RXINTERV1_USBE5CSR3_bit at USBE5CSR3.B9;
    sbit  RXINTERV2_USBE5CSR3_bit at USBE5CSR3.B10;
    sbit  RXINTERV3_USBE5CSR3_bit at USBE5CSR3.B11;
    sbit  RXINTERV4_USBE5CSR3_bit at USBE5CSR3.B12;
    sbit  RXINTERV5_USBE5CSR3_bit at USBE5CSR3.B13;
    sbit  RXINTERV6_USBE5CSR3_bit at USBE5CSR3.B14;
    sbit  RXINTERV7_USBE5CSR3_bit at USBE5CSR3.B15;
    sbit  TXFIFOSZ0_USBE5CSR3_bit at USBE5CSR3.B24;
    sbit  TXFIFOSZ1_USBE5CSR3_bit at USBE5CSR3.B25;
    sbit  TXFIFOSZ2_USBE5CSR3_bit at USBE5CSR3.B26;
    sbit  TXFIFOSZ3_USBE5CSR3_bit at USBE5CSR3.B27;
    sbit  RXFIFOSZ0_USBE5CSR3_bit at USBE5CSR3.B28;
    sbit  RXFIFOSZ1_USBE5CSR3_bit at USBE5CSR3.B29;
    sbit  RXFIFOSZ2_USBE5CSR3_bit at USBE5CSR3.B30;
    sbit  RXFIFOSZ3_USBE5CSR3_bit at USBE5CSR3.B31;
sfr unsigned long   volatile USBE6CSR0        absolute 0xBF8E3160;
    sbit  TXMAXP0_USBE6CSR0_bit at USBE6CSR0.B0;
    sbit  TXMAXP1_USBE6CSR0_bit at USBE6CSR0.B1;
    sbit  TXMAXP2_USBE6CSR0_bit at USBE6CSR0.B2;
    sbit  TXMAXP3_USBE6CSR0_bit at USBE6CSR0.B3;
    sbit  TXMAXP4_USBE6CSR0_bit at USBE6CSR0.B4;
    sbit  TXMAXP5_USBE6CSR0_bit at USBE6CSR0.B5;
    sbit  TXMAXP6_USBE6CSR0_bit at USBE6CSR0.B6;
    sbit  TXMAXP7_USBE6CSR0_bit at USBE6CSR0.B7;
    sbit  TXMAXP8_USBE6CSR0_bit at USBE6CSR0.B8;
    sbit  TXMAXP9_USBE6CSR0_bit at USBE6CSR0.B9;
    sbit  TXMAXP10_USBE6CSR0_bit at USBE6CSR0.B10;
    sbit  MULT0_USBE6CSR0_bit at USBE6CSR0.B11;
    sbit  MULT1_USBE6CSR0_bit at USBE6CSR0.B12;
    sbit  MULT2_USBE6CSR0_bit at USBE6CSR0.B13;
    sbit  MULT3_USBE6CSR0_bit at USBE6CSR0.B14;
    sbit  MULT4_USBE6CSR0_bit at USBE6CSR0.B15;
    sbit  TXPKTRDY_USBE6CSR0_bit at USBE6CSR0.B16;
    sbit  FIFONE_USBE6CSR0_bit at USBE6CSR0.B17;
    sbit  ERROR_USBE6CSR0_bit at USBE6CSR0.B18;
    sbit  FLUSH_USBE6CSR0_bit at USBE6CSR0.B19;
    sbit  SETUPPKT_USBE6CSR0_bit at USBE6CSR0.B20;
    sbit  RXSTALL_USBE6CSR0_bit at USBE6CSR0.B21;
    sbit  CLRDT_USBE6CSR0_bit at USBE6CSR0.B22;
    sbit  NAKTMOUT_USBE6CSR0_bit at USBE6CSR0.B23;
    sbit  DATATGGL_USBE6CSR0_bit at USBE6CSR0.B24;
    sbit  DTWREN_USBE6CSR0_bit at USBE6CSR0.B25;
    sbit  DMAREQMD_USBE6CSR0_bit at USBE6CSR0.B26;
    sbit  FRCDATTG_USBE6CSR0_bit at USBE6CSR0.B27;
    sbit  DMAREQEN_USBE6CSR0_bit at USBE6CSR0.B28;
    sbit  MODE_USBE6CSR0_bit at USBE6CSR0.B29;
    sbit  AUTOSET_USBE6CSR0_bit at USBE6CSR0.B31;
    sbit  UNDERRUN_USBE6CSR0_bit at USBE6CSR0.B18;
    sbit  SENDSTALL_USBE6CSR0_bit at USBE6CSR0.B20;
    sbit  SENTSTALL_USBE6CSR0_bit at USBE6CSR0.B21;
    sbit  INCOMPTX_USBE6CSR0_bit at USBE6CSR0.B23;
    sbit  ISO_USBE6CSR0_bit at USBE6CSR0.B30;
sfr unsigned long   volatile USBE6CSR1        absolute 0xBF8E3164;
    sbit  RXMAXP0_USBE6CSR1_bit at USBE6CSR1.B0;
    sbit  RXMAXP1_USBE6CSR1_bit at USBE6CSR1.B1;
    sbit  RXMAXP2_USBE6CSR1_bit at USBE6CSR1.B2;
    sbit  RXMAXP3_USBE6CSR1_bit at USBE6CSR1.B3;
    sbit  RXMAXP4_USBE6CSR1_bit at USBE6CSR1.B4;
    sbit  RXMAXP5_USBE6CSR1_bit at USBE6CSR1.B5;
    sbit  RXMAXP6_USBE6CSR1_bit at USBE6CSR1.B6;
    sbit  RXMAXP7_USBE6CSR1_bit at USBE6CSR1.B7;
    sbit  RXMAXP8_USBE6CSR1_bit at USBE6CSR1.B8;
    sbit  RXMAXP9_USBE6CSR1_bit at USBE6CSR1.B9;
    sbit  RXMAXP10_USBE6CSR1_bit at USBE6CSR1.B10;
    sbit  MULT0_USBE6CSR1_bit at USBE6CSR1.B11;
    sbit  MULT1_USBE6CSR1_bit at USBE6CSR1.B12;
    sbit  MULT2_USBE6CSR1_bit at USBE6CSR1.B13;
    sbit  MULT3_USBE6CSR1_bit at USBE6CSR1.B14;
    sbit  MULT4_USBE6CSR1_bit at USBE6CSR1.B15;
    sbit  RXPKTRDY_USBE6CSR1_bit at USBE6CSR1.B16;
    sbit  FIFOFULL_USBE6CSR1_bit at USBE6CSR1.B17;
    sbit  ERROR_USBE6CSR1_bit at USBE6CSR1.B18;
    sbit  DERRNAKT_USBE6CSR1_bit at USBE6CSR1.B19;
    sbit  FLUSH_USBE6CSR1_bit at USBE6CSR1.B20;
    sbit  REQPKT_USBE6CSR1_bit at USBE6CSR1.B21;
    sbit  RXSTALL_USBE6CSR1_bit at USBE6CSR1.B22;
    sbit  CLRDT_USBE6CSR1_bit at USBE6CSR1.B23;
    sbit  INCOMPRX_USBE6CSR1_bit at USBE6CSR1.B24;
    sbit  DATATGGL_USBE6CSR1_bit at USBE6CSR1.B25;
    sbit  DATATWEN_USBE6CSR1_bit at USBE6CSR1.B26;
    sbit  DMAREQMD_USBE6CSR1_bit at USBE6CSR1.B27;
    sbit  PIDERR_USBE6CSR1_bit at USBE6CSR1.B28;
    sbit  DMAREQEN_USBE6CSR1_bit at USBE6CSR1.B29;
    sbit  AUTORQ_USBE6CSR1_bit at USBE6CSR1.B30;
    sbit  AUTOCLR_USBE6CSR1_bit at USBE6CSR1.B31;
    sbit  UNDERRUN_USBE6CSR1_bit at USBE6CSR1.B18;
    sbit  SENDSTALL_USBE6CSR1_bit at USBE6CSR1.B20;
    sbit  SENTSTALL_USBE6CSR1_bit at USBE6CSR1.B21;
    sbit  INCOMPTX_USBE6CSR1_bit at USBE6CSR1.B23;
    sbit  ISO_USBE6CSR1_bit at USBE6CSR1.B30;
sfr unsigned long   volatile USBE6CSR2        absolute 0xBF8E3168;
    sbit  RXCNT0_USBE6CSR2_bit at USBE6CSR2.B0;
    sbit  RXCNT1_USBE6CSR2_bit at USBE6CSR2.B1;
    sbit  RXCNT2_USBE6CSR2_bit at USBE6CSR2.B2;
    sbit  RXCNT3_USBE6CSR2_bit at USBE6CSR2.B3;
    sbit  RXCNT4_USBE6CSR2_bit at USBE6CSR2.B4;
    sbit  RXCNT5_USBE6CSR2_bit at USBE6CSR2.B5;
    sbit  RXCNT6_USBE6CSR2_bit at USBE6CSR2.B6;
    sbit  RXCNT7_USBE6CSR2_bit at USBE6CSR2.B7;
    sbit  RXCNT8_USBE6CSR2_bit at USBE6CSR2.B8;
    sbit  RXCNT9_USBE6CSR2_bit at USBE6CSR2.B9;
    sbit  RXCNT10_USBE6CSR2_bit at USBE6CSR2.B10;
    sbit  RXCNT11_USBE6CSR2_bit at USBE6CSR2.B11;
    sbit  RXCNT12_USBE6CSR2_bit at USBE6CSR2.B12;
    sbit  RXCNT13_USBE6CSR2_bit at USBE6CSR2.B13;
    sbit  TEP0_USBE6CSR2_bit at USBE6CSR2.B16;
    sbit  TEP1_USBE6CSR2_bit at USBE6CSR2.B17;
    sbit  TEP2_USBE6CSR2_bit at USBE6CSR2.B18;
    sbit  TEP3_USBE6CSR2_bit at USBE6CSR2.B19;
    sbit  PROTOCOL0_USBE6CSR2_bit at USBE6CSR2.B20;
    sbit  PROTOCOL1_USBE6CSR2_bit at USBE6CSR2.B21;
    sbit  SPEED0_USBE6CSR2_bit at USBE6CSR2.B22;
    sbit  SPEED1_USBE6CSR2_bit at USBE6CSR2.B23;
    sbit  TXINTERV0_USBE6CSR2_bit at USBE6CSR2.B24;
    sbit  TXINTERV1_USBE6CSR2_bit at USBE6CSR2.B25;
    sbit  TXINTERV2_USBE6CSR2_bit at USBE6CSR2.B26;
    sbit  TXINTERV3_USBE6CSR2_bit at USBE6CSR2.B27;
    sbit  TXINTERV4_USBE6CSR2_bit at USBE6CSR2.B28;
    sbit  TXINTERV5_USBE6CSR2_bit at USBE6CSR2.B29;
    sbit  TXINTERV6_USBE6CSR2_bit at USBE6CSR2.B30;
    sbit  TXINTERV7_USBE6CSR2_bit at USBE6CSR2.B31;
sfr unsigned long   volatile USBE6CSR3        absolute 0xBF8E316C;
    sbit  TEP0_USBE6CSR3_bit at USBE6CSR3.B0;
    sbit  TEP1_USBE6CSR3_bit at USBE6CSR3.B1;
    sbit  TEP2_USBE6CSR3_bit at USBE6CSR3.B2;
    sbit  TEP3_USBE6CSR3_bit at USBE6CSR3.B3;
    sbit  PROTOCOL0_USBE6CSR3_bit at USBE6CSR3.B4;
    sbit  PROTOCOL1_USBE6CSR3_bit at USBE6CSR3.B5;
    sbit  SPEED0_USBE6CSR3_bit at USBE6CSR3.B6;
    sbit  SPEED1_USBE6CSR3_bit at USBE6CSR3.B7;
    sbit  RXINTERV0_USBE6CSR3_bit at USBE6CSR3.B8;
    sbit  RXINTERV1_USBE6CSR3_bit at USBE6CSR3.B9;
    sbit  RXINTERV2_USBE6CSR3_bit at USBE6CSR3.B10;
    sbit  RXINTERV3_USBE6CSR3_bit at USBE6CSR3.B11;
    sbit  RXINTERV4_USBE6CSR3_bit at USBE6CSR3.B12;
    sbit  RXINTERV5_USBE6CSR3_bit at USBE6CSR3.B13;
    sbit  RXINTERV6_USBE6CSR3_bit at USBE6CSR3.B14;
    sbit  RXINTERV7_USBE6CSR3_bit at USBE6CSR3.B15;
    sbit  TXFIFOSZ0_USBE6CSR3_bit at USBE6CSR3.B24;
    sbit  TXFIFOSZ1_USBE6CSR3_bit at USBE6CSR3.B25;
    sbit  TXFIFOSZ2_USBE6CSR3_bit at USBE6CSR3.B26;
    sbit  TXFIFOSZ3_USBE6CSR3_bit at USBE6CSR3.B27;
    sbit  RXFIFOSZ0_USBE6CSR3_bit at USBE6CSR3.B28;
    sbit  RXFIFOSZ1_USBE6CSR3_bit at USBE6CSR3.B29;
    sbit  RXFIFOSZ2_USBE6CSR3_bit at USBE6CSR3.B30;
    sbit  RXFIFOSZ3_USBE6CSR3_bit at USBE6CSR3.B31;
sfr unsigned long   volatile USBE7CSR0        absolute 0xBF8E3170;
    sbit  TXMAXP0_USBE7CSR0_bit at USBE7CSR0.B0;
    sbit  TXMAXP1_USBE7CSR0_bit at USBE7CSR0.B1;
    sbit  TXMAXP2_USBE7CSR0_bit at USBE7CSR0.B2;
    sbit  TXMAXP3_USBE7CSR0_bit at USBE7CSR0.B3;
    sbit  TXMAXP4_USBE7CSR0_bit at USBE7CSR0.B4;
    sbit  TXMAXP5_USBE7CSR0_bit at USBE7CSR0.B5;
    sbit  TXMAXP6_USBE7CSR0_bit at USBE7CSR0.B6;
    sbit  TXMAXP7_USBE7CSR0_bit at USBE7CSR0.B7;
    sbit  TXMAXP8_USBE7CSR0_bit at USBE7CSR0.B8;
    sbit  TXMAXP9_USBE7CSR0_bit at USBE7CSR0.B9;
    sbit  TXMAXP10_USBE7CSR0_bit at USBE7CSR0.B10;
    sbit  MULT0_USBE7CSR0_bit at USBE7CSR0.B11;
    sbit  MULT1_USBE7CSR0_bit at USBE7CSR0.B12;
    sbit  MULT2_USBE7CSR0_bit at USBE7CSR0.B13;
    sbit  MULT3_USBE7CSR0_bit at USBE7CSR0.B14;
    sbit  MULT4_USBE7CSR0_bit at USBE7CSR0.B15;
    sbit  TXPKTRDY_USBE7CSR0_bit at USBE7CSR0.B16;
    sbit  FIFONE_USBE7CSR0_bit at USBE7CSR0.B17;
    sbit  ERROR_USBE7CSR0_bit at USBE7CSR0.B18;
    sbit  FLUSH_USBE7CSR0_bit at USBE7CSR0.B19;
    sbit  SETUPPKT_USBE7CSR0_bit at USBE7CSR0.B20;
    sbit  RXSTALL_USBE7CSR0_bit at USBE7CSR0.B21;
    sbit  CLRDT_USBE7CSR0_bit at USBE7CSR0.B22;
    sbit  NAKTMOUT_USBE7CSR0_bit at USBE7CSR0.B23;
    sbit  DATATGGL_USBE7CSR0_bit at USBE7CSR0.B24;
    sbit  DTWREN_USBE7CSR0_bit at USBE7CSR0.B25;
    sbit  DMAREQMD_USBE7CSR0_bit at USBE7CSR0.B26;
    sbit  FRCDATTG_USBE7CSR0_bit at USBE7CSR0.B27;
    sbit  DMAREQEN_USBE7CSR0_bit at USBE7CSR0.B28;
    sbit  MODE_USBE7CSR0_bit at USBE7CSR0.B29;
    sbit  AUTOSET_USBE7CSR0_bit at USBE7CSR0.B31;
    sbit  UNDERRUN_USBE7CSR0_bit at USBE7CSR0.B18;
    sbit  SENDSTALL_USBE7CSR0_bit at USBE7CSR0.B20;
    sbit  SENTSTALL_USBE7CSR0_bit at USBE7CSR0.B21;
    sbit  INCOMPTX_USBE7CSR0_bit at USBE7CSR0.B23;
    sbit  ISO_USBE7CSR0_bit at USBE7CSR0.B30;
sfr unsigned long   volatile USBE7CSR1        absolute 0xBF8E3174;
    sbit  RXMAXP0_USBE7CSR1_bit at USBE7CSR1.B0;
    sbit  RXMAXP1_USBE7CSR1_bit at USBE7CSR1.B1;
    sbit  RXMAXP2_USBE7CSR1_bit at USBE7CSR1.B2;
    sbit  RXMAXP3_USBE7CSR1_bit at USBE7CSR1.B3;
    sbit  RXMAXP4_USBE7CSR1_bit at USBE7CSR1.B4;
    sbit  RXMAXP5_USBE7CSR1_bit at USBE7CSR1.B5;
    sbit  RXMAXP6_USBE7CSR1_bit at USBE7CSR1.B6;
    sbit  RXMAXP7_USBE7CSR1_bit at USBE7CSR1.B7;
    sbit  RXMAXP8_USBE7CSR1_bit at USBE7CSR1.B8;
    sbit  RXMAXP9_USBE7CSR1_bit at USBE7CSR1.B9;
    sbit  RXMAXP10_USBE7CSR1_bit at USBE7CSR1.B10;
    sbit  MULT0_USBE7CSR1_bit at USBE7CSR1.B11;
    sbit  MULT1_USBE7CSR1_bit at USBE7CSR1.B12;
    sbit  MULT2_USBE7CSR1_bit at USBE7CSR1.B13;
    sbit  MULT3_USBE7CSR1_bit at USBE7CSR1.B14;
    sbit  MULT4_USBE7CSR1_bit at USBE7CSR1.B15;
    sbit  RXPKTRDY_USBE7CSR1_bit at USBE7CSR1.B16;
    sbit  FIFOFULL_USBE7CSR1_bit at USBE7CSR1.B17;
    sbit  ERROR_USBE7CSR1_bit at USBE7CSR1.B18;
    sbit  DERRNAKT_USBE7CSR1_bit at USBE7CSR1.B19;
    sbit  FLUSH_USBE7CSR1_bit at USBE7CSR1.B20;
    sbit  REQPKT_USBE7CSR1_bit at USBE7CSR1.B21;
    sbit  RXSTALL_USBE7CSR1_bit at USBE7CSR1.B22;
    sbit  CLRDT_USBE7CSR1_bit at USBE7CSR1.B23;
    sbit  INCOMPRX_USBE7CSR1_bit at USBE7CSR1.B24;
    sbit  DATATGGL_USBE7CSR1_bit at USBE7CSR1.B25;
    sbit  DATATWEN_USBE7CSR1_bit at USBE7CSR1.B26;
    sbit  DMAREQMD_USBE7CSR1_bit at USBE7CSR1.B27;
    sbit  PIDERR_USBE7CSR1_bit at USBE7CSR1.B28;
    sbit  DMAREQEN_USBE7CSR1_bit at USBE7CSR1.B29;
    sbit  AUTORQ_USBE7CSR1_bit at USBE7CSR1.B30;
    sbit  AUTOCLR_USBE7CSR1_bit at USBE7CSR1.B31;
    sbit  UNDERRUN_USBE7CSR1_bit at USBE7CSR1.B18;
    sbit  SENDSTALL_USBE7CSR1_bit at USBE7CSR1.B20;
    sbit  SENTSTALL_USBE7CSR1_bit at USBE7CSR1.B21;
    sbit  INCOMPTX_USBE7CSR1_bit at USBE7CSR1.B23;
    sbit  ISO_USBE7CSR1_bit at USBE7CSR1.B30;
sfr unsigned long   volatile USBE7CSR2        absolute 0xBF8E3178;
    sbit  RXCNT0_USBE7CSR2_bit at USBE7CSR2.B0;
    sbit  RXCNT1_USBE7CSR2_bit at USBE7CSR2.B1;
    sbit  RXCNT2_USBE7CSR2_bit at USBE7CSR2.B2;
    sbit  RXCNT3_USBE7CSR2_bit at USBE7CSR2.B3;
    sbit  RXCNT4_USBE7CSR2_bit at USBE7CSR2.B4;
    sbit  RXCNT5_USBE7CSR2_bit at USBE7CSR2.B5;
    sbit  RXCNT6_USBE7CSR2_bit at USBE7CSR2.B6;
    sbit  RXCNT7_USBE7CSR2_bit at USBE7CSR2.B7;
    sbit  RXCNT8_USBE7CSR2_bit at USBE7CSR2.B8;
    sbit  RXCNT9_USBE7CSR2_bit at USBE7CSR2.B9;
    sbit  RXCNT10_USBE7CSR2_bit at USBE7CSR2.B10;
    sbit  RXCNT11_USBE7CSR2_bit at USBE7CSR2.B11;
    sbit  RXCNT12_USBE7CSR2_bit at USBE7CSR2.B12;
    sbit  RXCNT13_USBE7CSR2_bit at USBE7CSR2.B13;
    sbit  TEP0_USBE7CSR2_bit at USBE7CSR2.B16;
    sbit  TEP1_USBE7CSR2_bit at USBE7CSR2.B17;
    sbit  TEP2_USBE7CSR2_bit at USBE7CSR2.B18;
    sbit  TEP3_USBE7CSR2_bit at USBE7CSR2.B19;
    sbit  PROTOCOL0_USBE7CSR2_bit at USBE7CSR2.B20;
    sbit  PROTOCOL1_USBE7CSR2_bit at USBE7CSR2.B21;
    sbit  SPEED0_USBE7CSR2_bit at USBE7CSR2.B22;
    sbit  SPEED1_USBE7CSR2_bit at USBE7CSR2.B23;
    sbit  TXINTERV0_USBE7CSR2_bit at USBE7CSR2.B24;
    sbit  TXINTERV1_USBE7CSR2_bit at USBE7CSR2.B25;
    sbit  TXINTERV2_USBE7CSR2_bit at USBE7CSR2.B26;
    sbit  TXINTERV3_USBE7CSR2_bit at USBE7CSR2.B27;
    sbit  TXINTERV4_USBE7CSR2_bit at USBE7CSR2.B28;
    sbit  TXINTERV5_USBE7CSR2_bit at USBE7CSR2.B29;
    sbit  TXINTERV6_USBE7CSR2_bit at USBE7CSR2.B30;
    sbit  TXINTERV7_USBE7CSR2_bit at USBE7CSR2.B31;
sfr unsigned long   volatile USBE7CSR3        absolute 0xBF8E317C;
    sbit  TEP0_USBE7CSR3_bit at USBE7CSR3.B0;
    sbit  TEP1_USBE7CSR3_bit at USBE7CSR3.B1;
    sbit  TEP2_USBE7CSR3_bit at USBE7CSR3.B2;
    sbit  TEP3_USBE7CSR3_bit at USBE7CSR3.B3;
    sbit  PROTOCOL0_USBE7CSR3_bit at USBE7CSR3.B4;
    sbit  PROTOCOL1_USBE7CSR3_bit at USBE7CSR3.B5;
    sbit  SPEED0_USBE7CSR3_bit at USBE7CSR3.B6;
    sbit  SPEED1_USBE7CSR3_bit at USBE7CSR3.B7;
    sbit  RXINTERV0_USBE7CSR3_bit at USBE7CSR3.B8;
    sbit  RXINTERV1_USBE7CSR3_bit at USBE7CSR3.B9;
    sbit  RXINTERV2_USBE7CSR3_bit at USBE7CSR3.B10;
    sbit  RXINTERV3_USBE7CSR3_bit at USBE7CSR3.B11;
    sbit  RXINTERV4_USBE7CSR3_bit at USBE7CSR3.B12;
    sbit  RXINTERV5_USBE7CSR3_bit at USBE7CSR3.B13;
    sbit  RXINTERV6_USBE7CSR3_bit at USBE7CSR3.B14;
    sbit  RXINTERV7_USBE7CSR3_bit at USBE7CSR3.B15;
    sbit  TXFIFOSZ0_USBE7CSR3_bit at USBE7CSR3.B24;
    sbit  TXFIFOSZ1_USBE7CSR3_bit at USBE7CSR3.B25;
    sbit  TXFIFOSZ2_USBE7CSR3_bit at USBE7CSR3.B26;
    sbit  TXFIFOSZ3_USBE7CSR3_bit at USBE7CSR3.B27;
    sbit  RXFIFOSZ0_USBE7CSR3_bit at USBE7CSR3.B28;
    sbit  RXFIFOSZ1_USBE7CSR3_bit at USBE7CSR3.B29;
    sbit  RXFIFOSZ2_USBE7CSR3_bit at USBE7CSR3.B30;
    sbit  RXFIFOSZ3_USBE7CSR3_bit at USBE7CSR3.B31;
sfr unsigned long   volatile USBDMAINT        absolute 0xBF8E3200;
    sbit  DMA1IF_USBDMAINT_bit at USBDMAINT.B0;
    sbit  DMA2IF_USBDMAINT_bit at USBDMAINT.B1;
    sbit  DMA3IF_USBDMAINT_bit at USBDMAINT.B2;
    sbit  DMA4IF_USBDMAINT_bit at USBDMAINT.B3;
    sbit  DMA5IF_USBDMAINT_bit at USBDMAINT.B4;
    sbit  DMA6IF_USBDMAINT_bit at USBDMAINT.B5;
    sbit  DMA7IF_USBDMAINT_bit at USBDMAINT.B6;
    const register unsigned short int DMA8IF = 7;
    sbit  DMA8IF_bit at USBDMAINT.B7;
sfr unsigned long   volatile USBDMA1C         absolute 0xBF8E3204;
    sbit  DMAEN_USBDMA1C_bit at USBDMA1C.B0;
    const register unsigned short int DMADIR = 1;
    sbit  DMADIR_bit at USBDMA1C.B1;
    const register unsigned short int DMAMODE = 2;
    sbit  DMAMODE_bit at USBDMA1C.B2;
    const register unsigned short int DMAIE = 3;
    sbit  DMAIE_bit at USBDMA1C.B3;
    const register unsigned short int DMAEP0 = 4;
    sbit  DMAEP0_bit at USBDMA1C.B4;
    const register unsigned short int DMAEP1 = 5;
    sbit  DMAEP1_bit at USBDMA1C.B5;
    const register unsigned short int DMAEP2 = 6;
    sbit  DMAEP2_bit at USBDMA1C.B6;
    const register unsigned short int DMAEP3 = 7;
    sbit  DMAEP3_bit at USBDMA1C.B7;
    const register unsigned short int DMAERR = 8;
    sbit  DMAERR_bit at USBDMA1C.B8;
    const register unsigned short int DMABRSTM0 = 9;
    sbit  DMABRSTM0_bit at USBDMA1C.B9;
    const register unsigned short int DMABRSTM1 = 10;
    sbit  DMABRSTM1_bit at USBDMA1C.B10;
sfr unsigned long   volatile USBDMA1A         absolute 0xBF8E3208;
    sbit  DMAADDR0_USBDMA1A_bit at USBDMA1A.B0;
    sbit  DMAADDR1_USBDMA1A_bit at USBDMA1A.B1;
    sbit  DMAADDR2_USBDMA1A_bit at USBDMA1A.B2;
    sbit  DMAADDR3_USBDMA1A_bit at USBDMA1A.B3;
    sbit  DMAADDR4_USBDMA1A_bit at USBDMA1A.B4;
    sbit  DMAADDR5_USBDMA1A_bit at USBDMA1A.B5;
    sbit  DMAADDR6_USBDMA1A_bit at USBDMA1A.B6;
    sbit  DMAADDR7_USBDMA1A_bit at USBDMA1A.B7;
    sbit  DMAADDR8_USBDMA1A_bit at USBDMA1A.B8;
    sbit  DMAADDR9_USBDMA1A_bit at USBDMA1A.B9;
    sbit  DMAADDR10_USBDMA1A_bit at USBDMA1A.B10;
    sbit  DMAADDR11_USBDMA1A_bit at USBDMA1A.B11;
    sbit  DMAADDR12_USBDMA1A_bit at USBDMA1A.B12;
    sbit  DMAADDR13_USBDMA1A_bit at USBDMA1A.B13;
    sbit  DMAADDR14_USBDMA1A_bit at USBDMA1A.B14;
    sbit  DMAADDR15_USBDMA1A_bit at USBDMA1A.B15;
    sbit  DMAADDR16_USBDMA1A_bit at USBDMA1A.B16;
    sbit  DMAADDR17_USBDMA1A_bit at USBDMA1A.B17;
    sbit  DMAADDR18_USBDMA1A_bit at USBDMA1A.B18;
    sbit  DMAADDR19_USBDMA1A_bit at USBDMA1A.B19;
    sbit  DMAADDR20_USBDMA1A_bit at USBDMA1A.B20;
    sbit  DMAADDR21_USBDMA1A_bit at USBDMA1A.B21;
    sbit  DMAADDR22_USBDMA1A_bit at USBDMA1A.B22;
    sbit  DMAADDR23_USBDMA1A_bit at USBDMA1A.B23;
    sbit  DMAADDR24_USBDMA1A_bit at USBDMA1A.B24;
    sbit  DMAADDR25_USBDMA1A_bit at USBDMA1A.B25;
    sbit  DMAADDR26_USBDMA1A_bit at USBDMA1A.B26;
    sbit  DMAADDR27_USBDMA1A_bit at USBDMA1A.B27;
    sbit  DMAADDR28_USBDMA1A_bit at USBDMA1A.B28;
    sbit  DMAADDR29_USBDMA1A_bit at USBDMA1A.B29;
    sbit  DMAADDR30_USBDMA1A_bit at USBDMA1A.B30;
    sbit  DMAADDR31_USBDMA1A_bit at USBDMA1A.B31;
sfr unsigned long   volatile USBDMA1N         absolute 0xBF8E320C;
    const register unsigned short int DMACOUNT0 = 0;
    sbit  DMACOUNT0_bit at USBDMA1N.B0;
    const register unsigned short int DMACOUNT1 = 1;
    sbit  DMACOUNT1_bit at USBDMA1N.B1;
    const register unsigned short int DMACOUNT2 = 2;
    sbit  DMACOUNT2_bit at USBDMA1N.B2;
    const register unsigned short int DMACOUNT3 = 3;
    sbit  DMACOUNT3_bit at USBDMA1N.B3;
    const register unsigned short int DMACOUNT4 = 4;
    sbit  DMACOUNT4_bit at USBDMA1N.B4;
    const register unsigned short int DMACOUNT5 = 5;
    sbit  DMACOUNT5_bit at USBDMA1N.B5;
    const register unsigned short int DMACOUNT6 = 6;
    sbit  DMACOUNT6_bit at USBDMA1N.B6;
    const register unsigned short int DMACOUNT7 = 7;
    sbit  DMACOUNT7_bit at USBDMA1N.B7;
    const register unsigned short int DMACOUNT8 = 8;
    sbit  DMACOUNT8_bit at USBDMA1N.B8;
    const register unsigned short int DMACOUNT9 = 9;
    sbit  DMACOUNT9_bit at USBDMA1N.B9;
    const register unsigned short int DMACOUNT10 = 10;
    sbit  DMACOUNT10_bit at USBDMA1N.B10;
    const register unsigned short int DMACOUNT11 = 11;
    sbit  DMACOUNT11_bit at USBDMA1N.B11;
    const register unsigned short int DMACOUNT12 = 12;
    sbit  DMACOUNT12_bit at USBDMA1N.B12;
    const register unsigned short int DMACOUNT13 = 13;
    sbit  DMACOUNT13_bit at USBDMA1N.B13;
    const register unsigned short int DMACOUNT14 = 14;
    sbit  DMACOUNT14_bit at USBDMA1N.B14;
    const register unsigned short int DMACOUNT15 = 15;
    sbit  DMACOUNT15_bit at USBDMA1N.B15;
    const register unsigned short int DMACOUNT16 = 16;
    sbit  DMACOUNT16_bit at USBDMA1N.B16;
    const register unsigned short int DMACOUNT17 = 17;
    sbit  DMACOUNT17_bit at USBDMA1N.B17;
    const register unsigned short int DMACOUNT18 = 18;
    sbit  DMACOUNT18_bit at USBDMA1N.B18;
    const register unsigned short int DMACOUNT19 = 19;
    sbit  DMACOUNT19_bit at USBDMA1N.B19;
    const register unsigned short int DMACOUNT20 = 20;
    sbit  DMACOUNT20_bit at USBDMA1N.B20;
    const register unsigned short int DMACOUNT21 = 21;
    sbit  DMACOUNT21_bit at USBDMA1N.B21;
    const register unsigned short int DMACOUNT22 = 22;
    sbit  DMACOUNT22_bit at USBDMA1N.B22;
    const register unsigned short int DMACOUNT23 = 23;
    sbit  DMACOUNT23_bit at USBDMA1N.B23;
    const register unsigned short int DMACOUNT24 = 24;
    sbit  DMACOUNT24_bit at USBDMA1N.B24;
    const register unsigned short int DMACOUNT25 = 25;
    sbit  DMACOUNT25_bit at USBDMA1N.B25;
    const register unsigned short int DMACOUNT26 = 26;
    sbit  DMACOUNT26_bit at USBDMA1N.B26;
    const register unsigned short int DMACOUNT27 = 27;
    sbit  DMACOUNT27_bit at USBDMA1N.B27;
    const register unsigned short int DMACOUNT28 = 28;
    sbit  DMACOUNT28_bit at USBDMA1N.B28;
    const register unsigned short int DMACOUNT29 = 29;
    sbit  DMACOUNT29_bit at USBDMA1N.B29;
    const register unsigned short int DMACOUNT30 = 30;
    sbit  DMACOUNT30_bit at USBDMA1N.B30;
    const register unsigned short int DMACOUNT31 = 31;
    sbit  DMACOUNT31_bit at USBDMA1N.B31;
sfr unsigned long   volatile USBDMA2C         absolute 0xBF8E3214;
    sbit  DMAEN_USBDMA2C_bit at USBDMA2C.B0;
    sbit  DMADIR_USBDMA2C_bit at USBDMA2C.B1;
    sbit  DMAMODE_USBDMA2C_bit at USBDMA2C.B2;
    sbit  DMAIE_USBDMA2C_bit at USBDMA2C.B3;
    sbit  DMAEP0_USBDMA2C_bit at USBDMA2C.B4;
    sbit  DMAEP1_USBDMA2C_bit at USBDMA2C.B5;
    sbit  DMAEP2_USBDMA2C_bit at USBDMA2C.B6;
    sbit  DMAEP3_USBDMA2C_bit at USBDMA2C.B7;
    sbit  DMAERR_USBDMA2C_bit at USBDMA2C.B8;
    sbit  DMABRSTM0_USBDMA2C_bit at USBDMA2C.B9;
    sbit  DMABRSTM1_USBDMA2C_bit at USBDMA2C.B10;
sfr unsigned long   volatile USBDMA2A         absolute 0xBF8E3218;
    sbit  DMAADDR0_USBDMA2A_bit at USBDMA2A.B0;
    sbit  DMAADDR1_USBDMA2A_bit at USBDMA2A.B1;
    sbit  DMAADDR2_USBDMA2A_bit at USBDMA2A.B2;
    sbit  DMAADDR3_USBDMA2A_bit at USBDMA2A.B3;
    sbit  DMAADDR4_USBDMA2A_bit at USBDMA2A.B4;
    sbit  DMAADDR5_USBDMA2A_bit at USBDMA2A.B5;
    sbit  DMAADDR6_USBDMA2A_bit at USBDMA2A.B6;
    sbit  DMAADDR7_USBDMA2A_bit at USBDMA2A.B7;
    sbit  DMAADDR8_USBDMA2A_bit at USBDMA2A.B8;
    sbit  DMAADDR9_USBDMA2A_bit at USBDMA2A.B9;
    sbit  DMAADDR10_USBDMA2A_bit at USBDMA2A.B10;
    sbit  DMAADDR11_USBDMA2A_bit at USBDMA2A.B11;
    sbit  DMAADDR12_USBDMA2A_bit at USBDMA2A.B12;
    sbit  DMAADDR13_USBDMA2A_bit at USBDMA2A.B13;
    sbit  DMAADDR14_USBDMA2A_bit at USBDMA2A.B14;
    sbit  DMAADDR15_USBDMA2A_bit at USBDMA2A.B15;
    sbit  DMAADDR16_USBDMA2A_bit at USBDMA2A.B16;
    sbit  DMAADDR17_USBDMA2A_bit at USBDMA2A.B17;
    sbit  DMAADDR18_USBDMA2A_bit at USBDMA2A.B18;
    sbit  DMAADDR19_USBDMA2A_bit at USBDMA2A.B19;
    sbit  DMAADDR20_USBDMA2A_bit at USBDMA2A.B20;
    sbit  DMAADDR21_USBDMA2A_bit at USBDMA2A.B21;
    sbit  DMAADDR22_USBDMA2A_bit at USBDMA2A.B22;
    sbit  DMAADDR23_USBDMA2A_bit at USBDMA2A.B23;
    sbit  DMAADDR24_USBDMA2A_bit at USBDMA2A.B24;
    sbit  DMAADDR25_USBDMA2A_bit at USBDMA2A.B25;
    sbit  DMAADDR26_USBDMA2A_bit at USBDMA2A.B26;
    sbit  DMAADDR27_USBDMA2A_bit at USBDMA2A.B27;
    sbit  DMAADDR28_USBDMA2A_bit at USBDMA2A.B28;
    sbit  DMAADDR29_USBDMA2A_bit at USBDMA2A.B29;
    sbit  DMAADDR30_USBDMA2A_bit at USBDMA2A.B30;
    sbit  DMAADDR31_USBDMA2A_bit at USBDMA2A.B31;
sfr unsigned long   volatile USBDMA2N         absolute 0xBF8E321C;
    sbit  DMACOUNT0_USBDMA2N_bit at USBDMA2N.B0;
    sbit  DMACOUNT1_USBDMA2N_bit at USBDMA2N.B1;
    sbit  DMACOUNT2_USBDMA2N_bit at USBDMA2N.B2;
    sbit  DMACOUNT3_USBDMA2N_bit at USBDMA2N.B3;
    sbit  DMACOUNT4_USBDMA2N_bit at USBDMA2N.B4;
    sbit  DMACOUNT5_USBDMA2N_bit at USBDMA2N.B5;
    sbit  DMACOUNT6_USBDMA2N_bit at USBDMA2N.B6;
    sbit  DMACOUNT7_USBDMA2N_bit at USBDMA2N.B7;
    sbit  DMACOUNT8_USBDMA2N_bit at USBDMA2N.B8;
    sbit  DMACOUNT9_USBDMA2N_bit at USBDMA2N.B9;
    sbit  DMACOUNT10_USBDMA2N_bit at USBDMA2N.B10;
    sbit  DMACOUNT11_USBDMA2N_bit at USBDMA2N.B11;
    sbit  DMACOUNT12_USBDMA2N_bit at USBDMA2N.B12;
    sbit  DMACOUNT13_USBDMA2N_bit at USBDMA2N.B13;
    sbit  DMACOUNT14_USBDMA2N_bit at USBDMA2N.B14;
    sbit  DMACOUNT15_USBDMA2N_bit at USBDMA2N.B15;
    sbit  DMACOUNT16_USBDMA2N_bit at USBDMA2N.B16;
    sbit  DMACOUNT17_USBDMA2N_bit at USBDMA2N.B17;
    sbit  DMACOUNT18_USBDMA2N_bit at USBDMA2N.B18;
    sbit  DMACOUNT19_USBDMA2N_bit at USBDMA2N.B19;
    sbit  DMACOUNT20_USBDMA2N_bit at USBDMA2N.B20;
    sbit  DMACOUNT21_USBDMA2N_bit at USBDMA2N.B21;
    sbit  DMACOUNT22_USBDMA2N_bit at USBDMA2N.B22;
    sbit  DMACOUNT23_USBDMA2N_bit at USBDMA2N.B23;
    sbit  DMACOUNT24_USBDMA2N_bit at USBDMA2N.B24;
    sbit  DMACOUNT25_USBDMA2N_bit at USBDMA2N.B25;
    sbit  DMACOUNT26_USBDMA2N_bit at USBDMA2N.B26;
    sbit  DMACOUNT27_USBDMA2N_bit at USBDMA2N.B27;
    sbit  DMACOUNT28_USBDMA2N_bit at USBDMA2N.B28;
    sbit  DMACOUNT29_USBDMA2N_bit at USBDMA2N.B29;
    sbit  DMACOUNT30_USBDMA2N_bit at USBDMA2N.B30;
    sbit  DMACOUNT31_USBDMA2N_bit at USBDMA2N.B31;
sfr unsigned long   volatile USBDMA3C         absolute 0xBF8E3224;
    sbit  DMAEN_USBDMA3C_bit at USBDMA3C.B0;
    sbit  DMADIR_USBDMA3C_bit at USBDMA3C.B1;
    sbit  DMAMODE_USBDMA3C_bit at USBDMA3C.B2;
    sbit  DMAIE_USBDMA3C_bit at USBDMA3C.B3;
    sbit  DMAEP0_USBDMA3C_bit at USBDMA3C.B4;
    sbit  DMAEP1_USBDMA3C_bit at USBDMA3C.B5;
    sbit  DMAEP2_USBDMA3C_bit at USBDMA3C.B6;
    sbit  DMAEP3_USBDMA3C_bit at USBDMA3C.B7;
    sbit  DMAERR_USBDMA3C_bit at USBDMA3C.B8;
    sbit  DMABRSTM0_USBDMA3C_bit at USBDMA3C.B9;
    sbit  DMABRSTM1_USBDMA3C_bit at USBDMA3C.B10;
sfr unsigned long   volatile USBDMA3A         absolute 0xBF8E3228;
    sbit  DMAADDR0_USBDMA3A_bit at USBDMA3A.B0;
    sbit  DMAADDR1_USBDMA3A_bit at USBDMA3A.B1;
    sbit  DMAADDR2_USBDMA3A_bit at USBDMA3A.B2;
    sbit  DMAADDR3_USBDMA3A_bit at USBDMA3A.B3;
    sbit  DMAADDR4_USBDMA3A_bit at USBDMA3A.B4;
    sbit  DMAADDR5_USBDMA3A_bit at USBDMA3A.B5;
    sbit  DMAADDR6_USBDMA3A_bit at USBDMA3A.B6;
    sbit  DMAADDR7_USBDMA3A_bit at USBDMA3A.B7;
    sbit  DMAADDR8_USBDMA3A_bit at USBDMA3A.B8;
    sbit  DMAADDR9_USBDMA3A_bit at USBDMA3A.B9;
    sbit  DMAADDR10_USBDMA3A_bit at USBDMA3A.B10;
    sbit  DMAADDR11_USBDMA3A_bit at USBDMA3A.B11;
    sbit  DMAADDR12_USBDMA3A_bit at USBDMA3A.B12;
    sbit  DMAADDR13_USBDMA3A_bit at USBDMA3A.B13;
    sbit  DMAADDR14_USBDMA3A_bit at USBDMA3A.B14;
    sbit  DMAADDR15_USBDMA3A_bit at USBDMA3A.B15;
    sbit  DMAADDR16_USBDMA3A_bit at USBDMA3A.B16;
    sbit  DMAADDR17_USBDMA3A_bit at USBDMA3A.B17;
    sbit  DMAADDR18_USBDMA3A_bit at USBDMA3A.B18;
    sbit  DMAADDR19_USBDMA3A_bit at USBDMA3A.B19;
    sbit  DMAADDR20_USBDMA3A_bit at USBDMA3A.B20;
    sbit  DMAADDR21_USBDMA3A_bit at USBDMA3A.B21;
    sbit  DMAADDR22_USBDMA3A_bit at USBDMA3A.B22;
    sbit  DMAADDR23_USBDMA3A_bit at USBDMA3A.B23;
    sbit  DMAADDR24_USBDMA3A_bit at USBDMA3A.B24;
    sbit  DMAADDR25_USBDMA3A_bit at USBDMA3A.B25;
    sbit  DMAADDR26_USBDMA3A_bit at USBDMA3A.B26;
    sbit  DMAADDR27_USBDMA3A_bit at USBDMA3A.B27;
    sbit  DMAADDR28_USBDMA3A_bit at USBDMA3A.B28;
    sbit  DMAADDR29_USBDMA3A_bit at USBDMA3A.B29;
    sbit  DMAADDR30_USBDMA3A_bit at USBDMA3A.B30;
    sbit  DMAADDR31_USBDMA3A_bit at USBDMA3A.B31;
sfr unsigned long   volatile USBDMA3N         absolute 0xBF8E322C;
    sbit  DMACOUNT0_USBDMA3N_bit at USBDMA3N.B0;
    sbit  DMACOUNT1_USBDMA3N_bit at USBDMA3N.B1;
    sbit  DMACOUNT2_USBDMA3N_bit at USBDMA3N.B2;
    sbit  DMACOUNT3_USBDMA3N_bit at USBDMA3N.B3;
    sbit  DMACOUNT4_USBDMA3N_bit at USBDMA3N.B4;
    sbit  DMACOUNT5_USBDMA3N_bit at USBDMA3N.B5;
    sbit  DMACOUNT6_USBDMA3N_bit at USBDMA3N.B6;
    sbit  DMACOUNT7_USBDMA3N_bit at USBDMA3N.B7;
    sbit  DMACOUNT8_USBDMA3N_bit at USBDMA3N.B8;
    sbit  DMACOUNT9_USBDMA3N_bit at USBDMA3N.B9;
    sbit  DMACOUNT10_USBDMA3N_bit at USBDMA3N.B10;
    sbit  DMACOUNT11_USBDMA3N_bit at USBDMA3N.B11;
    sbit  DMACOUNT12_USBDMA3N_bit at USBDMA3N.B12;
    sbit  DMACOUNT13_USBDMA3N_bit at USBDMA3N.B13;
    sbit  DMACOUNT14_USBDMA3N_bit at USBDMA3N.B14;
    sbit  DMACOUNT15_USBDMA3N_bit at USBDMA3N.B15;
    sbit  DMACOUNT16_USBDMA3N_bit at USBDMA3N.B16;
    sbit  DMACOUNT17_USBDMA3N_bit at USBDMA3N.B17;
    sbit  DMACOUNT18_USBDMA3N_bit at USBDMA3N.B18;
    sbit  DMACOUNT19_USBDMA3N_bit at USBDMA3N.B19;
    sbit  DMACOUNT20_USBDMA3N_bit at USBDMA3N.B20;
    sbit  DMACOUNT21_USBDMA3N_bit at USBDMA3N.B21;
    sbit  DMACOUNT22_USBDMA3N_bit at USBDMA3N.B22;
    sbit  DMACOUNT23_USBDMA3N_bit at USBDMA3N.B23;
    sbit  DMACOUNT24_USBDMA3N_bit at USBDMA3N.B24;
    sbit  DMACOUNT25_USBDMA3N_bit at USBDMA3N.B25;
    sbit  DMACOUNT26_USBDMA3N_bit at USBDMA3N.B26;
    sbit  DMACOUNT27_USBDMA3N_bit at USBDMA3N.B27;
    sbit  DMACOUNT28_USBDMA3N_bit at USBDMA3N.B28;
    sbit  DMACOUNT29_USBDMA3N_bit at USBDMA3N.B29;
    sbit  DMACOUNT30_USBDMA3N_bit at USBDMA3N.B30;
    sbit  DMACOUNT31_USBDMA3N_bit at USBDMA3N.B31;
sfr unsigned long   volatile USBDMA4C         absolute 0xBF8E3234;
    sbit  DMAEN_USBDMA4C_bit at USBDMA4C.B0;
    sbit  DMADIR_USBDMA4C_bit at USBDMA4C.B1;
    sbit  DMAMODE_USBDMA4C_bit at USBDMA4C.B2;
    sbit  DMAIE_USBDMA4C_bit at USBDMA4C.B3;
    sbit  DMAEP0_USBDMA4C_bit at USBDMA4C.B4;
    sbit  DMAEP1_USBDMA4C_bit at USBDMA4C.B5;
    sbit  DMAEP2_USBDMA4C_bit at USBDMA4C.B6;
    sbit  DMAEP3_USBDMA4C_bit at USBDMA4C.B7;
    sbit  DMAERR_USBDMA4C_bit at USBDMA4C.B8;
    sbit  DMABRSTM0_USBDMA4C_bit at USBDMA4C.B9;
    sbit  DMABRSTM1_USBDMA4C_bit at USBDMA4C.B10;
sfr unsigned long   volatile USBDMA4A         absolute 0xBF8E3238;
    sbit  DMAADDR0_USBDMA4A_bit at USBDMA4A.B0;
    sbit  DMAADDR1_USBDMA4A_bit at USBDMA4A.B1;
    sbit  DMAADDR2_USBDMA4A_bit at USBDMA4A.B2;
    sbit  DMAADDR3_USBDMA4A_bit at USBDMA4A.B3;
    sbit  DMAADDR4_USBDMA4A_bit at USBDMA4A.B4;
    sbit  DMAADDR5_USBDMA4A_bit at USBDMA4A.B5;
    sbit  DMAADDR6_USBDMA4A_bit at USBDMA4A.B6;
    sbit  DMAADDR7_USBDMA4A_bit at USBDMA4A.B7;
    sbit  DMAADDR8_USBDMA4A_bit at USBDMA4A.B8;
    sbit  DMAADDR9_USBDMA4A_bit at USBDMA4A.B9;
    sbit  DMAADDR10_USBDMA4A_bit at USBDMA4A.B10;
    sbit  DMAADDR11_USBDMA4A_bit at USBDMA4A.B11;
    sbit  DMAADDR12_USBDMA4A_bit at USBDMA4A.B12;
    sbit  DMAADDR13_USBDMA4A_bit at USBDMA4A.B13;
    sbit  DMAADDR14_USBDMA4A_bit at USBDMA4A.B14;
    sbit  DMAADDR15_USBDMA4A_bit at USBDMA4A.B15;
    sbit  DMAADDR16_USBDMA4A_bit at USBDMA4A.B16;
    sbit  DMAADDR17_USBDMA4A_bit at USBDMA4A.B17;
    sbit  DMAADDR18_USBDMA4A_bit at USBDMA4A.B18;
    sbit  DMAADDR19_USBDMA4A_bit at USBDMA4A.B19;
    sbit  DMAADDR20_USBDMA4A_bit at USBDMA4A.B20;
    sbit  DMAADDR21_USBDMA4A_bit at USBDMA4A.B21;
    sbit  DMAADDR22_USBDMA4A_bit at USBDMA4A.B22;
    sbit  DMAADDR23_USBDMA4A_bit at USBDMA4A.B23;
    sbit  DMAADDR24_USBDMA4A_bit at USBDMA4A.B24;
    sbit  DMAADDR25_USBDMA4A_bit at USBDMA4A.B25;
    sbit  DMAADDR26_USBDMA4A_bit at USBDMA4A.B26;
    sbit  DMAADDR27_USBDMA4A_bit at USBDMA4A.B27;
    sbit  DMAADDR28_USBDMA4A_bit at USBDMA4A.B28;
    sbit  DMAADDR29_USBDMA4A_bit at USBDMA4A.B29;
    sbit  DMAADDR30_USBDMA4A_bit at USBDMA4A.B30;
    sbit  DMAADDR31_USBDMA4A_bit at USBDMA4A.B31;
sfr unsigned long   volatile USBDMA4N         absolute 0xBF8E323C;
    sbit  DMACOUNT0_USBDMA4N_bit at USBDMA4N.B0;
    sbit  DMACOUNT1_USBDMA4N_bit at USBDMA4N.B1;
    sbit  DMACOUNT2_USBDMA4N_bit at USBDMA4N.B2;
    sbit  DMACOUNT3_USBDMA4N_bit at USBDMA4N.B3;
    sbit  DMACOUNT4_USBDMA4N_bit at USBDMA4N.B4;
    sbit  DMACOUNT5_USBDMA4N_bit at USBDMA4N.B5;
    sbit  DMACOUNT6_USBDMA4N_bit at USBDMA4N.B6;
    sbit  DMACOUNT7_USBDMA4N_bit at USBDMA4N.B7;
    sbit  DMACOUNT8_USBDMA4N_bit at USBDMA4N.B8;
    sbit  DMACOUNT9_USBDMA4N_bit at USBDMA4N.B9;
    sbit  DMACOUNT10_USBDMA4N_bit at USBDMA4N.B10;
    sbit  DMACOUNT11_USBDMA4N_bit at USBDMA4N.B11;
    sbit  DMACOUNT12_USBDMA4N_bit at USBDMA4N.B12;
    sbit  DMACOUNT13_USBDMA4N_bit at USBDMA4N.B13;
    sbit  DMACOUNT14_USBDMA4N_bit at USBDMA4N.B14;
    sbit  DMACOUNT15_USBDMA4N_bit at USBDMA4N.B15;
    sbit  DMACOUNT16_USBDMA4N_bit at USBDMA4N.B16;
    sbit  DMACOUNT17_USBDMA4N_bit at USBDMA4N.B17;
    sbit  DMACOUNT18_USBDMA4N_bit at USBDMA4N.B18;
    sbit  DMACOUNT19_USBDMA4N_bit at USBDMA4N.B19;
    sbit  DMACOUNT20_USBDMA4N_bit at USBDMA4N.B20;
    sbit  DMACOUNT21_USBDMA4N_bit at USBDMA4N.B21;
    sbit  DMACOUNT22_USBDMA4N_bit at USBDMA4N.B22;
    sbit  DMACOUNT23_USBDMA4N_bit at USBDMA4N.B23;
    sbit  DMACOUNT24_USBDMA4N_bit at USBDMA4N.B24;
    sbit  DMACOUNT25_USBDMA4N_bit at USBDMA4N.B25;
    sbit  DMACOUNT26_USBDMA4N_bit at USBDMA4N.B26;
    sbit  DMACOUNT27_USBDMA4N_bit at USBDMA4N.B27;
    sbit  DMACOUNT28_USBDMA4N_bit at USBDMA4N.B28;
    sbit  DMACOUNT29_USBDMA4N_bit at USBDMA4N.B29;
    sbit  DMACOUNT30_USBDMA4N_bit at USBDMA4N.B30;
    sbit  DMACOUNT31_USBDMA4N_bit at USBDMA4N.B31;
sfr unsigned long   volatile USBDMA5C         absolute 0xBF8E3244;
    sbit  DMAEN_USBDMA5C_bit at USBDMA5C.B0;
    sbit  DMADIR_USBDMA5C_bit at USBDMA5C.B1;
    sbit  DMAMODE_USBDMA5C_bit at USBDMA5C.B2;
    sbit  DMAIE_USBDMA5C_bit at USBDMA5C.B3;
    sbit  DMAEP0_USBDMA5C_bit at USBDMA5C.B4;
    sbit  DMAEP1_USBDMA5C_bit at USBDMA5C.B5;
    sbit  DMAEP2_USBDMA5C_bit at USBDMA5C.B6;
    sbit  DMAEP3_USBDMA5C_bit at USBDMA5C.B7;
    sbit  DMAERR_USBDMA5C_bit at USBDMA5C.B8;
    sbit  DMABRSTM0_USBDMA5C_bit at USBDMA5C.B9;
    sbit  DMABRSTM1_USBDMA5C_bit at USBDMA5C.B10;
sfr unsigned long   volatile USBDMA5A         absolute 0xBF8E3248;
    sbit  DMAADDR0_USBDMA5A_bit at USBDMA5A.B0;
    sbit  DMAADDR1_USBDMA5A_bit at USBDMA5A.B1;
    sbit  DMAADDR2_USBDMA5A_bit at USBDMA5A.B2;
    sbit  DMAADDR3_USBDMA5A_bit at USBDMA5A.B3;
    sbit  DMAADDR4_USBDMA5A_bit at USBDMA5A.B4;
    sbit  DMAADDR5_USBDMA5A_bit at USBDMA5A.B5;
    sbit  DMAADDR6_USBDMA5A_bit at USBDMA5A.B6;
    sbit  DMAADDR7_USBDMA5A_bit at USBDMA5A.B7;
    sbit  DMAADDR8_USBDMA5A_bit at USBDMA5A.B8;
    sbit  DMAADDR9_USBDMA5A_bit at USBDMA5A.B9;
    sbit  DMAADDR10_USBDMA5A_bit at USBDMA5A.B10;
    sbit  DMAADDR11_USBDMA5A_bit at USBDMA5A.B11;
    sbit  DMAADDR12_USBDMA5A_bit at USBDMA5A.B12;
    sbit  DMAADDR13_USBDMA5A_bit at USBDMA5A.B13;
    sbit  DMAADDR14_USBDMA5A_bit at USBDMA5A.B14;
    sbit  DMAADDR15_USBDMA5A_bit at USBDMA5A.B15;
    sbit  DMAADDR16_USBDMA5A_bit at USBDMA5A.B16;
    sbit  DMAADDR17_USBDMA5A_bit at USBDMA5A.B17;
    sbit  DMAADDR18_USBDMA5A_bit at USBDMA5A.B18;
    sbit  DMAADDR19_USBDMA5A_bit at USBDMA5A.B19;
    sbit  DMAADDR20_USBDMA5A_bit at USBDMA5A.B20;
    sbit  DMAADDR21_USBDMA5A_bit at USBDMA5A.B21;
    sbit  DMAADDR22_USBDMA5A_bit at USBDMA5A.B22;
    sbit  DMAADDR23_USBDMA5A_bit at USBDMA5A.B23;
    sbit  DMAADDR24_USBDMA5A_bit at USBDMA5A.B24;
    sbit  DMAADDR25_USBDMA5A_bit at USBDMA5A.B25;
    sbit  DMAADDR26_USBDMA5A_bit at USBDMA5A.B26;
    sbit  DMAADDR27_USBDMA5A_bit at USBDMA5A.B27;
    sbit  DMAADDR28_USBDMA5A_bit at USBDMA5A.B28;
    sbit  DMAADDR29_USBDMA5A_bit at USBDMA5A.B29;
    sbit  DMAADDR30_USBDMA5A_bit at USBDMA5A.B30;
    sbit  DMAADDR31_USBDMA5A_bit at USBDMA5A.B31;
sfr unsigned long   volatile USBDMA5N         absolute 0xBF8E324C;
    sbit  DMACOUNT0_USBDMA5N_bit at USBDMA5N.B0;
    sbit  DMACOUNT1_USBDMA5N_bit at USBDMA5N.B1;
    sbit  DMACOUNT2_USBDMA5N_bit at USBDMA5N.B2;
    sbit  DMACOUNT3_USBDMA5N_bit at USBDMA5N.B3;
    sbit  DMACOUNT4_USBDMA5N_bit at USBDMA5N.B4;
    sbit  DMACOUNT5_USBDMA5N_bit at USBDMA5N.B5;
    sbit  DMACOUNT6_USBDMA5N_bit at USBDMA5N.B6;
    sbit  DMACOUNT7_USBDMA5N_bit at USBDMA5N.B7;
    sbit  DMACOUNT8_USBDMA5N_bit at USBDMA5N.B8;
    sbit  DMACOUNT9_USBDMA5N_bit at USBDMA5N.B9;
    sbit  DMACOUNT10_USBDMA5N_bit at USBDMA5N.B10;
    sbit  DMACOUNT11_USBDMA5N_bit at USBDMA5N.B11;
    sbit  DMACOUNT12_USBDMA5N_bit at USBDMA5N.B12;
    sbit  DMACOUNT13_USBDMA5N_bit at USBDMA5N.B13;
    sbit  DMACOUNT14_USBDMA5N_bit at USBDMA5N.B14;
    sbit  DMACOUNT15_USBDMA5N_bit at USBDMA5N.B15;
    sbit  DMACOUNT16_USBDMA5N_bit at USBDMA5N.B16;
    sbit  DMACOUNT17_USBDMA5N_bit at USBDMA5N.B17;
    sbit  DMACOUNT18_USBDMA5N_bit at USBDMA5N.B18;
    sbit  DMACOUNT19_USBDMA5N_bit at USBDMA5N.B19;
    sbit  DMACOUNT20_USBDMA5N_bit at USBDMA5N.B20;
    sbit  DMACOUNT21_USBDMA5N_bit at USBDMA5N.B21;
    sbit  DMACOUNT22_USBDMA5N_bit at USBDMA5N.B22;
    sbit  DMACOUNT23_USBDMA5N_bit at USBDMA5N.B23;
    sbit  DMACOUNT24_USBDMA5N_bit at USBDMA5N.B24;
    sbit  DMACOUNT25_USBDMA5N_bit at USBDMA5N.B25;
    sbit  DMACOUNT26_USBDMA5N_bit at USBDMA5N.B26;
    sbit  DMACOUNT27_USBDMA5N_bit at USBDMA5N.B27;
    sbit  DMACOUNT28_USBDMA5N_bit at USBDMA5N.B28;
    sbit  DMACOUNT29_USBDMA5N_bit at USBDMA5N.B29;
    sbit  DMACOUNT30_USBDMA5N_bit at USBDMA5N.B30;
    sbit  DMACOUNT31_USBDMA5N_bit at USBDMA5N.B31;
sfr unsigned long   volatile USBDMA6C         absolute 0xBF8E3254;
    sbit  DMAEN_USBDMA6C_bit at USBDMA6C.B0;
    sbit  DMADIR_USBDMA6C_bit at USBDMA6C.B1;
    sbit  DMAMODE_USBDMA6C_bit at USBDMA6C.B2;
    sbit  DMAIE_USBDMA6C_bit at USBDMA6C.B3;
    sbit  DMAEP0_USBDMA6C_bit at USBDMA6C.B4;
    sbit  DMAEP1_USBDMA6C_bit at USBDMA6C.B5;
    sbit  DMAEP2_USBDMA6C_bit at USBDMA6C.B6;
    sbit  DMAEP3_USBDMA6C_bit at USBDMA6C.B7;
    sbit  DMAERR_USBDMA6C_bit at USBDMA6C.B8;
    sbit  DMABRSTM0_USBDMA6C_bit at USBDMA6C.B9;
    sbit  DMABRSTM1_USBDMA6C_bit at USBDMA6C.B10;
sfr unsigned long   volatile USBDMA6A         absolute 0xBF8E3258;
    sbit  DMAADDR0_USBDMA6A_bit at USBDMA6A.B0;
    sbit  DMAADDR1_USBDMA6A_bit at USBDMA6A.B1;
    sbit  DMAADDR2_USBDMA6A_bit at USBDMA6A.B2;
    sbit  DMAADDR3_USBDMA6A_bit at USBDMA6A.B3;
    sbit  DMAADDR4_USBDMA6A_bit at USBDMA6A.B4;
    sbit  DMAADDR5_USBDMA6A_bit at USBDMA6A.B5;
    sbit  DMAADDR6_USBDMA6A_bit at USBDMA6A.B6;
    sbit  DMAADDR7_USBDMA6A_bit at USBDMA6A.B7;
    sbit  DMAADDR8_USBDMA6A_bit at USBDMA6A.B8;
    sbit  DMAADDR9_USBDMA6A_bit at USBDMA6A.B9;
    sbit  DMAADDR10_USBDMA6A_bit at USBDMA6A.B10;
    sbit  DMAADDR11_USBDMA6A_bit at USBDMA6A.B11;
    sbit  DMAADDR12_USBDMA6A_bit at USBDMA6A.B12;
    sbit  DMAADDR13_USBDMA6A_bit at USBDMA6A.B13;
    sbit  DMAADDR14_USBDMA6A_bit at USBDMA6A.B14;
    sbit  DMAADDR15_USBDMA6A_bit at USBDMA6A.B15;
    sbit  DMAADDR16_USBDMA6A_bit at USBDMA6A.B16;
    sbit  DMAADDR17_USBDMA6A_bit at USBDMA6A.B17;
    sbit  DMAADDR18_USBDMA6A_bit at USBDMA6A.B18;
    sbit  DMAADDR19_USBDMA6A_bit at USBDMA6A.B19;
    sbit  DMAADDR20_USBDMA6A_bit at USBDMA6A.B20;
    sbit  DMAADDR21_USBDMA6A_bit at USBDMA6A.B21;
    sbit  DMAADDR22_USBDMA6A_bit at USBDMA6A.B22;
    sbit  DMAADDR23_USBDMA6A_bit at USBDMA6A.B23;
    sbit  DMAADDR24_USBDMA6A_bit at USBDMA6A.B24;
    sbit  DMAADDR25_USBDMA6A_bit at USBDMA6A.B25;
    sbit  DMAADDR26_USBDMA6A_bit at USBDMA6A.B26;
    sbit  DMAADDR27_USBDMA6A_bit at USBDMA6A.B27;
    sbit  DMAADDR28_USBDMA6A_bit at USBDMA6A.B28;
    sbit  DMAADDR29_USBDMA6A_bit at USBDMA6A.B29;
    sbit  DMAADDR30_USBDMA6A_bit at USBDMA6A.B30;
    sbit  DMAADDR31_USBDMA6A_bit at USBDMA6A.B31;
sfr unsigned long   volatile USBDMA6N         absolute 0xBF8E325C;
    sbit  DMACOUNT0_USBDMA6N_bit at USBDMA6N.B0;
    sbit  DMACOUNT1_USBDMA6N_bit at USBDMA6N.B1;
    sbit  DMACOUNT2_USBDMA6N_bit at USBDMA6N.B2;
    sbit  DMACOUNT3_USBDMA6N_bit at USBDMA6N.B3;
    sbit  DMACOUNT4_USBDMA6N_bit at USBDMA6N.B4;
    sbit  DMACOUNT5_USBDMA6N_bit at USBDMA6N.B5;
    sbit  DMACOUNT6_USBDMA6N_bit at USBDMA6N.B6;
    sbit  DMACOUNT7_USBDMA6N_bit at USBDMA6N.B7;
    sbit  DMACOUNT8_USBDMA6N_bit at USBDMA6N.B8;
    sbit  DMACOUNT9_USBDMA6N_bit at USBDMA6N.B9;
    sbit  DMACOUNT10_USBDMA6N_bit at USBDMA6N.B10;
    sbit  DMACOUNT11_USBDMA6N_bit at USBDMA6N.B11;
    sbit  DMACOUNT12_USBDMA6N_bit at USBDMA6N.B12;
    sbit  DMACOUNT13_USBDMA6N_bit at USBDMA6N.B13;
    sbit  DMACOUNT14_USBDMA6N_bit at USBDMA6N.B14;
    sbit  DMACOUNT15_USBDMA6N_bit at USBDMA6N.B15;
    sbit  DMACOUNT16_USBDMA6N_bit at USBDMA6N.B16;
    sbit  DMACOUNT17_USBDMA6N_bit at USBDMA6N.B17;
    sbit  DMACOUNT18_USBDMA6N_bit at USBDMA6N.B18;
    sbit  DMACOUNT19_USBDMA6N_bit at USBDMA6N.B19;
    sbit  DMACOUNT20_USBDMA6N_bit at USBDMA6N.B20;
    sbit  DMACOUNT21_USBDMA6N_bit at USBDMA6N.B21;
    sbit  DMACOUNT22_USBDMA6N_bit at USBDMA6N.B22;
    sbit  DMACOUNT23_USBDMA6N_bit at USBDMA6N.B23;
    sbit  DMACOUNT24_USBDMA6N_bit at USBDMA6N.B24;
    sbit  DMACOUNT25_USBDMA6N_bit at USBDMA6N.B25;
    sbit  DMACOUNT26_USBDMA6N_bit at USBDMA6N.B26;
    sbit  DMACOUNT27_USBDMA6N_bit at USBDMA6N.B27;
    sbit  DMACOUNT28_USBDMA6N_bit at USBDMA6N.B28;
    sbit  DMACOUNT29_USBDMA6N_bit at USBDMA6N.B29;
    sbit  DMACOUNT30_USBDMA6N_bit at USBDMA6N.B30;
    sbit  DMACOUNT31_USBDMA6N_bit at USBDMA6N.B31;
sfr unsigned long   volatile USBDMA7C         absolute 0xBF8E3264;
    sbit  DMAEN_USBDMA7C_bit at USBDMA7C.B0;
    sbit  DMADIR_USBDMA7C_bit at USBDMA7C.B1;
    sbit  DMAMODE_USBDMA7C_bit at USBDMA7C.B2;
    sbit  DMAIE_USBDMA7C_bit at USBDMA7C.B3;
    sbit  DMAEP0_USBDMA7C_bit at USBDMA7C.B4;
    sbit  DMAEP1_USBDMA7C_bit at USBDMA7C.B5;
    sbit  DMAEP2_USBDMA7C_bit at USBDMA7C.B6;
    sbit  DMAEP3_USBDMA7C_bit at USBDMA7C.B7;
    sbit  DMAERR_USBDMA7C_bit at USBDMA7C.B8;
    sbit  DMABRSTM0_USBDMA7C_bit at USBDMA7C.B9;
    sbit  DMABRSTM1_USBDMA7C_bit at USBDMA7C.B10;
sfr unsigned long   volatile USBDMA7A         absolute 0xBF8E3268;
    sbit  DMAADDR0_USBDMA7A_bit at USBDMA7A.B0;
    sbit  DMAADDR1_USBDMA7A_bit at USBDMA7A.B1;
    sbit  DMAADDR2_USBDMA7A_bit at USBDMA7A.B2;
    sbit  DMAADDR3_USBDMA7A_bit at USBDMA7A.B3;
    sbit  DMAADDR4_USBDMA7A_bit at USBDMA7A.B4;
    sbit  DMAADDR5_USBDMA7A_bit at USBDMA7A.B5;
    sbit  DMAADDR6_USBDMA7A_bit at USBDMA7A.B6;
    sbit  DMAADDR7_USBDMA7A_bit at USBDMA7A.B7;
    sbit  DMAADDR8_USBDMA7A_bit at USBDMA7A.B8;
    sbit  DMAADDR9_USBDMA7A_bit at USBDMA7A.B9;
    sbit  DMAADDR10_USBDMA7A_bit at USBDMA7A.B10;
    sbit  DMAADDR11_USBDMA7A_bit at USBDMA7A.B11;
    sbit  DMAADDR12_USBDMA7A_bit at USBDMA7A.B12;
    sbit  DMAADDR13_USBDMA7A_bit at USBDMA7A.B13;
    sbit  DMAADDR14_USBDMA7A_bit at USBDMA7A.B14;
    sbit  DMAADDR15_USBDMA7A_bit at USBDMA7A.B15;
    sbit  DMAADDR16_USBDMA7A_bit at USBDMA7A.B16;
    sbit  DMAADDR17_USBDMA7A_bit at USBDMA7A.B17;
    sbit  DMAADDR18_USBDMA7A_bit at USBDMA7A.B18;
    sbit  DMAADDR19_USBDMA7A_bit at USBDMA7A.B19;
    sbit  DMAADDR20_USBDMA7A_bit at USBDMA7A.B20;
    sbit  DMAADDR21_USBDMA7A_bit at USBDMA7A.B21;
    sbit  DMAADDR22_USBDMA7A_bit at USBDMA7A.B22;
    sbit  DMAADDR23_USBDMA7A_bit at USBDMA7A.B23;
    sbit  DMAADDR24_USBDMA7A_bit at USBDMA7A.B24;
    sbit  DMAADDR25_USBDMA7A_bit at USBDMA7A.B25;
    sbit  DMAADDR26_USBDMA7A_bit at USBDMA7A.B26;
    sbit  DMAADDR27_USBDMA7A_bit at USBDMA7A.B27;
    sbit  DMAADDR28_USBDMA7A_bit at USBDMA7A.B28;
    sbit  DMAADDR29_USBDMA7A_bit at USBDMA7A.B29;
    sbit  DMAADDR30_USBDMA7A_bit at USBDMA7A.B30;
    sbit  DMAADDR31_USBDMA7A_bit at USBDMA7A.B31;
sfr unsigned long   volatile USBDMA7N         absolute 0xBF8E326C;
    sbit  DMACOUNT0_USBDMA7N_bit at USBDMA7N.B0;
    sbit  DMACOUNT1_USBDMA7N_bit at USBDMA7N.B1;
    sbit  DMACOUNT2_USBDMA7N_bit at USBDMA7N.B2;
    sbit  DMACOUNT3_USBDMA7N_bit at USBDMA7N.B3;
    sbit  DMACOUNT4_USBDMA7N_bit at USBDMA7N.B4;
    sbit  DMACOUNT5_USBDMA7N_bit at USBDMA7N.B5;
    sbit  DMACOUNT6_USBDMA7N_bit at USBDMA7N.B6;
    sbit  DMACOUNT7_USBDMA7N_bit at USBDMA7N.B7;
    sbit  DMACOUNT8_USBDMA7N_bit at USBDMA7N.B8;
    sbit  DMACOUNT9_USBDMA7N_bit at USBDMA7N.B9;
    sbit  DMACOUNT10_USBDMA7N_bit at USBDMA7N.B10;
    sbit  DMACOUNT11_USBDMA7N_bit at USBDMA7N.B11;
    sbit  DMACOUNT12_USBDMA7N_bit at USBDMA7N.B12;
    sbit  DMACOUNT13_USBDMA7N_bit at USBDMA7N.B13;
    sbit  DMACOUNT14_USBDMA7N_bit at USBDMA7N.B14;
    sbit  DMACOUNT15_USBDMA7N_bit at USBDMA7N.B15;
    sbit  DMACOUNT16_USBDMA7N_bit at USBDMA7N.B16;
    sbit  DMACOUNT17_USBDMA7N_bit at USBDMA7N.B17;
    sbit  DMACOUNT18_USBDMA7N_bit at USBDMA7N.B18;
    sbit  DMACOUNT19_USBDMA7N_bit at USBDMA7N.B19;
    sbit  DMACOUNT20_USBDMA7N_bit at USBDMA7N.B20;
    sbit  DMACOUNT21_USBDMA7N_bit at USBDMA7N.B21;
    sbit  DMACOUNT22_USBDMA7N_bit at USBDMA7N.B22;
    sbit  DMACOUNT23_USBDMA7N_bit at USBDMA7N.B23;
    sbit  DMACOUNT24_USBDMA7N_bit at USBDMA7N.B24;
    sbit  DMACOUNT25_USBDMA7N_bit at USBDMA7N.B25;
    sbit  DMACOUNT26_USBDMA7N_bit at USBDMA7N.B26;
    sbit  DMACOUNT27_USBDMA7N_bit at USBDMA7N.B27;
    sbit  DMACOUNT28_USBDMA7N_bit at USBDMA7N.B28;
    sbit  DMACOUNT29_USBDMA7N_bit at USBDMA7N.B29;
    sbit  DMACOUNT30_USBDMA7N_bit at USBDMA7N.B30;
    sbit  DMACOUNT31_USBDMA7N_bit at USBDMA7N.B31;
sfr unsigned long   volatile USBDMA8C         absolute 0xBF8E3274;
    sbit  DMAEN_USBDMA8C_bit at USBDMA8C.B0;
    sbit  DMADIR_USBDMA8C_bit at USBDMA8C.B1;
    sbit  DMAMODE_USBDMA8C_bit at USBDMA8C.B2;
    sbit  DMAIE_USBDMA8C_bit at USBDMA8C.B3;
    sbit  DMAEP0_USBDMA8C_bit at USBDMA8C.B4;
    sbit  DMAEP1_USBDMA8C_bit at USBDMA8C.B5;
    sbit  DMAEP2_USBDMA8C_bit at USBDMA8C.B6;
    sbit  DMAEP3_USBDMA8C_bit at USBDMA8C.B7;
    sbit  DMAERR_USBDMA8C_bit at USBDMA8C.B8;
    sbit  DMABRSTM0_USBDMA8C_bit at USBDMA8C.B9;
    sbit  DMABRSTM1_USBDMA8C_bit at USBDMA8C.B10;
sfr unsigned long   volatile USBDMA8A         absolute 0xBF8E3278;
    sbit  DMAADDR0_USBDMA8A_bit at USBDMA8A.B0;
    sbit  DMAADDR1_USBDMA8A_bit at USBDMA8A.B1;
    sbit  DMAADDR2_USBDMA8A_bit at USBDMA8A.B2;
    sbit  DMAADDR3_USBDMA8A_bit at USBDMA8A.B3;
    sbit  DMAADDR4_USBDMA8A_bit at USBDMA8A.B4;
    sbit  DMAADDR5_USBDMA8A_bit at USBDMA8A.B5;
    sbit  DMAADDR6_USBDMA8A_bit at USBDMA8A.B6;
    sbit  DMAADDR7_USBDMA8A_bit at USBDMA8A.B7;
    sbit  DMAADDR8_USBDMA8A_bit at USBDMA8A.B8;
    sbit  DMAADDR9_USBDMA8A_bit at USBDMA8A.B9;
    sbit  DMAADDR10_USBDMA8A_bit at USBDMA8A.B10;
    sbit  DMAADDR11_USBDMA8A_bit at USBDMA8A.B11;
    sbit  DMAADDR12_USBDMA8A_bit at USBDMA8A.B12;
    sbit  DMAADDR13_USBDMA8A_bit at USBDMA8A.B13;
    sbit  DMAADDR14_USBDMA8A_bit at USBDMA8A.B14;
    sbit  DMAADDR15_USBDMA8A_bit at USBDMA8A.B15;
    sbit  DMAADDR16_USBDMA8A_bit at USBDMA8A.B16;
    sbit  DMAADDR17_USBDMA8A_bit at USBDMA8A.B17;
    sbit  DMAADDR18_USBDMA8A_bit at USBDMA8A.B18;
    sbit  DMAADDR19_USBDMA8A_bit at USBDMA8A.B19;
    sbit  DMAADDR20_USBDMA8A_bit at USBDMA8A.B20;
    sbit  DMAADDR21_USBDMA8A_bit at USBDMA8A.B21;
    sbit  DMAADDR22_USBDMA8A_bit at USBDMA8A.B22;
    sbit  DMAADDR23_USBDMA8A_bit at USBDMA8A.B23;
    sbit  DMAADDR24_USBDMA8A_bit at USBDMA8A.B24;
    sbit  DMAADDR25_USBDMA8A_bit at USBDMA8A.B25;
    sbit  DMAADDR26_USBDMA8A_bit at USBDMA8A.B26;
    sbit  DMAADDR27_USBDMA8A_bit at USBDMA8A.B27;
    sbit  DMAADDR28_USBDMA8A_bit at USBDMA8A.B28;
    sbit  DMAADDR29_USBDMA8A_bit at USBDMA8A.B29;
    sbit  DMAADDR30_USBDMA8A_bit at USBDMA8A.B30;
    sbit  DMAADDR31_USBDMA8A_bit at USBDMA8A.B31;
sfr unsigned long   volatile USBDMA8N         absolute 0xBF8E327C;
    sbit  DMACOUNT0_USBDMA8N_bit at USBDMA8N.B0;
    sbit  DMACOUNT1_USBDMA8N_bit at USBDMA8N.B1;
    sbit  DMACOUNT2_USBDMA8N_bit at USBDMA8N.B2;
    sbit  DMACOUNT3_USBDMA8N_bit at USBDMA8N.B3;
    sbit  DMACOUNT4_USBDMA8N_bit at USBDMA8N.B4;
    sbit  DMACOUNT5_USBDMA8N_bit at USBDMA8N.B5;
    sbit  DMACOUNT6_USBDMA8N_bit at USBDMA8N.B6;
    sbit  DMACOUNT7_USBDMA8N_bit at USBDMA8N.B7;
    sbit  DMACOUNT8_USBDMA8N_bit at USBDMA8N.B8;
    sbit  DMACOUNT9_USBDMA8N_bit at USBDMA8N.B9;
    sbit  DMACOUNT10_USBDMA8N_bit at USBDMA8N.B10;
    sbit  DMACOUNT11_USBDMA8N_bit at USBDMA8N.B11;
    sbit  DMACOUNT12_USBDMA8N_bit at USBDMA8N.B12;
    sbit  DMACOUNT13_USBDMA8N_bit at USBDMA8N.B13;
    sbit  DMACOUNT14_USBDMA8N_bit at USBDMA8N.B14;
    sbit  DMACOUNT15_USBDMA8N_bit at USBDMA8N.B15;
    sbit  DMACOUNT16_USBDMA8N_bit at USBDMA8N.B16;
    sbit  DMACOUNT17_USBDMA8N_bit at USBDMA8N.B17;
    sbit  DMACOUNT18_USBDMA8N_bit at USBDMA8N.B18;
    sbit  DMACOUNT19_USBDMA8N_bit at USBDMA8N.B19;
    sbit  DMACOUNT20_USBDMA8N_bit at USBDMA8N.B20;
    sbit  DMACOUNT21_USBDMA8N_bit at USBDMA8N.B21;
    sbit  DMACOUNT22_USBDMA8N_bit at USBDMA8N.B22;
    sbit  DMACOUNT23_USBDMA8N_bit at USBDMA8N.B23;
    sbit  DMACOUNT24_USBDMA8N_bit at USBDMA8N.B24;
    sbit  DMACOUNT25_USBDMA8N_bit at USBDMA8N.B25;
    sbit  DMACOUNT26_USBDMA8N_bit at USBDMA8N.B26;
    sbit  DMACOUNT27_USBDMA8N_bit at USBDMA8N.B27;
    sbit  DMACOUNT28_USBDMA8N_bit at USBDMA8N.B28;
    sbit  DMACOUNT29_USBDMA8N_bit at USBDMA8N.B29;
    sbit  DMACOUNT30_USBDMA8N_bit at USBDMA8N.B30;
    sbit  DMACOUNT31_USBDMA8N_bit at USBDMA8N.B31;
sfr unsigned long   volatile USBE1RPC         absolute 0xBF8E3304;
    const register unsigned short int RQPKTCNT0 = 0;
    sbit  RQPKTCNT0_bit at USBE1RPC.B0;
    const register unsigned short int RQPKTCNT1 = 1;
    sbit  RQPKTCNT1_bit at USBE1RPC.B1;
    const register unsigned short int RQPKTCNT2 = 2;
    sbit  RQPKTCNT2_bit at USBE1RPC.B2;
    const register unsigned short int RQPKTCNT3 = 3;
    sbit  RQPKTCNT3_bit at USBE1RPC.B3;
    const register unsigned short int RQPKTCNT4 = 4;
    sbit  RQPKTCNT4_bit at USBE1RPC.B4;
    const register unsigned short int RQPKTCNT5 = 5;
    sbit  RQPKTCNT5_bit at USBE1RPC.B5;
    const register unsigned short int RQPKTCNT6 = 6;
    sbit  RQPKTCNT6_bit at USBE1RPC.B6;
    const register unsigned short int RQPKTCNT7 = 7;
    sbit  RQPKTCNT7_bit at USBE1RPC.B7;
    const register unsigned short int RQPKTCNT8 = 8;
    sbit  RQPKTCNT8_bit at USBE1RPC.B8;
    const register unsigned short int RQPKTCNT9 = 9;
    sbit  RQPKTCNT9_bit at USBE1RPC.B9;
    const register unsigned short int RQPKTCNT10 = 10;
    sbit  RQPKTCNT10_bit at USBE1RPC.B10;
    const register unsigned short int RQPKTCNT11 = 11;
    sbit  RQPKTCNT11_bit at USBE1RPC.B11;
    const register unsigned short int RQPKTCNT12 = 12;
    sbit  RQPKTCNT12_bit at USBE1RPC.B12;
    const register unsigned short int RQPKTCNT13 = 13;
    sbit  RQPKTCNT13_bit at USBE1RPC.B13;
    const register unsigned short int RQPKTCNT14 = 14;
    sbit  RQPKTCNT14_bit at USBE1RPC.B14;
    const register unsigned short int RQPKTCNT15 = 15;
    sbit  RQPKTCNT15_bit at USBE1RPC.B15;
sfr unsigned long   volatile USBE2RPC         absolute 0xBF8E3308;
    sbit  RQPKTCNT0_USBE2RPC_bit at USBE2RPC.B0;
    sbit  RQPKTCNT1_USBE2RPC_bit at USBE2RPC.B1;
    sbit  RQPKTCNT2_USBE2RPC_bit at USBE2RPC.B2;
    sbit  RQPKTCNT3_USBE2RPC_bit at USBE2RPC.B3;
    sbit  RQPKTCNT4_USBE2RPC_bit at USBE2RPC.B4;
    sbit  RQPKTCNT5_USBE2RPC_bit at USBE2RPC.B5;
    sbit  RQPKTCNT6_USBE2RPC_bit at USBE2RPC.B6;
    sbit  RQPKTCNT7_USBE2RPC_bit at USBE2RPC.B7;
    sbit  RQPKTCNT8_USBE2RPC_bit at USBE2RPC.B8;
    sbit  RQPKTCNT9_USBE2RPC_bit at USBE2RPC.B9;
    sbit  RQPKTCNT10_USBE2RPC_bit at USBE2RPC.B10;
    sbit  RQPKTCNT11_USBE2RPC_bit at USBE2RPC.B11;
    sbit  RQPKTCNT12_USBE2RPC_bit at USBE2RPC.B12;
    sbit  RQPKTCNT13_USBE2RPC_bit at USBE2RPC.B13;
    sbit  RQPKTCNT14_USBE2RPC_bit at USBE2RPC.B14;
    sbit  RQPKTCNT15_USBE2RPC_bit at USBE2RPC.B15;
sfr unsigned long   volatile USBE3RPC         absolute 0xBF8E330C;
    sbit  RQPKTCNT0_USBE3RPC_bit at USBE3RPC.B0;
    sbit  RQPKTCNT1_USBE3RPC_bit at USBE3RPC.B1;
    sbit  RQPKTCNT2_USBE3RPC_bit at USBE3RPC.B2;
    sbit  RQPKTCNT3_USBE3RPC_bit at USBE3RPC.B3;
    sbit  RQPKTCNT4_USBE3RPC_bit at USBE3RPC.B4;
    sbit  RQPKTCNT5_USBE3RPC_bit at USBE3RPC.B5;
    sbit  RQPKTCNT6_USBE3RPC_bit at USBE3RPC.B6;
    sbit  RQPKTCNT7_USBE3RPC_bit at USBE3RPC.B7;
    sbit  RQPKTCNT8_USBE3RPC_bit at USBE3RPC.B8;
    sbit  RQPKTCNT9_USBE3RPC_bit at USBE3RPC.B9;
    sbit  RQPKTCNT10_USBE3RPC_bit at USBE3RPC.B10;
    sbit  RQPKTCNT11_USBE3RPC_bit at USBE3RPC.B11;
    sbit  RQPKTCNT12_USBE3RPC_bit at USBE3RPC.B12;
    sbit  RQPKTCNT13_USBE3RPC_bit at USBE3RPC.B13;
    sbit  RQPKTCNT14_USBE3RPC_bit at USBE3RPC.B14;
    sbit  RQPKTCNT15_USBE3RPC_bit at USBE3RPC.B15;
sfr unsigned long   volatile USBE4RPC         absolute 0xBF8E3310;
    sbit  RQPKTCNT0_USBE4RPC_bit at USBE4RPC.B0;
    sbit  RQPKTCNT1_USBE4RPC_bit at USBE4RPC.B1;
    sbit  RQPKTCNT2_USBE4RPC_bit at USBE4RPC.B2;
    sbit  RQPKTCNT3_USBE4RPC_bit at USBE4RPC.B3;
    sbit  RQPKTCNT4_USBE4RPC_bit at USBE4RPC.B4;
    sbit  RQPKTCNT5_USBE4RPC_bit at USBE4RPC.B5;
    sbit  RQPKTCNT6_USBE4RPC_bit at USBE4RPC.B6;
    sbit  RQPKTCNT7_USBE4RPC_bit at USBE4RPC.B7;
    sbit  RQPKTCNT8_USBE4RPC_bit at USBE4RPC.B8;
    sbit  RQPKTCNT9_USBE4RPC_bit at USBE4RPC.B9;
    sbit  RQPKTCNT10_USBE4RPC_bit at USBE4RPC.B10;
    sbit  RQPKTCNT11_USBE4RPC_bit at USBE4RPC.B11;
    sbit  RQPKTCNT12_USBE4RPC_bit at USBE4RPC.B12;
    sbit  RQPKTCNT13_USBE4RPC_bit at USBE4RPC.B13;
    sbit  RQPKTCNT14_USBE4RPC_bit at USBE4RPC.B14;
    sbit  RQPKTCNT15_USBE4RPC_bit at USBE4RPC.B15;
sfr unsigned long   volatile USBE5RPC         absolute 0xBF8E3314;
    sbit  RQPKTCNT0_USBE5RPC_bit at USBE5RPC.B0;
    sbit  RQPKTCNT1_USBE5RPC_bit at USBE5RPC.B1;
    sbit  RQPKTCNT2_USBE5RPC_bit at USBE5RPC.B2;
    sbit  RQPKTCNT3_USBE5RPC_bit at USBE5RPC.B3;
    sbit  RQPKTCNT4_USBE5RPC_bit at USBE5RPC.B4;
    sbit  RQPKTCNT5_USBE5RPC_bit at USBE5RPC.B5;
    sbit  RQPKTCNT6_USBE5RPC_bit at USBE5RPC.B6;
    sbit  RQPKTCNT7_USBE5RPC_bit at USBE5RPC.B7;
    sbit  RQPKTCNT8_USBE5RPC_bit at USBE5RPC.B8;
    sbit  RQPKTCNT9_USBE5RPC_bit at USBE5RPC.B9;
    sbit  RQPKTCNT10_USBE5RPC_bit at USBE5RPC.B10;
    sbit  RQPKTCNT11_USBE5RPC_bit at USBE5RPC.B11;
    sbit  RQPKTCNT12_USBE5RPC_bit at USBE5RPC.B12;
    sbit  RQPKTCNT13_USBE5RPC_bit at USBE5RPC.B13;
    sbit  RQPKTCNT14_USBE5RPC_bit at USBE5RPC.B14;
    sbit  RQPKTCNT15_USBE5RPC_bit at USBE5RPC.B15;
sfr unsigned long   volatile USBE6RPC         absolute 0xBF8E3318;
    sbit  RQPKTCNT0_USBE6RPC_bit at USBE6RPC.B0;
    sbit  RQPKTCNT1_USBE6RPC_bit at USBE6RPC.B1;
    sbit  RQPKTCNT2_USBE6RPC_bit at USBE6RPC.B2;
    sbit  RQPKTCNT3_USBE6RPC_bit at USBE6RPC.B3;
    sbit  RQPKTCNT4_USBE6RPC_bit at USBE6RPC.B4;
    sbit  RQPKTCNT5_USBE6RPC_bit at USBE6RPC.B5;
    sbit  RQPKTCNT6_USBE6RPC_bit at USBE6RPC.B6;
    sbit  RQPKTCNT7_USBE6RPC_bit at USBE6RPC.B7;
    sbit  RQPKTCNT8_USBE6RPC_bit at USBE6RPC.B8;
    sbit  RQPKTCNT9_USBE6RPC_bit at USBE6RPC.B9;
    sbit  RQPKTCNT10_USBE6RPC_bit at USBE6RPC.B10;
    sbit  RQPKTCNT11_USBE6RPC_bit at USBE6RPC.B11;
    sbit  RQPKTCNT12_USBE6RPC_bit at USBE6RPC.B12;
    sbit  RQPKTCNT13_USBE6RPC_bit at USBE6RPC.B13;
    sbit  RQPKTCNT14_USBE6RPC_bit at USBE6RPC.B14;
    sbit  RQPKTCNT15_USBE6RPC_bit at USBE6RPC.B15;
sfr unsigned long   volatile USBE7RPC         absolute 0xBF8E331C;
    sbit  RQPKTCNT0_USBE7RPC_bit at USBE7RPC.B0;
    sbit  RQPKTCNT1_USBE7RPC_bit at USBE7RPC.B1;
    sbit  RQPKTCNT2_USBE7RPC_bit at USBE7RPC.B2;
    sbit  RQPKTCNT3_USBE7RPC_bit at USBE7RPC.B3;
    sbit  RQPKTCNT4_USBE7RPC_bit at USBE7RPC.B4;
    sbit  RQPKTCNT5_USBE7RPC_bit at USBE7RPC.B5;
    sbit  RQPKTCNT6_USBE7RPC_bit at USBE7RPC.B6;
    sbit  RQPKTCNT7_USBE7RPC_bit at USBE7RPC.B7;
    sbit  RQPKTCNT8_USBE7RPC_bit at USBE7RPC.B8;
    sbit  RQPKTCNT9_USBE7RPC_bit at USBE7RPC.B9;
    sbit  RQPKTCNT10_USBE7RPC_bit at USBE7RPC.B10;
    sbit  RQPKTCNT11_USBE7RPC_bit at USBE7RPC.B11;
    sbit  RQPKTCNT12_USBE7RPC_bit at USBE7RPC.B12;
    sbit  RQPKTCNT13_USBE7RPC_bit at USBE7RPC.B13;
    sbit  RQPKTCNT14_USBE7RPC_bit at USBE7RPC.B14;
    sbit  RQPKTCNT15_USBE7RPC_bit at USBE7RPC.B15;
sfr unsigned long   volatile USBDPBFD         absolute 0xBF8E3340;
    const register unsigned short int EP1RXD = 1;
    sbit  EP1RXD_bit at USBDPBFD.B1;
    const register unsigned short int EP2RXD = 2;
    sbit  EP2RXD_bit at USBDPBFD.B2;
    const register unsigned short int EP3RXD = 3;
    sbit  EP3RXD_bit at USBDPBFD.B3;
    const register unsigned short int EP4RXD = 4;
    sbit  EP4RXD_bit at USBDPBFD.B4;
    const register unsigned short int EP5RXD = 5;
    sbit  EP5RXD_bit at USBDPBFD.B5;
    const register unsigned short int EP6RXD = 6;
    sbit  EP6RXD_bit at USBDPBFD.B6;
    const register unsigned short int EP7RXD = 7;
    sbit  EP7RXD_bit at USBDPBFD.B7;
    const register unsigned short int EP1TXD = 17;
    sbit  EP1TXD_bit at USBDPBFD.B17;
    const register unsigned short int EP2TXD = 18;
    sbit  EP2TXD_bit at USBDPBFD.B18;
    const register unsigned short int EP3TXD = 19;
    sbit  EP3TXD_bit at USBDPBFD.B19;
    const register unsigned short int EP4TXD = 20;
    sbit  EP4TXD_bit at USBDPBFD.B20;
    const register unsigned short int EP5TXD = 21;
    sbit  EP5TXD_bit at USBDPBFD.B21;
    const register unsigned short int EP6TXD = 22;
    sbit  EP6TXD_bit at USBDPBFD.B22;
    const register unsigned short int EP7TXD = 23;
    sbit  EP7TXD_bit at USBDPBFD.B23;
sfr unsigned long   volatile USBTMCON1        absolute 0xBF8E3344;
    const register unsigned short int TUCH0 = 0;
    sbit  TUCH0_bit at USBTMCON1.B0;
    const register unsigned short int TUCH1 = 1;
    sbit  TUCH1_bit at USBTMCON1.B1;
    const register unsigned short int TUCH2 = 2;
    sbit  TUCH2_bit at USBTMCON1.B2;
    const register unsigned short int TUCH3 = 3;
    sbit  TUCH3_bit at USBTMCON1.B3;
    const register unsigned short int TUCH4 = 4;
    sbit  TUCH4_bit at USBTMCON1.B4;
    const register unsigned short int TUCH5 = 5;
    sbit  TUCH5_bit at USBTMCON1.B5;
    const register unsigned short int TUCH6 = 6;
    sbit  TUCH6_bit at USBTMCON1.B6;
    const register unsigned short int TUCH7 = 7;
    sbit  TUCH7_bit at USBTMCON1.B7;
    const register unsigned short int TUCH8 = 8;
    sbit  TUCH8_bit at USBTMCON1.B8;
    const register unsigned short int TUCH9 = 9;
    sbit  TUCH9_bit at USBTMCON1.B9;
    const register unsigned short int TUCH10 = 10;
    sbit  TUCH10_bit at USBTMCON1.B10;
    const register unsigned short int TUCH11 = 11;
    sbit  TUCH11_bit at USBTMCON1.B11;
    const register unsigned short int TUCH12 = 12;
    sbit  TUCH12_bit at USBTMCON1.B12;
    const register unsigned short int TUCH13 = 13;
    sbit  TUCH13_bit at USBTMCON1.B13;
    const register unsigned short int TUCH14 = 14;
    sbit  TUCH14_bit at USBTMCON1.B14;
    const register unsigned short int TUCH15 = 15;
    sbit  TUCH15_bit at USBTMCON1.B15;
    const register unsigned short int THHSRTN0 = 16;
    sbit  THHSRTN0_bit at USBTMCON1.B16;
    const register unsigned short int THHSRTN1 = 17;
    sbit  THHSRTN1_bit at USBTMCON1.B17;
    const register unsigned short int THHSRTN2 = 18;
    sbit  THHSRTN2_bit at USBTMCON1.B18;
    const register unsigned short int THHSRTN3 = 19;
    sbit  THHSRTN3_bit at USBTMCON1.B19;
    const register unsigned short int THHSRTN4 = 20;
    sbit  THHSRTN4_bit at USBTMCON1.B20;
    const register unsigned short int THHSRTN5 = 21;
    sbit  THHSRTN5_bit at USBTMCON1.B21;
    const register unsigned short int THHSRTN6 = 22;
    sbit  THHSRTN6_bit at USBTMCON1.B22;
    const register unsigned short int THHSRTN7 = 23;
    sbit  THHSRTN7_bit at USBTMCON1.B23;
    const register unsigned short int THHSRTN8 = 24;
    sbit  THHSRTN8_bit at USBTMCON1.B24;
    const register unsigned short int THHSRTN9 = 25;
    sbit  THHSRTN9_bit at USBTMCON1.B25;
    const register unsigned short int THHSRTN10 = 26;
    sbit  THHSRTN10_bit at USBTMCON1.B26;
    const register unsigned short int THHSRTN11 = 27;
    sbit  THHSRTN11_bit at USBTMCON1.B27;
    const register unsigned short int THHSRTN12 = 28;
    sbit  THHSRTN12_bit at USBTMCON1.B28;
    const register unsigned short int THHSRTN13 = 29;
    sbit  THHSRTN13_bit at USBTMCON1.B29;
    const register unsigned short int THHSRTN14 = 30;
    sbit  THHSRTN14_bit at USBTMCON1.B30;
    const register unsigned short int THHSRTN15 = 31;
    sbit  THHSRTN15_bit at USBTMCON1.B31;
sfr unsigned long   volatile USBTMCON2        absolute 0xBF8E3348;
    const register unsigned short int THSBT0 = 0;
    sbit  THSBT0_bit at USBTMCON2.B0;
    const register unsigned short int THSBT1 = 1;
    sbit  THSBT1_bit at USBTMCON2.B1;
    const register unsigned short int THSBT2 = 2;
    sbit  THSBT2_bit at USBTMCON2.B2;
    const register unsigned short int THSBT3 = 3;
    sbit  THSBT3_bit at USBTMCON2.B3;
sfr unsigned long   volatile USBLPMR1         absolute 0xBF8E3360;
    const register unsigned short int LNKSTATE0 = 0;
    sbit  LNKSTATE0_bit at USBLPMR1.B0;
    const register unsigned short int LNKSTATE1 = 1;
    sbit  LNKSTATE1_bit at USBLPMR1.B1;
    const register unsigned short int LNKSTATE2 = 2;
    sbit  LNKSTATE2_bit at USBLPMR1.B2;
    const register unsigned short int LNKSTATE3 = 3;
    sbit  LNKSTATE3_bit at USBLPMR1.B3;
    const register unsigned short int HIRD0 = 4;
    sbit  HIRD0_bit at USBLPMR1.B4;
    const register unsigned short int HIRD1 = 5;
    sbit  HIRD1_bit at USBLPMR1.B5;
    const register unsigned short int HIRD2 = 6;
    sbit  HIRD2_bit at USBLPMR1.B6;
    const register unsigned short int HIRD3 = 7;
    sbit  HIRD3_bit at USBLPMR1.B7;
    const register unsigned short int RMTWAK = 8;
    sbit  RMTWAK_bit at USBLPMR1.B8;
    sbit  ENDPOINT0_USBLPMR1_bit at USBLPMR1.B12;
    sbit  ENDPOINT1_USBLPMR1_bit at USBLPMR1.B13;
    sbit  ENDPOINT2_USBLPMR1_bit at USBLPMR1.B14;
    sbit  ENDPOINT3_USBLPMR1_bit at USBLPMR1.B15;
    const register unsigned short int LPMXMT = 16;
    sbit  LPMXMT_bit at USBLPMR1.B16;
    const register unsigned short int LPMRES = 17;
    sbit  LPMRES_bit at USBLPMR1.B17;
    const register unsigned short int LPMEN0 = 18;
    sbit  LPMEN0_bit at USBLPMR1.B18;
    const register unsigned short int LPMEN1 = 19;
    sbit  LPMEN1_bit at USBLPMR1.B19;
    const register unsigned short int LPMNAK = 20;
    sbit  LPMNAK_bit at USBLPMR1.B20;
    const register unsigned short int LPMTOIE = 24;
    sbit  LPMTOIE_bit at USBLPMR1.B24;
    const register unsigned short int LPMSTIE = 25;
    sbit  LPMSTIE_bit at USBLPMR1.B25;
    const register unsigned short int LPMNYIE = 26;
    sbit  LPMNYIE_bit at USBLPMR1.B26;
    const register unsigned short int LPMACKIE = 27;
    sbit  LPMACKIE_bit at USBLPMR1.B27;
    const register unsigned short int LPMRESIE = 28;
    sbit  LPMRESIE_bit at USBLPMR1.B28;
    const register unsigned short int LPMERRIE = 29;
    sbit  LPMERRIE_bit at USBLPMR1.B29;
sfr unsigned long   volatile USBLMPR2         absolute 0xBF8E3364;
    const register unsigned short int LPMST = 0;
    sbit  LPMST_bit at USBLMPR2.B0;
    const register unsigned short int LPMNY = 1;
    sbit  LPMNY_bit at USBLMPR2.B1;
    const register unsigned short int LPMACK = 2;
    sbit  LPMACK_bit at USBLMPR2.B2;
    const register unsigned short int LPMNC = 3;
    sbit  LPMNC_bit at USBLMPR2.B3;
    sbit  LPMRES_USBLMPR2_bit at USBLMPR2.B4;
    const register unsigned short int LPMERR = 5;
    sbit  LPMERR_bit at USBLMPR2.B5;
    const register unsigned short int LPMFADDR0 = 8;
    sbit  LPMFADDR0_bit at USBLMPR2.B8;
    const register unsigned short int LPMFADDR1 = 9;
    sbit  LPMFADDR1_bit at USBLMPR2.B9;
    const register unsigned short int LPMFADDR2 = 10;
    sbit  LPMFADDR2_bit at USBLMPR2.B10;
    const register unsigned short int LPMFADDR3 = 11;
    sbit  LPMFADDR3_bit at USBLMPR2.B11;
    const register unsigned short int LPMFADDR4 = 12;
    sbit  LPMFADDR4_bit at USBLMPR2.B12;
    const register unsigned short int LPMFADDR5 = 13;
    sbit  LPMFADDR5_bit at USBLMPR2.B13;
    const register unsigned short int LPMFADDR6 = 14;
    sbit  LPMFADDR6_bit at USBLMPR2.B14;
sfr unsigned long   volatile USBLPMP2         absolute 0xBF8E3364;
    sbit  LPMST_USBLPMP2_bit at USBLPMP2.B0;
    sbit  LPMNY_USBLPMP2_bit at USBLPMP2.B1;
    sbit  LPMACK_USBLPMP2_bit at USBLPMP2.B2;
    sbit  LPMNC_USBLPMP2_bit at USBLPMP2.B3;
    sbit  LPMRES_USBLPMP2_bit at USBLPMP2.B4;
    sbit  LPMERR_USBLPMP2_bit at USBLPMP2.B5;
    sbit  LPMFADDR0_USBLPMP2_bit at USBLPMP2.B8;
    sbit  LPMFADDR1_USBLPMP2_bit at USBLPMP2.B9;
    sbit  LPMFADDR2_USBLPMP2_bit at USBLPMP2.B10;
    sbit  LPMFADDR3_USBLPMP2_bit at USBLPMP2.B11;
    sbit  LPMFADDR4_USBLPMP2_bit at USBLPMP2.B12;
    sbit  LPMFADDR5_USBLPMP2_bit at USBLPMP2.B13;
    sbit  LPMFADDR6_USBLPMP2_bit at USBLPMP2.B14;
sfr unsigned long   volatile RNGVER           absolute 0xBF8E6000;
    const register unsigned short int REVISION0 = 0;
    sbit  REVISION0_bit at RNGVER.B0;
    const register unsigned short int REVISION1 = 1;
    sbit  REVISION1_bit at RNGVER.B1;
    const register unsigned short int REVISION2 = 2;
    sbit  REVISION2_bit at RNGVER.B2;
    const register unsigned short int REVISION3 = 3;
    sbit  REVISION3_bit at RNGVER.B3;
    const register unsigned short int REVISION4 = 4;
    sbit  REVISION4_bit at RNGVER.B4;
    const register unsigned short int REVISION5 = 5;
    sbit  REVISION5_bit at RNGVER.B5;
    const register unsigned short int REVISION6 = 6;
    sbit  REVISION6_bit at RNGVER.B6;
    const register unsigned short int VERSION0 = 7;
    sbit  VERSION0_bit at RNGVER.B7;
    const register unsigned short int VERSION1 = 8;
    sbit  VERSION1_bit at RNGVER.B8;
    const register unsigned short int VERSION2 = 9;
    sbit  VERSION2_bit at RNGVER.B9;
    const register unsigned short int VERSION3 = 10;
    sbit  VERSION3_bit at RNGVER.B10;
    const register unsigned short int VERSION4 = 11;
    sbit  VERSION4_bit at RNGVER.B11;
    const register unsigned short int VERSION5 = 12;
    sbit  VERSION5_bit at RNGVER.B12;
    const register unsigned short int VERSION6 = 13;
    sbit  VERSION6_bit at RNGVER.B13;
    const register unsigned short int VERSION7 = 14;
    sbit  VERSION7_bit at RNGVER.B14;
    const register unsigned short int VERSION8 = 15;
    sbit  VERSION8_bit at RNGVER.B15;
    const register unsigned short int ID0 = 16;
    sbit  ID0_bit at RNGVER.B16;
    const register unsigned short int ID1 = 17;
    sbit  ID1_bit at RNGVER.B17;
    const register unsigned short int ID2 = 18;
    sbit  ID2_bit at RNGVER.B18;
    const register unsigned short int ID3 = 19;
    sbit  ID3_bit at RNGVER.B19;
    const register unsigned short int ID4 = 20;
    sbit  ID4_bit at RNGVER.B20;
    const register unsigned short int ID5 = 21;
    sbit  ID5_bit at RNGVER.B21;
    const register unsigned short int ID6 = 22;
    sbit  ID6_bit at RNGVER.B22;
    const register unsigned short int ID7 = 23;
    sbit  ID7_bit at RNGVER.B23;
    const register unsigned short int ID8 = 24;
    sbit  ID8_bit at RNGVER.B24;
    const register unsigned short int ID9 = 25;
    sbit  ID9_bit at RNGVER.B25;
    const register unsigned short int ID10 = 26;
    sbit  ID10_bit at RNGVER.B26;
    const register unsigned short int ID11 = 27;
    sbit  ID11_bit at RNGVER.B27;
    const register unsigned short int ID12 = 28;
    sbit  ID12_bit at RNGVER.B28;
    const register unsigned short int ID13 = 29;
    sbit  ID13_bit at RNGVER.B29;
    const register unsigned short int ID14 = 30;
    sbit  ID14_bit at RNGVER.B30;
    const register unsigned short int ID15 = 31;
    sbit  ID15_bit at RNGVER.B31;
sfr unsigned long   volatile RNGCON           absolute 0xBF8E6004;
    sbit  PLEN0_RNGCON_bit at RNGCON.B0;
    sbit  PLEN1_RNGCON_bit at RNGCON.B1;
    sbit  PLEN2_RNGCON_bit at RNGCON.B2;
    sbit  PLEN3_RNGCON_bit at RNGCON.B3;
    sbit  PLEN4_RNGCON_bit at RNGCON.B4;
    const register unsigned short int PLEN5 = 5;
    sbit  PLEN5_bit at RNGCON.B5;
    const register unsigned short int PLEN6 = 6;
    sbit  PLEN6_bit at RNGCON.B6;
    const register unsigned short int PLEN7 = 7;
    sbit  PLEN7_bit at RNGCON.B7;
    const register unsigned short int TRNGEN = 8;
    sbit  TRNGEN_bit at RNGCON.B8;
    const register unsigned short int PRNGEN = 9;
    sbit  PRNGEN_bit at RNGCON.B9;
    const register unsigned short int CONT = 10;
    sbit  CONT_bit at RNGCON.B10;
    const register unsigned short int LOAD = 12;
    sbit  LOAD_bit at RNGCON.B12;
sfr unsigned long   volatile RNGPOLY1         absolute 0xBF8E6008;
    const register unsigned short int POLY0 = 0;
    sbit  POLY0_bit at RNGPOLY1.B0;
    const register unsigned short int POLY1 = 1;
    sbit  POLY1_bit at RNGPOLY1.B1;
    const register unsigned short int POLY2 = 2;
    sbit  POLY2_bit at RNGPOLY1.B2;
    const register unsigned short int POLY3 = 3;
    sbit  POLY3_bit at RNGPOLY1.B3;
    const register unsigned short int POLY4 = 4;
    sbit  POLY4_bit at RNGPOLY1.B4;
    const register unsigned short int POLY5 = 5;
    sbit  POLY5_bit at RNGPOLY1.B5;
    const register unsigned short int POLY6 = 6;
    sbit  POLY6_bit at RNGPOLY1.B6;
    const register unsigned short int POLY7 = 7;
    sbit  POLY7_bit at RNGPOLY1.B7;
    const register unsigned short int POLY8 = 8;
    sbit  POLY8_bit at RNGPOLY1.B8;
    const register unsigned short int POLY9 = 9;
    sbit  POLY9_bit at RNGPOLY1.B9;
    const register unsigned short int POLY10 = 10;
    sbit  POLY10_bit at RNGPOLY1.B10;
    const register unsigned short int POLY11 = 11;
    sbit  POLY11_bit at RNGPOLY1.B11;
    const register unsigned short int POLY12 = 12;
    sbit  POLY12_bit at RNGPOLY1.B12;
    const register unsigned short int POLY13 = 13;
    sbit  POLY13_bit at RNGPOLY1.B13;
    const register unsigned short int POLY14 = 14;
    sbit  POLY14_bit at RNGPOLY1.B14;
    const register unsigned short int POLY15 = 15;
    sbit  POLY15_bit at RNGPOLY1.B15;
    const register unsigned short int POLY16 = 16;
    sbit  POLY16_bit at RNGPOLY1.B16;
    const register unsigned short int POLY17 = 17;
    sbit  POLY17_bit at RNGPOLY1.B17;
    const register unsigned short int POLY18 = 18;
    sbit  POLY18_bit at RNGPOLY1.B18;
    const register unsigned short int POLY19 = 19;
    sbit  POLY19_bit at RNGPOLY1.B19;
    const register unsigned short int POLY20 = 20;
    sbit  POLY20_bit at RNGPOLY1.B20;
    const register unsigned short int POLY21 = 21;
    sbit  POLY21_bit at RNGPOLY1.B21;
    const register unsigned short int POLY22 = 22;
    sbit  POLY22_bit at RNGPOLY1.B22;
    const register unsigned short int POLY23 = 23;
    sbit  POLY23_bit at RNGPOLY1.B23;
    const register unsigned short int POLY24 = 24;
    sbit  POLY24_bit at RNGPOLY1.B24;
    const register unsigned short int POLY25 = 25;
    sbit  POLY25_bit at RNGPOLY1.B25;
    const register unsigned short int POLY26 = 26;
    sbit  POLY26_bit at RNGPOLY1.B26;
    const register unsigned short int POLY27 = 27;
    sbit  POLY27_bit at RNGPOLY1.B27;
    const register unsigned short int POLY28 = 28;
    sbit  POLY28_bit at RNGPOLY1.B28;
    const register unsigned short int POLY29 = 29;
    sbit  POLY29_bit at RNGPOLY1.B29;
    const register unsigned short int POLY30 = 30;
    sbit  POLY30_bit at RNGPOLY1.B30;
    const register unsigned short int POLY31 = 31;
    sbit  POLY31_bit at RNGPOLY1.B31;
sfr unsigned long   volatile RNGPOLY2         absolute 0xBF8E600C;
    sbit  POLY0_RNGPOLY2_bit at RNGPOLY2.B0;
    sbit  POLY1_RNGPOLY2_bit at RNGPOLY2.B1;
    sbit  POLY2_RNGPOLY2_bit at RNGPOLY2.B2;
    sbit  POLY3_RNGPOLY2_bit at RNGPOLY2.B3;
    sbit  POLY4_RNGPOLY2_bit at RNGPOLY2.B4;
    sbit  POLY5_RNGPOLY2_bit at RNGPOLY2.B5;
    sbit  POLY6_RNGPOLY2_bit at RNGPOLY2.B6;
    sbit  POLY7_RNGPOLY2_bit at RNGPOLY2.B7;
    sbit  POLY8_RNGPOLY2_bit at RNGPOLY2.B8;
    sbit  POLY9_RNGPOLY2_bit at RNGPOLY2.B9;
    sbit  POLY10_RNGPOLY2_bit at RNGPOLY2.B10;
    sbit  POLY11_RNGPOLY2_bit at RNGPOLY2.B11;
    sbit  POLY12_RNGPOLY2_bit at RNGPOLY2.B12;
    sbit  POLY13_RNGPOLY2_bit at RNGPOLY2.B13;
    sbit  POLY14_RNGPOLY2_bit at RNGPOLY2.B14;
    sbit  POLY15_RNGPOLY2_bit at RNGPOLY2.B15;
    sbit  POLY16_RNGPOLY2_bit at RNGPOLY2.B16;
    sbit  POLY17_RNGPOLY2_bit at RNGPOLY2.B17;
    sbit  POLY18_RNGPOLY2_bit at RNGPOLY2.B18;
    sbit  POLY19_RNGPOLY2_bit at RNGPOLY2.B19;
    sbit  POLY20_RNGPOLY2_bit at RNGPOLY2.B20;
    sbit  POLY21_RNGPOLY2_bit at RNGPOLY2.B21;
    sbit  POLY22_RNGPOLY2_bit at RNGPOLY2.B22;
    sbit  POLY23_RNGPOLY2_bit at RNGPOLY2.B23;
    sbit  POLY24_RNGPOLY2_bit at RNGPOLY2.B24;
    sbit  POLY25_RNGPOLY2_bit at RNGPOLY2.B25;
    sbit  POLY26_RNGPOLY2_bit at RNGPOLY2.B26;
    sbit  POLY27_RNGPOLY2_bit at RNGPOLY2.B27;
    sbit  POLY28_RNGPOLY2_bit at RNGPOLY2.B28;
    sbit  POLY29_RNGPOLY2_bit at RNGPOLY2.B29;
    sbit  POLY30_RNGPOLY2_bit at RNGPOLY2.B30;
    sbit  POLY31_RNGPOLY2_bit at RNGPOLY2.B31;
sfr unsigned long   volatile RNGNUMGEN1       absolute 0xBF8E6010;
    const register unsigned short int RNG0 = 0;
    sbit  RNG0_bit at RNGNUMGEN1.B0;
    const register unsigned short int RNG1 = 1;
    sbit  RNG1_bit at RNGNUMGEN1.B1;
    const register unsigned short int RNG2 = 2;
    sbit  RNG2_bit at RNGNUMGEN1.B2;
    const register unsigned short int RNG3 = 3;
    sbit  RNG3_bit at RNGNUMGEN1.B3;
    const register unsigned short int RNG4 = 4;
    sbit  RNG4_bit at RNGNUMGEN1.B4;
    const register unsigned short int RNG5 = 5;
    sbit  RNG5_bit at RNGNUMGEN1.B5;
    const register unsigned short int RNG6 = 6;
    sbit  RNG6_bit at RNGNUMGEN1.B6;
    const register unsigned short int RNG7 = 7;
    sbit  RNG7_bit at RNGNUMGEN1.B7;
    const register unsigned short int RNG8 = 8;
    sbit  RNG8_bit at RNGNUMGEN1.B8;
    const register unsigned short int RNG9 = 9;
    sbit  RNG9_bit at RNGNUMGEN1.B9;
    const register unsigned short int RNG10 = 10;
    sbit  RNG10_bit at RNGNUMGEN1.B10;
    const register unsigned short int RNG11 = 11;
    sbit  RNG11_bit at RNGNUMGEN1.B11;
    const register unsigned short int RNG12 = 12;
    sbit  RNG12_bit at RNGNUMGEN1.B12;
    const register unsigned short int RNG13 = 13;
    sbit  RNG13_bit at RNGNUMGEN1.B13;
    const register unsigned short int RNG14 = 14;
    sbit  RNG14_bit at RNGNUMGEN1.B14;
    const register unsigned short int RNG15 = 15;
    sbit  RNG15_bit at RNGNUMGEN1.B15;
    const register unsigned short int RNG16 = 16;
    sbit  RNG16_bit at RNGNUMGEN1.B16;
    const register unsigned short int RNG17 = 17;
    sbit  RNG17_bit at RNGNUMGEN1.B17;
    const register unsigned short int RNG18 = 18;
    sbit  RNG18_bit at RNGNUMGEN1.B18;
    const register unsigned short int RNG19 = 19;
    sbit  RNG19_bit at RNGNUMGEN1.B19;
    const register unsigned short int RNG20 = 20;
    sbit  RNG20_bit at RNGNUMGEN1.B20;
    const register unsigned short int RNG21 = 21;
    sbit  RNG21_bit at RNGNUMGEN1.B21;
    const register unsigned short int RNG22 = 22;
    sbit  RNG22_bit at RNGNUMGEN1.B22;
    const register unsigned short int RNG23 = 23;
    sbit  RNG23_bit at RNGNUMGEN1.B23;
    const register unsigned short int RNG24 = 24;
    sbit  RNG24_bit at RNGNUMGEN1.B24;
    const register unsigned short int RNG25 = 25;
    sbit  RNG25_bit at RNGNUMGEN1.B25;
    const register unsigned short int RNG26 = 26;
    sbit  RNG26_bit at RNGNUMGEN1.B26;
    const register unsigned short int RNG27 = 27;
    sbit  RNG27_bit at RNGNUMGEN1.B27;
    const register unsigned short int RNG28 = 28;
    sbit  RNG28_bit at RNGNUMGEN1.B28;
    const register unsigned short int RNG29 = 29;
    sbit  RNG29_bit at RNGNUMGEN1.B29;
    const register unsigned short int RNG30 = 30;
    sbit  RNG30_bit at RNGNUMGEN1.B30;
    const register unsigned short int RNG31 = 31;
    sbit  RNG31_bit at RNGNUMGEN1.B31;
sfr unsigned long   volatile RNGNUMGEN2       absolute 0xBF8E6014;
    sbit  RNG0_RNGNUMGEN2_bit at RNGNUMGEN2.B0;
    sbit  RNG1_RNGNUMGEN2_bit at RNGNUMGEN2.B1;
    sbit  RNG2_RNGNUMGEN2_bit at RNGNUMGEN2.B2;
    sbit  RNG3_RNGNUMGEN2_bit at RNGNUMGEN2.B3;
    sbit  RNG4_RNGNUMGEN2_bit at RNGNUMGEN2.B4;
    sbit  RNG5_RNGNUMGEN2_bit at RNGNUMGEN2.B5;
    sbit  RNG6_RNGNUMGEN2_bit at RNGNUMGEN2.B6;
    sbit  RNG7_RNGNUMGEN2_bit at RNGNUMGEN2.B7;
    sbit  RNG8_RNGNUMGEN2_bit at RNGNUMGEN2.B8;
    sbit  RNG9_RNGNUMGEN2_bit at RNGNUMGEN2.B9;
    sbit  RNG10_RNGNUMGEN2_bit at RNGNUMGEN2.B10;
    sbit  RNG11_RNGNUMGEN2_bit at RNGNUMGEN2.B11;
    sbit  RNG12_RNGNUMGEN2_bit at RNGNUMGEN2.B12;
    sbit  RNG13_RNGNUMGEN2_bit at RNGNUMGEN2.B13;
    sbit  RNG14_RNGNUMGEN2_bit at RNGNUMGEN2.B14;
    sbit  RNG15_RNGNUMGEN2_bit at RNGNUMGEN2.B15;
    sbit  RNG16_RNGNUMGEN2_bit at RNGNUMGEN2.B16;
    sbit  RNG17_RNGNUMGEN2_bit at RNGNUMGEN2.B17;
    sbit  RNG18_RNGNUMGEN2_bit at RNGNUMGEN2.B18;
    sbit  RNG19_RNGNUMGEN2_bit at RNGNUMGEN2.B19;
    sbit  RNG20_RNGNUMGEN2_bit at RNGNUMGEN2.B20;
    sbit  RNG21_RNGNUMGEN2_bit at RNGNUMGEN2.B21;
    sbit  RNG22_RNGNUMGEN2_bit at RNGNUMGEN2.B22;
    sbit  RNG23_RNGNUMGEN2_bit at RNGNUMGEN2.B23;
    sbit  RNG24_RNGNUMGEN2_bit at RNGNUMGEN2.B24;
    sbit  RNG25_RNGNUMGEN2_bit at RNGNUMGEN2.B25;
    sbit  RNG26_RNGNUMGEN2_bit at RNGNUMGEN2.B26;
    sbit  RNG27_RNGNUMGEN2_bit at RNGNUMGEN2.B27;
    sbit  RNG28_RNGNUMGEN2_bit at RNGNUMGEN2.B28;
    sbit  RNG29_RNGNUMGEN2_bit at RNGNUMGEN2.B29;
    sbit  RNG30_RNGNUMGEN2_bit at RNGNUMGEN2.B30;
    sbit  RNG31_RNGNUMGEN2_bit at RNGNUMGEN2.B31;
sfr unsigned long   volatile RNGSEED1         absolute 0xBF8E6018;
    const register unsigned short int SEED0 = 0;
    sbit  SEED0_bit at RNGSEED1.B0;
    const register unsigned short int SEED1 = 1;
    sbit  SEED1_bit at RNGSEED1.B1;
    const register unsigned short int SEED2 = 2;
    sbit  SEED2_bit at RNGSEED1.B2;
    const register unsigned short int SEED3 = 3;
    sbit  SEED3_bit at RNGSEED1.B3;
    const register unsigned short int SEED4 = 4;
    sbit  SEED4_bit at RNGSEED1.B4;
    const register unsigned short int SEED5 = 5;
    sbit  SEED5_bit at RNGSEED1.B5;
    const register unsigned short int SEED6 = 6;
    sbit  SEED6_bit at RNGSEED1.B6;
    const register unsigned short int SEED7 = 7;
    sbit  SEED7_bit at RNGSEED1.B7;
    const register unsigned short int SEED8 = 8;
    sbit  SEED8_bit at RNGSEED1.B8;
    const register unsigned short int SEED9 = 9;
    sbit  SEED9_bit at RNGSEED1.B9;
    const register unsigned short int SEED10 = 10;
    sbit  SEED10_bit at RNGSEED1.B10;
    const register unsigned short int SEED11 = 11;
    sbit  SEED11_bit at RNGSEED1.B11;
    const register unsigned short int SEED12 = 12;
    sbit  SEED12_bit at RNGSEED1.B12;
    const register unsigned short int SEED13 = 13;
    sbit  SEED13_bit at RNGSEED1.B13;
    const register unsigned short int SEED14 = 14;
    sbit  SEED14_bit at RNGSEED1.B14;
    const register unsigned short int SEED15 = 15;
    sbit  SEED15_bit at RNGSEED1.B15;
    const register unsigned short int SEED16 = 16;
    sbit  SEED16_bit at RNGSEED1.B16;
    const register unsigned short int SEED17 = 17;
    sbit  SEED17_bit at RNGSEED1.B17;
    const register unsigned short int SEED18 = 18;
    sbit  SEED18_bit at RNGSEED1.B18;
    const register unsigned short int SEED19 = 19;
    sbit  SEED19_bit at RNGSEED1.B19;
    const register unsigned short int SEED20 = 20;
    sbit  SEED20_bit at RNGSEED1.B20;
    const register unsigned short int SEED21 = 21;
    sbit  SEED21_bit at RNGSEED1.B21;
    const register unsigned short int SEED22 = 22;
    sbit  SEED22_bit at RNGSEED1.B22;
    const register unsigned short int SEED23 = 23;
    sbit  SEED23_bit at RNGSEED1.B23;
    const register unsigned short int SEED24 = 24;
    sbit  SEED24_bit at RNGSEED1.B24;
    const register unsigned short int SEED25 = 25;
    sbit  SEED25_bit at RNGSEED1.B25;
    const register unsigned short int SEED26 = 26;
    sbit  SEED26_bit at RNGSEED1.B26;
    const register unsigned short int SEED27 = 27;
    sbit  SEED27_bit at RNGSEED1.B27;
    const register unsigned short int SEED28 = 28;
    sbit  SEED28_bit at RNGSEED1.B28;
    const register unsigned short int SEED29 = 29;
    sbit  SEED29_bit at RNGSEED1.B29;
    const register unsigned short int SEED30 = 30;
    sbit  SEED30_bit at RNGSEED1.B30;
    const register unsigned short int SEED31 = 31;
    sbit  SEED31_bit at RNGSEED1.B31;
sfr unsigned long   volatile RNGSEED2         absolute 0xBF8E601C;
    sbit  SEED0_RNGSEED2_bit at RNGSEED2.B0;
    sbit  SEED1_RNGSEED2_bit at RNGSEED2.B1;
    sbit  SEED2_RNGSEED2_bit at RNGSEED2.B2;
    sbit  SEED3_RNGSEED2_bit at RNGSEED2.B3;
    sbit  SEED4_RNGSEED2_bit at RNGSEED2.B4;
    sbit  SEED5_RNGSEED2_bit at RNGSEED2.B5;
    sbit  SEED6_RNGSEED2_bit at RNGSEED2.B6;
    sbit  SEED7_RNGSEED2_bit at RNGSEED2.B7;
    sbit  SEED8_RNGSEED2_bit at RNGSEED2.B8;
    sbit  SEED9_RNGSEED2_bit at RNGSEED2.B9;
    sbit  SEED10_RNGSEED2_bit at RNGSEED2.B10;
    sbit  SEED11_RNGSEED2_bit at RNGSEED2.B11;
    sbit  SEED12_RNGSEED2_bit at RNGSEED2.B12;
    sbit  SEED13_RNGSEED2_bit at RNGSEED2.B13;
    sbit  SEED14_RNGSEED2_bit at RNGSEED2.B14;
    sbit  SEED15_RNGSEED2_bit at RNGSEED2.B15;
    sbit  SEED16_RNGSEED2_bit at RNGSEED2.B16;
    sbit  SEED17_RNGSEED2_bit at RNGSEED2.B17;
    sbit  SEED18_RNGSEED2_bit at RNGSEED2.B18;
    sbit  SEED19_RNGSEED2_bit at RNGSEED2.B19;
    sbit  SEED20_RNGSEED2_bit at RNGSEED2.B20;
    sbit  SEED21_RNGSEED2_bit at RNGSEED2.B21;
    sbit  SEED22_RNGSEED2_bit at RNGSEED2.B22;
    sbit  SEED23_RNGSEED2_bit at RNGSEED2.B23;
    sbit  SEED24_RNGSEED2_bit at RNGSEED2.B24;
    sbit  SEED25_RNGSEED2_bit at RNGSEED2.B25;
    sbit  SEED26_RNGSEED2_bit at RNGSEED2.B26;
    sbit  SEED27_RNGSEED2_bit at RNGSEED2.B27;
    sbit  SEED28_RNGSEED2_bit at RNGSEED2.B28;
    sbit  SEED29_RNGSEED2_bit at RNGSEED2.B29;
    sbit  SEED30_RNGSEED2_bit at RNGSEED2.B30;
    sbit  SEED31_RNGSEED2_bit at RNGSEED2.B31;
sfr unsigned long   volatile RNGCNT           absolute 0xBF8E6020;
    const register unsigned short int RCNT0 = 0;
    sbit  RCNT0_bit at RNGCNT.B0;
    const register unsigned short int RCNT1 = 1;
    sbit  RCNT1_bit at RNGCNT.B1;
    const register unsigned short int RCNT2 = 2;
    sbit  RCNT2_bit at RNGCNT.B2;
    const register unsigned short int RCNT3 = 3;
    sbit  RCNT3_bit at RNGCNT.B3;
    const register unsigned short int RCNT4 = 4;
    sbit  RCNT4_bit at RNGCNT.B4;
    const register unsigned short int RCNT5 = 5;
    sbit  RCNT5_bit at RNGCNT.B5;
    const register unsigned short int RCNT6 = 6;
    sbit  RCNT6_bit at RNGCNT.B6;
sfr unsigned long   volatile SBFLAG           absolute 0xBF8F0510;
    const register unsigned short int T0PGV = 0;
    sbit  T0PGV_bit at SBFLAG.B0;
    const register unsigned short int T1PGV = 1;
    sbit  T1PGV_bit at SBFLAG.B1;
    const register unsigned short int T2PGV = 2;
    sbit  T2PGV_bit at SBFLAG.B2;
    const register unsigned short int T3PGV = 3;
    sbit  T3PGV_bit at SBFLAG.B3;
    const register unsigned short int T4PGV = 4;
    sbit  T4PGV_bit at SBFLAG.B4;
    const register unsigned short int T5PGV = 5;
    sbit  T5PGV_bit at SBFLAG.B5;
    const register unsigned short int T6PGV = 6;
    sbit  T6PGV_bit at SBFLAG.B6;
    const register unsigned short int T7PGV = 7;
    sbit  T7PGV_bit at SBFLAG.B7;
    const register unsigned short int T8PGV = 8;
    sbit  T8PGV_bit at SBFLAG.B8;
    const register unsigned short int T9PGV = 9;
    sbit  T9PGV_bit at SBFLAG.B9;
    const register unsigned short int T10PGV = 10;
    sbit  T10PGV_bit at SBFLAG.B10;
    const register unsigned short int T11PGV = 11;
    sbit  T11PGV_bit at SBFLAG.B11;
    const register unsigned short int T12PGV = 12;
    sbit  T12PGV_bit at SBFLAG.B12;
    const register unsigned short int T13PGV = 13;
    sbit  T13PGV_bit at SBFLAG.B13;
sfr unsigned long   volatile SBT0ELOG1        absolute 0xBF8F8020;
    const register unsigned short int CMD0_ = 0;
    sbit  CMD0_bit at SBT0ELOG1.B0;
    const register unsigned short int CMD1_ = 1;
    sbit  CMD1_bit at SBT0ELOG1.B1;
    const register unsigned short int CMD2 = 2;
    sbit  CMD2_bit at SBT0ELOG1.B2;
    const register unsigned short int REGION0 = 4;
    sbit  REGION0_bit at SBT0ELOG1.B4;
    const register unsigned short int REGION1 = 5;
    sbit  REGION1_bit at SBT0ELOG1.B5;
    const register unsigned short int REGION2 = 6;
    sbit  REGION2_bit at SBT0ELOG1.B6;
    const register unsigned short int REGION3 = 7;
    sbit  REGION3_bit at SBT0ELOG1.B7;
    const register unsigned short int INITID0 = 8;
    sbit  INITID0_bit at SBT0ELOG1.B8;
    const register unsigned short int INITID1 = 9;
    sbit  INITID1_bit at SBT0ELOG1.B9;
    const register unsigned short int INITID2 = 10;
    sbit  INITID2_bit at SBT0ELOG1.B10;
    const register unsigned short int INITID3 = 11;
    sbit  INITID3_bit at SBT0ELOG1.B11;
    const register unsigned short int INITID4 = 12;
    sbit  INITID4_bit at SBT0ELOG1.B12;
    const register unsigned short int INITID5 = 13;
    sbit  INITID5_bit at SBT0ELOG1.B13;
    const register unsigned short int INITID6 = 14;
    sbit  INITID6_bit at SBT0ELOG1.B14;
    const register unsigned short int INITID7 = 15;
    sbit  INITID7_bit at SBT0ELOG1.B15;
    const register unsigned short int CODE0 = 24;
    sbit  CODE0_bit at SBT0ELOG1.B24;
    const register unsigned short int CODE1 = 25;
    sbit  CODE1_bit at SBT0ELOG1.B25;
    const register unsigned short int CODE2 = 26;
    sbit  CODE2_bit at SBT0ELOG1.B26;
    const register unsigned short int CODE3 = 27;
    sbit  CODE3_bit at SBT0ELOG1.B27;
    const register unsigned short int MULTI = 31;
    sbit  MULTI_bit at SBT0ELOG1.B31;
sfr unsigned long   volatile SBT0ELOG2        absolute 0xBF8F8024;
    const register unsigned short int GROUP0 = 0;
    sbit  GROUP0_bit at SBT0ELOG2.B0;
    const register unsigned short int GROUP1 = 1;
    sbit  GROUP1_bit at SBT0ELOG2.B1;
sfr unsigned long   volatile SBT0ECON         absolute 0xBF8F8028;
    const register unsigned short int ERRP = 24;
    sbit  ERRP_bit at SBT0ECON.B24;
sfr unsigned long   volatile SBT0ECLRS        absolute 0xBF8F8030;
    const register unsigned short int CLEAR_ = 0;
    sbit  CLEAR_bit at SBT0ECLRS.B0;
sfr unsigned long   volatile SBT0ECLRM        absolute 0xBF8F8038;
    sbit  CLEAR_SBT0ECLRM_bit at SBT0ECLRM.B0;
sfr unsigned long   volatile SBT0REG0         absolute 0xBF8F8040;
    const register unsigned short int SIZE0 = 3;
    sbit  SIZE0_bit at SBT0REG0.B3;
    const register unsigned short int SIZE1 = 4;
    sbit  SIZE1_bit at SBT0REG0.B4;
    const register unsigned short int SIZE2 = 5;
    sbit  SIZE2_bit at SBT0REG0.B5;
    const register unsigned short int SIZE3 = 6;
    sbit  SIZE3_bit at SBT0REG0.B6;
    const register unsigned short int SIZE4 = 7;
    sbit  SIZE4_bit at SBT0REG0.B7;
    const register unsigned short int PRI = 9;
    sbit  PRI_bit at SBT0REG0.B9;
    const register unsigned short int BASE0 = 10;
    sbit  BASE0_bit at SBT0REG0.B10;
    const register unsigned short int BASE1 = 11;
    sbit  BASE1_bit at SBT0REG0.B11;
    const register unsigned short int BASE2 = 12;
    sbit  BASE2_bit at SBT0REG0.B12;
    const register unsigned short int BASE3 = 13;
    sbit  BASE3_bit at SBT0REG0.B13;
    const register unsigned short int BASE4 = 14;
    sbit  BASE4_bit at SBT0REG0.B14;
    const register unsigned short int BASE5 = 15;
    sbit  BASE5_bit at SBT0REG0.B15;
    const register unsigned short int BASE6 = 16;
    sbit  BASE6_bit at SBT0REG0.B16;
    const register unsigned short int BASE7 = 17;
    sbit  BASE7_bit at SBT0REG0.B17;
    const register unsigned short int BASE8 = 18;
    sbit  BASE8_bit at SBT0REG0.B18;
    const register unsigned short int BASE9 = 19;
    sbit  BASE9_bit at SBT0REG0.B19;
    const register unsigned short int BASE10 = 20;
    sbit  BASE10_bit at SBT0REG0.B20;
    const register unsigned short int BASE11 = 21;
    sbit  BASE11_bit at SBT0REG0.B21;
    const register unsigned short int BASE12 = 22;
    sbit  BASE12_bit at SBT0REG0.B22;
    const register unsigned short int BASE13 = 23;
    sbit  BASE13_bit at SBT0REG0.B23;
    const register unsigned short int BASE14 = 24;
    sbit  BASE14_bit at SBT0REG0.B24;
    const register unsigned short int BASE15 = 25;
    sbit  BASE15_bit at SBT0REG0.B25;
    const register unsigned short int BASE16 = 26;
    sbit  BASE16_bit at SBT0REG0.B26;
    const register unsigned short int BASE17 = 27;
    sbit  BASE17_bit at SBT0REG0.B27;
    const register unsigned short int BASE18 = 28;
    sbit  BASE18_bit at SBT0REG0.B28;
    const register unsigned short int BASE19 = 29;
    sbit  BASE19_bit at SBT0REG0.B29;
    const register unsigned short int BASE20 = 30;
    sbit  BASE20_bit at SBT0REG0.B30;
    const register unsigned short int BASE21 = 31;
    sbit  BASE21_bit at SBT0REG0.B31;
sfr unsigned long   volatile SBT0RD0          absolute 0xBF8F8050;
    sbit  GROUP0_SBT0RD0_bit at SBT0RD0.B0;
    sbit  GROUP1_SBT0RD0_bit at SBT0RD0.B1;
    const register unsigned short int GROUP2 = 2;
    sbit  GROUP2_bit at SBT0RD0.B2;
    const register unsigned short int GROUP3 = 3;
    sbit  GROUP3_bit at SBT0RD0.B3;
sfr unsigned long   volatile SBT0WR0          absolute 0xBF8F8058;
    sbit  GROUP0_SBT0WR0_bit at SBT0WR0.B0;
    sbit  GROUP1_SBT0WR0_bit at SBT0WR0.B1;
    sbit  GROUP2_SBT0WR0_bit at SBT0WR0.B2;
    sbit  GROUP3_SBT0WR0_bit at SBT0WR0.B3;
sfr unsigned long   volatile SBT0REG1         absolute 0xBF8F8060;
    sbit  SIZE0_SBT0REG1_bit at SBT0REG1.B3;
    sbit  SIZE1_SBT0REG1_bit at SBT0REG1.B4;
    sbit  SIZE2_SBT0REG1_bit at SBT0REG1.B5;
    sbit  SIZE3_SBT0REG1_bit at SBT0REG1.B6;
    sbit  SIZE4_SBT0REG1_bit at SBT0REG1.B7;
    sbit  PRI_SBT0REG1_bit at SBT0REG1.B9;
    sbit  BASE0_SBT0REG1_bit at SBT0REG1.B10;
    sbit  BASE1_SBT0REG1_bit at SBT0REG1.B11;
    sbit  BASE2_SBT0REG1_bit at SBT0REG1.B12;
    sbit  BASE3_SBT0REG1_bit at SBT0REG1.B13;
    sbit  BASE4_SBT0REG1_bit at SBT0REG1.B14;
    sbit  BASE5_SBT0REG1_bit at SBT0REG1.B15;
    sbit  BASE6_SBT0REG1_bit at SBT0REG1.B16;
    sbit  BASE7_SBT0REG1_bit at SBT0REG1.B17;
    sbit  BASE8_SBT0REG1_bit at SBT0REG1.B18;
    sbit  BASE9_SBT0REG1_bit at SBT0REG1.B19;
    sbit  BASE10_SBT0REG1_bit at SBT0REG1.B20;
    sbit  BASE11_SBT0REG1_bit at SBT0REG1.B21;
    sbit  BASE12_SBT0REG1_bit at SBT0REG1.B22;
    sbit  BASE13_SBT0REG1_bit at SBT0REG1.B23;
    sbit  BASE14_SBT0REG1_bit at SBT0REG1.B24;
    sbit  BASE15_SBT0REG1_bit at SBT0REG1.B25;
    sbit  BASE16_SBT0REG1_bit at SBT0REG1.B26;
    sbit  BASE17_SBT0REG1_bit at SBT0REG1.B27;
    sbit  BASE18_SBT0REG1_bit at SBT0REG1.B28;
    sbit  BASE19_SBT0REG1_bit at SBT0REG1.B29;
    sbit  BASE20_SBT0REG1_bit at SBT0REG1.B30;
    sbit  BASE21_SBT0REG1_bit at SBT0REG1.B31;
sfr unsigned long   volatile SBT0RD1          absolute 0xBF8F8070;
    sbit  GROUP0_SBT0RD1_bit at SBT0RD1.B0;
    sbit  GROUP1_SBT0RD1_bit at SBT0RD1.B1;
    sbit  GROUP2_SBT0RD1_bit at SBT0RD1.B2;
    sbit  GROUP3_SBT0RD1_bit at SBT0RD1.B3;
sfr unsigned long   volatile SBT0WR1          absolute 0xBF8F8078;
    sbit  GROUP0_SBT0WR1_bit at SBT0WR1.B0;
    sbit  GROUP1_SBT0WR1_bit at SBT0WR1.B1;
    sbit  GROUP2_SBT0WR1_bit at SBT0WR1.B2;
    sbit  GROUP3_SBT0WR1_bit at SBT0WR1.B3;
sfr unsigned long   volatile SBT1ELOG1        absolute 0xBF8F8420;
    sbit  CMD0_SBT1ELOG1_bit at SBT1ELOG1.B0;
    sbit  CMD1_SBT1ELOG1_bit at SBT1ELOG1.B1;
    sbit  CMD2_SBT1ELOG1_bit at SBT1ELOG1.B2;
    sbit  REGION0_SBT1ELOG1_bit at SBT1ELOG1.B4;
    sbit  REGION1_SBT1ELOG1_bit at SBT1ELOG1.B5;
    sbit  REGION2_SBT1ELOG1_bit at SBT1ELOG1.B6;
    sbit  REGION3_SBT1ELOG1_bit at SBT1ELOG1.B7;
    sbit  INITID0_SBT1ELOG1_bit at SBT1ELOG1.B8;
    sbit  INITID1_SBT1ELOG1_bit at SBT1ELOG1.B9;
    sbit  INITID2_SBT1ELOG1_bit at SBT1ELOG1.B10;
    sbit  INITID3_SBT1ELOG1_bit at SBT1ELOG1.B11;
    sbit  INITID4_SBT1ELOG1_bit at SBT1ELOG1.B12;
    sbit  INITID5_SBT1ELOG1_bit at SBT1ELOG1.B13;
    sbit  INITID6_SBT1ELOG1_bit at SBT1ELOG1.B14;
    sbit  INITID7_SBT1ELOG1_bit at SBT1ELOG1.B15;
    sbit  CODE0_SBT1ELOG1_bit at SBT1ELOG1.B24;
    sbit  CODE1_SBT1ELOG1_bit at SBT1ELOG1.B25;
    sbit  CODE2_SBT1ELOG1_bit at SBT1ELOG1.B26;
    sbit  CODE3_SBT1ELOG1_bit at SBT1ELOG1.B27;
    sbit  MULTI_SBT1ELOG1_bit at SBT1ELOG1.B31;
sfr unsigned long   volatile SBT1ELOG2        absolute 0xBF8F8424;
    sbit  GROUP0_SBT1ELOG2_bit at SBT1ELOG2.B0;
    sbit  GROUP1_SBT1ELOG2_bit at SBT1ELOG2.B1;
sfr unsigned long   volatile SBT1ECON         absolute 0xBF8F8428;
    sbit  ERRP_SBT1ECON_bit at SBT1ECON.B24;
sfr unsigned long   volatile SBT1ECLRS        absolute 0xBF8F8430;
    sbit  CLEAR_SBT1ECLRS_bit at SBT1ECLRS.B0;
sfr unsigned long   volatile SBT1ECLRM        absolute 0xBF8F8438;
    sbit  CLEAR_SBT1ECLRM_bit at SBT1ECLRM.B0;
sfr unsigned long   volatile SBT1REG0         absolute 0xBF8F8440;
    sbit  SIZE0_SBT1REG0_bit at SBT1REG0.B3;
    sbit  SIZE1_SBT1REG0_bit at SBT1REG0.B4;
    sbit  SIZE2_SBT1REG0_bit at SBT1REG0.B5;
    sbit  SIZE3_SBT1REG0_bit at SBT1REG0.B6;
    sbit  SIZE4_SBT1REG0_bit at SBT1REG0.B7;
    sbit  PRI_SBT1REG0_bit at SBT1REG0.B9;
    sbit  BASE0_SBT1REG0_bit at SBT1REG0.B10;
    sbit  BASE1_SBT1REG0_bit at SBT1REG0.B11;
    sbit  BASE2_SBT1REG0_bit at SBT1REG0.B12;
    sbit  BASE3_SBT1REG0_bit at SBT1REG0.B13;
    sbit  BASE4_SBT1REG0_bit at SBT1REG0.B14;
    sbit  BASE5_SBT1REG0_bit at SBT1REG0.B15;
    sbit  BASE6_SBT1REG0_bit at SBT1REG0.B16;
    sbit  BASE7_SBT1REG0_bit at SBT1REG0.B17;
    sbit  BASE8_SBT1REG0_bit at SBT1REG0.B18;
    sbit  BASE9_SBT1REG0_bit at SBT1REG0.B19;
    sbit  BASE10_SBT1REG0_bit at SBT1REG0.B20;
    sbit  BASE11_SBT1REG0_bit at SBT1REG0.B21;
    sbit  BASE12_SBT1REG0_bit at SBT1REG0.B22;
    sbit  BASE13_SBT1REG0_bit at SBT1REG0.B23;
    sbit  BASE14_SBT1REG0_bit at SBT1REG0.B24;
    sbit  BASE15_SBT1REG0_bit at SBT1REG0.B25;
    sbit  BASE16_SBT1REG0_bit at SBT1REG0.B26;
    sbit  BASE17_SBT1REG0_bit at SBT1REG0.B27;
    sbit  BASE18_SBT1REG0_bit at SBT1REG0.B28;
    sbit  BASE19_SBT1REG0_bit at SBT1REG0.B29;
    sbit  BASE20_SBT1REG0_bit at SBT1REG0.B30;
    sbit  BASE21_SBT1REG0_bit at SBT1REG0.B31;
sfr unsigned long   volatile SBT1RD0          absolute 0xBF8F8450;
    sbit  GROUP0_SBT1RD0_bit at SBT1RD0.B0;
    sbit  GROUP1_SBT1RD0_bit at SBT1RD0.B1;
    sbit  GROUP2_SBT1RD0_bit at SBT1RD0.B2;
    sbit  GROUP3_SBT1RD0_bit at SBT1RD0.B3;
sfr unsigned long   volatile SBT1WR0          absolute 0xBF8F8458;
    sbit  GROUP0_SBT1WR0_bit at SBT1WR0.B0;
    sbit  GROUP1_SBT1WR0_bit at SBT1WR0.B1;
    sbit  GROUP2_SBT1WR0_bit at SBT1WR0.B2;
    sbit  GROUP3_SBT1WR0_bit at SBT1WR0.B3;
sfr unsigned long   volatile SBT1REG2         absolute 0xBF8F8480;
    sbit  SIZE0_SBT1REG2_bit at SBT1REG2.B3;
    sbit  SIZE1_SBT1REG2_bit at SBT1REG2.B4;
    sbit  SIZE2_SBT1REG2_bit at SBT1REG2.B5;
    sbit  SIZE3_SBT1REG2_bit at SBT1REG2.B6;
    sbit  SIZE4_SBT1REG2_bit at SBT1REG2.B7;
    sbit  PRI_SBT1REG2_bit at SBT1REG2.B9;
    sbit  BASE0_SBT1REG2_bit at SBT1REG2.B10;
    sbit  BASE1_SBT1REG2_bit at SBT1REG2.B11;
    sbit  BASE2_SBT1REG2_bit at SBT1REG2.B12;
    sbit  BASE3_SBT1REG2_bit at SBT1REG2.B13;
    sbit  BASE4_SBT1REG2_bit at SBT1REG2.B14;
    sbit  BASE5_SBT1REG2_bit at SBT1REG2.B15;
    sbit  BASE6_SBT1REG2_bit at SBT1REG2.B16;
    sbit  BASE7_SBT1REG2_bit at SBT1REG2.B17;
    sbit  BASE8_SBT1REG2_bit at SBT1REG2.B18;
    sbit  BASE9_SBT1REG2_bit at SBT1REG2.B19;
    sbit  BASE10_SBT1REG2_bit at SBT1REG2.B20;
    sbit  BASE11_SBT1REG2_bit at SBT1REG2.B21;
    sbit  BASE12_SBT1REG2_bit at SBT1REG2.B22;
    sbit  BASE13_SBT1REG2_bit at SBT1REG2.B23;
    sbit  BASE14_SBT1REG2_bit at SBT1REG2.B24;
    sbit  BASE15_SBT1REG2_bit at SBT1REG2.B25;
    sbit  BASE16_SBT1REG2_bit at SBT1REG2.B26;
    sbit  BASE17_SBT1REG2_bit at SBT1REG2.B27;
    sbit  BASE18_SBT1REG2_bit at SBT1REG2.B28;
    sbit  BASE19_SBT1REG2_bit at SBT1REG2.B29;
    sbit  BASE20_SBT1REG2_bit at SBT1REG2.B30;
    sbit  BASE21_SBT1REG2_bit at SBT1REG2.B31;
sfr unsigned long   volatile SBT1RD2          absolute 0xBF8F8490;
    sbit  GROUP0_SBT1RD2_bit at SBT1RD2.B0;
    sbit  GROUP1_SBT1RD2_bit at SBT1RD2.B1;
    sbit  GROUP2_SBT1RD2_bit at SBT1RD2.B2;
    sbit  GROUP3_SBT1RD2_bit at SBT1RD2.B3;
sfr unsigned long   volatile SBT1WR2          absolute 0xBF8F8498;
    sbit  GROUP0_SBT1WR2_bit at SBT1WR2.B0;
    sbit  GROUP1_SBT1WR2_bit at SBT1WR2.B1;
    sbit  GROUP2_SBT1WR2_bit at SBT1WR2.B2;
    sbit  GROUP3_SBT1WR2_bit at SBT1WR2.B3;
sfr unsigned long   volatile SBT1REG3         absolute 0xBF8F84A0;
    sbit  SIZE0_SBT1REG3_bit at SBT1REG3.B3;
    sbit  SIZE1_SBT1REG3_bit at SBT1REG3.B4;
    sbit  SIZE2_SBT1REG3_bit at SBT1REG3.B5;
    sbit  SIZE3_SBT1REG3_bit at SBT1REG3.B6;
    sbit  SIZE4_SBT1REG3_bit at SBT1REG3.B7;
    sbit  PRI_SBT1REG3_bit at SBT1REG3.B9;
    sbit  BASE0_SBT1REG3_bit at SBT1REG3.B10;
    sbit  BASE1_SBT1REG3_bit at SBT1REG3.B11;
    sbit  BASE2_SBT1REG3_bit at SBT1REG3.B12;
    sbit  BASE3_SBT1REG3_bit at SBT1REG3.B13;
    sbit  BASE4_SBT1REG3_bit at SBT1REG3.B14;
    sbit  BASE5_SBT1REG3_bit at SBT1REG3.B15;
    sbit  BASE6_SBT1REG3_bit at SBT1REG3.B16;
    sbit  BASE7_SBT1REG3_bit at SBT1REG3.B17;
    sbit  BASE8_SBT1REG3_bit at SBT1REG3.B18;
    sbit  BASE9_SBT1REG3_bit at SBT1REG3.B19;
    sbit  BASE10_SBT1REG3_bit at SBT1REG3.B20;
    sbit  BASE11_SBT1REG3_bit at SBT1REG3.B21;
    sbit  BASE12_SBT1REG3_bit at SBT1REG3.B22;
    sbit  BASE13_SBT1REG3_bit at SBT1REG3.B23;
    sbit  BASE14_SBT1REG3_bit at SBT1REG3.B24;
    sbit  BASE15_SBT1REG3_bit at SBT1REG3.B25;
    sbit  BASE16_SBT1REG3_bit at SBT1REG3.B26;
    sbit  BASE17_SBT1REG3_bit at SBT1REG3.B27;
    sbit  BASE18_SBT1REG3_bit at SBT1REG3.B28;
    sbit  BASE19_SBT1REG3_bit at SBT1REG3.B29;
    sbit  BASE20_SBT1REG3_bit at SBT1REG3.B30;
    sbit  BASE21_SBT1REG3_bit at SBT1REG3.B31;
sfr unsigned long   volatile SBT1RD3          absolute 0xBF8F84B0;
    sbit  GROUP0_SBT1RD3_bit at SBT1RD3.B0;
    sbit  GROUP1_SBT1RD3_bit at SBT1RD3.B1;
    sbit  GROUP2_SBT1RD3_bit at SBT1RD3.B2;
    sbit  GROUP3_SBT1RD3_bit at SBT1RD3.B3;
sfr unsigned long   volatile SBT1WR3          absolute 0xBF8F84B8;
    sbit  GROUP0_SBT1WR3_bit at SBT1WR3.B0;
    sbit  GROUP1_SBT1WR3_bit at SBT1WR3.B1;
    sbit  GROUP2_SBT1WR3_bit at SBT1WR3.B2;
    sbit  GROUP3_SBT1WR3_bit at SBT1WR3.B3;
sfr unsigned long   volatile SBT1REG4         absolute 0xBF8F84C0;
    sbit  SIZE0_SBT1REG4_bit at SBT1REG4.B3;
    sbit  SIZE1_SBT1REG4_bit at SBT1REG4.B4;
    sbit  SIZE2_SBT1REG4_bit at SBT1REG4.B5;
    sbit  SIZE3_SBT1REG4_bit at SBT1REG4.B6;
    sbit  SIZE4_SBT1REG4_bit at SBT1REG4.B7;
    sbit  PRI_SBT1REG4_bit at SBT1REG4.B9;
    sbit  BASE0_SBT1REG4_bit at SBT1REG4.B10;
    sbit  BASE1_SBT1REG4_bit at SBT1REG4.B11;
    sbit  BASE2_SBT1REG4_bit at SBT1REG4.B12;
    sbit  BASE3_SBT1REG4_bit at SBT1REG4.B13;
    sbit  BASE4_SBT1REG4_bit at SBT1REG4.B14;
    sbit  BASE5_SBT1REG4_bit at SBT1REG4.B15;
    sbit  BASE6_SBT1REG4_bit at SBT1REG4.B16;
    sbit  BASE7_SBT1REG4_bit at SBT1REG4.B17;
    sbit  BASE8_SBT1REG4_bit at SBT1REG4.B18;
    sbit  BASE9_SBT1REG4_bit at SBT1REG4.B19;
    sbit  BASE10_SBT1REG4_bit at SBT1REG4.B20;
    sbit  BASE11_SBT1REG4_bit at SBT1REG4.B21;
    sbit  BASE12_SBT1REG4_bit at SBT1REG4.B22;
    sbit  BASE13_SBT1REG4_bit at SBT1REG4.B23;
    sbit  BASE14_SBT1REG4_bit at SBT1REG4.B24;
    sbit  BASE15_SBT1REG4_bit at SBT1REG4.B25;
    sbit  BASE16_SBT1REG4_bit at SBT1REG4.B26;
    sbit  BASE17_SBT1REG4_bit at SBT1REG4.B27;
    sbit  BASE18_SBT1REG4_bit at SBT1REG4.B28;
    sbit  BASE19_SBT1REG4_bit at SBT1REG4.B29;
    sbit  BASE20_SBT1REG4_bit at SBT1REG4.B30;
    sbit  BASE21_SBT1REG4_bit at SBT1REG4.B31;
sfr unsigned long   volatile SBT1RD4          absolute 0xBF8F84D0;
    sbit  GROUP0_SBT1RD4_bit at SBT1RD4.B0;
    sbit  GROUP1_SBT1RD4_bit at SBT1RD4.B1;
    sbit  GROUP2_SBT1RD4_bit at SBT1RD4.B2;
    sbit  GROUP3_SBT1RD4_bit at SBT1RD4.B3;
sfr unsigned long   volatile SBT1WR4          absolute 0xBF8F84D8;
    sbit  GROUP0_SBT1WR4_bit at SBT1WR4.B0;
    sbit  GROUP1_SBT1WR4_bit at SBT1WR4.B1;
    sbit  GROUP2_SBT1WR4_bit at SBT1WR4.B2;
    sbit  GROUP3_SBT1WR4_bit at SBT1WR4.B3;
sfr unsigned long   volatile SBT1REG5         absolute 0xBF8F84E0;
    sbit  SIZE0_SBT1REG5_bit at SBT1REG5.B3;
    sbit  SIZE1_SBT1REG5_bit at SBT1REG5.B4;
    sbit  SIZE2_SBT1REG5_bit at SBT1REG5.B5;
    sbit  SIZE3_SBT1REG5_bit at SBT1REG5.B6;
    sbit  SIZE4_SBT1REG5_bit at SBT1REG5.B7;
    sbit  PRI_SBT1REG5_bit at SBT1REG5.B9;
    sbit  BASE0_SBT1REG5_bit at SBT1REG5.B10;
    sbit  BASE1_SBT1REG5_bit at SBT1REG5.B11;
    sbit  BASE2_SBT1REG5_bit at SBT1REG5.B12;
    sbit  BASE3_SBT1REG5_bit at SBT1REG5.B13;
    sbit  BASE4_SBT1REG5_bit at SBT1REG5.B14;
    sbit  BASE5_SBT1REG5_bit at SBT1REG5.B15;
    sbit  BASE6_SBT1REG5_bit at SBT1REG5.B16;
    sbit  BASE7_SBT1REG5_bit at SBT1REG5.B17;
    sbit  BASE8_SBT1REG5_bit at SBT1REG5.B18;
    sbit  BASE9_SBT1REG5_bit at SBT1REG5.B19;
    sbit  BASE10_SBT1REG5_bit at SBT1REG5.B20;
    sbit  BASE11_SBT1REG5_bit at SBT1REG5.B21;
    sbit  BASE12_SBT1REG5_bit at SBT1REG5.B22;
    sbit  BASE13_SBT1REG5_bit at SBT1REG5.B23;
    sbit  BASE14_SBT1REG5_bit at SBT1REG5.B24;
    sbit  BASE15_SBT1REG5_bit at SBT1REG5.B25;
    sbit  BASE16_SBT1REG5_bit at SBT1REG5.B26;
    sbit  BASE17_SBT1REG5_bit at SBT1REG5.B27;
    sbit  BASE18_SBT1REG5_bit at SBT1REG5.B28;
    sbit  BASE19_SBT1REG5_bit at SBT1REG5.B29;
    sbit  BASE20_SBT1REG5_bit at SBT1REG5.B30;
    sbit  BASE21_SBT1REG5_bit at SBT1REG5.B31;
sfr unsigned long   volatile SBT1RD5          absolute 0xBF8F84F0;
    sbit  GROUP0_SBT1RD5_bit at SBT1RD5.B0;
    sbit  GROUP1_SBT1RD5_bit at SBT1RD5.B1;
    sbit  GROUP2_SBT1RD5_bit at SBT1RD5.B2;
    sbit  GROUP3_SBT1RD5_bit at SBT1RD5.B3;
sfr unsigned long   volatile SBT1WR5          absolute 0xBF8F84F8;
    sbit  GROUP0_SBT1WR5_bit at SBT1WR5.B0;
    sbit  GROUP1_SBT1WR5_bit at SBT1WR5.B1;
    sbit  GROUP2_SBT1WR5_bit at SBT1WR5.B2;
    sbit  GROUP3_SBT1WR5_bit at SBT1WR5.B3;
sfr unsigned long   volatile SBT1REG6         absolute 0xBF8F8500;
    sbit  SIZE0_SBT1REG6_bit at SBT1REG6.B3;
    sbit  SIZE1_SBT1REG6_bit at SBT1REG6.B4;
    sbit  SIZE2_SBT1REG6_bit at SBT1REG6.B5;
    sbit  SIZE3_SBT1REG6_bit at SBT1REG6.B6;
    sbit  SIZE4_SBT1REG6_bit at SBT1REG6.B7;
    sbit  PRI_SBT1REG6_bit at SBT1REG6.B9;
    sbit  BASE0_SBT1REG6_bit at SBT1REG6.B10;
    sbit  BASE1_SBT1REG6_bit at SBT1REG6.B11;
    sbit  BASE2_SBT1REG6_bit at SBT1REG6.B12;
    sbit  BASE3_SBT1REG6_bit at SBT1REG6.B13;
    sbit  BASE4_SBT1REG6_bit at SBT1REG6.B14;
    sbit  BASE5_SBT1REG6_bit at SBT1REG6.B15;
    sbit  BASE6_SBT1REG6_bit at SBT1REG6.B16;
    sbit  BASE7_SBT1REG6_bit at SBT1REG6.B17;
    sbit  BASE8_SBT1REG6_bit at SBT1REG6.B18;
    sbit  BASE9_SBT1REG6_bit at SBT1REG6.B19;
    sbit  BASE10_SBT1REG6_bit at SBT1REG6.B20;
    sbit  BASE11_SBT1REG6_bit at SBT1REG6.B21;
    sbit  BASE12_SBT1REG6_bit at SBT1REG6.B22;
    sbit  BASE13_SBT1REG6_bit at SBT1REG6.B23;
    sbit  BASE14_SBT1REG6_bit at SBT1REG6.B24;
    sbit  BASE15_SBT1REG6_bit at SBT1REG6.B25;
    sbit  BASE16_SBT1REG6_bit at SBT1REG6.B26;
    sbit  BASE17_SBT1REG6_bit at SBT1REG6.B27;
    sbit  BASE18_SBT1REG6_bit at SBT1REG6.B28;
    sbit  BASE19_SBT1REG6_bit at SBT1REG6.B29;
    sbit  BASE20_SBT1REG6_bit at SBT1REG6.B30;
    sbit  BASE21_SBT1REG6_bit at SBT1REG6.B31;
sfr unsigned long   volatile SBT1RD6          absolute 0xBF8F8510;
    sbit  GROUP0_SBT1RD6_bit at SBT1RD6.B0;
    sbit  GROUP1_SBT1RD6_bit at SBT1RD6.B1;
    sbit  GROUP2_SBT1RD6_bit at SBT1RD6.B2;
    sbit  GROUP3_SBT1RD6_bit at SBT1RD6.B3;
sfr unsigned long   volatile SBT1WR6          absolute 0xBF8F8518;
    sbit  GROUP0_SBT1WR6_bit at SBT1WR6.B0;
    sbit  GROUP1_SBT1WR6_bit at SBT1WR6.B1;
    sbit  GROUP2_SBT1WR6_bit at SBT1WR6.B2;
    sbit  GROUP3_SBT1WR6_bit at SBT1WR6.B3;
sfr unsigned long   volatile SBT1REG7         absolute 0xBF8F8520;
    sbit  SIZE0_SBT1REG7_bit at SBT1REG7.B3;
    sbit  SIZE1_SBT1REG7_bit at SBT1REG7.B4;
    sbit  SIZE2_SBT1REG7_bit at SBT1REG7.B5;
    sbit  SIZE3_SBT1REG7_bit at SBT1REG7.B6;
    sbit  SIZE4_SBT1REG7_bit at SBT1REG7.B7;
    sbit  PRI_SBT1REG7_bit at SBT1REG7.B9;
    sbit  BASE0_SBT1REG7_bit at SBT1REG7.B10;
    sbit  BASE1_SBT1REG7_bit at SBT1REG7.B11;
    sbit  BASE2_SBT1REG7_bit at SBT1REG7.B12;
    sbit  BASE3_SBT1REG7_bit at SBT1REG7.B13;
    sbit  BASE4_SBT1REG7_bit at SBT1REG7.B14;
    sbit  BASE5_SBT1REG7_bit at SBT1REG7.B15;
    sbit  BASE6_SBT1REG7_bit at SBT1REG7.B16;
    sbit  BASE7_SBT1REG7_bit at SBT1REG7.B17;
    sbit  BASE8_SBT1REG7_bit at SBT1REG7.B18;
    sbit  BASE9_SBT1REG7_bit at SBT1REG7.B19;
    sbit  BASE10_SBT1REG7_bit at SBT1REG7.B20;
    sbit  BASE11_SBT1REG7_bit at SBT1REG7.B21;
    sbit  BASE12_SBT1REG7_bit at SBT1REG7.B22;
    sbit  BASE13_SBT1REG7_bit at SBT1REG7.B23;
    sbit  BASE14_SBT1REG7_bit at SBT1REG7.B24;
    sbit  BASE15_SBT1REG7_bit at SBT1REG7.B25;
    sbit  BASE16_SBT1REG7_bit at SBT1REG7.B26;
    sbit  BASE17_SBT1REG7_bit at SBT1REG7.B27;
    sbit  BASE18_SBT1REG7_bit at SBT1REG7.B28;
    sbit  BASE19_SBT1REG7_bit at SBT1REG7.B29;
    sbit  BASE20_SBT1REG7_bit at SBT1REG7.B30;
    sbit  BASE21_SBT1REG7_bit at SBT1REG7.B31;
sfr unsigned long   volatile SBT1RD7          absolute 0xBF8F8530;
    sbit  GROUP0_SBT1RD7_bit at SBT1RD7.B0;
    sbit  GROUP1_SBT1RD7_bit at SBT1RD7.B1;
    sbit  GROUP2_SBT1RD7_bit at SBT1RD7.B2;
    sbit  GROUP3_SBT1RD7_bit at SBT1RD7.B3;
sfr unsigned long   volatile SBT1WR7          absolute 0xBF8F8538;
    sbit  GROUP0_SBT1WR7_bit at SBT1WR7.B0;
    sbit  GROUP1_SBT1WR7_bit at SBT1WR7.B1;
    sbit  GROUP2_SBT1WR7_bit at SBT1WR7.B2;
    sbit  GROUP3_SBT1WR7_bit at SBT1WR7.B3;
sfr unsigned long   volatile SBT1REG8         absolute 0xBF8F8540;
    sbit  SIZE0_SBT1REG8_bit at SBT1REG8.B3;
    sbit  SIZE1_SBT1REG8_bit at SBT1REG8.B4;
    sbit  SIZE2_SBT1REG8_bit at SBT1REG8.B5;
    sbit  SIZE3_SBT1REG8_bit at SBT1REG8.B6;
    sbit  SIZE4_SBT1REG8_bit at SBT1REG8.B7;
    sbit  PRI_SBT1REG8_bit at SBT1REG8.B9;
    sbit  BASE0_SBT1REG8_bit at SBT1REG8.B10;
    sbit  BASE1_SBT1REG8_bit at SBT1REG8.B11;
    sbit  BASE2_SBT1REG8_bit at SBT1REG8.B12;
    sbit  BASE3_SBT1REG8_bit at SBT1REG8.B13;
    sbit  BASE4_SBT1REG8_bit at SBT1REG8.B14;
    sbit  BASE5_SBT1REG8_bit at SBT1REG8.B15;
    sbit  BASE6_SBT1REG8_bit at SBT1REG8.B16;
    sbit  BASE7_SBT1REG8_bit at SBT1REG8.B17;
    sbit  BASE8_SBT1REG8_bit at SBT1REG8.B18;
    sbit  BASE9_SBT1REG8_bit at SBT1REG8.B19;
    sbit  BASE10_SBT1REG8_bit at SBT1REG8.B20;
    sbit  BASE11_SBT1REG8_bit at SBT1REG8.B21;
    sbit  BASE12_SBT1REG8_bit at SBT1REG8.B22;
    sbit  BASE13_SBT1REG8_bit at SBT1REG8.B23;
    sbit  BASE14_SBT1REG8_bit at SBT1REG8.B24;
    sbit  BASE15_SBT1REG8_bit at SBT1REG8.B25;
    sbit  BASE16_SBT1REG8_bit at SBT1REG8.B26;
    sbit  BASE17_SBT1REG8_bit at SBT1REG8.B27;
    sbit  BASE18_SBT1REG8_bit at SBT1REG8.B28;
    sbit  BASE19_SBT1REG8_bit at SBT1REG8.B29;
    sbit  BASE20_SBT1REG8_bit at SBT1REG8.B30;
    sbit  BASE21_SBT1REG8_bit at SBT1REG8.B31;
sfr unsigned long   volatile SBT1RD8          absolute 0xBF8F8550;
    sbit  GROUP0_SBT1RD8_bit at SBT1RD8.B0;
    sbit  GROUP1_SBT1RD8_bit at SBT1RD8.B1;
    sbit  GROUP2_SBT1RD8_bit at SBT1RD8.B2;
    sbit  GROUP3_SBT1RD8_bit at SBT1RD8.B3;
sfr unsigned long   volatile SBT1WR8          absolute 0xBF8F8558;
    sbit  GROUP0_SBT1WR8_bit at SBT1WR8.B0;
    sbit  GROUP1_SBT1WR8_bit at SBT1WR8.B1;
    sbit  GROUP2_SBT1WR8_bit at SBT1WR8.B2;
    sbit  GROUP3_SBT1WR8_bit at SBT1WR8.B3;
sfr unsigned long   volatile SBT2ELOG1        absolute 0xBF8F8820;
    sbit  CMD0_SBT2ELOG1_bit at SBT2ELOG1.B0;
    sbit  CMD1_SBT2ELOG1_bit at SBT2ELOG1.B1;
    sbit  CMD2_SBT2ELOG1_bit at SBT2ELOG1.B2;
    sbit  REGION0_SBT2ELOG1_bit at SBT2ELOG1.B4;
    sbit  REGION1_SBT2ELOG1_bit at SBT2ELOG1.B5;
    sbit  REGION2_SBT2ELOG1_bit at SBT2ELOG1.B6;
    sbit  REGION3_SBT2ELOG1_bit at SBT2ELOG1.B7;
    sbit  INITID0_SBT2ELOG1_bit at SBT2ELOG1.B8;
    sbit  INITID1_SBT2ELOG1_bit at SBT2ELOG1.B9;
    sbit  INITID2_SBT2ELOG1_bit at SBT2ELOG1.B10;
    sbit  INITID3_SBT2ELOG1_bit at SBT2ELOG1.B11;
    sbit  INITID4_SBT2ELOG1_bit at SBT2ELOG1.B12;
    sbit  INITID5_SBT2ELOG1_bit at SBT2ELOG1.B13;
    sbit  INITID6_SBT2ELOG1_bit at SBT2ELOG1.B14;
    sbit  INITID7_SBT2ELOG1_bit at SBT2ELOG1.B15;
    sbit  CODE0_SBT2ELOG1_bit at SBT2ELOG1.B24;
    sbit  CODE1_SBT2ELOG1_bit at SBT2ELOG1.B25;
    sbit  CODE2_SBT2ELOG1_bit at SBT2ELOG1.B26;
    sbit  CODE3_SBT2ELOG1_bit at SBT2ELOG1.B27;
    sbit  MULTI_SBT2ELOG1_bit at SBT2ELOG1.B31;
sfr unsigned long   volatile SBT2ELOG2        absolute 0xBF8F8824;
    sbit  GROUP0_SBT2ELOG2_bit at SBT2ELOG2.B0;
    sbit  GROUP1_SBT2ELOG2_bit at SBT2ELOG2.B1;
sfr unsigned long   volatile SBT2ECON         absolute 0xBF8F8828;
    sbit  ERRP_SBT2ECON_bit at SBT2ECON.B24;
sfr unsigned long   volatile SBT2ECLRS        absolute 0xBF8F8830;
    sbit  CLEAR_SBT2ECLRS_bit at SBT2ECLRS.B0;
sfr unsigned long   volatile SBT2ECLRM        absolute 0xBF8F8838;
    sbit  CLEAR_SBT2ECLRM_bit at SBT2ECLRM.B0;
sfr unsigned long   volatile SBT2REG0         absolute 0xBF8F8840;
    sbit  SIZE0_SBT2REG0_bit at SBT2REG0.B3;
    sbit  SIZE1_SBT2REG0_bit at SBT2REG0.B4;
    sbit  SIZE2_SBT2REG0_bit at SBT2REG0.B5;
    sbit  SIZE3_SBT2REG0_bit at SBT2REG0.B6;
    sbit  SIZE4_SBT2REG0_bit at SBT2REG0.B7;
    sbit  PRI_SBT2REG0_bit at SBT2REG0.B9;
    sbit  BASE0_SBT2REG0_bit at SBT2REG0.B10;
    sbit  BASE1_SBT2REG0_bit at SBT2REG0.B11;
    sbit  BASE2_SBT2REG0_bit at SBT2REG0.B12;
    sbit  BASE3_SBT2REG0_bit at SBT2REG0.B13;
    sbit  BASE4_SBT2REG0_bit at SBT2REG0.B14;
    sbit  BASE5_SBT2REG0_bit at SBT2REG0.B15;
    sbit  BASE6_SBT2REG0_bit at SBT2REG0.B16;
    sbit  BASE7_SBT2REG0_bit at SBT2REG0.B17;
    sbit  BASE8_SBT2REG0_bit at SBT2REG0.B18;
    sbit  BASE9_SBT2REG0_bit at SBT2REG0.B19;
    sbit  BASE10_SBT2REG0_bit at SBT2REG0.B20;
    sbit  BASE11_SBT2REG0_bit at SBT2REG0.B21;
    sbit  BASE12_SBT2REG0_bit at SBT2REG0.B22;
    sbit  BASE13_SBT2REG0_bit at SBT2REG0.B23;
    sbit  BASE14_SBT2REG0_bit at SBT2REG0.B24;
    sbit  BASE15_SBT2REG0_bit at SBT2REG0.B25;
    sbit  BASE16_SBT2REG0_bit at SBT2REG0.B26;
    sbit  BASE17_SBT2REG0_bit at SBT2REG0.B27;
    sbit  BASE18_SBT2REG0_bit at SBT2REG0.B28;
    sbit  BASE19_SBT2REG0_bit at SBT2REG0.B29;
    sbit  BASE20_SBT2REG0_bit at SBT2REG0.B30;
    sbit  BASE21_SBT2REG0_bit at SBT2REG0.B31;
sfr unsigned long   volatile SBT2RD0          absolute 0xBF8F8850;
    sbit  GROUP0_SBT2RD0_bit at SBT2RD0.B0;
    sbit  GROUP1_SBT2RD0_bit at SBT2RD0.B1;
    sbit  GROUP2_SBT2RD0_bit at SBT2RD0.B2;
    sbit  GROUP3_SBT2RD0_bit at SBT2RD0.B3;
sfr unsigned long   volatile SBT2WR0          absolute 0xBF8F8858;
    sbit  GROUP0_SBT2WR0_bit at SBT2WR0.B0;
    sbit  GROUP1_SBT2WR0_bit at SBT2WR0.B1;
    sbit  GROUP2_SBT2WR0_bit at SBT2WR0.B2;
    sbit  GROUP3_SBT2WR0_bit at SBT2WR0.B3;
sfr unsigned long   volatile SBT2REG1         absolute 0xBF8F8860;
    sbit  SIZE0_SBT2REG1_bit at SBT2REG1.B3;
    sbit  SIZE1_SBT2REG1_bit at SBT2REG1.B4;
    sbit  SIZE2_SBT2REG1_bit at SBT2REG1.B5;
    sbit  SIZE3_SBT2REG1_bit at SBT2REG1.B6;
    sbit  SIZE4_SBT2REG1_bit at SBT2REG1.B7;
    sbit  PRI_SBT2REG1_bit at SBT2REG1.B9;
    sbit  BASE0_SBT2REG1_bit at SBT2REG1.B10;
    sbit  BASE1_SBT2REG1_bit at SBT2REG1.B11;
    sbit  BASE2_SBT2REG1_bit at SBT2REG1.B12;
    sbit  BASE3_SBT2REG1_bit at SBT2REG1.B13;
    sbit  BASE4_SBT2REG1_bit at SBT2REG1.B14;
    sbit  BASE5_SBT2REG1_bit at SBT2REG1.B15;
    sbit  BASE6_SBT2REG1_bit at SBT2REG1.B16;
    sbit  BASE7_SBT2REG1_bit at SBT2REG1.B17;
    sbit  BASE8_SBT2REG1_bit at SBT2REG1.B18;
    sbit  BASE9_SBT2REG1_bit at SBT2REG1.B19;
    sbit  BASE10_SBT2REG1_bit at SBT2REG1.B20;
    sbit  BASE11_SBT2REG1_bit at SBT2REG1.B21;
    sbit  BASE12_SBT2REG1_bit at SBT2REG1.B22;
    sbit  BASE13_SBT2REG1_bit at SBT2REG1.B23;
    sbit  BASE14_SBT2REG1_bit at SBT2REG1.B24;
    sbit  BASE15_SBT2REG1_bit at SBT2REG1.B25;
    sbit  BASE16_SBT2REG1_bit at SBT2REG1.B26;
    sbit  BASE17_SBT2REG1_bit at SBT2REG1.B27;
    sbit  BASE18_SBT2REG1_bit at SBT2REG1.B28;
    sbit  BASE19_SBT2REG1_bit at SBT2REG1.B29;
    sbit  BASE20_SBT2REG1_bit at SBT2REG1.B30;
    sbit  BASE21_SBT2REG1_bit at SBT2REG1.B31;
sfr unsigned long   volatile SBT2RD1          absolute 0xBF8F8870;
    sbit  GROUP0_SBT2RD1_bit at SBT2RD1.B0;
    sbit  GROUP1_SBT2RD1_bit at SBT2RD1.B1;
    sbit  GROUP2_SBT2RD1_bit at SBT2RD1.B2;
    sbit  GROUP3_SBT2RD1_bit at SBT2RD1.B3;
sfr unsigned long   volatile SBT2WR1          absolute 0xBF8F8878;
    sbit  GROUP0_SBT2WR1_bit at SBT2WR1.B0;
    sbit  GROUP1_SBT2WR1_bit at SBT2WR1.B1;
    sbit  GROUP2_SBT2WR1_bit at SBT2WR1.B2;
    sbit  GROUP3_SBT2WR1_bit at SBT2WR1.B3;
sfr unsigned long   volatile SBT2REG2         absolute 0xBF8F8880;
    sbit  SIZE0_SBT2REG2_bit at SBT2REG2.B3;
    sbit  SIZE1_SBT2REG2_bit at SBT2REG2.B4;
    sbit  SIZE2_SBT2REG2_bit at SBT2REG2.B5;
    sbit  SIZE3_SBT2REG2_bit at SBT2REG2.B6;
    sbit  SIZE4_SBT2REG2_bit at SBT2REG2.B7;
    sbit  PRI_SBT2REG2_bit at SBT2REG2.B9;
    sbit  BASE0_SBT2REG2_bit at SBT2REG2.B10;
    sbit  BASE1_SBT2REG2_bit at SBT2REG2.B11;
    sbit  BASE2_SBT2REG2_bit at SBT2REG2.B12;
    sbit  BASE3_SBT2REG2_bit at SBT2REG2.B13;
    sbit  BASE4_SBT2REG2_bit at SBT2REG2.B14;
    sbit  BASE5_SBT2REG2_bit at SBT2REG2.B15;
    sbit  BASE6_SBT2REG2_bit at SBT2REG2.B16;
    sbit  BASE7_SBT2REG2_bit at SBT2REG2.B17;
    sbit  BASE8_SBT2REG2_bit at SBT2REG2.B18;
    sbit  BASE9_SBT2REG2_bit at SBT2REG2.B19;
    sbit  BASE10_SBT2REG2_bit at SBT2REG2.B20;
    sbit  BASE11_SBT2REG2_bit at SBT2REG2.B21;
    sbit  BASE12_SBT2REG2_bit at SBT2REG2.B22;
    sbit  BASE13_SBT2REG2_bit at SBT2REG2.B23;
    sbit  BASE14_SBT2REG2_bit at SBT2REG2.B24;
    sbit  BASE15_SBT2REG2_bit at SBT2REG2.B25;
    sbit  BASE16_SBT2REG2_bit at SBT2REG2.B26;
    sbit  BASE17_SBT2REG2_bit at SBT2REG2.B27;
    sbit  BASE18_SBT2REG2_bit at SBT2REG2.B28;
    sbit  BASE19_SBT2REG2_bit at SBT2REG2.B29;
    sbit  BASE20_SBT2REG2_bit at SBT2REG2.B30;
    sbit  BASE21_SBT2REG2_bit at SBT2REG2.B31;
sfr unsigned long   volatile SBT2RD2          absolute 0xBF8F8890;
    sbit  GROUP0_SBT2RD2_bit at SBT2RD2.B0;
    sbit  GROUP1_SBT2RD2_bit at SBT2RD2.B1;
    sbit  GROUP2_SBT2RD2_bit at SBT2RD2.B2;
    sbit  GROUP3_SBT2RD2_bit at SBT2RD2.B3;
sfr unsigned long   volatile SBT2WR2          absolute 0xBF8F8898;
    sbit  GROUP0_SBT2WR2_bit at SBT2WR2.B0;
    sbit  GROUP1_SBT2WR2_bit at SBT2WR2.B1;
    sbit  GROUP2_SBT2WR2_bit at SBT2WR2.B2;
    sbit  GROUP3_SBT2WR2_bit at SBT2WR2.B3;
sfr unsigned long   volatile SBT3ELOG1        absolute 0xBF8F8C20;
    sbit  CMD0_SBT3ELOG1_bit at SBT3ELOG1.B0;
    sbit  CMD1_SBT3ELOG1_bit at SBT3ELOG1.B1;
    sbit  CMD2_SBT3ELOG1_bit at SBT3ELOG1.B2;
    sbit  REGION0_SBT3ELOG1_bit at SBT3ELOG1.B4;
    sbit  REGION1_SBT3ELOG1_bit at SBT3ELOG1.B5;
    sbit  REGION2_SBT3ELOG1_bit at SBT3ELOG1.B6;
    sbit  REGION3_SBT3ELOG1_bit at SBT3ELOG1.B7;
    sbit  INITID0_SBT3ELOG1_bit at SBT3ELOG1.B8;
    sbit  INITID1_SBT3ELOG1_bit at SBT3ELOG1.B9;
    sbit  INITID2_SBT3ELOG1_bit at SBT3ELOG1.B10;
    sbit  INITID3_SBT3ELOG1_bit at SBT3ELOG1.B11;
    sbit  INITID4_SBT3ELOG1_bit at SBT3ELOG1.B12;
    sbit  INITID5_SBT3ELOG1_bit at SBT3ELOG1.B13;
    sbit  INITID6_SBT3ELOG1_bit at SBT3ELOG1.B14;
    sbit  INITID7_SBT3ELOG1_bit at SBT3ELOG1.B15;
    sbit  CODE0_SBT3ELOG1_bit at SBT3ELOG1.B24;
    sbit  CODE1_SBT3ELOG1_bit at SBT3ELOG1.B25;
    sbit  CODE2_SBT3ELOG1_bit at SBT3ELOG1.B26;
    sbit  CODE3_SBT3ELOG1_bit at SBT3ELOG1.B27;
    sbit  MULTI_SBT3ELOG1_bit at SBT3ELOG1.B31;
sfr unsigned long   volatile SBT3ELOG2        absolute 0xBF8F8C24;
    sbit  GROUP0_SBT3ELOG2_bit at SBT3ELOG2.B0;
    sbit  GROUP1_SBT3ELOG2_bit at SBT3ELOG2.B1;
sfr unsigned long   volatile SBT3ECON         absolute 0xBF8F8C28;
    sbit  ERRP_SBT3ECON_bit at SBT3ECON.B24;
sfr unsigned long   volatile SBT3ECLRS        absolute 0xBF8F8C30;
    sbit  CLEAR_SBT3ECLRS_bit at SBT3ECLRS.B0;
sfr unsigned long   volatile SBT3ECLRM        absolute 0xBF8F8C38;
    sbit  CLEAR_SBT3ECLRM_bit at SBT3ECLRM.B0;
sfr unsigned long   volatile SBT3REG0         absolute 0xBF8F8C40;
    sbit  SIZE0_SBT3REG0_bit at SBT3REG0.B3;
    sbit  SIZE1_SBT3REG0_bit at SBT3REG0.B4;
    sbit  SIZE2_SBT3REG0_bit at SBT3REG0.B5;
    sbit  SIZE3_SBT3REG0_bit at SBT3REG0.B6;
    sbit  SIZE4_SBT3REG0_bit at SBT3REG0.B7;
    sbit  PRI_SBT3REG0_bit at SBT3REG0.B9;
    sbit  BASE0_SBT3REG0_bit at SBT3REG0.B10;
    sbit  BASE1_SBT3REG0_bit at SBT3REG0.B11;
    sbit  BASE2_SBT3REG0_bit at SBT3REG0.B12;
    sbit  BASE3_SBT3REG0_bit at SBT3REG0.B13;
    sbit  BASE4_SBT3REG0_bit at SBT3REG0.B14;
    sbit  BASE5_SBT3REG0_bit at SBT3REG0.B15;
    sbit  BASE6_SBT3REG0_bit at SBT3REG0.B16;
    sbit  BASE7_SBT3REG0_bit at SBT3REG0.B17;
    sbit  BASE8_SBT3REG0_bit at SBT3REG0.B18;
    sbit  BASE9_SBT3REG0_bit at SBT3REG0.B19;
    sbit  BASE10_SBT3REG0_bit at SBT3REG0.B20;
    sbit  BASE11_SBT3REG0_bit at SBT3REG0.B21;
    sbit  BASE12_SBT3REG0_bit at SBT3REG0.B22;
    sbit  BASE13_SBT3REG0_bit at SBT3REG0.B23;
    sbit  BASE14_SBT3REG0_bit at SBT3REG0.B24;
    sbit  BASE15_SBT3REG0_bit at SBT3REG0.B25;
    sbit  BASE16_SBT3REG0_bit at SBT3REG0.B26;
    sbit  BASE17_SBT3REG0_bit at SBT3REG0.B27;
    sbit  BASE18_SBT3REG0_bit at SBT3REG0.B28;
    sbit  BASE19_SBT3REG0_bit at SBT3REG0.B29;
    sbit  BASE20_SBT3REG0_bit at SBT3REG0.B30;
    sbit  BASE21_SBT3REG0_bit at SBT3REG0.B31;
sfr unsigned long   volatile SBT3RD0          absolute 0xBF8F8C50;
    sbit  GROUP0_SBT3RD0_bit at SBT3RD0.B0;
    sbit  GROUP1_SBT3RD0_bit at SBT3RD0.B1;
    sbit  GROUP2_SBT3RD0_bit at SBT3RD0.B2;
    sbit  GROUP3_SBT3RD0_bit at SBT3RD0.B3;
sfr unsigned long   volatile SBT3WR0          absolute 0xBF8F8C58;
    sbit  GROUP0_SBT3WR0_bit at SBT3WR0.B0;
    sbit  GROUP1_SBT3WR0_bit at SBT3WR0.B1;
    sbit  GROUP2_SBT3WR0_bit at SBT3WR0.B2;
    sbit  GROUP3_SBT3WR0_bit at SBT3WR0.B3;
sfr unsigned long   volatile SBT3REG1         absolute 0xBF8F8C60;
    sbit  SIZE0_SBT3REG1_bit at SBT3REG1.B3;
    sbit  SIZE1_SBT3REG1_bit at SBT3REG1.B4;
    sbit  SIZE2_SBT3REG1_bit at SBT3REG1.B5;
    sbit  SIZE3_SBT3REG1_bit at SBT3REG1.B6;
    sbit  SIZE4_SBT3REG1_bit at SBT3REG1.B7;
    sbit  PRI_SBT3REG1_bit at SBT3REG1.B9;
    sbit  BASE0_SBT3REG1_bit at SBT3REG1.B10;
    sbit  BASE1_SBT3REG1_bit at SBT3REG1.B11;
    sbit  BASE2_SBT3REG1_bit at SBT3REG1.B12;
    sbit  BASE3_SBT3REG1_bit at SBT3REG1.B13;
    sbit  BASE4_SBT3REG1_bit at SBT3REG1.B14;
    sbit  BASE5_SBT3REG1_bit at SBT3REG1.B15;
    sbit  BASE6_SBT3REG1_bit at SBT3REG1.B16;
    sbit  BASE7_SBT3REG1_bit at SBT3REG1.B17;
    sbit  BASE8_SBT3REG1_bit at SBT3REG1.B18;
    sbit  BASE9_SBT3REG1_bit at SBT3REG1.B19;
    sbit  BASE10_SBT3REG1_bit at SBT3REG1.B20;
    sbit  BASE11_SBT3REG1_bit at SBT3REG1.B21;
    sbit  BASE12_SBT3REG1_bit at SBT3REG1.B22;
    sbit  BASE13_SBT3REG1_bit at SBT3REG1.B23;
    sbit  BASE14_SBT3REG1_bit at SBT3REG1.B24;
    sbit  BASE15_SBT3REG1_bit at SBT3REG1.B25;
    sbit  BASE16_SBT3REG1_bit at SBT3REG1.B26;
    sbit  BASE17_SBT3REG1_bit at SBT3REG1.B27;
    sbit  BASE18_SBT3REG1_bit at SBT3REG1.B28;
    sbit  BASE19_SBT3REG1_bit at SBT3REG1.B29;
    sbit  BASE20_SBT3REG1_bit at SBT3REG1.B30;
    sbit  BASE21_SBT3REG1_bit at SBT3REG1.B31;
sfr unsigned long   volatile SBT3RD1          absolute 0xBF8F8C70;
    sbit  GROUP0_SBT3RD1_bit at SBT3RD1.B0;
    sbit  GROUP1_SBT3RD1_bit at SBT3RD1.B1;
    sbit  GROUP2_SBT3RD1_bit at SBT3RD1.B2;
    sbit  GROUP3_SBT3RD1_bit at SBT3RD1.B3;
sfr unsigned long   volatile SBT3WR1          absolute 0xBF8F8C78;
    sbit  GROUP0_SBT3WR1_bit at SBT3WR1.B0;
    sbit  GROUP1_SBT3WR1_bit at SBT3WR1.B1;
    sbit  GROUP2_SBT3WR1_bit at SBT3WR1.B2;
    sbit  GROUP3_SBT3WR1_bit at SBT3WR1.B3;
sfr unsigned long   volatile SBT3REG2         absolute 0xBF8F8C80;
    sbit  SIZE0_SBT3REG2_bit at SBT3REG2.B3;
    sbit  SIZE1_SBT3REG2_bit at SBT3REG2.B4;
    sbit  SIZE2_SBT3REG2_bit at SBT3REG2.B5;
    sbit  SIZE3_SBT3REG2_bit at SBT3REG2.B6;
    sbit  SIZE4_SBT3REG2_bit at SBT3REG2.B7;
    sbit  PRI_SBT3REG2_bit at SBT3REG2.B9;
    sbit  BASE0_SBT3REG2_bit at SBT3REG2.B10;
    sbit  BASE1_SBT3REG2_bit at SBT3REG2.B11;
    sbit  BASE2_SBT3REG2_bit at SBT3REG2.B12;
    sbit  BASE3_SBT3REG2_bit at SBT3REG2.B13;
    sbit  BASE4_SBT3REG2_bit at SBT3REG2.B14;
    sbit  BASE5_SBT3REG2_bit at SBT3REG2.B15;
    sbit  BASE6_SBT3REG2_bit at SBT3REG2.B16;
    sbit  BASE7_SBT3REG2_bit at SBT3REG2.B17;
    sbit  BASE8_SBT3REG2_bit at SBT3REG2.B18;
    sbit  BASE9_SBT3REG2_bit at SBT3REG2.B19;
    sbit  BASE10_SBT3REG2_bit at SBT3REG2.B20;
    sbit  BASE11_SBT3REG2_bit at SBT3REG2.B21;
    sbit  BASE12_SBT3REG2_bit at SBT3REG2.B22;
    sbit  BASE13_SBT3REG2_bit at SBT3REG2.B23;
    sbit  BASE14_SBT3REG2_bit at SBT3REG2.B24;
    sbit  BASE15_SBT3REG2_bit at SBT3REG2.B25;
    sbit  BASE16_SBT3REG2_bit at SBT3REG2.B26;
    sbit  BASE17_SBT3REG2_bit at SBT3REG2.B27;
    sbit  BASE18_SBT3REG2_bit at SBT3REG2.B28;
    sbit  BASE19_SBT3REG2_bit at SBT3REG2.B29;
    sbit  BASE20_SBT3REG2_bit at SBT3REG2.B30;
    sbit  BASE21_SBT3REG2_bit at SBT3REG2.B31;
sfr unsigned long   volatile SBT3RD2          absolute 0xBF8F8C90;
    sbit  GROUP0_SBT3RD2_bit at SBT3RD2.B0;
    sbit  GROUP1_SBT3RD2_bit at SBT3RD2.B1;
    sbit  GROUP2_SBT3RD2_bit at SBT3RD2.B2;
    sbit  GROUP3_SBT3RD2_bit at SBT3RD2.B3;
sfr unsigned long   volatile SBT3WR2          absolute 0xBF8F8C98;
    sbit  GROUP0_SBT3WR2_bit at SBT3WR2.B0;
    sbit  GROUP1_SBT3WR2_bit at SBT3WR2.B1;
    sbit  GROUP2_SBT3WR2_bit at SBT3WR2.B2;
    sbit  GROUP3_SBT3WR2_bit at SBT3WR2.B3;
sfr unsigned long   volatile SBT4ELOG1        absolute 0xBF8F9020;
    sbit  CMD0_SBT4ELOG1_bit at SBT4ELOG1.B0;
    sbit  CMD1_SBT4ELOG1_bit at SBT4ELOG1.B1;
    sbit  CMD2_SBT4ELOG1_bit at SBT4ELOG1.B2;
    sbit  REGION0_SBT4ELOG1_bit at SBT4ELOG1.B4;
    sbit  REGION1_SBT4ELOG1_bit at SBT4ELOG1.B5;
    sbit  REGION2_SBT4ELOG1_bit at SBT4ELOG1.B6;
    sbit  REGION3_SBT4ELOG1_bit at SBT4ELOG1.B7;
    sbit  INITID0_SBT4ELOG1_bit at SBT4ELOG1.B8;
    sbit  INITID1_SBT4ELOG1_bit at SBT4ELOG1.B9;
    sbit  INITID2_SBT4ELOG1_bit at SBT4ELOG1.B10;
    sbit  INITID3_SBT4ELOG1_bit at SBT4ELOG1.B11;
    sbit  INITID4_SBT4ELOG1_bit at SBT4ELOG1.B12;
    sbit  INITID5_SBT4ELOG1_bit at SBT4ELOG1.B13;
    sbit  INITID6_SBT4ELOG1_bit at SBT4ELOG1.B14;
    sbit  INITID7_SBT4ELOG1_bit at SBT4ELOG1.B15;
    sbit  CODE0_SBT4ELOG1_bit at SBT4ELOG1.B24;
    sbit  CODE1_SBT4ELOG1_bit at SBT4ELOG1.B25;
    sbit  CODE2_SBT4ELOG1_bit at SBT4ELOG1.B26;
    sbit  CODE3_SBT4ELOG1_bit at SBT4ELOG1.B27;
    sbit  MULTI_SBT4ELOG1_bit at SBT4ELOG1.B31;
sfr unsigned long   volatile SBT4ELOG2        absolute 0xBF8F9024;
    sbit  GROUP0_SBT4ELOG2_bit at SBT4ELOG2.B0;
    sbit  GROUP1_SBT4ELOG2_bit at SBT4ELOG2.B1;
sfr unsigned long   volatile SBT4ECON         absolute 0xBF8F9028;
    sbit  ERRP_SBT4ECON_bit at SBT4ECON.B24;
sfr unsigned long   volatile SBT4ECLRS        absolute 0xBF8F9030;
    sbit  CLEAR_SBT4ECLRS_bit at SBT4ECLRS.B0;
sfr unsigned long   volatile SBT4ECLRM        absolute 0xBF8F9038;
    sbit  CLEAR_SBT4ECLRM_bit at SBT4ECLRM.B0;
sfr unsigned long   volatile SBT4REG0         absolute 0xBF8F9040;
    sbit  SIZE0_SBT4REG0_bit at SBT4REG0.B3;
    sbit  SIZE1_SBT4REG0_bit at SBT4REG0.B4;
    sbit  SIZE2_SBT4REG0_bit at SBT4REG0.B5;
    sbit  SIZE3_SBT4REG0_bit at SBT4REG0.B6;
    sbit  SIZE4_SBT4REG0_bit at SBT4REG0.B7;
    sbit  PRI_SBT4REG0_bit at SBT4REG0.B9;
    sbit  BASE0_SBT4REG0_bit at SBT4REG0.B10;
    sbit  BASE1_SBT4REG0_bit at SBT4REG0.B11;
    sbit  BASE2_SBT4REG0_bit at SBT4REG0.B12;
    sbit  BASE3_SBT4REG0_bit at SBT4REG0.B13;
    sbit  BASE4_SBT4REG0_bit at SBT4REG0.B14;
    sbit  BASE5_SBT4REG0_bit at SBT4REG0.B15;
    sbit  BASE6_SBT4REG0_bit at SBT4REG0.B16;
    sbit  BASE7_SBT4REG0_bit at SBT4REG0.B17;
    sbit  BASE8_SBT4REG0_bit at SBT4REG0.B18;
    sbit  BASE9_SBT4REG0_bit at SBT4REG0.B19;
    sbit  BASE10_SBT4REG0_bit at SBT4REG0.B20;
    sbit  BASE11_SBT4REG0_bit at SBT4REG0.B21;
    sbit  BASE12_SBT4REG0_bit at SBT4REG0.B22;
    sbit  BASE13_SBT4REG0_bit at SBT4REG0.B23;
    sbit  BASE14_SBT4REG0_bit at SBT4REG0.B24;
    sbit  BASE15_SBT4REG0_bit at SBT4REG0.B25;
    sbit  BASE16_SBT4REG0_bit at SBT4REG0.B26;
    sbit  BASE17_SBT4REG0_bit at SBT4REG0.B27;
    sbit  BASE18_SBT4REG0_bit at SBT4REG0.B28;
    sbit  BASE19_SBT4REG0_bit at SBT4REG0.B29;
    sbit  BASE20_SBT4REG0_bit at SBT4REG0.B30;
    sbit  BASE21_SBT4REG0_bit at SBT4REG0.B31;
sfr unsigned long   volatile SBT4RD0          absolute 0xBF8F9050;
    sbit  GROUP0_SBT4RD0_bit at SBT4RD0.B0;
    sbit  GROUP1_SBT4RD0_bit at SBT4RD0.B1;
    sbit  GROUP2_SBT4RD0_bit at SBT4RD0.B2;
    sbit  GROUP3_SBT4RD0_bit at SBT4RD0.B3;
sfr unsigned long   volatile SBT4WR0          absolute 0xBF8F9058;
    sbit  GROUP0_SBT4WR0_bit at SBT4WR0.B0;
    sbit  GROUP1_SBT4WR0_bit at SBT4WR0.B1;
    sbit  GROUP2_SBT4WR0_bit at SBT4WR0.B2;
    sbit  GROUP3_SBT4WR0_bit at SBT4WR0.B3;
sfr unsigned long   volatile SBT4REG2         absolute 0xBF8F9080;
    sbit  SIZE0_SBT4REG2_bit at SBT4REG2.B3;
    sbit  SIZE1_SBT4REG2_bit at SBT4REG2.B4;
    sbit  SIZE2_SBT4REG2_bit at SBT4REG2.B5;
    sbit  SIZE3_SBT4REG2_bit at SBT4REG2.B6;
    sbit  SIZE4_SBT4REG2_bit at SBT4REG2.B7;
    sbit  PRI_SBT4REG2_bit at SBT4REG2.B9;
    sbit  BASE0_SBT4REG2_bit at SBT4REG2.B10;
    sbit  BASE1_SBT4REG2_bit at SBT4REG2.B11;
    sbit  BASE2_SBT4REG2_bit at SBT4REG2.B12;
    sbit  BASE3_SBT4REG2_bit at SBT4REG2.B13;
    sbit  BASE4_SBT4REG2_bit at SBT4REG2.B14;
    sbit  BASE5_SBT4REG2_bit at SBT4REG2.B15;
    sbit  BASE6_SBT4REG2_bit at SBT4REG2.B16;
    sbit  BASE7_SBT4REG2_bit at SBT4REG2.B17;
    sbit  BASE8_SBT4REG2_bit at SBT4REG2.B18;
    sbit  BASE9_SBT4REG2_bit at SBT4REG2.B19;
    sbit  BASE10_SBT4REG2_bit at SBT4REG2.B20;
    sbit  BASE11_SBT4REG2_bit at SBT4REG2.B21;
    sbit  BASE12_SBT4REG2_bit at SBT4REG2.B22;
    sbit  BASE13_SBT4REG2_bit at SBT4REG2.B23;
    sbit  BASE14_SBT4REG2_bit at SBT4REG2.B24;
    sbit  BASE15_SBT4REG2_bit at SBT4REG2.B25;
    sbit  BASE16_SBT4REG2_bit at SBT4REG2.B26;
    sbit  BASE17_SBT4REG2_bit at SBT4REG2.B27;
    sbit  BASE18_SBT4REG2_bit at SBT4REG2.B28;
    sbit  BASE19_SBT4REG2_bit at SBT4REG2.B29;
    sbit  BASE20_SBT4REG2_bit at SBT4REG2.B30;
    sbit  BASE21_SBT4REG2_bit at SBT4REG2.B31;
sfr unsigned long   volatile SBT4RD2          absolute 0xBF8F9090;
    sbit  GROUP0_SBT4RD2_bit at SBT4RD2.B0;
    sbit  GROUP1_SBT4RD2_bit at SBT4RD2.B1;
    sbit  GROUP2_SBT4RD2_bit at SBT4RD2.B2;
    sbit  GROUP3_SBT4RD2_bit at SBT4RD2.B3;
sfr unsigned long   volatile SBT4WR2          absolute 0xBF8F9098;
    sbit  GROUP0_SBT4WR2_bit at SBT4WR2.B0;
    sbit  GROUP1_SBT4WR2_bit at SBT4WR2.B1;
    sbit  GROUP2_SBT4WR2_bit at SBT4WR2.B2;
    sbit  GROUP3_SBT4WR2_bit at SBT4WR2.B3;
sfr unsigned long   volatile SBT5ELOG1        absolute 0xBF8F9420;
    sbit  CMD0_SBT5ELOG1_bit at SBT5ELOG1.B0;
    sbit  CMD1_SBT5ELOG1_bit at SBT5ELOG1.B1;
    sbit  CMD2_SBT5ELOG1_bit at SBT5ELOG1.B2;
    sbit  REGION0_SBT5ELOG1_bit at SBT5ELOG1.B4;
    sbit  REGION1_SBT5ELOG1_bit at SBT5ELOG1.B5;
    sbit  REGION2_SBT5ELOG1_bit at SBT5ELOG1.B6;
    sbit  REGION3_SBT5ELOG1_bit at SBT5ELOG1.B7;
    sbit  INITID0_SBT5ELOG1_bit at SBT5ELOG1.B8;
    sbit  INITID1_SBT5ELOG1_bit at SBT5ELOG1.B9;
    sbit  INITID2_SBT5ELOG1_bit at SBT5ELOG1.B10;
    sbit  INITID3_SBT5ELOG1_bit at SBT5ELOG1.B11;
    sbit  INITID4_SBT5ELOG1_bit at SBT5ELOG1.B12;
    sbit  INITID5_SBT5ELOG1_bit at SBT5ELOG1.B13;
    sbit  INITID6_SBT5ELOG1_bit at SBT5ELOG1.B14;
    sbit  INITID7_SBT5ELOG1_bit at SBT5ELOG1.B15;
    sbit  CODE0_SBT5ELOG1_bit at SBT5ELOG1.B24;
    sbit  CODE1_SBT5ELOG1_bit at SBT5ELOG1.B25;
    sbit  CODE2_SBT5ELOG1_bit at SBT5ELOG1.B26;
    sbit  CODE3_SBT5ELOG1_bit at SBT5ELOG1.B27;
    sbit  MULTI_SBT5ELOG1_bit at SBT5ELOG1.B31;
sfr unsigned long   volatile SBT5ELOG2        absolute 0xBF8F9424;
    sbit  GROUP0_SBT5ELOG2_bit at SBT5ELOG2.B0;
    sbit  GROUP1_SBT5ELOG2_bit at SBT5ELOG2.B1;
sfr unsigned long   volatile SBT5ECON         absolute 0xBF8F9428;
    sbit  ERRP_SBT5ECON_bit at SBT5ECON.B24;
sfr unsigned long   volatile SBT5ECLRS        absolute 0xBF8F9430;
    sbit  CLEAR_SBT5ECLRS_bit at SBT5ECLRS.B0;
sfr unsigned long   volatile SBT5ECLRM        absolute 0xBF8F9438;
    sbit  CLEAR_SBT5ECLRM_bit at SBT5ECLRM.B0;
sfr unsigned long   volatile SBT5REG0         absolute 0xBF8F9440;
    sbit  SIZE0_SBT5REG0_bit at SBT5REG0.B3;
    sbit  SIZE1_SBT5REG0_bit at SBT5REG0.B4;
    sbit  SIZE2_SBT5REG0_bit at SBT5REG0.B5;
    sbit  SIZE3_SBT5REG0_bit at SBT5REG0.B6;
    sbit  SIZE4_SBT5REG0_bit at SBT5REG0.B7;
    sbit  PRI_SBT5REG0_bit at SBT5REG0.B9;
    sbit  BASE0_SBT5REG0_bit at SBT5REG0.B10;
    sbit  BASE1_SBT5REG0_bit at SBT5REG0.B11;
    sbit  BASE2_SBT5REG0_bit at SBT5REG0.B12;
    sbit  BASE3_SBT5REG0_bit at SBT5REG0.B13;
    sbit  BASE4_SBT5REG0_bit at SBT5REG0.B14;
    sbit  BASE5_SBT5REG0_bit at SBT5REG0.B15;
    sbit  BASE6_SBT5REG0_bit at SBT5REG0.B16;
    sbit  BASE7_SBT5REG0_bit at SBT5REG0.B17;
    sbit  BASE8_SBT5REG0_bit at SBT5REG0.B18;
    sbit  BASE9_SBT5REG0_bit at SBT5REG0.B19;
    sbit  BASE10_SBT5REG0_bit at SBT5REG0.B20;
    sbit  BASE11_SBT5REG0_bit at SBT5REG0.B21;
    sbit  BASE12_SBT5REG0_bit at SBT5REG0.B22;
    sbit  BASE13_SBT5REG0_bit at SBT5REG0.B23;
    sbit  BASE14_SBT5REG0_bit at SBT5REG0.B24;
    sbit  BASE15_SBT5REG0_bit at SBT5REG0.B25;
    sbit  BASE16_SBT5REG0_bit at SBT5REG0.B26;
    sbit  BASE17_SBT5REG0_bit at SBT5REG0.B27;
    sbit  BASE18_SBT5REG0_bit at SBT5REG0.B28;
    sbit  BASE19_SBT5REG0_bit at SBT5REG0.B29;
    sbit  BASE20_SBT5REG0_bit at SBT5REG0.B30;
    sbit  BASE21_SBT5REG0_bit at SBT5REG0.B31;
sfr unsigned long   volatile SBT5RD0          absolute 0xBF8F9450;
    sbit  GROUP0_SBT5RD0_bit at SBT5RD0.B0;
    sbit  GROUP1_SBT5RD0_bit at SBT5RD0.B1;
    sbit  GROUP2_SBT5RD0_bit at SBT5RD0.B2;
    sbit  GROUP3_SBT5RD0_bit at SBT5RD0.B3;
sfr unsigned long   volatile SBT5WR0          absolute 0xBF8F9458;
    sbit  GROUP0_SBT5WR0_bit at SBT5WR0.B0;
    sbit  GROUP1_SBT5WR0_bit at SBT5WR0.B1;
    sbit  GROUP2_SBT5WR0_bit at SBT5WR0.B2;
    sbit  GROUP3_SBT5WR0_bit at SBT5WR0.B3;
sfr unsigned long   volatile SBT5REG1         absolute 0xBF8F9460;
    sbit  SIZE0_SBT5REG1_bit at SBT5REG1.B3;
    sbit  SIZE1_SBT5REG1_bit at SBT5REG1.B4;
    sbit  SIZE2_SBT5REG1_bit at SBT5REG1.B5;
    sbit  SIZE3_SBT5REG1_bit at SBT5REG1.B6;
    sbit  SIZE4_SBT5REG1_bit at SBT5REG1.B7;
    sbit  PRI_SBT5REG1_bit at SBT5REG1.B9;
    sbit  BASE0_SBT5REG1_bit at SBT5REG1.B10;
    sbit  BASE1_SBT5REG1_bit at SBT5REG1.B11;
    sbit  BASE2_SBT5REG1_bit at SBT5REG1.B12;
    sbit  BASE3_SBT5REG1_bit at SBT5REG1.B13;
    sbit  BASE4_SBT5REG1_bit at SBT5REG1.B14;
    sbit  BASE5_SBT5REG1_bit at SBT5REG1.B15;
    sbit  BASE6_SBT5REG1_bit at SBT5REG1.B16;
    sbit  BASE7_SBT5REG1_bit at SBT5REG1.B17;
    sbit  BASE8_SBT5REG1_bit at SBT5REG1.B18;
    sbit  BASE9_SBT5REG1_bit at SBT5REG1.B19;
    sbit  BASE10_SBT5REG1_bit at SBT5REG1.B20;
    sbit  BASE11_SBT5REG1_bit at SBT5REG1.B21;
    sbit  BASE12_SBT5REG1_bit at SBT5REG1.B22;
    sbit  BASE13_SBT5REG1_bit at SBT5REG1.B23;
    sbit  BASE14_SBT5REG1_bit at SBT5REG1.B24;
    sbit  BASE15_SBT5REG1_bit at SBT5REG1.B25;
    sbit  BASE16_SBT5REG1_bit at SBT5REG1.B26;
    sbit  BASE17_SBT5REG1_bit at SBT5REG1.B27;
    sbit  BASE18_SBT5REG1_bit at SBT5REG1.B28;
    sbit  BASE19_SBT5REG1_bit at SBT5REG1.B29;
    sbit  BASE20_SBT5REG1_bit at SBT5REG1.B30;
    sbit  BASE21_SBT5REG1_bit at SBT5REG1.B31;
sfr unsigned long   volatile SBT5RD1          absolute 0xBF8F9470;
    sbit  GROUP0_SBT5RD1_bit at SBT5RD1.B0;
    sbit  GROUP1_SBT5RD1_bit at SBT5RD1.B1;
    sbit  GROUP2_SBT5RD1_bit at SBT5RD1.B2;
    sbit  GROUP3_SBT5RD1_bit at SBT5RD1.B3;
sfr unsigned long   volatile SBT5WR1          absolute 0xBF8F9478;
    sbit  GROUP0_SBT5WR1_bit at SBT5WR1.B0;
    sbit  GROUP1_SBT5WR1_bit at SBT5WR1.B1;
    sbit  GROUP2_SBT5WR1_bit at SBT5WR1.B2;
    sbit  GROUP3_SBT5WR1_bit at SBT5WR1.B3;
sfr unsigned long   volatile SBT5REG2         absolute 0xBF8F9480;
    sbit  SIZE0_SBT5REG2_bit at SBT5REG2.B3;
    sbit  SIZE1_SBT5REG2_bit at SBT5REG2.B4;
    sbit  SIZE2_SBT5REG2_bit at SBT5REG2.B5;
    sbit  SIZE3_SBT5REG2_bit at SBT5REG2.B6;
    sbit  SIZE4_SBT5REG2_bit at SBT5REG2.B7;
    sbit  PRI_SBT5REG2_bit at SBT5REG2.B9;
    sbit  BASE0_SBT5REG2_bit at SBT5REG2.B10;
    sbit  BASE1_SBT5REG2_bit at SBT5REG2.B11;
    sbit  BASE2_SBT5REG2_bit at SBT5REG2.B12;
    sbit  BASE3_SBT5REG2_bit at SBT5REG2.B13;
    sbit  BASE4_SBT5REG2_bit at SBT5REG2.B14;
    sbit  BASE5_SBT5REG2_bit at SBT5REG2.B15;
    sbit  BASE6_SBT5REG2_bit at SBT5REG2.B16;
    sbit  BASE7_SBT5REG2_bit at SBT5REG2.B17;
    sbit  BASE8_SBT5REG2_bit at SBT5REG2.B18;
    sbit  BASE9_SBT5REG2_bit at SBT5REG2.B19;
    sbit  BASE10_SBT5REG2_bit at SBT5REG2.B20;
    sbit  BASE11_SBT5REG2_bit at SBT5REG2.B21;
    sbit  BASE12_SBT5REG2_bit at SBT5REG2.B22;
    sbit  BASE13_SBT5REG2_bit at SBT5REG2.B23;
    sbit  BASE14_SBT5REG2_bit at SBT5REG2.B24;
    sbit  BASE15_SBT5REG2_bit at SBT5REG2.B25;
    sbit  BASE16_SBT5REG2_bit at SBT5REG2.B26;
    sbit  BASE17_SBT5REG2_bit at SBT5REG2.B27;
    sbit  BASE18_SBT5REG2_bit at SBT5REG2.B28;
    sbit  BASE19_SBT5REG2_bit at SBT5REG2.B29;
    sbit  BASE20_SBT5REG2_bit at SBT5REG2.B30;
    sbit  BASE21_SBT5REG2_bit at SBT5REG2.B31;
sfr unsigned long   volatile SBT5RD2          absolute 0xBF8F9490;
    sbit  GROUP0_SBT5RD2_bit at SBT5RD2.B0;
    sbit  GROUP1_SBT5RD2_bit at SBT5RD2.B1;
    sbit  GROUP2_SBT5RD2_bit at SBT5RD2.B2;
    sbit  GROUP3_SBT5RD2_bit at SBT5RD2.B3;
sfr unsigned long   volatile SBT5WR2          absolute 0xBF8F9498;
    sbit  GROUP0_SBT5WR2_bit at SBT5WR2.B0;
    sbit  GROUP1_SBT5WR2_bit at SBT5WR2.B1;
    sbit  GROUP2_SBT5WR2_bit at SBT5WR2.B2;
    sbit  GROUP3_SBT5WR2_bit at SBT5WR2.B3;
sfr unsigned long   volatile SBT6ELOG1        absolute 0xBF8F9820;
    sbit  CMD0_SBT6ELOG1_bit at SBT6ELOG1.B0;
    sbit  CMD1_SBT6ELOG1_bit at SBT6ELOG1.B1;
    sbit  CMD2_SBT6ELOG1_bit at SBT6ELOG1.B2;
    sbit  REGION0_SBT6ELOG1_bit at SBT6ELOG1.B4;
    sbit  REGION1_SBT6ELOG1_bit at SBT6ELOG1.B5;
    sbit  REGION2_SBT6ELOG1_bit at SBT6ELOG1.B6;
    sbit  REGION3_SBT6ELOG1_bit at SBT6ELOG1.B7;
    sbit  INITID0_SBT6ELOG1_bit at SBT6ELOG1.B8;
    sbit  INITID1_SBT6ELOG1_bit at SBT6ELOG1.B9;
    sbit  INITID2_SBT6ELOG1_bit at SBT6ELOG1.B10;
    sbit  INITID3_SBT6ELOG1_bit at SBT6ELOG1.B11;
    sbit  INITID4_SBT6ELOG1_bit at SBT6ELOG1.B12;
    sbit  INITID5_SBT6ELOG1_bit at SBT6ELOG1.B13;
    sbit  INITID6_SBT6ELOG1_bit at SBT6ELOG1.B14;
    sbit  INITID7_SBT6ELOG1_bit at SBT6ELOG1.B15;
    sbit  CODE0_SBT6ELOG1_bit at SBT6ELOG1.B24;
    sbit  CODE1_SBT6ELOG1_bit at SBT6ELOG1.B25;
    sbit  CODE2_SBT6ELOG1_bit at SBT6ELOG1.B26;
    sbit  CODE3_SBT6ELOG1_bit at SBT6ELOG1.B27;
    sbit  MULTI_SBT6ELOG1_bit at SBT6ELOG1.B31;
sfr unsigned long   volatile SBT6ELOG2        absolute 0xBF8F9824;
    sbit  GROUP0_SBT6ELOG2_bit at SBT6ELOG2.B0;
    sbit  GROUP1_SBT6ELOG2_bit at SBT6ELOG2.B1;
sfr unsigned long   volatile SBT6ECON         absolute 0xBF8F9828;
    sbit  ERRP_SBT6ECON_bit at SBT6ECON.B24;
sfr unsigned long   volatile SBT6ECLRS        absolute 0xBF8F9830;
    sbit  CLEAR_SBT6ECLRS_bit at SBT6ECLRS.B0;
sfr unsigned long   volatile SBT6ECLRM        absolute 0xBF8F9838;
    sbit  CLEAR_SBT6ECLRM_bit at SBT6ECLRM.B0;
sfr unsigned long   volatile SBT6REG0         absolute 0xBF8F9840;
    sbit  SIZE0_SBT6REG0_bit at SBT6REG0.B3;
    sbit  SIZE1_SBT6REG0_bit at SBT6REG0.B4;
    sbit  SIZE2_SBT6REG0_bit at SBT6REG0.B5;
    sbit  SIZE3_SBT6REG0_bit at SBT6REG0.B6;
    sbit  SIZE4_SBT6REG0_bit at SBT6REG0.B7;
    sbit  PRI_SBT6REG0_bit at SBT6REG0.B9;
    sbit  BASE0_SBT6REG0_bit at SBT6REG0.B10;
    sbit  BASE1_SBT6REG0_bit at SBT6REG0.B11;
    sbit  BASE2_SBT6REG0_bit at SBT6REG0.B12;
    sbit  BASE3_SBT6REG0_bit at SBT6REG0.B13;
    sbit  BASE4_SBT6REG0_bit at SBT6REG0.B14;
    sbit  BASE5_SBT6REG0_bit at SBT6REG0.B15;
    sbit  BASE6_SBT6REG0_bit at SBT6REG0.B16;
    sbit  BASE7_SBT6REG0_bit at SBT6REG0.B17;
    sbit  BASE8_SBT6REG0_bit at SBT6REG0.B18;
    sbit  BASE9_SBT6REG0_bit at SBT6REG0.B19;
    sbit  BASE10_SBT6REG0_bit at SBT6REG0.B20;
    sbit  BASE11_SBT6REG0_bit at SBT6REG0.B21;
    sbit  BASE12_SBT6REG0_bit at SBT6REG0.B22;
    sbit  BASE13_SBT6REG0_bit at SBT6REG0.B23;
    sbit  BASE14_SBT6REG0_bit at SBT6REG0.B24;
    sbit  BASE15_SBT6REG0_bit at SBT6REG0.B25;
    sbit  BASE16_SBT6REG0_bit at SBT6REG0.B26;
    sbit  BASE17_SBT6REG0_bit at SBT6REG0.B27;
    sbit  BASE18_SBT6REG0_bit at SBT6REG0.B28;
    sbit  BASE19_SBT6REG0_bit at SBT6REG0.B29;
    sbit  BASE20_SBT6REG0_bit at SBT6REG0.B30;
    sbit  BASE21_SBT6REG0_bit at SBT6REG0.B31;
sfr unsigned long   volatile SBT6RD0          absolute 0xBF8F9850;
    sbit  GROUP0_SBT6RD0_bit at SBT6RD0.B0;
    sbit  GROUP1_SBT6RD0_bit at SBT6RD0.B1;
    sbit  GROUP2_SBT6RD0_bit at SBT6RD0.B2;
    sbit  GROUP3_SBT6RD0_bit at SBT6RD0.B3;
sfr unsigned long   volatile SBT6WR0          absolute 0xBF8F9858;
    sbit  GROUP0_SBT6WR0_bit at SBT6WR0.B0;
    sbit  GROUP1_SBT6WR0_bit at SBT6WR0.B1;
    sbit  GROUP2_SBT6WR0_bit at SBT6WR0.B2;
    sbit  GROUP3_SBT6WR0_bit at SBT6WR0.B3;
sfr unsigned long   volatile SBT6REG1         absolute 0xBF8F9860;
    sbit  SIZE0_SBT6REG1_bit at SBT6REG1.B3;
    sbit  SIZE1_SBT6REG1_bit at SBT6REG1.B4;
    sbit  SIZE2_SBT6REG1_bit at SBT6REG1.B5;
    sbit  SIZE3_SBT6REG1_bit at SBT6REG1.B6;
    sbit  SIZE4_SBT6REG1_bit at SBT6REG1.B7;
    sbit  PRI_SBT6REG1_bit at SBT6REG1.B9;
    sbit  BASE0_SBT6REG1_bit at SBT6REG1.B10;
    sbit  BASE1_SBT6REG1_bit at SBT6REG1.B11;
    sbit  BASE2_SBT6REG1_bit at SBT6REG1.B12;
    sbit  BASE3_SBT6REG1_bit at SBT6REG1.B13;
    sbit  BASE4_SBT6REG1_bit at SBT6REG1.B14;
    sbit  BASE5_SBT6REG1_bit at SBT6REG1.B15;
    sbit  BASE6_SBT6REG1_bit at SBT6REG1.B16;
    sbit  BASE7_SBT6REG1_bit at SBT6REG1.B17;
    sbit  BASE8_SBT6REG1_bit at SBT6REG1.B18;
    sbit  BASE9_SBT6REG1_bit at SBT6REG1.B19;
    sbit  BASE10_SBT6REG1_bit at SBT6REG1.B20;
    sbit  BASE11_SBT6REG1_bit at SBT6REG1.B21;
    sbit  BASE12_SBT6REG1_bit at SBT6REG1.B22;
    sbit  BASE13_SBT6REG1_bit at SBT6REG1.B23;
    sbit  BASE14_SBT6REG1_bit at SBT6REG1.B24;
    sbit  BASE15_SBT6REG1_bit at SBT6REG1.B25;
    sbit  BASE16_SBT6REG1_bit at SBT6REG1.B26;
    sbit  BASE17_SBT6REG1_bit at SBT6REG1.B27;
    sbit  BASE18_SBT6REG1_bit at SBT6REG1.B28;
    sbit  BASE19_SBT6REG1_bit at SBT6REG1.B29;
    sbit  BASE20_SBT6REG1_bit at SBT6REG1.B30;
    sbit  BASE21_SBT6REG1_bit at SBT6REG1.B31;
sfr unsigned long   volatile SBT6RD1          absolute 0xBF8F9870;
    sbit  GROUP0_SBT6RD1_bit at SBT6RD1.B0;
    sbit  GROUP1_SBT6RD1_bit at SBT6RD1.B1;
    sbit  GROUP2_SBT6RD1_bit at SBT6RD1.B2;
    sbit  GROUP3_SBT6RD1_bit at SBT6RD1.B3;
sfr unsigned long   volatile SBT6WR1          absolute 0xBF8F9878;
    sbit  GROUP0_SBT6WR1_bit at SBT6WR1.B0;
    sbit  GROUP1_SBT6WR1_bit at SBT6WR1.B1;
    sbit  GROUP2_SBT6WR1_bit at SBT6WR1.B2;
    sbit  GROUP3_SBT6WR1_bit at SBT6WR1.B3;
sfr unsigned long   volatile SBT7ELOG1        absolute 0xBF8F9C20;
    sbit  CMD0_SBT7ELOG1_bit at SBT7ELOG1.B0;
    sbit  CMD1_SBT7ELOG1_bit at SBT7ELOG1.B1;
    sbit  CMD2_SBT7ELOG1_bit at SBT7ELOG1.B2;
    sbit  REGION0_SBT7ELOG1_bit at SBT7ELOG1.B4;
    sbit  REGION1_SBT7ELOG1_bit at SBT7ELOG1.B5;
    sbit  REGION2_SBT7ELOG1_bit at SBT7ELOG1.B6;
    sbit  REGION3_SBT7ELOG1_bit at SBT7ELOG1.B7;
    sbit  INITID0_SBT7ELOG1_bit at SBT7ELOG1.B8;
    sbit  INITID1_SBT7ELOG1_bit at SBT7ELOG1.B9;
    sbit  INITID2_SBT7ELOG1_bit at SBT7ELOG1.B10;
    sbit  INITID3_SBT7ELOG1_bit at SBT7ELOG1.B11;
    sbit  INITID4_SBT7ELOG1_bit at SBT7ELOG1.B12;
    sbit  INITID5_SBT7ELOG1_bit at SBT7ELOG1.B13;
    sbit  INITID6_SBT7ELOG1_bit at SBT7ELOG1.B14;
    sbit  INITID7_SBT7ELOG1_bit at SBT7ELOG1.B15;
    sbit  CODE0_SBT7ELOG1_bit at SBT7ELOG1.B24;
    sbit  CODE1_SBT7ELOG1_bit at SBT7ELOG1.B25;
    sbit  CODE2_SBT7ELOG1_bit at SBT7ELOG1.B26;
    sbit  CODE3_SBT7ELOG1_bit at SBT7ELOG1.B27;
    sbit  MULTI_SBT7ELOG1_bit at SBT7ELOG1.B31;
sfr unsigned long   volatile SBT7ELOG2        absolute 0xBF8F9C24;
    sbit  GROUP0_SBT7ELOG2_bit at SBT7ELOG2.B0;
    sbit  GROUP1_SBT7ELOG2_bit at SBT7ELOG2.B1;
sfr unsigned long   volatile SBT7ECON         absolute 0xBF8F9C28;
    sbit  ERRP_SBT7ECON_bit at SBT7ECON.B24;
sfr unsigned long   volatile SBT7ECLRS        absolute 0xBF8F9C30;
    sbit  CLEAR_SBT7ECLRS_bit at SBT7ECLRS.B0;
sfr unsigned long   volatile SBT7ECLRM        absolute 0xBF8F9C38;
    sbit  CLEAR_SBT7ECLRM_bit at SBT7ECLRM.B0;
sfr unsigned long   volatile SBT7REG0         absolute 0xBF8F9C40;
    sbit  SIZE0_SBT7REG0_bit at SBT7REG0.B3;
    sbit  SIZE1_SBT7REG0_bit at SBT7REG0.B4;
    sbit  SIZE2_SBT7REG0_bit at SBT7REG0.B5;
    sbit  SIZE3_SBT7REG0_bit at SBT7REG0.B6;
    sbit  SIZE4_SBT7REG0_bit at SBT7REG0.B7;
    sbit  PRI_SBT7REG0_bit at SBT7REG0.B9;
    sbit  BASE0_SBT7REG0_bit at SBT7REG0.B10;
    sbit  BASE1_SBT7REG0_bit at SBT7REG0.B11;
    sbit  BASE2_SBT7REG0_bit at SBT7REG0.B12;
    sbit  BASE3_SBT7REG0_bit at SBT7REG0.B13;
    sbit  BASE4_SBT7REG0_bit at SBT7REG0.B14;
    sbit  BASE5_SBT7REG0_bit at SBT7REG0.B15;
    sbit  BASE6_SBT7REG0_bit at SBT7REG0.B16;
    sbit  BASE7_SBT7REG0_bit at SBT7REG0.B17;
    sbit  BASE8_SBT7REG0_bit at SBT7REG0.B18;
    sbit  BASE9_SBT7REG0_bit at SBT7REG0.B19;
    sbit  BASE10_SBT7REG0_bit at SBT7REG0.B20;
    sbit  BASE11_SBT7REG0_bit at SBT7REG0.B21;
    sbit  BASE12_SBT7REG0_bit at SBT7REG0.B22;
    sbit  BASE13_SBT7REG0_bit at SBT7REG0.B23;
    sbit  BASE14_SBT7REG0_bit at SBT7REG0.B24;
    sbit  BASE15_SBT7REG0_bit at SBT7REG0.B25;
    sbit  BASE16_SBT7REG0_bit at SBT7REG0.B26;
    sbit  BASE17_SBT7REG0_bit at SBT7REG0.B27;
    sbit  BASE18_SBT7REG0_bit at SBT7REG0.B28;
    sbit  BASE19_SBT7REG0_bit at SBT7REG0.B29;
    sbit  BASE20_SBT7REG0_bit at SBT7REG0.B30;
    sbit  BASE21_SBT7REG0_bit at SBT7REG0.B31;
sfr unsigned long   volatile SBT7RD0          absolute 0xBF8F9C50;
    sbit  GROUP0_SBT7RD0_bit at SBT7RD0.B0;
    sbit  GROUP1_SBT7RD0_bit at SBT7RD0.B1;
    sbit  GROUP2_SBT7RD0_bit at SBT7RD0.B2;
    sbit  GROUP3_SBT7RD0_bit at SBT7RD0.B3;
sfr unsigned long   volatile SBT7WR0          absolute 0xBF8F9C58;
    sbit  GROUP0_SBT7WR0_bit at SBT7WR0.B0;
    sbit  GROUP1_SBT7WR0_bit at SBT7WR0.B1;
    sbit  GROUP2_SBT7WR0_bit at SBT7WR0.B2;
    sbit  GROUP3_SBT7WR0_bit at SBT7WR0.B3;
sfr unsigned long   volatile SBT7REG1         absolute 0xBF8F9C60;
    sbit  SIZE0_SBT7REG1_bit at SBT7REG1.B3;
    sbit  SIZE1_SBT7REG1_bit at SBT7REG1.B4;
    sbit  SIZE2_SBT7REG1_bit at SBT7REG1.B5;
    sbit  SIZE3_SBT7REG1_bit at SBT7REG1.B6;
    sbit  SIZE4_SBT7REG1_bit at SBT7REG1.B7;
    sbit  PRI_SBT7REG1_bit at SBT7REG1.B9;
    sbit  BASE0_SBT7REG1_bit at SBT7REG1.B10;
    sbit  BASE1_SBT7REG1_bit at SBT7REG1.B11;
    sbit  BASE2_SBT7REG1_bit at SBT7REG1.B12;
    sbit  BASE3_SBT7REG1_bit at SBT7REG1.B13;
    sbit  BASE4_SBT7REG1_bit at SBT7REG1.B14;
    sbit  BASE5_SBT7REG1_bit at SBT7REG1.B15;
    sbit  BASE6_SBT7REG1_bit at SBT7REG1.B16;
    sbit  BASE7_SBT7REG1_bit at SBT7REG1.B17;
    sbit  BASE8_SBT7REG1_bit at SBT7REG1.B18;
    sbit  BASE9_SBT7REG1_bit at SBT7REG1.B19;
    sbit  BASE10_SBT7REG1_bit at SBT7REG1.B20;
    sbit  BASE11_SBT7REG1_bit at SBT7REG1.B21;
    sbit  BASE12_SBT7REG1_bit at SBT7REG1.B22;
    sbit  BASE13_SBT7REG1_bit at SBT7REG1.B23;
    sbit  BASE14_SBT7REG1_bit at SBT7REG1.B24;
    sbit  BASE15_SBT7REG1_bit at SBT7REG1.B25;
    sbit  BASE16_SBT7REG1_bit at SBT7REG1.B26;
    sbit  BASE17_SBT7REG1_bit at SBT7REG1.B27;
    sbit  BASE18_SBT7REG1_bit at SBT7REG1.B28;
    sbit  BASE19_SBT7REG1_bit at SBT7REG1.B29;
    sbit  BASE20_SBT7REG1_bit at SBT7REG1.B30;
    sbit  BASE21_SBT7REG1_bit at SBT7REG1.B31;
sfr unsigned long   volatile SBT7RD1          absolute 0xBF8F9C70;
    sbit  GROUP0_SBT7RD1_bit at SBT7RD1.B0;
    sbit  GROUP1_SBT7RD1_bit at SBT7RD1.B1;
    sbit  GROUP2_SBT7RD1_bit at SBT7RD1.B2;
    sbit  GROUP3_SBT7RD1_bit at SBT7RD1.B3;
sfr unsigned long   volatile SBT7WR1          absolute 0xBF8F9C78;
    sbit  GROUP0_SBT7WR1_bit at SBT7WR1.B0;
    sbit  GROUP1_SBT7WR1_bit at SBT7WR1.B1;
    sbit  GROUP2_SBT7WR1_bit at SBT7WR1.B2;
    sbit  GROUP3_SBT7WR1_bit at SBT7WR1.B3;
sfr unsigned long   volatile SBT8ELOG1        absolute 0xBF8FA020;
    sbit  CMD0_SBT8ELOG1_bit at SBT8ELOG1.B0;
    sbit  CMD1_SBT8ELOG1_bit at SBT8ELOG1.B1;
    sbit  CMD2_SBT8ELOG1_bit at SBT8ELOG1.B2;
    sbit  REGION0_SBT8ELOG1_bit at SBT8ELOG1.B4;
    sbit  REGION1_SBT8ELOG1_bit at SBT8ELOG1.B5;
    sbit  REGION2_SBT8ELOG1_bit at SBT8ELOG1.B6;
    sbit  REGION3_SBT8ELOG1_bit at SBT8ELOG1.B7;
    sbit  INITID0_SBT8ELOG1_bit at SBT8ELOG1.B8;
    sbit  INITID1_SBT8ELOG1_bit at SBT8ELOG1.B9;
    sbit  INITID2_SBT8ELOG1_bit at SBT8ELOG1.B10;
    sbit  INITID3_SBT8ELOG1_bit at SBT8ELOG1.B11;
    sbit  INITID4_SBT8ELOG1_bit at SBT8ELOG1.B12;
    sbit  INITID5_SBT8ELOG1_bit at SBT8ELOG1.B13;
    sbit  INITID6_SBT8ELOG1_bit at SBT8ELOG1.B14;
    sbit  INITID7_SBT8ELOG1_bit at SBT8ELOG1.B15;
    sbit  CODE0_SBT8ELOG1_bit at SBT8ELOG1.B24;
    sbit  CODE1_SBT8ELOG1_bit at SBT8ELOG1.B25;
    sbit  CODE2_SBT8ELOG1_bit at SBT8ELOG1.B26;
    sbit  CODE3_SBT8ELOG1_bit at SBT8ELOG1.B27;
    sbit  MULTI_SBT8ELOG1_bit at SBT8ELOG1.B31;
sfr unsigned long   volatile SBT8ELOG2        absolute 0xBF8FA024;
    sbit  GROUP0_SBT8ELOG2_bit at SBT8ELOG2.B0;
    sbit  GROUP1_SBT8ELOG2_bit at SBT8ELOG2.B1;
sfr unsigned long   volatile SBT8ECON         absolute 0xBF8FA028;
    sbit  ERRP_SBT8ECON_bit at SBT8ECON.B24;
sfr unsigned long   volatile SBT8ECLRS        absolute 0xBF8FA030;
    sbit  CLEAR_SBT8ECLRS_bit at SBT8ECLRS.B0;
sfr unsigned long   volatile SBT8ECLRM        absolute 0xBF8FA038;
    sbit  CLEAR_SBT8ECLRM_bit at SBT8ECLRM.B0;
sfr unsigned long   volatile SBT8REG0         absolute 0xBF8FA040;
    sbit  SIZE0_SBT8REG0_bit at SBT8REG0.B3;
    sbit  SIZE1_SBT8REG0_bit at SBT8REG0.B4;
    sbit  SIZE2_SBT8REG0_bit at SBT8REG0.B5;
    sbit  SIZE3_SBT8REG0_bit at SBT8REG0.B6;
    sbit  SIZE4_SBT8REG0_bit at SBT8REG0.B7;
    sbit  PRI_SBT8REG0_bit at SBT8REG0.B9;
    sbit  BASE0_SBT8REG0_bit at SBT8REG0.B10;
    sbit  BASE1_SBT8REG0_bit at SBT8REG0.B11;
    sbit  BASE2_SBT8REG0_bit at SBT8REG0.B12;
    sbit  BASE3_SBT8REG0_bit at SBT8REG0.B13;
    sbit  BASE4_SBT8REG0_bit at SBT8REG0.B14;
    sbit  BASE5_SBT8REG0_bit at SBT8REG0.B15;
    sbit  BASE6_SBT8REG0_bit at SBT8REG0.B16;
    sbit  BASE7_SBT8REG0_bit at SBT8REG0.B17;
    sbit  BASE8_SBT8REG0_bit at SBT8REG0.B18;
    sbit  BASE9_SBT8REG0_bit at SBT8REG0.B19;
    sbit  BASE10_SBT8REG0_bit at SBT8REG0.B20;
    sbit  BASE11_SBT8REG0_bit at SBT8REG0.B21;
    sbit  BASE12_SBT8REG0_bit at SBT8REG0.B22;
    sbit  BASE13_SBT8REG0_bit at SBT8REG0.B23;
    sbit  BASE14_SBT8REG0_bit at SBT8REG0.B24;
    sbit  BASE15_SBT8REG0_bit at SBT8REG0.B25;
    sbit  BASE16_SBT8REG0_bit at SBT8REG0.B26;
    sbit  BASE17_SBT8REG0_bit at SBT8REG0.B27;
    sbit  BASE18_SBT8REG0_bit at SBT8REG0.B28;
    sbit  BASE19_SBT8REG0_bit at SBT8REG0.B29;
    sbit  BASE20_SBT8REG0_bit at SBT8REG0.B30;
    sbit  BASE21_SBT8REG0_bit at SBT8REG0.B31;
sfr unsigned long   volatile SBT8RD0          absolute 0xBF8FA050;
    sbit  GROUP0_SBT8RD0_bit at SBT8RD0.B0;
    sbit  GROUP1_SBT8RD0_bit at SBT8RD0.B1;
    sbit  GROUP2_SBT8RD0_bit at SBT8RD0.B2;
    sbit  GROUP3_SBT8RD0_bit at SBT8RD0.B3;
sfr unsigned long   volatile SBT8WR0          absolute 0xBF8FA058;
    sbit  GROUP0_SBT8WR0_bit at SBT8WR0.B0;
    sbit  GROUP1_SBT8WR0_bit at SBT8WR0.B1;
    sbit  GROUP2_SBT8WR0_bit at SBT8WR0.B2;
    sbit  GROUP3_SBT8WR0_bit at SBT8WR0.B3;
sfr unsigned long   volatile SBT8REG1         absolute 0xBF8FA060;
    sbit  SIZE0_SBT8REG1_bit at SBT8REG1.B3;
    sbit  SIZE1_SBT8REG1_bit at SBT8REG1.B4;
    sbit  SIZE2_SBT8REG1_bit at SBT8REG1.B5;
    sbit  SIZE3_SBT8REG1_bit at SBT8REG1.B6;
    sbit  SIZE4_SBT8REG1_bit at SBT8REG1.B7;
    sbit  PRI_SBT8REG1_bit at SBT8REG1.B9;
    sbit  BASE0_SBT8REG1_bit at SBT8REG1.B10;
    sbit  BASE1_SBT8REG1_bit at SBT8REG1.B11;
    sbit  BASE2_SBT8REG1_bit at SBT8REG1.B12;
    sbit  BASE3_SBT8REG1_bit at SBT8REG1.B13;
    sbit  BASE4_SBT8REG1_bit at SBT8REG1.B14;
    sbit  BASE5_SBT8REG1_bit at SBT8REG1.B15;
    sbit  BASE6_SBT8REG1_bit at SBT8REG1.B16;
    sbit  BASE7_SBT8REG1_bit at SBT8REG1.B17;
    sbit  BASE8_SBT8REG1_bit at SBT8REG1.B18;
    sbit  BASE9_SBT8REG1_bit at SBT8REG1.B19;
    sbit  BASE10_SBT8REG1_bit at SBT8REG1.B20;
    sbit  BASE11_SBT8REG1_bit at SBT8REG1.B21;
    sbit  BASE12_SBT8REG1_bit at SBT8REG1.B22;
    sbit  BASE13_SBT8REG1_bit at SBT8REG1.B23;
    sbit  BASE14_SBT8REG1_bit at SBT8REG1.B24;
    sbit  BASE15_SBT8REG1_bit at SBT8REG1.B25;
    sbit  BASE16_SBT8REG1_bit at SBT8REG1.B26;
    sbit  BASE17_SBT8REG1_bit at SBT8REG1.B27;
    sbit  BASE18_SBT8REG1_bit at SBT8REG1.B28;
    sbit  BASE19_SBT8REG1_bit at SBT8REG1.B29;
    sbit  BASE20_SBT8REG1_bit at SBT8REG1.B30;
    sbit  BASE21_SBT8REG1_bit at SBT8REG1.B31;
sfr unsigned long   volatile SBT8RD1          absolute 0xBF8FA070;
    sbit  GROUP0_SBT8RD1_bit at SBT8RD1.B0;
    sbit  GROUP1_SBT8RD1_bit at SBT8RD1.B1;
    sbit  GROUP2_SBT8RD1_bit at SBT8RD1.B2;
    sbit  GROUP3_SBT8RD1_bit at SBT8RD1.B3;
sfr unsigned long   volatile SBT8WR1          absolute 0xBF8FA078;
    sbit  GROUP0_SBT8WR1_bit at SBT8WR1.B0;
    sbit  GROUP1_SBT8WR1_bit at SBT8WR1.B1;
    sbit  GROUP2_SBT8WR1_bit at SBT8WR1.B2;
    sbit  GROUP3_SBT8WR1_bit at SBT8WR1.B3;
sfr unsigned long   volatile SBT9ELOG1        absolute 0xBF8FA420;
    sbit  CMD0_SBT9ELOG1_bit at SBT9ELOG1.B0;
    sbit  CMD1_SBT9ELOG1_bit at SBT9ELOG1.B1;
    sbit  CMD2_SBT9ELOG1_bit at SBT9ELOG1.B2;
    sbit  REGION0_SBT9ELOG1_bit at SBT9ELOG1.B4;
    sbit  REGION1_SBT9ELOG1_bit at SBT9ELOG1.B5;
    sbit  REGION2_SBT9ELOG1_bit at SBT9ELOG1.B6;
    sbit  REGION3_SBT9ELOG1_bit at SBT9ELOG1.B7;
    sbit  INITID0_SBT9ELOG1_bit at SBT9ELOG1.B8;
    sbit  INITID1_SBT9ELOG1_bit at SBT9ELOG1.B9;
    sbit  INITID2_SBT9ELOG1_bit at SBT9ELOG1.B10;
    sbit  INITID3_SBT9ELOG1_bit at SBT9ELOG1.B11;
    sbit  INITID4_SBT9ELOG1_bit at SBT9ELOG1.B12;
    sbit  INITID5_SBT9ELOG1_bit at SBT9ELOG1.B13;
    sbit  INITID6_SBT9ELOG1_bit at SBT9ELOG1.B14;
    sbit  INITID7_SBT9ELOG1_bit at SBT9ELOG1.B15;
    sbit  CODE0_SBT9ELOG1_bit at SBT9ELOG1.B24;
    sbit  CODE1_SBT9ELOG1_bit at SBT9ELOG1.B25;
    sbit  CODE2_SBT9ELOG1_bit at SBT9ELOG1.B26;
    sbit  CODE3_SBT9ELOG1_bit at SBT9ELOG1.B27;
    sbit  MULTI_SBT9ELOG1_bit at SBT9ELOG1.B31;
sfr unsigned long   volatile SBT9ELOG2        absolute 0xBF8FA424;
    sbit  GROUP0_SBT9ELOG2_bit at SBT9ELOG2.B0;
    sbit  GROUP1_SBT9ELOG2_bit at SBT9ELOG2.B1;
sfr unsigned long   volatile SBT9ECON         absolute 0xBF8FA428;
    sbit  ERRP_SBT9ECON_bit at SBT9ECON.B24;
sfr unsigned long   volatile SBT9ECLRS        absolute 0xBF8FA430;
    sbit  CLEAR_SBT9ECLRS_bit at SBT9ECLRS.B0;
sfr unsigned long   volatile SBT9ECLRM        absolute 0xBF8FA438;
    sbit  CLEAR_SBT9ECLRM_bit at SBT9ECLRM.B0;
sfr unsigned long   volatile SBT9REG0         absolute 0xBF8FA440;
    sbit  SIZE0_SBT9REG0_bit at SBT9REG0.B3;
    sbit  SIZE1_SBT9REG0_bit at SBT9REG0.B4;
    sbit  SIZE2_SBT9REG0_bit at SBT9REG0.B5;
    sbit  SIZE3_SBT9REG0_bit at SBT9REG0.B6;
    sbit  SIZE4_SBT9REG0_bit at SBT9REG0.B7;
    sbit  PRI_SBT9REG0_bit at SBT9REG0.B9;
    sbit  BASE0_SBT9REG0_bit at SBT9REG0.B10;
    sbit  BASE1_SBT9REG0_bit at SBT9REG0.B11;
    sbit  BASE2_SBT9REG0_bit at SBT9REG0.B12;
    sbit  BASE3_SBT9REG0_bit at SBT9REG0.B13;
    sbit  BASE4_SBT9REG0_bit at SBT9REG0.B14;
    sbit  BASE5_SBT9REG0_bit at SBT9REG0.B15;
    sbit  BASE6_SBT9REG0_bit at SBT9REG0.B16;
    sbit  BASE7_SBT9REG0_bit at SBT9REG0.B17;
    sbit  BASE8_SBT9REG0_bit at SBT9REG0.B18;
    sbit  BASE9_SBT9REG0_bit at SBT9REG0.B19;
    sbit  BASE10_SBT9REG0_bit at SBT9REG0.B20;
    sbit  BASE11_SBT9REG0_bit at SBT9REG0.B21;
    sbit  BASE12_SBT9REG0_bit at SBT9REG0.B22;
    sbit  BASE13_SBT9REG0_bit at SBT9REG0.B23;
    sbit  BASE14_SBT9REG0_bit at SBT9REG0.B24;
    sbit  BASE15_SBT9REG0_bit at SBT9REG0.B25;
    sbit  BASE16_SBT9REG0_bit at SBT9REG0.B26;
    sbit  BASE17_SBT9REG0_bit at SBT9REG0.B27;
    sbit  BASE18_SBT9REG0_bit at SBT9REG0.B28;
    sbit  BASE19_SBT9REG0_bit at SBT9REG0.B29;
    sbit  BASE20_SBT9REG0_bit at SBT9REG0.B30;
    sbit  BASE21_SBT9REG0_bit at SBT9REG0.B31;
sfr unsigned long   volatile SBT9RD0          absolute 0xBF8FA450;
    sbit  GROUP0_SBT9RD0_bit at SBT9RD0.B0;
    sbit  GROUP1_SBT9RD0_bit at SBT9RD0.B1;
    sbit  GROUP2_SBT9RD0_bit at SBT9RD0.B2;
    sbit  GROUP3_SBT9RD0_bit at SBT9RD0.B3;
sfr unsigned long   volatile SBT9WR0          absolute 0xBF8FA458;
    sbit  GROUP0_SBT9WR0_bit at SBT9WR0.B0;
    sbit  GROUP1_SBT9WR0_bit at SBT9WR0.B1;
    sbit  GROUP2_SBT9WR0_bit at SBT9WR0.B2;
    sbit  GROUP3_SBT9WR0_bit at SBT9WR0.B3;
sfr unsigned long   volatile SBT9REG1         absolute 0xBF8FA460;
    sbit  SIZE0_SBT9REG1_bit at SBT9REG1.B3;
    sbit  SIZE1_SBT9REG1_bit at SBT9REG1.B4;
    sbit  SIZE2_SBT9REG1_bit at SBT9REG1.B5;
    sbit  SIZE3_SBT9REG1_bit at SBT9REG1.B6;
    sbit  SIZE4_SBT9REG1_bit at SBT9REG1.B7;
    sbit  PRI_SBT9REG1_bit at SBT9REG1.B9;
    sbit  BASE0_SBT9REG1_bit at SBT9REG1.B10;
    sbit  BASE1_SBT9REG1_bit at SBT9REG1.B11;
    sbit  BASE2_SBT9REG1_bit at SBT9REG1.B12;
    sbit  BASE3_SBT9REG1_bit at SBT9REG1.B13;
    sbit  BASE4_SBT9REG1_bit at SBT9REG1.B14;
    sbit  BASE5_SBT9REG1_bit at SBT9REG1.B15;
    sbit  BASE6_SBT9REG1_bit at SBT9REG1.B16;
    sbit  BASE7_SBT9REG1_bit at SBT9REG1.B17;
    sbit  BASE8_SBT9REG1_bit at SBT9REG1.B18;
    sbit  BASE9_SBT9REG1_bit at SBT9REG1.B19;
    sbit  BASE10_SBT9REG1_bit at SBT9REG1.B20;
    sbit  BASE11_SBT9REG1_bit at SBT9REG1.B21;
    sbit  BASE12_SBT9REG1_bit at SBT9REG1.B22;
    sbit  BASE13_SBT9REG1_bit at SBT9REG1.B23;
    sbit  BASE14_SBT9REG1_bit at SBT9REG1.B24;
    sbit  BASE15_SBT9REG1_bit at SBT9REG1.B25;
    sbit  BASE16_SBT9REG1_bit at SBT9REG1.B26;
    sbit  BASE17_SBT9REG1_bit at SBT9REG1.B27;
    sbit  BASE18_SBT9REG1_bit at SBT9REG1.B28;
    sbit  BASE19_SBT9REG1_bit at SBT9REG1.B29;
    sbit  BASE20_SBT9REG1_bit at SBT9REG1.B30;
    sbit  BASE21_SBT9REG1_bit at SBT9REG1.B31;
sfr unsigned long   volatile SBT9RD1          absolute 0xBF8FA470;
    sbit  GROUP0_SBT9RD1_bit at SBT9RD1.B0;
    sbit  GROUP1_SBT9RD1_bit at SBT9RD1.B1;
    sbit  GROUP2_SBT9RD1_bit at SBT9RD1.B2;
    sbit  GROUP3_SBT9RD1_bit at SBT9RD1.B3;
sfr unsigned long   volatile SBT9WR1          absolute 0xBF8FA478;
    sbit  GROUP0_SBT9WR1_bit at SBT9WR1.B0;
    sbit  GROUP1_SBT9WR1_bit at SBT9WR1.B1;
    sbit  GROUP2_SBT9WR1_bit at SBT9WR1.B2;
    sbit  GROUP3_SBT9WR1_bit at SBT9WR1.B3;
sfr unsigned long   volatile SBT10ELOG1       absolute 0xBF8FA820;
    sbit  CMD0_SBT10ELOG1_bit at SBT10ELOG1.B0;
    sbit  CMD1_SBT10ELOG1_bit at SBT10ELOG1.B1;
    sbit  CMD2_SBT10ELOG1_bit at SBT10ELOG1.B2;
    sbit  REGION0_SBT10ELOG1_bit at SBT10ELOG1.B4;
    sbit  REGION1_SBT10ELOG1_bit at SBT10ELOG1.B5;
    sbit  REGION2_SBT10ELOG1_bit at SBT10ELOG1.B6;
    sbit  REGION3_SBT10ELOG1_bit at SBT10ELOG1.B7;
    sbit  INITID0_SBT10ELOG1_bit at SBT10ELOG1.B8;
    sbit  INITID1_SBT10ELOG1_bit at SBT10ELOG1.B9;
    sbit  INITID2_SBT10ELOG1_bit at SBT10ELOG1.B10;
    sbit  INITID3_SBT10ELOG1_bit at SBT10ELOG1.B11;
    sbit  INITID4_SBT10ELOG1_bit at SBT10ELOG1.B12;
    sbit  INITID5_SBT10ELOG1_bit at SBT10ELOG1.B13;
    sbit  INITID6_SBT10ELOG1_bit at SBT10ELOG1.B14;
    sbit  INITID7_SBT10ELOG1_bit at SBT10ELOG1.B15;
    sbit  CODE0_SBT10ELOG1_bit at SBT10ELOG1.B24;
    sbit  CODE1_SBT10ELOG1_bit at SBT10ELOG1.B25;
    sbit  CODE2_SBT10ELOG1_bit at SBT10ELOG1.B26;
    sbit  CODE3_SBT10ELOG1_bit at SBT10ELOG1.B27;
    sbit  MULTI_SBT10ELOG1_bit at SBT10ELOG1.B31;
sfr unsigned long   volatile SBT10ELOG2       absolute 0xBF8FA824;
    sbit  GROUP0_SBT10ELOG2_bit at SBT10ELOG2.B0;
    sbit  GROUP1_SBT10ELOG2_bit at SBT10ELOG2.B1;
sfr unsigned long   volatile SBT10ECON        absolute 0xBF8FA828;
    sbit  ERRP_SBT10ECON_bit at SBT10ECON.B24;
sfr unsigned long   volatile SBT10ECLRS       absolute 0xBF8FA830;
    sbit  CLEAR_SBT10ECLRS_bit at SBT10ECLRS.B0;
sfr unsigned long   volatile SBT10ECLRM       absolute 0xBF8FA838;
    sbit  CLEAR_SBT10ECLRM_bit at SBT10ECLRM.B0;
sfr unsigned long   volatile SBT10REG0        absolute 0xBF8FA840;
    sbit  SIZE0_SBT10REG0_bit at SBT10REG0.B3;
    sbit  SIZE1_SBT10REG0_bit at SBT10REG0.B4;
    sbit  SIZE2_SBT10REG0_bit at SBT10REG0.B5;
    sbit  SIZE3_SBT10REG0_bit at SBT10REG0.B6;
    sbit  SIZE4_SBT10REG0_bit at SBT10REG0.B7;
    sbit  PRI_SBT10REG0_bit at SBT10REG0.B9;
    sbit  BASE0_SBT10REG0_bit at SBT10REG0.B10;
    sbit  BASE1_SBT10REG0_bit at SBT10REG0.B11;
    sbit  BASE2_SBT10REG0_bit at SBT10REG0.B12;
    sbit  BASE3_SBT10REG0_bit at SBT10REG0.B13;
    sbit  BASE4_SBT10REG0_bit at SBT10REG0.B14;
    sbit  BASE5_SBT10REG0_bit at SBT10REG0.B15;
    sbit  BASE6_SBT10REG0_bit at SBT10REG0.B16;
    sbit  BASE7_SBT10REG0_bit at SBT10REG0.B17;
    sbit  BASE8_SBT10REG0_bit at SBT10REG0.B18;
    sbit  BASE9_SBT10REG0_bit at SBT10REG0.B19;
    sbit  BASE10_SBT10REG0_bit at SBT10REG0.B20;
    sbit  BASE11_SBT10REG0_bit at SBT10REG0.B21;
    sbit  BASE12_SBT10REG0_bit at SBT10REG0.B22;
    sbit  BASE13_SBT10REG0_bit at SBT10REG0.B23;
    sbit  BASE14_SBT10REG0_bit at SBT10REG0.B24;
    sbit  BASE15_SBT10REG0_bit at SBT10REG0.B25;
    sbit  BASE16_SBT10REG0_bit at SBT10REG0.B26;
    sbit  BASE17_SBT10REG0_bit at SBT10REG0.B27;
    sbit  BASE18_SBT10REG0_bit at SBT10REG0.B28;
    sbit  BASE19_SBT10REG0_bit at SBT10REG0.B29;
    sbit  BASE20_SBT10REG0_bit at SBT10REG0.B30;
    sbit  BASE21_SBT10REG0_bit at SBT10REG0.B31;
sfr unsigned long   volatile SBT10RD0         absolute 0xBF8FA850;
    sbit  GROUP0_SBT10RD0_bit at SBT10RD0.B0;
    sbit  GROUP1_SBT10RD0_bit at SBT10RD0.B1;
    sbit  GROUP2_SBT10RD0_bit at SBT10RD0.B2;
    sbit  GROUP3_SBT10RD0_bit at SBT10RD0.B3;
sfr unsigned long   volatile SBT10WR0         absolute 0xBF8FA858;
    sbit  GROUP0_SBT10WR0_bit at SBT10WR0.B0;
    sbit  GROUP1_SBT10WR0_bit at SBT10WR0.B1;
    sbit  GROUP2_SBT10WR0_bit at SBT10WR0.B2;
    sbit  GROUP3_SBT10WR0_bit at SBT10WR0.B3;
sfr unsigned long   volatile SBT11ELOG1       absolute 0xBF8FAC20;
    sbit  CMD0_SBT11ELOG1_bit at SBT11ELOG1.B0;
    sbit  CMD1_SBT11ELOG1_bit at SBT11ELOG1.B1;
    sbit  CMD2_SBT11ELOG1_bit at SBT11ELOG1.B2;
    sbit  REGION0_SBT11ELOG1_bit at SBT11ELOG1.B4;
    sbit  REGION1_SBT11ELOG1_bit at SBT11ELOG1.B5;
    sbit  REGION2_SBT11ELOG1_bit at SBT11ELOG1.B6;
    sbit  REGION3_SBT11ELOG1_bit at SBT11ELOG1.B7;
    sbit  INITID0_SBT11ELOG1_bit at SBT11ELOG1.B8;
    sbit  INITID1_SBT11ELOG1_bit at SBT11ELOG1.B9;
    sbit  INITID2_SBT11ELOG1_bit at SBT11ELOG1.B10;
    sbit  INITID3_SBT11ELOG1_bit at SBT11ELOG1.B11;
    sbit  INITID4_SBT11ELOG1_bit at SBT11ELOG1.B12;
    sbit  INITID5_SBT11ELOG1_bit at SBT11ELOG1.B13;
    sbit  INITID6_SBT11ELOG1_bit at SBT11ELOG1.B14;
    sbit  INITID7_SBT11ELOG1_bit at SBT11ELOG1.B15;
    sbit  CODE0_SBT11ELOG1_bit at SBT11ELOG1.B24;
    sbit  CODE1_SBT11ELOG1_bit at SBT11ELOG1.B25;
    sbit  CODE2_SBT11ELOG1_bit at SBT11ELOG1.B26;
    sbit  CODE3_SBT11ELOG1_bit at SBT11ELOG1.B27;
    sbit  MULTI_SBT11ELOG1_bit at SBT11ELOG1.B31;
sfr unsigned long   volatile SBT11ELOG2       absolute 0xBF8FAC24;
    sbit  GROUP0_SBT11ELOG2_bit at SBT11ELOG2.B0;
    sbit  GROUP1_SBT11ELOG2_bit at SBT11ELOG2.B1;
sfr unsigned long   volatile SBT11ECON        absolute 0xBF8FAC28;
    sbit  ERRP_SBT11ECON_bit at SBT11ECON.B24;
sfr unsigned long   volatile SBT11ECLRS       absolute 0xBF8FAC30;
    sbit  CLEAR_SBT11ECLRS_bit at SBT11ECLRS.B0;
sfr unsigned long   volatile SBT11ECLRM       absolute 0xBF8FAC38;
    sbit  CLEAR_SBT11ECLRM_bit at SBT11ECLRM.B0;
sfr unsigned long   volatile SBT11REG0        absolute 0xBF8FAC40;
    sbit  SIZE0_SBT11REG0_bit at SBT11REG0.B3;
    sbit  SIZE1_SBT11REG0_bit at SBT11REG0.B4;
    sbit  SIZE2_SBT11REG0_bit at SBT11REG0.B5;
    sbit  SIZE3_SBT11REG0_bit at SBT11REG0.B6;
    sbit  SIZE4_SBT11REG0_bit at SBT11REG0.B7;
    sbit  PRI_SBT11REG0_bit at SBT11REG0.B9;
    sbit  BASE0_SBT11REG0_bit at SBT11REG0.B10;
    sbit  BASE1_SBT11REG0_bit at SBT11REG0.B11;
    sbit  BASE2_SBT11REG0_bit at SBT11REG0.B12;
    sbit  BASE3_SBT11REG0_bit at SBT11REG0.B13;
    sbit  BASE4_SBT11REG0_bit at SBT11REG0.B14;
    sbit  BASE5_SBT11REG0_bit at SBT11REG0.B15;
    sbit  BASE6_SBT11REG0_bit at SBT11REG0.B16;
    sbit  BASE7_SBT11REG0_bit at SBT11REG0.B17;
    sbit  BASE8_SBT11REG0_bit at SBT11REG0.B18;
    sbit  BASE9_SBT11REG0_bit at SBT11REG0.B19;
    sbit  BASE10_SBT11REG0_bit at SBT11REG0.B20;
    sbit  BASE11_SBT11REG0_bit at SBT11REG0.B21;
    sbit  BASE12_SBT11REG0_bit at SBT11REG0.B22;
    sbit  BASE13_SBT11REG0_bit at SBT11REG0.B23;
    sbit  BASE14_SBT11REG0_bit at SBT11REG0.B24;
    sbit  BASE15_SBT11REG0_bit at SBT11REG0.B25;
    sbit  BASE16_SBT11REG0_bit at SBT11REG0.B26;
    sbit  BASE17_SBT11REG0_bit at SBT11REG0.B27;
    sbit  BASE18_SBT11REG0_bit at SBT11REG0.B28;
    sbit  BASE19_SBT11REG0_bit at SBT11REG0.B29;
    sbit  BASE20_SBT11REG0_bit at SBT11REG0.B30;
    sbit  BASE21_SBT11REG0_bit at SBT11REG0.B31;
sfr unsigned long   volatile SBT11RD0         absolute 0xBF8FAC50;
    sbit  GROUP0_SBT11RD0_bit at SBT11RD0.B0;
    sbit  GROUP1_SBT11RD0_bit at SBT11RD0.B1;
    sbit  GROUP2_SBT11RD0_bit at SBT11RD0.B2;
    sbit  GROUP3_SBT11RD0_bit at SBT11RD0.B3;
sfr unsigned long   volatile SBT11WR0         absolute 0xBF8FAC58;
    sbit  GROUP0_SBT11WR0_bit at SBT11WR0.B0;
    sbit  GROUP1_SBT11WR0_bit at SBT11WR0.B1;
    sbit  GROUP2_SBT11WR0_bit at SBT11WR0.B2;
    sbit  GROUP3_SBT11WR0_bit at SBT11WR0.B3;
sfr unsigned long   volatile SBT11REG1        absolute 0xBF8FAC60;
    sbit  SIZE0_SBT11REG1_bit at SBT11REG1.B3;
    sbit  SIZE1_SBT11REG1_bit at SBT11REG1.B4;
    sbit  SIZE2_SBT11REG1_bit at SBT11REG1.B5;
    sbit  SIZE3_SBT11REG1_bit at SBT11REG1.B6;
    sbit  SIZE4_SBT11REG1_bit at SBT11REG1.B7;
    sbit  PRI_SBT11REG1_bit at SBT11REG1.B9;
    sbit  BASE0_SBT11REG1_bit at SBT11REG1.B10;
    sbit  BASE1_SBT11REG1_bit at SBT11REG1.B11;
    sbit  BASE2_SBT11REG1_bit at SBT11REG1.B12;
    sbit  BASE3_SBT11REG1_bit at SBT11REG1.B13;
    sbit  BASE4_SBT11REG1_bit at SBT11REG1.B14;
    sbit  BASE5_SBT11REG1_bit at SBT11REG1.B15;
    sbit  BASE6_SBT11REG1_bit at SBT11REG1.B16;
    sbit  BASE7_SBT11REG1_bit at SBT11REG1.B17;
    sbit  BASE8_SBT11REG1_bit at SBT11REG1.B18;
    sbit  BASE9_SBT11REG1_bit at SBT11REG1.B19;
    sbit  BASE10_SBT11REG1_bit at SBT11REG1.B20;
    sbit  BASE11_SBT11REG1_bit at SBT11REG1.B21;
    sbit  BASE12_SBT11REG1_bit at SBT11REG1.B22;
    sbit  BASE13_SBT11REG1_bit at SBT11REG1.B23;
    sbit  BASE14_SBT11REG1_bit at SBT11REG1.B24;
    sbit  BASE15_SBT11REG1_bit at SBT11REG1.B25;
    sbit  BASE16_SBT11REG1_bit at SBT11REG1.B26;
    sbit  BASE17_SBT11REG1_bit at SBT11REG1.B27;
    sbit  BASE18_SBT11REG1_bit at SBT11REG1.B28;
    sbit  BASE19_SBT11REG1_bit at SBT11REG1.B29;
    sbit  BASE20_SBT11REG1_bit at SBT11REG1.B30;
    sbit  BASE21_SBT11REG1_bit at SBT11REG1.B31;
sfr unsigned long   volatile SBT11RD1         absolute 0xBF8FAC70;
    sbit  GROUP0_SBT11RD1_bit at SBT11RD1.B0;
    sbit  GROUP1_SBT11RD1_bit at SBT11RD1.B1;
    sbit  GROUP2_SBT11RD1_bit at SBT11RD1.B2;
    sbit  GROUP3_SBT11RD1_bit at SBT11RD1.B3;
sfr unsigned long   volatile SBT11WR1         absolute 0xBF8FAC78;
    sbit  GROUP0_SBT11WR1_bit at SBT11WR1.B0;
    sbit  GROUP1_SBT11WR1_bit at SBT11WR1.B1;
    sbit  GROUP2_SBT11WR1_bit at SBT11WR1.B2;
    sbit  GROUP3_SBT11WR1_bit at SBT11WR1.B3;
sfr unsigned long   volatile SBT12ELOG1       absolute 0xBF8FB020;
    sbit  CMD0_SBT12ELOG1_bit at SBT12ELOG1.B0;
    sbit  CMD1_SBT12ELOG1_bit at SBT12ELOG1.B1;
    sbit  CMD2_SBT12ELOG1_bit at SBT12ELOG1.B2;
    sbit  REGION0_SBT12ELOG1_bit at SBT12ELOG1.B4;
    sbit  REGION1_SBT12ELOG1_bit at SBT12ELOG1.B5;
    sbit  REGION2_SBT12ELOG1_bit at SBT12ELOG1.B6;
    sbit  REGION3_SBT12ELOG1_bit at SBT12ELOG1.B7;
    sbit  INITID0_SBT12ELOG1_bit at SBT12ELOG1.B8;
    sbit  INITID1_SBT12ELOG1_bit at SBT12ELOG1.B9;
    sbit  INITID2_SBT12ELOG1_bit at SBT12ELOG1.B10;
    sbit  INITID3_SBT12ELOG1_bit at SBT12ELOG1.B11;
    sbit  INITID4_SBT12ELOG1_bit at SBT12ELOG1.B12;
    sbit  INITID5_SBT12ELOG1_bit at SBT12ELOG1.B13;
    sbit  INITID6_SBT12ELOG1_bit at SBT12ELOG1.B14;
    sbit  INITID7_SBT12ELOG1_bit at SBT12ELOG1.B15;
    sbit  CODE0_SBT12ELOG1_bit at SBT12ELOG1.B24;
    sbit  CODE1_SBT12ELOG1_bit at SBT12ELOG1.B25;
    sbit  CODE2_SBT12ELOG1_bit at SBT12ELOG1.B26;
    sbit  CODE3_SBT12ELOG1_bit at SBT12ELOG1.B27;
    sbit  MULTI_SBT12ELOG1_bit at SBT12ELOG1.B31;
sfr unsigned long   volatile SBT12ELOG2       absolute 0xBF8FB024;
    sbit  GROUP0_SBT12ELOG2_bit at SBT12ELOG2.B0;
    sbit  GROUP1_SBT12ELOG2_bit at SBT12ELOG2.B1;
sfr unsigned long   volatile SBT12ECON        absolute 0xBF8FB028;
    sbit  ERRP_SBT12ECON_bit at SBT12ECON.B24;
sfr unsigned long   volatile SBT12ECLRS       absolute 0xBF8FB030;
    sbit  CLEAR_SBT12ECLRS_bit at SBT12ECLRS.B0;
sfr unsigned long   volatile SBT12ECLRM       absolute 0xBF8FB038;
    sbit  CLEAR_SBT12ECLRM_bit at SBT12ECLRM.B0;
sfr unsigned long   volatile SBT12REG0        absolute 0xBF8FB040;
    sbit  SIZE0_SBT12REG0_bit at SBT12REG0.B3;
    sbit  SIZE1_SBT12REG0_bit at SBT12REG0.B4;
    sbit  SIZE2_SBT12REG0_bit at SBT12REG0.B5;
    sbit  SIZE3_SBT12REG0_bit at SBT12REG0.B6;
    sbit  SIZE4_SBT12REG0_bit at SBT12REG0.B7;
    sbit  PRI_SBT12REG0_bit at SBT12REG0.B9;
    sbit  BASE0_SBT12REG0_bit at SBT12REG0.B10;
    sbit  BASE1_SBT12REG0_bit at SBT12REG0.B11;
    sbit  BASE2_SBT12REG0_bit at SBT12REG0.B12;
    sbit  BASE3_SBT12REG0_bit at SBT12REG0.B13;
    sbit  BASE4_SBT12REG0_bit at SBT12REG0.B14;
    sbit  BASE5_SBT12REG0_bit at SBT12REG0.B15;
    sbit  BASE6_SBT12REG0_bit at SBT12REG0.B16;
    sbit  BASE7_SBT12REG0_bit at SBT12REG0.B17;
    sbit  BASE8_SBT12REG0_bit at SBT12REG0.B18;
    sbit  BASE9_SBT12REG0_bit at SBT12REG0.B19;
    sbit  BASE10_SBT12REG0_bit at SBT12REG0.B20;
    sbit  BASE11_SBT12REG0_bit at SBT12REG0.B21;
    sbit  BASE12_SBT12REG0_bit at SBT12REG0.B22;
    sbit  BASE13_SBT12REG0_bit at SBT12REG0.B23;
    sbit  BASE14_SBT12REG0_bit at SBT12REG0.B24;
    sbit  BASE15_SBT12REG0_bit at SBT12REG0.B25;
    sbit  BASE16_SBT12REG0_bit at SBT12REG0.B26;
    sbit  BASE17_SBT12REG0_bit at SBT12REG0.B27;
    sbit  BASE18_SBT12REG0_bit at SBT12REG0.B28;
    sbit  BASE19_SBT12REG0_bit at SBT12REG0.B29;
    sbit  BASE20_SBT12REG0_bit at SBT12REG0.B30;
    sbit  BASE21_SBT12REG0_bit at SBT12REG0.B31;
sfr unsigned long   volatile SBT12RD0         absolute 0xBF8FB050;
    sbit  GROUP0_SBT12RD0_bit at SBT12RD0.B0;
    sbit  GROUP1_SBT12RD0_bit at SBT12RD0.B1;
    sbit  GROUP2_SBT12RD0_bit at SBT12RD0.B2;
    sbit  GROUP3_SBT12RD0_bit at SBT12RD0.B3;
sfr unsigned long   volatile SBT12WR0         absolute 0xBF8FB058;
    sbit  GROUP0_SBT12WR0_bit at SBT12WR0.B0;
    sbit  GROUP1_SBT12WR0_bit at SBT12WR0.B1;
    sbit  GROUP2_SBT12WR0_bit at SBT12WR0.B2;
    sbit  GROUP3_SBT12WR0_bit at SBT12WR0.B3;
sfr unsigned long   volatile SBT13ELOG1       absolute 0xBF8FB420;
    sbit  CMD0_SBT13ELOG1_bit at SBT13ELOG1.B0;
    sbit  CMD1_SBT13ELOG1_bit at SBT13ELOG1.B1;
    sbit  CMD2_SBT13ELOG1_bit at SBT13ELOG1.B2;
    sbit  REGION0_SBT13ELOG1_bit at SBT13ELOG1.B4;
    sbit  REGION1_SBT13ELOG1_bit at SBT13ELOG1.B5;
    sbit  REGION2_SBT13ELOG1_bit at SBT13ELOG1.B6;
    sbit  REGION3_SBT13ELOG1_bit at SBT13ELOG1.B7;
    sbit  INITID0_SBT13ELOG1_bit at SBT13ELOG1.B8;
    sbit  INITID1_SBT13ELOG1_bit at SBT13ELOG1.B9;
    sbit  INITID2_SBT13ELOG1_bit at SBT13ELOG1.B10;
    sbit  INITID3_SBT13ELOG1_bit at SBT13ELOG1.B11;
    sbit  INITID4_SBT13ELOG1_bit at SBT13ELOG1.B12;
    sbit  INITID5_SBT13ELOG1_bit at SBT13ELOG1.B13;
    sbit  INITID6_SBT13ELOG1_bit at SBT13ELOG1.B14;
    sbit  INITID7_SBT13ELOG1_bit at SBT13ELOG1.B15;
    sbit  CODE0_SBT13ELOG1_bit at SBT13ELOG1.B24;
    sbit  CODE1_SBT13ELOG1_bit at SBT13ELOG1.B25;
    sbit  CODE2_SBT13ELOG1_bit at SBT13ELOG1.B26;
    sbit  CODE3_SBT13ELOG1_bit at SBT13ELOG1.B27;
    sbit  MULTI_SBT13ELOG1_bit at SBT13ELOG1.B31;
sfr unsigned long   volatile SBT13ELOG2       absolute 0xBF8FB424;
    sbit  GROUP0_SBT13ELOG2_bit at SBT13ELOG2.B0;
    sbit  GROUP1_SBT13ELOG2_bit at SBT13ELOG2.B1;
sfr unsigned long   volatile SBT13ECON        absolute 0xBF8FB428;
    sbit  ERRP_SBT13ECON_bit at SBT13ECON.B24;
sfr unsigned long   volatile SBT13ECLRS       absolute 0xBF8FB430;
    sbit  CLEAR_SBT13ECLRS_bit at SBT13ECLRS.B0;
sfr unsigned long   volatile SBT13ECLRM       absolute 0xBF8FB438;
    sbit  CLEAR_SBT13ECLRM_bit at SBT13ECLRM.B0;
sfr unsigned long   volatile SBT13REG0        absolute 0xBF8FB440;
    sbit  SIZE0_SBT13REG0_bit at SBT13REG0.B3;
    sbit  SIZE1_SBT13REG0_bit at SBT13REG0.B4;
    sbit  SIZE2_SBT13REG0_bit at SBT13REG0.B5;
    sbit  SIZE3_SBT13REG0_bit at SBT13REG0.B6;
    sbit  SIZE4_SBT13REG0_bit at SBT13REG0.B7;
    sbit  PRI_SBT13REG0_bit at SBT13REG0.B9;
    sbit  BASE0_SBT13REG0_bit at SBT13REG0.B10;
    sbit  BASE1_SBT13REG0_bit at SBT13REG0.B11;
    sbit  BASE2_SBT13REG0_bit at SBT13REG0.B12;
    sbit  BASE3_SBT13REG0_bit at SBT13REG0.B13;
    sbit  BASE4_SBT13REG0_bit at SBT13REG0.B14;
    sbit  BASE5_SBT13REG0_bit at SBT13REG0.B15;
    sbit  BASE6_SBT13REG0_bit at SBT13REG0.B16;
    sbit  BASE7_SBT13REG0_bit at SBT13REG0.B17;
    sbit  BASE8_SBT13REG0_bit at SBT13REG0.B18;
    sbit  BASE9_SBT13REG0_bit at SBT13REG0.B19;
    sbit  BASE10_SBT13REG0_bit at SBT13REG0.B20;
    sbit  BASE11_SBT13REG0_bit at SBT13REG0.B21;
    sbit  BASE12_SBT13REG0_bit at SBT13REG0.B22;
    sbit  BASE13_SBT13REG0_bit at SBT13REG0.B23;
    sbit  BASE14_SBT13REG0_bit at SBT13REG0.B24;
    sbit  BASE15_SBT13REG0_bit at SBT13REG0.B25;
    sbit  BASE16_SBT13REG0_bit at SBT13REG0.B26;
    sbit  BASE17_SBT13REG0_bit at SBT13REG0.B27;
    sbit  BASE18_SBT13REG0_bit at SBT13REG0.B28;
    sbit  BASE19_SBT13REG0_bit at SBT13REG0.B29;
    sbit  BASE20_SBT13REG0_bit at SBT13REG0.B30;
    sbit  BASE21_SBT13REG0_bit at SBT13REG0.B31;
sfr unsigned long   volatile SBT13RD0         absolute 0xBF8FB450;
    sbit  GROUP0_SBT13RD0_bit at SBT13RD0.B0;
    sbit  GROUP1_SBT13RD0_bit at SBT13RD0.B1;
    sbit  GROUP2_SBT13RD0_bit at SBT13RD0.B2;
    sbit  GROUP3_SBT13RD0_bit at SBT13RD0.B3;
sfr unsigned long   volatile SBT13WR0         absolute 0xBF8FB458;
    sbit  GROUP0_SBT13WR0_bit at SBT13WR0.B0;
    sbit  GROUP1_SBT13WR0_bit at SBT13WR0.B1;
    sbit  GROUP2_SBT13WR0_bit at SBT13WR0.B2;
    sbit  GROUP3_SBT13WR0_bit at SBT13WR0.B3;
sfr unsigned long   volatile DEVCFG3          absolute 0xBFC0FFC0;
    const register unsigned short int USERID0 = 0;
    sbit  USERID0_bit at DEVCFG3.B0;
    const register unsigned short int USERID1 = 1;
    sbit  USERID1_bit at DEVCFG3.B1;
    const register unsigned short int USERID2 = 2;
    sbit  USERID2_bit at DEVCFG3.B2;
    const register unsigned short int USERID3 = 3;
    sbit  USERID3_bit at DEVCFG3.B3;
    const register unsigned short int USERID4 = 4;
    sbit  USERID4_bit at DEVCFG3.B4;
    const register unsigned short int USERID5 = 5;
    sbit  USERID5_bit at DEVCFG3.B5;
    const register unsigned short int USERID6 = 6;
    sbit  USERID6_bit at DEVCFG3.B6;
    const register unsigned short int USERID7 = 7;
    sbit  USERID7_bit at DEVCFG3.B7;
    const register unsigned short int USERID8 = 8;
    sbit  USERID8_bit at DEVCFG3.B8;
    const register unsigned short int USERID9 = 9;
    sbit  USERID9_bit at DEVCFG3.B9;
    const register unsigned short int USERID10 = 10;
    sbit  USERID10_bit at DEVCFG3.B10;
    const register unsigned short int USERID11 = 11;
    sbit  USERID11_bit at DEVCFG3.B11;
    const register unsigned short int USERID12 = 12;
    sbit  USERID12_bit at DEVCFG3.B12;
    const register unsigned short int USERID13 = 13;
    sbit  USERID13_bit at DEVCFG3.B13;
    const register unsigned short int USERID14 = 14;
    sbit  USERID14_bit at DEVCFG3.B14;
    const register unsigned short int USERID15 = 15;
    sbit  USERID15_bit at DEVCFG3.B15;
    const register unsigned short int FMIIEN = 24;
    sbit  FMIIEN_bit at DEVCFG3.B24;
    const register unsigned short int FETHIO = 25;
    sbit  FETHIO_bit at DEVCFG3.B25;
    const register unsigned short int PGL1WAY = 27;
    sbit  PGL1WAY_bit at DEVCFG3.B27;
    const register unsigned short int PMDL1WAY = 28;
    sbit  PMDL1WAY_bit at DEVCFG3.B28;
    const register unsigned short int IOL1WAY = 29;
    sbit  IOL1WAY_bit at DEVCFG3.B29;
    const register unsigned short int FUSBIDIO = 30;
    sbit  FUSBIDIO_bit at DEVCFG3.B30;
sfr unsigned long   volatile DEVCFG2          absolute 0xBFC0FFC4;
    const register unsigned short int FPLLIDIV0 = 0;
    sbit  FPLLIDIV0_bit at DEVCFG2.B0;
    const register unsigned short int FPLLIDIV1 = 1;
    sbit  FPLLIDIV1_bit at DEVCFG2.B1;
    const register unsigned short int FPLLIDIV2 = 2;
    sbit  FPLLIDIV2_bit at DEVCFG2.B2;
    const register unsigned short int FPLLRNG0 = 4;
    sbit  FPLLRNG0_bit at DEVCFG2.B4;
    const register unsigned short int FPLLRNG1 = 5;
    sbit  FPLLRNG1_bit at DEVCFG2.B5;
    const register unsigned short int FPLLRNG2 = 6;
    sbit  FPLLRNG2_bit at DEVCFG2.B6;
    const register unsigned short int FPLLICLK = 7;
    sbit  FPLLICLK_bit at DEVCFG2.B7;
    const register unsigned short int FPLLMULT0 = 8;
    sbit  FPLLMULT0_bit at DEVCFG2.B8;
    const register unsigned short int FPLLMULT1 = 9;
    sbit  FPLLMULT1_bit at DEVCFG2.B9;
    const register unsigned short int FPLLMULT2 = 10;
    sbit  FPLLMULT2_bit at DEVCFG2.B10;
    const register unsigned short int FPLLMULT3 = 11;
    sbit  FPLLMULT3_bit at DEVCFG2.B11;
    const register unsigned short int FPLLMULT4 = 12;
    sbit  FPLLMULT4_bit at DEVCFG2.B12;
    const register unsigned short int FPLLMULT5 = 13;
    sbit  FPLLMULT5_bit at DEVCFG2.B13;
    const register unsigned short int FPLLMULT6 = 14;
    sbit  FPLLMULT6_bit at DEVCFG2.B14;
    const register unsigned short int FPLLODIV0 = 16;
    sbit  FPLLODIV0_bit at DEVCFG2.B16;
    const register unsigned short int FPLLODIV1 = 17;
    sbit  FPLLODIV1_bit at DEVCFG2.B17;
    const register unsigned short int FPLLODIV2 = 18;
    sbit  FPLLODIV2_bit at DEVCFG2.B18;
    const register unsigned short int UPLLFSEL = 30;
    sbit  UPLLFSEL_bit at DEVCFG2.B30;
    const register unsigned short int UPLLEN = 31;
    sbit  UPLLEN_bit at DEVCFG2.B31;
sfr unsigned long   volatile DEVCFG1          absolute 0xBFC0FFC8;
    const register unsigned short int FNOSC0 = 0;
    sbit  FNOSC0_bit at DEVCFG1.B0;
    const register unsigned short int FNOSC1 = 1;
    sbit  FNOSC1_bit at DEVCFG1.B1;
    const register unsigned short int FNOSC2 = 2;
    sbit  FNOSC2_bit at DEVCFG1.B2;
    const register unsigned short int DMTINTV0 = 3;
    sbit  DMTINTV0_bit at DEVCFG1.B3;
    const register unsigned short int DMTINTV1 = 4;
    sbit  DMTINTV1_bit at DEVCFG1.B4;
    const register unsigned short int DMTINTV2 = 5;
    sbit  DMTINTV2_bit at DEVCFG1.B5;
    const register unsigned short int FSOSCEN = 6;
    sbit  FSOSCEN_bit at DEVCFG1.B6;
    const register unsigned short int IESO = 7;
    sbit  IESO_bit at DEVCFG1.B7;
    const register unsigned short int POSCMOD0 = 8;
    sbit  POSCMOD0_bit at DEVCFG1.B8;
    const register unsigned short int POSCMOD1 = 9;
    sbit  POSCMOD1_bit at DEVCFG1.B9;
    const register unsigned short int OSCIOFNC = 10;
    sbit  OSCIOFNC_bit at DEVCFG1.B10;
    const register unsigned short int FCKSM0 = 14;
    sbit  FCKSM0_bit at DEVCFG1.B14;
    const register unsigned short int FCKSM1 = 15;
    sbit  FCKSM1_bit at DEVCFG1.B15;
    sbit  WDTPS0_DEVCFG1_bit at DEVCFG1.B16;
    sbit  WDTPS1_DEVCFG1_bit at DEVCFG1.B17;
    sbit  WDTPS2_DEVCFG1_bit at DEVCFG1.B18;
    sbit  WDTPS3_DEVCFG1_bit at DEVCFG1.B19;
    sbit  WDTPS4_DEVCFG1_bit at DEVCFG1.B20;
    const register unsigned short int WDTSPGM = 21;
    sbit  WDTSPGM_bit at DEVCFG1.B21;
    const register unsigned short int WINDIS = 22;
    sbit  WINDIS_bit at DEVCFG1.B22;
    const register unsigned short int FWDTEN = 23;
    sbit  FWDTEN_bit at DEVCFG1.B23;
    const register unsigned short int FWDTWINSZ0 = 24;
    sbit  FWDTWINSZ0_bit at DEVCFG1.B24;
    const register unsigned short int FWDTWINSZ1 = 25;
    sbit  FWDTWINSZ1_bit at DEVCFG1.B25;
    const register unsigned short int DMTCNT0 = 26;
    sbit  DMTCNT0_bit at DEVCFG1.B26;
    const register unsigned short int DMTCNT1 = 27;
    sbit  DMTCNT1_bit at DEVCFG1.B27;
    const register unsigned short int DMTCNT2 = 28;
    sbit  DMTCNT2_bit at DEVCFG1.B28;
    const register unsigned short int DMTCNT3 = 29;
    sbit  DMTCNT3_bit at DEVCFG1.B29;
    const register unsigned short int DMTCNT4 = 30;
    sbit  DMTCNT4_bit at DEVCFG1.B30;
    const register unsigned short int FDMTEN = 31;
    sbit  FDMTEN_bit at DEVCFG1.B31;
sfr unsigned long   volatile DEVCFG0          absolute 0xBFC0FFCC;
    const register unsigned short int DEBUG0 = 0;
    sbit  DEBUG0_bit at DEVCFG0.B0;
    const register unsigned short int DEBUG1 = 1;
    sbit  DEBUG1_bit at DEVCFG0.B1;
    sbit  JTAGEN_DEVCFG0_bit at DEVCFG0.B2;
    const register unsigned short int ICESEL0 = 3;
    sbit  ICESEL0_bit at DEVCFG0.B3;
    const register unsigned short int ICESEL1 = 4;
    sbit  ICESEL1_bit at DEVCFG0.B4;
    const register unsigned short int TRCEN = 5;
    sbit  TRCEN_bit at DEVCFG0.B5;
    const register unsigned short int BOOTISA = 6;
    sbit  BOOTISA_bit at DEVCFG0.B6;
    const register unsigned short int FECCCON0 = 8;
    sbit  FECCCON0_bit at DEVCFG0.B8;
    const register unsigned short int FECCCON1 = 9;
    sbit  FECCCON1_bit at DEVCFG0.B9;
    const register unsigned short int FSLEEP = 10;
    sbit  FSLEEP_bit at DEVCFG0.B10;
    const register unsigned short int DBGPER0 = 12;
    sbit  DBGPER0_bit at DEVCFG0.B12;
    const register unsigned short int DBGPER1 = 13;
    sbit  DBGPER1_bit at DEVCFG0.B13;
    const register unsigned short int DBGPER2 = 14;
    sbit  DBGPER2_bit at DEVCFG0.B14;
    const register unsigned short int EJTAGBEN = 30;
    sbit  EJTAGBEN_bit at DEVCFG0.B30;
    const register unsigned short int FDEBUG0 = 0;
    sbit  FDEBUG0_bit at DEVCFG0.B0;
    const register unsigned short int FDEBUG1 = 1;
    sbit  FDEBUG1_bit at DEVCFG0.B1;
sfr unsigned long   volatile DEVCP3           absolute 0xBFC0FFD0;
sfr unsigned long   volatile DEVCP2           absolute 0xBFC0FFD4;
sfr unsigned long   volatile DEVCP1           absolute 0xBFC0FFD8;
sfr unsigned long   volatile DEVCP0           absolute 0xBFC0FFDC;
    const register unsigned short int CP = 28;
    sbit  CP_bit at DEVCP0.B28;
sfr unsigned long   volatile DEVSIGN3         absolute 0xBFC0FFE0;
sfr unsigned long   volatile DEVSIGN2         absolute 0xBFC0FFE4;
sfr unsigned long   volatile DEVSIGN1         absolute 0xBFC0FFE8;
sfr unsigned long   volatile DEVSIGN0         absolute 0xBFC0FFEC;
sfr unsigned long   volatile SEQ3             absolute 0xBFC0FFF0;
sfr unsigned long   volatile SEQ2             absolute 0xBFC0FFF4;
sfr unsigned long   volatile SEQ1             absolute 0xBFC0FFF8;
sfr unsigned long   volatile SEQ0             absolute 0xBFC0FFFC;
    const register unsigned short int TSEQ0 = 0;
    sbit  TSEQ0_bit at SEQ0.B0;
    const register unsigned short int TSEQ1 = 1;
    sbit  TSEQ1_bit at SEQ0.B1;
    const register unsigned short int TSEQ2 = 2;
    sbit  TSEQ2_bit at SEQ0.B2;
    const register unsigned short int TSEQ3 = 3;
    sbit  TSEQ3_bit at SEQ0.B3;
    const register unsigned short int TSEQ4 = 4;
    sbit  TSEQ4_bit at SEQ0.B4;
    const register unsigned short int TSEQ5 = 5;
    sbit  TSEQ5_bit at SEQ0.B5;
    const register unsigned short int TSEQ6 = 6;
    sbit  TSEQ6_bit at SEQ0.B6;
    const register unsigned short int TSEQ7 = 7;
    sbit  TSEQ7_bit at SEQ0.B7;
    const register unsigned short int TSEQ8 = 8;
    sbit  TSEQ8_bit at SEQ0.B8;
    const register unsigned short int TSEQ9 = 9;
    sbit  TSEQ9_bit at SEQ0.B9;
    const register unsigned short int TSEQ10 = 10;
    sbit  TSEQ10_bit at SEQ0.B10;
    const register unsigned short int TSEQ11 = 11;
    sbit  TSEQ11_bit at SEQ0.B11;
    const register unsigned short int TSEQ12 = 12;
    sbit  TSEQ12_bit at SEQ0.B12;
    const register unsigned short int TSEQ13 = 13;
    sbit  TSEQ13_bit at SEQ0.B13;
    const register unsigned short int TSEQ14 = 14;
    sbit  TSEQ14_bit at SEQ0.B14;
    const register unsigned short int TSEQ15 = 15;
    sbit  TSEQ15_bit at SEQ0.B15;
    const register unsigned short int CSEQ0 = 16;
    sbit  CSEQ0_bit at SEQ0.B16;
    const register unsigned short int CSEQ1 = 17;
    sbit  CSEQ1_bit at SEQ0.B17;
    const register unsigned short int CSEQ2 = 18;
    sbit  CSEQ2_bit at SEQ0.B18;
    const register unsigned short int CSEQ3 = 19;
    sbit  CSEQ3_bit at SEQ0.B19;
    const register unsigned short int CSEQ4 = 20;
    sbit  CSEQ4_bit at SEQ0.B20;
    const register unsigned short int CSEQ5 = 21;
    sbit  CSEQ5_bit at SEQ0.B21;
    const register unsigned short int CSEQ6 = 22;
    sbit  CSEQ6_bit at SEQ0.B22;
    const register unsigned short int CSEQ7 = 23;
    sbit  CSEQ7_bit at SEQ0.B23;
    const register unsigned short int CSEQ8 = 24;
    sbit  CSEQ8_bit at SEQ0.B24;
    const register unsigned short int CSEQ9 = 25;
    sbit  CSEQ9_bit at SEQ0.B25;
    const register unsigned short int CSEQ10 = 26;
    sbit  CSEQ10_bit at SEQ0.B26;
    const register unsigned short int CSEQ11 = 27;
    sbit  CSEQ11_bit at SEQ0.B27;
    const register unsigned short int CSEQ12 = 28;
    sbit  CSEQ12_bit at SEQ0.B28;
    const register unsigned short int CSEQ13 = 29;
    sbit  CSEQ13_bit at SEQ0.B29;
    const register unsigned short int CSEQ14 = 30;
    sbit  CSEQ14_bit at SEQ0.B30;
    const register unsigned short int CSEQ15 = 31;
    sbit  CSEQ15_bit at SEQ0.B31;
sfr unsigned long   volatile DEVADC1          absolute 0xBFC54000;
    const register unsigned short int ADCCALDATA0 = 0;
    sbit  ADCCALDATA0_bit at DEVADC1.B0;
    const register unsigned short int ADCCALDATA1 = 1;
    sbit  ADCCALDATA1_bit at DEVADC1.B1;
    const register unsigned short int ADCCALDATA2 = 2;
    sbit  ADCCALDATA2_bit at DEVADC1.B2;
    const register unsigned short int ADCCALDATA3 = 3;
    sbit  ADCCALDATA3_bit at DEVADC1.B3;
    const register unsigned short int ADCCALDATA4 = 4;
    sbit  ADCCALDATA4_bit at DEVADC1.B4;
    const register unsigned short int ADCCALDATA5 = 5;
    sbit  ADCCALDATA5_bit at DEVADC1.B5;
    const register unsigned short int ADCCALDATA6 = 6;
    sbit  ADCCALDATA6_bit at DEVADC1.B6;
    const register unsigned short int ADCCALDATA7 = 7;
    sbit  ADCCALDATA7_bit at DEVADC1.B7;
    const register unsigned short int ADCCALDATA8 = 8;
    sbit  ADCCALDATA8_bit at DEVADC1.B8;
    const register unsigned short int ADCCALDATA9 = 9;
    sbit  ADCCALDATA9_bit at DEVADC1.B9;
    const register unsigned short int ADCCALDATA10 = 10;
    sbit  ADCCALDATA10_bit at DEVADC1.B10;
    const register unsigned short int ADCCALDATA11 = 11;
    sbit  ADCCALDATA11_bit at DEVADC1.B11;
    const register unsigned short int ADCCALDATA12 = 12;
    sbit  ADCCALDATA12_bit at DEVADC1.B12;
    const register unsigned short int ADCCALDATA13 = 13;
    sbit  ADCCALDATA13_bit at DEVADC1.B13;
    const register unsigned short int ADCCALDATA14 = 14;
    sbit  ADCCALDATA14_bit at DEVADC1.B14;
    const register unsigned short int ADCCALDATA15 = 15;
    sbit  ADCCALDATA15_bit at DEVADC1.B15;
    const register unsigned short int ADCCALDATA16 = 16;
    sbit  ADCCALDATA16_bit at DEVADC1.B16;
    const register unsigned short int ADCCALDATA17 = 17;
    sbit  ADCCALDATA17_bit at DEVADC1.B17;
    const register unsigned short int ADCCALDATA18 = 18;
    sbit  ADCCALDATA18_bit at DEVADC1.B18;
    const register unsigned short int ADCCALDATA19 = 19;
    sbit  ADCCALDATA19_bit at DEVADC1.B19;
    const register unsigned short int ADCCALDATA20 = 20;
    sbit  ADCCALDATA20_bit at DEVADC1.B20;
    const register unsigned short int ADCCALDATA21 = 21;
    sbit  ADCCALDATA21_bit at DEVADC1.B21;
    const register unsigned short int ADCCALDATA22 = 22;
    sbit  ADCCALDATA22_bit at DEVADC1.B22;
    const register unsigned short int ADCCALDATA23 = 23;
    sbit  ADCCALDATA23_bit at DEVADC1.B23;
    const register unsigned short int ADCCALDATA24 = 24;
    sbit  ADCCALDATA24_bit at DEVADC1.B24;
    const register unsigned short int ADCCALDATA25 = 25;
    sbit  ADCCALDATA25_bit at DEVADC1.B25;
    const register unsigned short int ADCCALDATA26 = 26;
    sbit  ADCCALDATA26_bit at DEVADC1.B26;
    const register unsigned short int ADCCALDATA27 = 27;
    sbit  ADCCALDATA27_bit at DEVADC1.B27;
    const register unsigned short int ADCCALDATA28 = 28;
    sbit  ADCCALDATA28_bit at DEVADC1.B28;
    const register unsigned short int ADCCALDATA29 = 29;
    sbit  ADCCALDATA29_bit at DEVADC1.B29;
    const register unsigned short int ADCCALDATA30 = 30;
    sbit  ADCCALDATA30_bit at DEVADC1.B30;
    const register unsigned short int ADCCALDATA31 = 31;
    sbit  ADCCALDATA31_bit at DEVADC1.B31;
sfr unsigned long   volatile DEVADC2          absolute 0xBFC54004;
    sbit  ADCCALDATA0_DEVADC2_bit at DEVADC2.B0;
    sbit  ADCCALDATA1_DEVADC2_bit at DEVADC2.B1;
    sbit  ADCCALDATA2_DEVADC2_bit at DEVADC2.B2;
    sbit  ADCCALDATA3_DEVADC2_bit at DEVADC2.B3;
    sbit  ADCCALDATA4_DEVADC2_bit at DEVADC2.B4;
    sbit  ADCCALDATA5_DEVADC2_bit at DEVADC2.B5;
    sbit  ADCCALDATA6_DEVADC2_bit at DEVADC2.B6;
    sbit  ADCCALDATA7_DEVADC2_bit at DEVADC2.B7;
    sbit  ADCCALDATA8_DEVADC2_bit at DEVADC2.B8;
    sbit  ADCCALDATA9_DEVADC2_bit at DEVADC2.B9;
    sbit  ADCCALDATA10_DEVADC2_bit at DEVADC2.B10;
    sbit  ADCCALDATA11_DEVADC2_bit at DEVADC2.B11;
    sbit  ADCCALDATA12_DEVADC2_bit at DEVADC2.B12;
    sbit  ADCCALDATA13_DEVADC2_bit at DEVADC2.B13;
    sbit  ADCCALDATA14_DEVADC2_bit at DEVADC2.B14;
    sbit  ADCCALDATA15_DEVADC2_bit at DEVADC2.B15;
    sbit  ADCCALDATA16_DEVADC2_bit at DEVADC2.B16;
    sbit  ADCCALDATA17_DEVADC2_bit at DEVADC2.B17;
    sbit  ADCCALDATA18_DEVADC2_bit at DEVADC2.B18;
    sbit  ADCCALDATA19_DEVADC2_bit at DEVADC2.B19;
    sbit  ADCCALDATA20_DEVADC2_bit at DEVADC2.B20;
    sbit  ADCCALDATA21_DEVADC2_bit at DEVADC2.B21;
    sbit  ADCCALDATA22_DEVADC2_bit at DEVADC2.B22;
    sbit  ADCCALDATA23_DEVADC2_bit at DEVADC2.B23;
    sbit  ADCCALDATA24_DEVADC2_bit at DEVADC2.B24;
    sbit  ADCCALDATA25_DEVADC2_bit at DEVADC2.B25;
    sbit  ADCCALDATA26_DEVADC2_bit at DEVADC2.B26;
    sbit  ADCCALDATA27_DEVADC2_bit at DEVADC2.B27;
    sbit  ADCCALDATA28_DEVADC2_bit at DEVADC2.B28;
    sbit  ADCCALDATA29_DEVADC2_bit at DEVADC2.B29;
    sbit  ADCCALDATA30_DEVADC2_bit at DEVADC2.B30;
    sbit  ADCCALDATA31_DEVADC2_bit at DEVADC2.B31;
sfr unsigned long   volatile DEVADC3          absolute 0xBFC54008;
    sbit  ADCCALDATA0_DEVADC3_bit at DEVADC3.B0;
    sbit  ADCCALDATA1_DEVADC3_bit at DEVADC3.B1;
    sbit  ADCCALDATA2_DEVADC3_bit at DEVADC3.B2;
    sbit  ADCCALDATA3_DEVADC3_bit at DEVADC3.B3;
    sbit  ADCCALDATA4_DEVADC3_bit at DEVADC3.B4;
    sbit  ADCCALDATA5_DEVADC3_bit at DEVADC3.B5;
    sbit  ADCCALDATA6_DEVADC3_bit at DEVADC3.B6;
    sbit  ADCCALDATA7_DEVADC3_bit at DEVADC3.B7;
    sbit  ADCCALDATA8_DEVADC3_bit at DEVADC3.B8;
    sbit  ADCCALDATA9_DEVADC3_bit at DEVADC3.B9;
    sbit  ADCCALDATA10_DEVADC3_bit at DEVADC3.B10;
    sbit  ADCCALDATA11_DEVADC3_bit at DEVADC3.B11;
    sbit  ADCCALDATA12_DEVADC3_bit at DEVADC3.B12;
    sbit  ADCCALDATA13_DEVADC3_bit at DEVADC3.B13;
    sbit  ADCCALDATA14_DEVADC3_bit at DEVADC3.B14;
    sbit  ADCCALDATA15_DEVADC3_bit at DEVADC3.B15;
    sbit  ADCCALDATA16_DEVADC3_bit at DEVADC3.B16;
    sbit  ADCCALDATA17_DEVADC3_bit at DEVADC3.B17;
    sbit  ADCCALDATA18_DEVADC3_bit at DEVADC3.B18;
    sbit  ADCCALDATA19_DEVADC3_bit at DEVADC3.B19;
    sbit  ADCCALDATA20_DEVADC3_bit at DEVADC3.B20;
    sbit  ADCCALDATA21_DEVADC3_bit at DEVADC3.B21;
    sbit  ADCCALDATA22_DEVADC3_bit at DEVADC3.B22;
    sbit  ADCCALDATA23_DEVADC3_bit at DEVADC3.B23;
    sbit  ADCCALDATA24_DEVADC3_bit at DEVADC3.B24;
    sbit  ADCCALDATA25_DEVADC3_bit at DEVADC3.B25;
    sbit  ADCCALDATA26_DEVADC3_bit at DEVADC3.B26;
    sbit  ADCCALDATA27_DEVADC3_bit at DEVADC3.B27;
    sbit  ADCCALDATA28_DEVADC3_bit at DEVADC3.B28;
    sbit  ADCCALDATA29_DEVADC3_bit at DEVADC3.B29;
    sbit  ADCCALDATA30_DEVADC3_bit at DEVADC3.B30;
    sbit  ADCCALDATA31_DEVADC3_bit at DEVADC3.B31;
sfr unsigned long   volatile DEVADC4          absolute 0xBFC5400C;
    sbit  ADCCALDATA0_DEVADC4_bit at DEVADC4.B0;
    sbit  ADCCALDATA1_DEVADC4_bit at DEVADC4.B1;
    sbit  ADCCALDATA2_DEVADC4_bit at DEVADC4.B2;
    sbit  ADCCALDATA3_DEVADC4_bit at DEVADC4.B3;
    sbit  ADCCALDATA4_DEVADC4_bit at DEVADC4.B4;
    sbit  ADCCALDATA5_DEVADC4_bit at DEVADC4.B5;
    sbit  ADCCALDATA6_DEVADC4_bit at DEVADC4.B6;
    sbit  ADCCALDATA7_DEVADC4_bit at DEVADC4.B7;
    sbit  ADCCALDATA8_DEVADC4_bit at DEVADC4.B8;
    sbit  ADCCALDATA9_DEVADC4_bit at DEVADC4.B9;
    sbit  ADCCALDATA10_DEVADC4_bit at DEVADC4.B10;
    sbit  ADCCALDATA11_DEVADC4_bit at DEVADC4.B11;
    sbit  ADCCALDATA12_DEVADC4_bit at DEVADC4.B12;
    sbit  ADCCALDATA13_DEVADC4_bit at DEVADC4.B13;
    sbit  ADCCALDATA14_DEVADC4_bit at DEVADC4.B14;
    sbit  ADCCALDATA15_DEVADC4_bit at DEVADC4.B15;
    sbit  ADCCALDATA16_DEVADC4_bit at DEVADC4.B16;
    sbit  ADCCALDATA17_DEVADC4_bit at DEVADC4.B17;
    sbit  ADCCALDATA18_DEVADC4_bit at DEVADC4.B18;
    sbit  ADCCALDATA19_DEVADC4_bit at DEVADC4.B19;
    sbit  ADCCALDATA20_DEVADC4_bit at DEVADC4.B20;
    sbit  ADCCALDATA21_DEVADC4_bit at DEVADC4.B21;
    sbit  ADCCALDATA22_DEVADC4_bit at DEVADC4.B22;
    sbit  ADCCALDATA23_DEVADC4_bit at DEVADC4.B23;
    sbit  ADCCALDATA24_DEVADC4_bit at DEVADC4.B24;
    sbit  ADCCALDATA25_DEVADC4_bit at DEVADC4.B25;
    sbit  ADCCALDATA26_DEVADC4_bit at DEVADC4.B26;
    sbit  ADCCALDATA27_DEVADC4_bit at DEVADC4.B27;
    sbit  ADCCALDATA28_DEVADC4_bit at DEVADC4.B28;
    sbit  ADCCALDATA29_DEVADC4_bit at DEVADC4.B29;
    sbit  ADCCALDATA30_DEVADC4_bit at DEVADC4.B30;
    sbit  ADCCALDATA31_DEVADC4_bit at DEVADC4.B31;
sfr unsigned long   volatile DEVADC5          absolute 0xBFC54010;
    sbit  ADCCALDATA0_DEVADC5_bit at DEVADC5.B0;
    sbit  ADCCALDATA1_DEVADC5_bit at DEVADC5.B1;
    sbit  ADCCALDATA2_DEVADC5_bit at DEVADC5.B2;
    sbit  ADCCALDATA3_DEVADC5_bit at DEVADC5.B3;
    sbit  ADCCALDATA4_DEVADC5_bit at DEVADC5.B4;
    sbit  ADCCALDATA5_DEVADC5_bit at DEVADC5.B5;
    sbit  ADCCALDATA6_DEVADC5_bit at DEVADC5.B6;
    sbit  ADCCALDATA7_DEVADC5_bit at DEVADC5.B7;
    sbit  ADCCALDATA8_DEVADC5_bit at DEVADC5.B8;
    sbit  ADCCALDATA9_DEVADC5_bit at DEVADC5.B9;
    sbit  ADCCALDATA10_DEVADC5_bit at DEVADC5.B10;
    sbit  ADCCALDATA11_DEVADC5_bit at DEVADC5.B11;
    sbit  ADCCALDATA12_DEVADC5_bit at DEVADC5.B12;
    sbit  ADCCALDATA13_DEVADC5_bit at DEVADC5.B13;
    sbit  ADCCALDATA14_DEVADC5_bit at DEVADC5.B14;
    sbit  ADCCALDATA15_DEVADC5_bit at DEVADC5.B15;
    sbit  ADCCALDATA16_DEVADC5_bit at DEVADC5.B16;
    sbit  ADCCALDATA17_DEVADC5_bit at DEVADC5.B17;
    sbit  ADCCALDATA18_DEVADC5_bit at DEVADC5.B18;
    sbit  ADCCALDATA19_DEVADC5_bit at DEVADC5.B19;
    sbit  ADCCALDATA20_DEVADC5_bit at DEVADC5.B20;
    sbit  ADCCALDATA21_DEVADC5_bit at DEVADC5.B21;
    sbit  ADCCALDATA22_DEVADC5_bit at DEVADC5.B22;
    sbit  ADCCALDATA23_DEVADC5_bit at DEVADC5.B23;
    sbit  ADCCALDATA24_DEVADC5_bit at DEVADC5.B24;
    sbit  ADCCALDATA25_DEVADC5_bit at DEVADC5.B25;
    sbit  ADCCALDATA26_DEVADC5_bit at DEVADC5.B26;
    sbit  ADCCALDATA27_DEVADC5_bit at DEVADC5.B27;
    sbit  ADCCALDATA28_DEVADC5_bit at DEVADC5.B28;
    sbit  ADCCALDATA29_DEVADC5_bit at DEVADC5.B29;
    sbit  ADCCALDATA30_DEVADC5_bit at DEVADC5.B30;
    sbit  ADCCALDATA31_DEVADC5_bit at DEVADC5.B31;
sfr unsigned long   volatile DEVSN0           absolute 0xBFC54020;
    const register unsigned short int SN0 = 0;
    sbit  SN0_bit at DEVSN0.B0;
    const register unsigned short int SN1 = 1;
    sbit  SN1_bit at DEVSN0.B1;
    const register unsigned short int SN2 = 2;
    sbit  SN2_bit at DEVSN0.B2;
    const register unsigned short int SN3 = 3;
    sbit  SN3_bit at DEVSN0.B3;
    const register unsigned short int SN4 = 4;
    sbit  SN4_bit at DEVSN0.B4;
    const register unsigned short int SN5 = 5;
    sbit  SN5_bit at DEVSN0.B5;
    const register unsigned short int SN6 = 6;
    sbit  SN6_bit at DEVSN0.B6;
    const register unsigned short int SN7 = 7;
    sbit  SN7_bit at DEVSN0.B7;
    const register unsigned short int SN8 = 8;
    sbit  SN8_bit at DEVSN0.B8;
    const register unsigned short int SN9 = 9;
    sbit  SN9_bit at DEVSN0.B9;
    const register unsigned short int SN10 = 10;
    sbit  SN10_bit at DEVSN0.B10;
    const register unsigned short int SN11 = 11;
    sbit  SN11_bit at DEVSN0.B11;
    const register unsigned short int SN12 = 12;
    sbit  SN12_bit at DEVSN0.B12;
    const register unsigned short int SN13 = 13;
    sbit  SN13_bit at DEVSN0.B13;
    const register unsigned short int SN14 = 14;
    sbit  SN14_bit at DEVSN0.B14;
    const register unsigned short int SN15 = 15;
    sbit  SN15_bit at DEVSN0.B15;
    const register unsigned short int SN16 = 16;
    sbit  SN16_bit at DEVSN0.B16;
    const register unsigned short int SN17 = 17;
    sbit  SN17_bit at DEVSN0.B17;
    const register unsigned short int SN18 = 18;
    sbit  SN18_bit at DEVSN0.B18;
    const register unsigned short int SN19 = 19;
    sbit  SN19_bit at DEVSN0.B19;
    const register unsigned short int SN20 = 20;
    sbit  SN20_bit at DEVSN0.B20;
    const register unsigned short int SN21 = 21;
    sbit  SN21_bit at DEVSN0.B21;
    const register unsigned short int SN22 = 22;
    sbit  SN22_bit at DEVSN0.B22;
    const register unsigned short int SN23 = 23;
    sbit  SN23_bit at DEVSN0.B23;
    const register unsigned short int SN24 = 24;
    sbit  SN24_bit at DEVSN0.B24;
    const register unsigned short int SN25 = 25;
    sbit  SN25_bit at DEVSN0.B25;
    const register unsigned short int SN26 = 26;
    sbit  SN26_bit at DEVSN0.B26;
    const register unsigned short int SN27 = 27;
    sbit  SN27_bit at DEVSN0.B27;
    const register unsigned short int SN28 = 28;
    sbit  SN28_bit at DEVSN0.B28;
    const register unsigned short int SN29 = 29;
    sbit  SN29_bit at DEVSN0.B29;
    const register unsigned short int SN30 = 30;
    sbit  SN30_bit at DEVSN0.B30;
    const register unsigned short int SN31 = 31;
    sbit  SN31_bit at DEVSN0.B31;
sfr unsigned long   volatile DEVSN1           absolute 0xBFC54024;
    sbit  SN0_DEVSN1_bit at DEVSN1.B0;
    sbit  SN1_DEVSN1_bit at DEVSN1.B1;
    sbit  SN2_DEVSN1_bit at DEVSN1.B2;
    sbit  SN3_DEVSN1_bit at DEVSN1.B3;
    sbit  SN4_DEVSN1_bit at DEVSN1.B4;
    sbit  SN5_DEVSN1_bit at DEVSN1.B5;
    sbit  SN6_DEVSN1_bit at DEVSN1.B6;
    sbit  SN7_DEVSN1_bit at DEVSN1.B7;
    sbit  SN8_DEVSN1_bit at DEVSN1.B8;
    sbit  SN9_DEVSN1_bit at DEVSN1.B9;
    sbit  SN10_DEVSN1_bit at DEVSN1.B10;
    sbit  SN11_DEVSN1_bit at DEVSN1.B11;
    sbit  SN12_DEVSN1_bit at DEVSN1.B12;
    sbit  SN13_DEVSN1_bit at DEVSN1.B13;
    sbit  SN14_DEVSN1_bit at DEVSN1.B14;
    sbit  SN15_DEVSN1_bit at DEVSN1.B15;
    sbit  SN16_DEVSN1_bit at DEVSN1.B16;
    sbit  SN17_DEVSN1_bit at DEVSN1.B17;
    sbit  SN18_DEVSN1_bit at DEVSN1.B18;
    sbit  SN19_DEVSN1_bit at DEVSN1.B19;
    sbit  SN20_DEVSN1_bit at DEVSN1.B20;
    sbit  SN21_DEVSN1_bit at DEVSN1.B21;
    sbit  SN22_DEVSN1_bit at DEVSN1.B22;
    sbit  SN23_DEVSN1_bit at DEVSN1.B23;
    sbit  SN24_DEVSN1_bit at DEVSN1.B24;
    sbit  SN25_DEVSN1_bit at DEVSN1.B25;
    sbit  SN26_DEVSN1_bit at DEVSN1.B26;
    sbit  SN27_DEVSN1_bit at DEVSN1.B27;
    sbit  SN28_DEVSN1_bit at DEVSN1.B28;
    sbit  SN29_DEVSN1_bit at DEVSN1.B29;
    sbit  SN30_DEVSN1_bit at DEVSN1.B30;
    sbit  SN31_DEVSN1_bit at DEVSN1.B31;
sfr unsigned long   volatile ADEVCFG3         absolute 0xBFC0FF40;
    sbit  USERID0_ADEVCFG3_bit at ADEVCFG3.B0;
    sbit  USERID1_ADEVCFG3_bit at ADEVCFG3.B1;
    sbit  USERID2_ADEVCFG3_bit at ADEVCFG3.B2;
    sbit  USERID3_ADEVCFG3_bit at ADEVCFG3.B3;
    sbit  USERID4_ADEVCFG3_bit at ADEVCFG3.B4;
    sbit  USERID5_ADEVCFG3_bit at ADEVCFG3.B5;
    sbit  USERID6_ADEVCFG3_bit at ADEVCFG3.B6;
    sbit  USERID7_ADEVCFG3_bit at ADEVCFG3.B7;
    sbit  USERID8_ADEVCFG3_bit at ADEVCFG3.B8;
    sbit  USERID9_ADEVCFG3_bit at ADEVCFG3.B9;
    sbit  USERID10_ADEVCFG3_bit at ADEVCFG3.B10;
    sbit  USERID11_ADEVCFG3_bit at ADEVCFG3.B11;
    sbit  USERID12_ADEVCFG3_bit at ADEVCFG3.B12;
    sbit  USERID13_ADEVCFG3_bit at ADEVCFG3.B13;
    sbit  USERID14_ADEVCFG3_bit at ADEVCFG3.B14;
    sbit  USERID15_ADEVCFG3_bit at ADEVCFG3.B15;
    sbit  FMIIEN_ADEVCFG3_bit at ADEVCFG3.B24;
    sbit  FETHIO_ADEVCFG3_bit at ADEVCFG3.B25;
    sbit  PGL1WAY_ADEVCFG3_bit at ADEVCFG3.B27;
    sbit  PMDL1WAY_ADEVCFG3_bit at ADEVCFG3.B28;
    sbit  IOL1WAY_ADEVCFG3_bit at ADEVCFG3.B29;
    sbit  FUSBIDIO_ADEVCFG3_bit at ADEVCFG3.B30;
sfr unsigned long   volatile ADEVCFG2         absolute 0xBFC0FF44;
    sbit  FPLLIDIV0_ADEVCFG2_bit at ADEVCFG2.B0;
    sbit  FPLLIDIV1_ADEVCFG2_bit at ADEVCFG2.B1;
    sbit  FPLLIDIV2_ADEVCFG2_bit at ADEVCFG2.B2;
    sbit  FPLLRNG0_ADEVCFG2_bit at ADEVCFG2.B4;
    sbit  FPLLRNG1_ADEVCFG2_bit at ADEVCFG2.B5;
    sbit  FPLLRNG2_ADEVCFG2_bit at ADEVCFG2.B6;
    sbit  FPLLICLK_ADEVCFG2_bit at ADEVCFG2.B7;
    sbit  FPLLMULT0_ADEVCFG2_bit at ADEVCFG2.B8;
    sbit  FPLLMULT1_ADEVCFG2_bit at ADEVCFG2.B9;
    sbit  FPLLMULT2_ADEVCFG2_bit at ADEVCFG2.B10;
    sbit  FPLLMULT3_ADEVCFG2_bit at ADEVCFG2.B11;
    sbit  FPLLMULT4_ADEVCFG2_bit at ADEVCFG2.B12;
    sbit  FPLLMULT5_ADEVCFG2_bit at ADEVCFG2.B13;
    sbit  FPLLMULT6_ADEVCFG2_bit at ADEVCFG2.B14;
    sbit  FPLLODIV0_ADEVCFG2_bit at ADEVCFG2.B16;
    sbit  FPLLODIV1_ADEVCFG2_bit at ADEVCFG2.B17;
    sbit  FPLLODIV2_ADEVCFG2_bit at ADEVCFG2.B18;
    sbit  UPLLFSEL_ADEVCFG2_bit at ADEVCFG2.B30;
    sbit  UPLLEN_ADEVCFG2_bit at ADEVCFG2.B31;
sfr unsigned long   volatile ADEVCFG1         absolute 0xBFC0FF48;
    sbit  FNOSC0_ADEVCFG1_bit at ADEVCFG1.B0;
    sbit  FNOSC1_ADEVCFG1_bit at ADEVCFG1.B1;
    sbit  FNOSC2_ADEVCFG1_bit at ADEVCFG1.B2;
    sbit  DMTINTV0_ADEVCFG1_bit at ADEVCFG1.B3;
    sbit  DMTINTV1_ADEVCFG1_bit at ADEVCFG1.B4;
    sbit  DMTINTV2_ADEVCFG1_bit at ADEVCFG1.B5;
    sbit  FSOSCEN_ADEVCFG1_bit at ADEVCFG1.B6;
    sbit  IESO_ADEVCFG1_bit at ADEVCFG1.B7;
    sbit  POSCMOD0_ADEVCFG1_bit at ADEVCFG1.B8;
    sbit  POSCMOD1_ADEVCFG1_bit at ADEVCFG1.B9;
    sbit  OSCIOFNC_ADEVCFG1_bit at ADEVCFG1.B10;
    sbit  FCKSM0_ADEVCFG1_bit at ADEVCFG1.B14;
    sbit  FCKSM1_ADEVCFG1_bit at ADEVCFG1.B15;
    sbit  WDTPS0_ADEVCFG1_bit at ADEVCFG1.B16;
    sbit  WDTPS1_ADEVCFG1_bit at ADEVCFG1.B17;
    sbit  WDTPS2_ADEVCFG1_bit at ADEVCFG1.B18;
    sbit  WDTPS3_ADEVCFG1_bit at ADEVCFG1.B19;
    sbit  WDTPS4_ADEVCFG1_bit at ADEVCFG1.B20;
    sbit  WDTSPGM_ADEVCFG1_bit at ADEVCFG1.B21;
    sbit  WINDIS_ADEVCFG1_bit at ADEVCFG1.B22;
    sbit  FWDTEN_ADEVCFG1_bit at ADEVCFG1.B23;
    sbit  FWDTWINSZ0_ADEVCFG1_bit at ADEVCFG1.B24;
    sbit  FWDTWINSZ1_ADEVCFG1_bit at ADEVCFG1.B25;
    sbit  DMTCNT0_ADEVCFG1_bit at ADEVCFG1.B26;
    sbit  DMTCNT1_ADEVCFG1_bit at ADEVCFG1.B27;
    sbit  DMTCNT2_ADEVCFG1_bit at ADEVCFG1.B28;
    sbit  DMTCNT3_ADEVCFG1_bit at ADEVCFG1.B29;
    sbit  DMTCNT4_ADEVCFG1_bit at ADEVCFG1.B30;
    sbit  FDMTEN_ADEVCFG1_bit at ADEVCFG1.B31;
sfr unsigned long   volatile ADEVCFG0         absolute 0xBFC0FF4C;
    sbit  DEBUG0_ADEVCFG0_bit at ADEVCFG0.B0;
    sbit  DEBUG1_ADEVCFG0_bit at ADEVCFG0.B1;
    sbit  JTAGEN_ADEVCFG0_bit at ADEVCFG0.B2;
    sbit  ICESEL0_ADEVCFG0_bit at ADEVCFG0.B3;
    sbit  ICESEL1_ADEVCFG0_bit at ADEVCFG0.B4;
    sbit  TRCEN_ADEVCFG0_bit at ADEVCFG0.B5;
    sbit  BOOTISA_ADEVCFG0_bit at ADEVCFG0.B6;
    sbit  FECCCON0_ADEVCFG0_bit at ADEVCFG0.B8;
    sbit  FECCCON1_ADEVCFG0_bit at ADEVCFG0.B9;
    sbit  FSLEEP_ADEVCFG0_bit at ADEVCFG0.B10;
    sbit  DBGPER0_ADEVCFG0_bit at ADEVCFG0.B12;
    sbit  DBGPER1_ADEVCFG0_bit at ADEVCFG0.B13;
    sbit  DBGPER2_ADEVCFG0_bit at ADEVCFG0.B14;
    sbit  EJTAGBEN_ADEVCFG0_bit at ADEVCFG0.B30;
    sbit  FDEBUG0_ADEVCFG0_bit at ADEVCFG0.B0;
    sbit  FDEBUG1_ADEVCFG0_bit at ADEVCFG0.B1;
sfr unsigned long   volatile ADEVCP3          absolute 0xBFC0FF50;
sfr unsigned long   volatile ADEVCP2          absolute 0xBFC0FF54;
sfr unsigned long   volatile ADEVCP1          absolute 0xBFC0FF58;
sfr unsigned long   volatile ADEVCP0          absolute 0xBFC0FF5C;
    sbit  CP_ADEVCP0_bit at ADEVCP0.B28;
sfr unsigned long   volatile ADEVSIGN3        absolute 0xBFC0FF60;
sfr unsigned long   volatile ADEVSIGN2        absolute 0xBFC0FF64;
sfr unsigned long   volatile ADEVSIGN1        absolute 0xBFC0FF68;
sfr unsigned long   volatile ADEVSIGN0        absolute 0xBFC0FF6C;
sfr unsigned long   volatile ASEQ3            absolute 0xBFC0FF70;
sfr unsigned long   volatile ASEQ2            absolute 0xBFC0FF74;
sfr unsigned long   volatile ASEQ1            absolute 0xBFC0FF78;
sfr unsigned long   volatile ASEQ0            absolute 0xBFC0FF7C;
    sbit  TSEQ0_ASEQ0_bit at ASEQ0.B0;
    sbit  TSEQ1_ASEQ0_bit at ASEQ0.B1;
    sbit  TSEQ2_ASEQ0_bit at ASEQ0.B2;
    sbit  TSEQ3_ASEQ0_bit at ASEQ0.B3;
    sbit  TSEQ4_ASEQ0_bit at ASEQ0.B4;
    sbit  TSEQ5_ASEQ0_bit at ASEQ0.B5;
    sbit  TSEQ6_ASEQ0_bit at ASEQ0.B6;
    sbit  TSEQ7_ASEQ0_bit at ASEQ0.B7;
    sbit  TSEQ8_ASEQ0_bit at ASEQ0.B8;
    sbit  TSEQ9_ASEQ0_bit at ASEQ0.B9;
    sbit  TSEQ10_ASEQ0_bit at ASEQ0.B10;
    sbit  TSEQ11_ASEQ0_bit at ASEQ0.B11;
    sbit  TSEQ12_ASEQ0_bit at ASEQ0.B12;
    sbit  TSEQ13_ASEQ0_bit at ASEQ0.B13;
    sbit  TSEQ14_ASEQ0_bit at ASEQ0.B14;
    sbit  TSEQ15_ASEQ0_bit at ASEQ0.B15;
    sbit  CSEQ0_ASEQ0_bit at ASEQ0.B16;
    sbit  CSEQ1_ASEQ0_bit at ASEQ0.B17;
    sbit  CSEQ2_ASEQ0_bit at ASEQ0.B18;
    sbit  CSEQ3_ASEQ0_bit at ASEQ0.B19;
    sbit  CSEQ4_ASEQ0_bit at ASEQ0.B20;
    sbit  CSEQ5_ASEQ0_bit at ASEQ0.B21;
    sbit  CSEQ6_ASEQ0_bit at ASEQ0.B22;
    sbit  CSEQ7_ASEQ0_bit at ASEQ0.B23;
    sbit  CSEQ8_ASEQ0_bit at ASEQ0.B24;
    sbit  CSEQ9_ASEQ0_bit at ASEQ0.B25;
    sbit  CSEQ10_ASEQ0_bit at ASEQ0.B26;
    sbit  CSEQ11_ASEQ0_bit at ASEQ0.B27;
    sbit  CSEQ12_ASEQ0_bit at ASEQ0.B28;
    sbit  CSEQ13_ASEQ0_bit at ASEQ0.B29;
    sbit  CSEQ14_ASEQ0_bit at ASEQ0.B30;
    sbit  CSEQ15_ASEQ0_bit at ASEQ0.B31;
sfr unsigned long   volatile AUBADEVCFG3      absolute 0xBFC2FF40;
    sbit  USERID0_AUBADEVCFG3_bit at AUBADEVCFG3.B0;
    sbit  USERID1_AUBADEVCFG3_bit at AUBADEVCFG3.B1;
    sbit  USERID2_AUBADEVCFG3_bit at AUBADEVCFG3.B2;
    sbit  USERID3_AUBADEVCFG3_bit at AUBADEVCFG3.B3;
    sbit  USERID4_AUBADEVCFG3_bit at AUBADEVCFG3.B4;
    sbit  USERID5_AUBADEVCFG3_bit at AUBADEVCFG3.B5;
    sbit  USERID6_AUBADEVCFG3_bit at AUBADEVCFG3.B6;
    sbit  USERID7_AUBADEVCFG3_bit at AUBADEVCFG3.B7;
    sbit  USERID8_AUBADEVCFG3_bit at AUBADEVCFG3.B8;
    sbit  USERID9_AUBADEVCFG3_bit at AUBADEVCFG3.B9;
    sbit  USERID10_AUBADEVCFG3_bit at AUBADEVCFG3.B10;
    sbit  USERID11_AUBADEVCFG3_bit at AUBADEVCFG3.B11;
    sbit  USERID12_AUBADEVCFG3_bit at AUBADEVCFG3.B12;
    sbit  USERID13_AUBADEVCFG3_bit at AUBADEVCFG3.B13;
    sbit  USERID14_AUBADEVCFG3_bit at AUBADEVCFG3.B14;
    sbit  USERID15_AUBADEVCFG3_bit at AUBADEVCFG3.B15;
    sbit  FMIIEN_AUBADEVCFG3_bit at AUBADEVCFG3.B24;
    sbit  FETHIO_AUBADEVCFG3_bit at AUBADEVCFG3.B25;
    sbit  PGL1WAY_AUBADEVCFG3_bit at AUBADEVCFG3.B27;
    sbit  PMDL1WAY_AUBADEVCFG3_bit at AUBADEVCFG3.B28;
    sbit  IOL1WAY_AUBADEVCFG3_bit at AUBADEVCFG3.B29;
    sbit  FUSBIDIO_AUBADEVCFG3_bit at AUBADEVCFG3.B30;
sfr unsigned long   volatile AUBADEVCFG2      absolute 0xBFC2FF44;
    sbit  FPLLIDIV0_AUBADEVCFG2_bit at AUBADEVCFG2.B0;
    sbit  FPLLIDIV1_AUBADEVCFG2_bit at AUBADEVCFG2.B1;
    sbit  FPLLIDIV2_AUBADEVCFG2_bit at AUBADEVCFG2.B2;
    sbit  FPLLRNG0_AUBADEVCFG2_bit at AUBADEVCFG2.B4;
    sbit  FPLLRNG1_AUBADEVCFG2_bit at AUBADEVCFG2.B5;
    sbit  FPLLRNG2_AUBADEVCFG2_bit at AUBADEVCFG2.B6;
    sbit  FPLLICLK_AUBADEVCFG2_bit at AUBADEVCFG2.B7;
    sbit  FPLLMULT0_AUBADEVCFG2_bit at AUBADEVCFG2.B8;
    sbit  FPLLMULT1_AUBADEVCFG2_bit at AUBADEVCFG2.B9;
    sbit  FPLLMULT2_AUBADEVCFG2_bit at AUBADEVCFG2.B10;
    sbit  FPLLMULT3_AUBADEVCFG2_bit at AUBADEVCFG2.B11;
    sbit  FPLLMULT4_AUBADEVCFG2_bit at AUBADEVCFG2.B12;
    sbit  FPLLMULT5_AUBADEVCFG2_bit at AUBADEVCFG2.B13;
    sbit  FPLLMULT6_AUBADEVCFG2_bit at AUBADEVCFG2.B14;
    sbit  FPLLODIV0_AUBADEVCFG2_bit at AUBADEVCFG2.B16;
    sbit  FPLLODIV1_AUBADEVCFG2_bit at AUBADEVCFG2.B17;
    sbit  FPLLODIV2_AUBADEVCFG2_bit at AUBADEVCFG2.B18;
    sbit  UPLLFSEL_AUBADEVCFG2_bit at AUBADEVCFG2.B30;
    sbit  UPLLEN_AUBADEVCFG2_bit at AUBADEVCFG2.B31;
sfr unsigned long   volatile AUBADEVCFG1      absolute 0xBFC2FF48;
    sbit  FNOSC0_AUBADEVCFG1_bit at AUBADEVCFG1.B0;
    sbit  FNOSC1_AUBADEVCFG1_bit at AUBADEVCFG1.B1;
    sbit  FNOSC2_AUBADEVCFG1_bit at AUBADEVCFG1.B2;
    sbit  DMTINTV0_AUBADEVCFG1_bit at AUBADEVCFG1.B3;
    sbit  DMTINTV1_AUBADEVCFG1_bit at AUBADEVCFG1.B4;
    sbit  DMTINTV2_AUBADEVCFG1_bit at AUBADEVCFG1.B5;
    sbit  FSOSCEN_AUBADEVCFG1_bit at AUBADEVCFG1.B6;
    sbit  IESO_AUBADEVCFG1_bit at AUBADEVCFG1.B7;
    sbit  POSCMOD0_AUBADEVCFG1_bit at AUBADEVCFG1.B8;
    sbit  POSCMOD1_AUBADEVCFG1_bit at AUBADEVCFG1.B9;
    sbit  OSCIOFNC_AUBADEVCFG1_bit at AUBADEVCFG1.B10;
    sbit  FCKSM0_AUBADEVCFG1_bit at AUBADEVCFG1.B14;
    sbit  FCKSM1_AUBADEVCFG1_bit at AUBADEVCFG1.B15;
    sbit  WDTPS0_AUBADEVCFG1_bit at AUBADEVCFG1.B16;
    sbit  WDTPS1_AUBADEVCFG1_bit at AUBADEVCFG1.B17;
    sbit  WDTPS2_AUBADEVCFG1_bit at AUBADEVCFG1.B18;
    sbit  WDTPS3_AUBADEVCFG1_bit at AUBADEVCFG1.B19;
    sbit  WDTPS4_AUBADEVCFG1_bit at AUBADEVCFG1.B20;
    sbit  WDTSPGM_AUBADEVCFG1_bit at AUBADEVCFG1.B21;
    sbit  WINDIS_AUBADEVCFG1_bit at AUBADEVCFG1.B22;
    sbit  FWDTEN_AUBADEVCFG1_bit at AUBADEVCFG1.B23;
    sbit  FWDTWINSZ0_AUBADEVCFG1_bit at AUBADEVCFG1.B24;
    sbit  FWDTWINSZ1_AUBADEVCFG1_bit at AUBADEVCFG1.B25;
    sbit  DMTCNT0_AUBADEVCFG1_bit at AUBADEVCFG1.B26;
    sbit  DMTCNT1_AUBADEVCFG1_bit at AUBADEVCFG1.B27;
    sbit  DMTCNT2_AUBADEVCFG1_bit at AUBADEVCFG1.B28;
    sbit  DMTCNT3_AUBADEVCFG1_bit at AUBADEVCFG1.B29;
    sbit  DMTCNT4_AUBADEVCFG1_bit at AUBADEVCFG1.B30;
    sbit  FDMTEN_AUBADEVCFG1_bit at AUBADEVCFG1.B31;
sfr unsigned long   volatile AUBADEVCFG0      absolute 0xBFC2FF4C;
    sbit  DEBUG0_AUBADEVCFG0_bit at AUBADEVCFG0.B0;
    sbit  DEBUG1_AUBADEVCFG0_bit at AUBADEVCFG0.B1;
    sbit  JTAGEN_AUBADEVCFG0_bit at AUBADEVCFG0.B2;
    sbit  ICESEL0_AUBADEVCFG0_bit at AUBADEVCFG0.B3;
    sbit  ICESEL1_AUBADEVCFG0_bit at AUBADEVCFG0.B4;
    sbit  TRCEN_AUBADEVCFG0_bit at AUBADEVCFG0.B5;
    sbit  BOOTISA_AUBADEVCFG0_bit at AUBADEVCFG0.B6;
    sbit  FECCCON0_AUBADEVCFG0_bit at AUBADEVCFG0.B8;
    sbit  FECCCON1_AUBADEVCFG0_bit at AUBADEVCFG0.B9;
    sbit  FSLEEP_AUBADEVCFG0_bit at AUBADEVCFG0.B10;
    sbit  DBGPER0_AUBADEVCFG0_bit at AUBADEVCFG0.B12;
    sbit  DBGPER1_AUBADEVCFG0_bit at AUBADEVCFG0.B13;
    sbit  DBGPER2_AUBADEVCFG0_bit at AUBADEVCFG0.B14;
    sbit  EJTAGBEN_AUBADEVCFG0_bit at AUBADEVCFG0.B30;
    sbit  FDEBUG0_AUBADEVCFG0_bit at AUBADEVCFG0.B0;
    sbit  FDEBUG1_AUBADEVCFG0_bit at AUBADEVCFG0.B1;
sfr unsigned long   volatile AUBADEVCP3       absolute 0xBFC2FF50;
sfr unsigned long   volatile AUBADEVCP2       absolute 0xBFC2FF54;
sfr unsigned long   volatile AUBADEVCP1       absolute 0xBFC2FF58;
sfr unsigned long   volatile AUBADEVCP0       absolute 0xBFC2FF5C;
    sbit  CP_AUBADEVCP0_bit at AUBADEVCP0.B28;
sfr unsigned long   volatile AUBADEVSIGN3     absolute 0xBFC2FF60;
sfr unsigned long   volatile AUBADEVSIGN2     absolute 0xBFC2FF64;
sfr unsigned long   volatile AUBADEVSIGN1     absolute 0xBFC2FF68;
sfr unsigned long   volatile AUBADEVSIGN0     absolute 0xBFC2FF6C;
sfr unsigned long   volatile AUBASEQ3         absolute 0xBFC2FF70;
sfr unsigned long   volatile AUBASEQ2         absolute 0xBFC2FF74;
sfr unsigned long   volatile AUBASEQ1         absolute 0xBFC2FF78;
sfr unsigned long   volatile AUBASEQ0         absolute 0xBFC2FF7C;
    sbit  TSEQ0_AUBASEQ0_bit at AUBASEQ0.B0;
    sbit  TSEQ1_AUBASEQ0_bit at AUBASEQ0.B1;
    sbit  TSEQ2_AUBASEQ0_bit at AUBASEQ0.B2;
    sbit  TSEQ3_AUBASEQ0_bit at AUBASEQ0.B3;
    sbit  TSEQ4_AUBASEQ0_bit at AUBASEQ0.B4;
    sbit  TSEQ5_AUBASEQ0_bit at AUBASEQ0.B5;
    sbit  TSEQ6_AUBASEQ0_bit at AUBASEQ0.B6;
    sbit  TSEQ7_AUBASEQ0_bit at AUBASEQ0.B7;
    sbit  TSEQ8_AUBASEQ0_bit at AUBASEQ0.B8;
    sbit  TSEQ9_AUBASEQ0_bit at AUBASEQ0.B9;
    sbit  TSEQ10_AUBASEQ0_bit at AUBASEQ0.B10;
    sbit  TSEQ11_AUBASEQ0_bit at AUBASEQ0.B11;
    sbit  TSEQ12_AUBASEQ0_bit at AUBASEQ0.B12;
    sbit  TSEQ13_AUBASEQ0_bit at AUBASEQ0.B13;
    sbit  TSEQ14_AUBASEQ0_bit at AUBASEQ0.B14;
    sbit  TSEQ15_AUBASEQ0_bit at AUBASEQ0.B15;
    sbit  CSEQ0_AUBASEQ0_bit at AUBASEQ0.B16;
    sbit  CSEQ1_AUBASEQ0_bit at AUBASEQ0.B17;
    sbit  CSEQ2_AUBASEQ0_bit at AUBASEQ0.B18;
    sbit  CSEQ3_AUBASEQ0_bit at AUBASEQ0.B19;
    sbit  CSEQ4_AUBASEQ0_bit at AUBASEQ0.B20;
    sbit  CSEQ5_AUBASEQ0_bit at AUBASEQ0.B21;
    sbit  CSEQ6_AUBASEQ0_bit at AUBASEQ0.B22;
    sbit  CSEQ7_AUBASEQ0_bit at AUBASEQ0.B23;
    sbit  CSEQ8_AUBASEQ0_bit at AUBASEQ0.B24;
    sbit  CSEQ9_AUBASEQ0_bit at AUBASEQ0.B25;
    sbit  CSEQ10_AUBASEQ0_bit at AUBASEQ0.B26;
    sbit  CSEQ11_AUBASEQ0_bit at AUBASEQ0.B27;
    sbit  CSEQ12_AUBASEQ0_bit at AUBASEQ0.B28;
    sbit  CSEQ13_AUBASEQ0_bit at AUBASEQ0.B29;
    sbit  CSEQ14_AUBASEQ0_bit at AUBASEQ0.B30;
    sbit  CSEQ15_AUBASEQ0_bit at AUBASEQ0.B31;
sfr unsigned long   volatile UBADEVCFG3       absolute 0xBFC2FFC0;
    sbit  USERID0_UBADEVCFG3_bit at UBADEVCFG3.B0;
    sbit  USERID1_UBADEVCFG3_bit at UBADEVCFG3.B1;
    sbit  USERID2_UBADEVCFG3_bit at UBADEVCFG3.B2;
    sbit  USERID3_UBADEVCFG3_bit at UBADEVCFG3.B3;
    sbit  USERID4_UBADEVCFG3_bit at UBADEVCFG3.B4;
    sbit  USERID5_UBADEVCFG3_bit at UBADEVCFG3.B5;
    sbit  USERID6_UBADEVCFG3_bit at UBADEVCFG3.B6;
    sbit  USERID7_UBADEVCFG3_bit at UBADEVCFG3.B7;
    sbit  USERID8_UBADEVCFG3_bit at UBADEVCFG3.B8;
    sbit  USERID9_UBADEVCFG3_bit at UBADEVCFG3.B9;
    sbit  USERID10_UBADEVCFG3_bit at UBADEVCFG3.B10;
    sbit  USERID11_UBADEVCFG3_bit at UBADEVCFG3.B11;
    sbit  USERID12_UBADEVCFG3_bit at UBADEVCFG3.B12;
    sbit  USERID13_UBADEVCFG3_bit at UBADEVCFG3.B13;
    sbit  USERID14_UBADEVCFG3_bit at UBADEVCFG3.B14;
    sbit  USERID15_UBADEVCFG3_bit at UBADEVCFG3.B15;
    sbit  FMIIEN_UBADEVCFG3_bit at UBADEVCFG3.B24;
    sbit  FETHIO_UBADEVCFG3_bit at UBADEVCFG3.B25;
    sbit  PGL1WAY_UBADEVCFG3_bit at UBADEVCFG3.B27;
    sbit  PMDL1WAY_UBADEVCFG3_bit at UBADEVCFG3.B28;
    sbit  IOL1WAY_UBADEVCFG3_bit at UBADEVCFG3.B29;
    sbit  FUSBIDIO_UBADEVCFG3_bit at UBADEVCFG3.B30;
sfr unsigned long   volatile UBADEVCFG2       absolute 0xBFC2FFC4;
    sbit  FPLLIDIV0_UBADEVCFG2_bit at UBADEVCFG2.B0;
    sbit  FPLLIDIV1_UBADEVCFG2_bit at UBADEVCFG2.B1;
    sbit  FPLLIDIV2_UBADEVCFG2_bit at UBADEVCFG2.B2;
    sbit  FPLLRNG0_UBADEVCFG2_bit at UBADEVCFG2.B4;
    sbit  FPLLRNG1_UBADEVCFG2_bit at UBADEVCFG2.B5;
    sbit  FPLLRNG2_UBADEVCFG2_bit at UBADEVCFG2.B6;
    sbit  FPLLICLK_UBADEVCFG2_bit at UBADEVCFG2.B7;
    sbit  FPLLMULT0_UBADEVCFG2_bit at UBADEVCFG2.B8;
    sbit  FPLLMULT1_UBADEVCFG2_bit at UBADEVCFG2.B9;
    sbit  FPLLMULT2_UBADEVCFG2_bit at UBADEVCFG2.B10;
    sbit  FPLLMULT3_UBADEVCFG2_bit at UBADEVCFG2.B11;
    sbit  FPLLMULT4_UBADEVCFG2_bit at UBADEVCFG2.B12;
    sbit  FPLLMULT5_UBADEVCFG2_bit at UBADEVCFG2.B13;
    sbit  FPLLMULT6_UBADEVCFG2_bit at UBADEVCFG2.B14;
    sbit  FPLLODIV0_UBADEVCFG2_bit at UBADEVCFG2.B16;
    sbit  FPLLODIV1_UBADEVCFG2_bit at UBADEVCFG2.B17;
    sbit  FPLLODIV2_UBADEVCFG2_bit at UBADEVCFG2.B18;
    sbit  UPLLFSEL_UBADEVCFG2_bit at UBADEVCFG2.B30;
    sbit  UPLLEN_UBADEVCFG2_bit at UBADEVCFG2.B31;
sfr unsigned long   volatile UBADEVCFG1       absolute 0xBFC2FFC8;
    sbit  FNOSC0_UBADEVCFG1_bit at UBADEVCFG1.B0;
    sbit  FNOSC1_UBADEVCFG1_bit at UBADEVCFG1.B1;
    sbit  FNOSC2_UBADEVCFG1_bit at UBADEVCFG1.B2;
    sbit  DMTINTV0_UBADEVCFG1_bit at UBADEVCFG1.B3;
    sbit  DMTINTV1_UBADEVCFG1_bit at UBADEVCFG1.B4;
    sbit  DMTINTV2_UBADEVCFG1_bit at UBADEVCFG1.B5;
    sbit  FSOSCEN_UBADEVCFG1_bit at UBADEVCFG1.B6;
    sbit  IESO_UBADEVCFG1_bit at UBADEVCFG1.B7;
    sbit  POSCMOD0_UBADEVCFG1_bit at UBADEVCFG1.B8;
    sbit  POSCMOD1_UBADEVCFG1_bit at UBADEVCFG1.B9;
    sbit  OSCIOFNC_UBADEVCFG1_bit at UBADEVCFG1.B10;
    sbit  FCKSM0_UBADEVCFG1_bit at UBADEVCFG1.B14;
    sbit  FCKSM1_UBADEVCFG1_bit at UBADEVCFG1.B15;
    sbit  WDTPS0_UBADEVCFG1_bit at UBADEVCFG1.B16;
    sbit  WDTPS1_UBADEVCFG1_bit at UBADEVCFG1.B17;
    sbit  WDTPS2_UBADEVCFG1_bit at UBADEVCFG1.B18;
    sbit  WDTPS3_UBADEVCFG1_bit at UBADEVCFG1.B19;
    sbit  WDTPS4_UBADEVCFG1_bit at UBADEVCFG1.B20;
    sbit  WDTSPGM_UBADEVCFG1_bit at UBADEVCFG1.B21;
    sbit  WINDIS_UBADEVCFG1_bit at UBADEVCFG1.B22;
    sbit  FWDTEN_UBADEVCFG1_bit at UBADEVCFG1.B23;
    sbit  FWDTWINSZ0_UBADEVCFG1_bit at UBADEVCFG1.B24;
    sbit  FWDTWINSZ1_UBADEVCFG1_bit at UBADEVCFG1.B25;
    sbit  DMTCNT0_UBADEVCFG1_bit at UBADEVCFG1.B26;
    sbit  DMTCNT1_UBADEVCFG1_bit at UBADEVCFG1.B27;
    sbit  DMTCNT2_UBADEVCFG1_bit at UBADEVCFG1.B28;
    sbit  DMTCNT3_UBADEVCFG1_bit at UBADEVCFG1.B29;
    sbit  DMTCNT4_UBADEVCFG1_bit at UBADEVCFG1.B30;
    sbit  FDMTEN_UBADEVCFG1_bit at UBADEVCFG1.B31;
sfr unsigned long   volatile UBADEVCFG0       absolute 0xBFC2FFCC;
    sbit  DEBUG0_UBADEVCFG0_bit at UBADEVCFG0.B0;
    sbit  DEBUG1_UBADEVCFG0_bit at UBADEVCFG0.B1;
    sbit  JTAGEN_UBADEVCFG0_bit at UBADEVCFG0.B2;
    sbit  ICESEL0_UBADEVCFG0_bit at UBADEVCFG0.B3;
    sbit  ICESEL1_UBADEVCFG0_bit at UBADEVCFG0.B4;
    sbit  TRCEN_UBADEVCFG0_bit at UBADEVCFG0.B5;
    sbit  BOOTISA_UBADEVCFG0_bit at UBADEVCFG0.B6;
    sbit  FECCCON0_UBADEVCFG0_bit at UBADEVCFG0.B8;
    sbit  FECCCON1_UBADEVCFG0_bit at UBADEVCFG0.B9;
    sbit  FSLEEP_UBADEVCFG0_bit at UBADEVCFG0.B10;
    sbit  DBGPER0_UBADEVCFG0_bit at UBADEVCFG0.B12;
    sbit  DBGPER1_UBADEVCFG0_bit at UBADEVCFG0.B13;
    sbit  DBGPER2_UBADEVCFG0_bit at UBADEVCFG0.B14;
    sbit  EJTAGBEN_UBADEVCFG0_bit at UBADEVCFG0.B30;
    sbit  FDEBUG0_UBADEVCFG0_bit at UBADEVCFG0.B0;
    sbit  FDEBUG1_UBADEVCFG0_bit at UBADEVCFG0.B1;
sfr unsigned long   volatile UBADEVCP3        absolute 0xBFC2FFD0;
sfr unsigned long   volatile UBADEVCP2        absolute 0xBFC2FFD4;
sfr unsigned long   volatile UBADEVCP1        absolute 0xBFC2FFD8;
sfr unsigned long   volatile UBADEVCP0        absolute 0xBFC2FFDC;
    sbit  CP_UBADEVCP0_bit at UBADEVCP0.B28;
sfr unsigned long   volatile UBADEVSIGN3      absolute 0xBFC2FFE0;
sfr unsigned long   volatile UBADEVSIGN2      absolute 0xBFC2FFE4;
sfr unsigned long   volatile UBADEVSIGN1      absolute 0xBFC2FFE8;
sfr unsigned long   volatile UBADEVSIGN0      absolute 0xBFC2FFEC;
sfr unsigned long   volatile UBASEQ3          absolute 0xBFC2FFF0;
sfr unsigned long   volatile UBASEQ2          absolute 0xBFC2FFF4;
sfr unsigned long   volatile UBASEQ1          absolute 0xBFC2FFF8;
sfr unsigned long   volatile UBASEQ0          absolute 0xBFC2FFFC;
    sbit  TSEQ0_UBASEQ0_bit at UBASEQ0.B0;
    sbit  TSEQ1_UBASEQ0_bit at UBASEQ0.B1;
    sbit  TSEQ2_UBASEQ0_bit at UBASEQ0.B2;
    sbit  TSEQ3_UBASEQ0_bit at UBASEQ0.B3;
    sbit  TSEQ4_UBASEQ0_bit at UBASEQ0.B4;
    sbit  TSEQ5_UBASEQ0_bit at UBASEQ0.B5;
    sbit  TSEQ6_UBASEQ0_bit at UBASEQ0.B6;
    sbit  TSEQ7_UBASEQ0_bit at UBASEQ0.B7;
    sbit  TSEQ8_UBASEQ0_bit at UBASEQ0.B8;
    sbit  TSEQ9_UBASEQ0_bit at UBASEQ0.B9;
    sbit  TSEQ10_UBASEQ0_bit at UBASEQ0.B10;
    sbit  TSEQ11_UBASEQ0_bit at UBASEQ0.B11;
    sbit  TSEQ12_UBASEQ0_bit at UBASEQ0.B12;
    sbit  TSEQ13_UBASEQ0_bit at UBASEQ0.B13;
    sbit  TSEQ14_UBASEQ0_bit at UBASEQ0.B14;
    sbit  TSEQ15_UBASEQ0_bit at UBASEQ0.B15;
    sbit  CSEQ0_UBASEQ0_bit at UBASEQ0.B16;
    sbit  CSEQ1_UBASEQ0_bit at UBASEQ0.B17;
    sbit  CSEQ2_UBASEQ0_bit at UBASEQ0.B18;
    sbit  CSEQ3_UBASEQ0_bit at UBASEQ0.B19;
    sbit  CSEQ4_UBASEQ0_bit at UBASEQ0.B20;
    sbit  CSEQ5_UBASEQ0_bit at UBASEQ0.B21;
    sbit  CSEQ6_UBASEQ0_bit at UBASEQ0.B22;
    sbit  CSEQ7_UBASEQ0_bit at UBASEQ0.B23;
    sbit  CSEQ8_UBASEQ0_bit at UBASEQ0.B24;
    sbit  CSEQ9_UBASEQ0_bit at UBASEQ0.B25;
    sbit  CSEQ10_UBASEQ0_bit at UBASEQ0.B26;
    sbit  CSEQ11_UBASEQ0_bit at UBASEQ0.B27;
    sbit  CSEQ12_UBASEQ0_bit at UBASEQ0.B28;
    sbit  CSEQ13_UBASEQ0_bit at UBASEQ0.B29;
    sbit  CSEQ14_UBASEQ0_bit at UBASEQ0.B30;
    sbit  CSEQ15_UBASEQ0_bit at UBASEQ0.B31;
sfr unsigned long   volatile ABF1DEVCFG3      absolute 0xBFC4FF40;
    sbit  USERID0_ABF1DEVCFG3_bit at ABF1DEVCFG3.B0;
    sbit  USERID1_ABF1DEVCFG3_bit at ABF1DEVCFG3.B1;
    sbit  USERID2_ABF1DEVCFG3_bit at ABF1DEVCFG3.B2;
    sbit  USERID3_ABF1DEVCFG3_bit at ABF1DEVCFG3.B3;
    sbit  USERID4_ABF1DEVCFG3_bit at ABF1DEVCFG3.B4;
    sbit  USERID5_ABF1DEVCFG3_bit at ABF1DEVCFG3.B5;
    sbit  USERID6_ABF1DEVCFG3_bit at ABF1DEVCFG3.B6;
    sbit  USERID7_ABF1DEVCFG3_bit at ABF1DEVCFG3.B7;
    sbit  USERID8_ABF1DEVCFG3_bit at ABF1DEVCFG3.B8;
    sbit  USERID9_ABF1DEVCFG3_bit at ABF1DEVCFG3.B9;
    sbit  USERID10_ABF1DEVCFG3_bit at ABF1DEVCFG3.B10;
    sbit  USERID11_ABF1DEVCFG3_bit at ABF1DEVCFG3.B11;
    sbit  USERID12_ABF1DEVCFG3_bit at ABF1DEVCFG3.B12;
    sbit  USERID13_ABF1DEVCFG3_bit at ABF1DEVCFG3.B13;
    sbit  USERID14_ABF1DEVCFG3_bit at ABF1DEVCFG3.B14;
    sbit  USERID15_ABF1DEVCFG3_bit at ABF1DEVCFG3.B15;
    sbit  FMIIEN_ABF1DEVCFG3_bit at ABF1DEVCFG3.B24;
    sbit  FETHIO_ABF1DEVCFG3_bit at ABF1DEVCFG3.B25;
    sbit  PGL1WAY_ABF1DEVCFG3_bit at ABF1DEVCFG3.B27;
    sbit  PMDL1WAY_ABF1DEVCFG3_bit at ABF1DEVCFG3.B28;
    sbit  IOL1WAY_ABF1DEVCFG3_bit at ABF1DEVCFG3.B29;
    sbit  FUSBIDIO_ABF1DEVCFG3_bit at ABF1DEVCFG3.B30;
sfr unsigned long   volatile ABF1DEVCFG2      absolute 0xBFC4FF44;
    sbit  FPLLIDIV0_ABF1DEVCFG2_bit at ABF1DEVCFG2.B0;
    sbit  FPLLIDIV1_ABF1DEVCFG2_bit at ABF1DEVCFG2.B1;
    sbit  FPLLIDIV2_ABF1DEVCFG2_bit at ABF1DEVCFG2.B2;
    sbit  FPLLRNG0_ABF1DEVCFG2_bit at ABF1DEVCFG2.B4;
    sbit  FPLLRNG1_ABF1DEVCFG2_bit at ABF1DEVCFG2.B5;
    sbit  FPLLRNG2_ABF1DEVCFG2_bit at ABF1DEVCFG2.B6;
    sbit  FPLLICLK_ABF1DEVCFG2_bit at ABF1DEVCFG2.B7;
    sbit  FPLLMULT0_ABF1DEVCFG2_bit at ABF1DEVCFG2.B8;
    sbit  FPLLMULT1_ABF1DEVCFG2_bit at ABF1DEVCFG2.B9;
    sbit  FPLLMULT2_ABF1DEVCFG2_bit at ABF1DEVCFG2.B10;
    sbit  FPLLMULT3_ABF1DEVCFG2_bit at ABF1DEVCFG2.B11;
    sbit  FPLLMULT4_ABF1DEVCFG2_bit at ABF1DEVCFG2.B12;
    sbit  FPLLMULT5_ABF1DEVCFG2_bit at ABF1DEVCFG2.B13;
    sbit  FPLLMULT6_ABF1DEVCFG2_bit at ABF1DEVCFG2.B14;
    sbit  FPLLODIV0_ABF1DEVCFG2_bit at ABF1DEVCFG2.B16;
    sbit  FPLLODIV1_ABF1DEVCFG2_bit at ABF1DEVCFG2.B17;
    sbit  FPLLODIV2_ABF1DEVCFG2_bit at ABF1DEVCFG2.B18;
    sbit  UPLLFSEL_ABF1DEVCFG2_bit at ABF1DEVCFG2.B30;
    sbit  UPLLEN_ABF1DEVCFG2_bit at ABF1DEVCFG2.B31;
sfr unsigned long   volatile ABF1DEVCFG1      absolute 0xBFC4FF48;
    sbit  FNOSC0_ABF1DEVCFG1_bit at ABF1DEVCFG1.B0;
    sbit  FNOSC1_ABF1DEVCFG1_bit at ABF1DEVCFG1.B1;
    sbit  FNOSC2_ABF1DEVCFG1_bit at ABF1DEVCFG1.B2;
    sbit  DMTINTV0_ABF1DEVCFG1_bit at ABF1DEVCFG1.B3;
    sbit  DMTINTV1_ABF1DEVCFG1_bit at ABF1DEVCFG1.B4;
    sbit  DMTINTV2_ABF1DEVCFG1_bit at ABF1DEVCFG1.B5;
    sbit  FSOSCEN_ABF1DEVCFG1_bit at ABF1DEVCFG1.B6;
    sbit  IESO_ABF1DEVCFG1_bit at ABF1DEVCFG1.B7;
    sbit  POSCMOD0_ABF1DEVCFG1_bit at ABF1DEVCFG1.B8;
    sbit  POSCMOD1_ABF1DEVCFG1_bit at ABF1DEVCFG1.B9;
    sbit  OSCIOFNC_ABF1DEVCFG1_bit at ABF1DEVCFG1.B10;
    sbit  FCKSM0_ABF1DEVCFG1_bit at ABF1DEVCFG1.B14;
    sbit  FCKSM1_ABF1DEVCFG1_bit at ABF1DEVCFG1.B15;
    sbit  WDTPS0_ABF1DEVCFG1_bit at ABF1DEVCFG1.B16;
    sbit  WDTPS1_ABF1DEVCFG1_bit at ABF1DEVCFG1.B17;
    sbit  WDTPS2_ABF1DEVCFG1_bit at ABF1DEVCFG1.B18;
    sbit  WDTPS3_ABF1DEVCFG1_bit at ABF1DEVCFG1.B19;
    sbit  WDTPS4_ABF1DEVCFG1_bit at ABF1DEVCFG1.B20;
    sbit  WDTSPGM_ABF1DEVCFG1_bit at ABF1DEVCFG1.B21;
    sbit  WINDIS_ABF1DEVCFG1_bit at ABF1DEVCFG1.B22;
    sbit  FWDTEN_ABF1DEVCFG1_bit at ABF1DEVCFG1.B23;
    sbit  FWDTWINSZ0_ABF1DEVCFG1_bit at ABF1DEVCFG1.B24;
    sbit  FWDTWINSZ1_ABF1DEVCFG1_bit at ABF1DEVCFG1.B25;
    sbit  DMTCNT0_ABF1DEVCFG1_bit at ABF1DEVCFG1.B26;
    sbit  DMTCNT1_ABF1DEVCFG1_bit at ABF1DEVCFG1.B27;
    sbit  DMTCNT2_ABF1DEVCFG1_bit at ABF1DEVCFG1.B28;
    sbit  DMTCNT3_ABF1DEVCFG1_bit at ABF1DEVCFG1.B29;
    sbit  DMTCNT4_ABF1DEVCFG1_bit at ABF1DEVCFG1.B30;
    sbit  FDMTEN_ABF1DEVCFG1_bit at ABF1DEVCFG1.B31;
sfr unsigned long   volatile ABF1DEVCFG0      absolute 0xBFC4FF4C;
    sbit  DEBUG0_ABF1DEVCFG0_bit at ABF1DEVCFG0.B0;
    sbit  DEBUG1_ABF1DEVCFG0_bit at ABF1DEVCFG0.B1;
    sbit  JTAGEN_ABF1DEVCFG0_bit at ABF1DEVCFG0.B2;
    sbit  ICESEL0_ABF1DEVCFG0_bit at ABF1DEVCFG0.B3;
    sbit  ICESEL1_ABF1DEVCFG0_bit at ABF1DEVCFG0.B4;
    sbit  TRCEN_ABF1DEVCFG0_bit at ABF1DEVCFG0.B5;
    sbit  BOOTISA_ABF1DEVCFG0_bit at ABF1DEVCFG0.B6;
    sbit  FECCCON0_ABF1DEVCFG0_bit at ABF1DEVCFG0.B8;
    sbit  FECCCON1_ABF1DEVCFG0_bit at ABF1DEVCFG0.B9;
    sbit  FSLEEP_ABF1DEVCFG0_bit at ABF1DEVCFG0.B10;
    sbit  DBGPER0_ABF1DEVCFG0_bit at ABF1DEVCFG0.B12;
    sbit  DBGPER1_ABF1DEVCFG0_bit at ABF1DEVCFG0.B13;
    sbit  DBGPER2_ABF1DEVCFG0_bit at ABF1DEVCFG0.B14;
    sbit  EJTAGBEN_ABF1DEVCFG0_bit at ABF1DEVCFG0.B30;
    sbit  FDEBUG0_ABF1DEVCFG0_bit at ABF1DEVCFG0.B0;
    sbit  FDEBUG1_ABF1DEVCFG0_bit at ABF1DEVCFG0.B1;
sfr unsigned long   volatile ABF1DEVCP3       absolute 0xBFC4FF50;
sfr unsigned long   volatile ABF1DEVCP2       absolute 0xBFC4FF54;
sfr unsigned long   volatile ABF1DEVCP1       absolute 0xBFC4FF58;
sfr unsigned long   volatile ABF1DEVCP0       absolute 0xBFC4FF5C;
    sbit  CP_ABF1DEVCP0_bit at ABF1DEVCP0.B28;
sfr unsigned long   volatile ABF1DEVSIGN3     absolute 0xBFC4FF60;
sfr unsigned long   volatile ABF1DEVSIGN2     absolute 0xBFC4FF64;
sfr unsigned long   volatile ABF1DEVSIGN1     absolute 0xBFC4FF68;
sfr unsigned long   volatile ABF1DEVSIGN0     absolute 0xBFC4FF6C;
sfr unsigned long   volatile ABF1SEQ3         absolute 0xBFC4FF70;
sfr unsigned long   volatile ABF1SEQ2         absolute 0xBFC4FF74;
sfr unsigned long   volatile ABF1SEQ1         absolute 0xBFC4FF78;
sfr unsigned long   volatile ABF1SEQ0         absolute 0xBFC4FF7C;
    sbit  TSEQ0_ABF1SEQ0_bit at ABF1SEQ0.B0;
    sbit  TSEQ1_ABF1SEQ0_bit at ABF1SEQ0.B1;
    sbit  TSEQ2_ABF1SEQ0_bit at ABF1SEQ0.B2;
    sbit  TSEQ3_ABF1SEQ0_bit at ABF1SEQ0.B3;
    sbit  TSEQ4_ABF1SEQ0_bit at ABF1SEQ0.B4;
    sbit  TSEQ5_ABF1SEQ0_bit at ABF1SEQ0.B5;
    sbit  TSEQ6_ABF1SEQ0_bit at ABF1SEQ0.B6;
    sbit  TSEQ7_ABF1SEQ0_bit at ABF1SEQ0.B7;
    sbit  TSEQ8_ABF1SEQ0_bit at ABF1SEQ0.B8;
    sbit  TSEQ9_ABF1SEQ0_bit at ABF1SEQ0.B9;
    sbit  TSEQ10_ABF1SEQ0_bit at ABF1SEQ0.B10;
    sbit  TSEQ11_ABF1SEQ0_bit at ABF1SEQ0.B11;
    sbit  TSEQ12_ABF1SEQ0_bit at ABF1SEQ0.B12;
    sbit  TSEQ13_ABF1SEQ0_bit at ABF1SEQ0.B13;
    sbit  TSEQ14_ABF1SEQ0_bit at ABF1SEQ0.B14;
    sbit  TSEQ15_ABF1SEQ0_bit at ABF1SEQ0.B15;
    sbit  CSEQ0_ABF1SEQ0_bit at ABF1SEQ0.B16;
    sbit  CSEQ1_ABF1SEQ0_bit at ABF1SEQ0.B17;
    sbit  CSEQ2_ABF1SEQ0_bit at ABF1SEQ0.B18;
    sbit  CSEQ3_ABF1SEQ0_bit at ABF1SEQ0.B19;
    sbit  CSEQ4_ABF1SEQ0_bit at ABF1SEQ0.B20;
    sbit  CSEQ5_ABF1SEQ0_bit at ABF1SEQ0.B21;
    sbit  CSEQ6_ABF1SEQ0_bit at ABF1SEQ0.B22;
    sbit  CSEQ7_ABF1SEQ0_bit at ABF1SEQ0.B23;
    sbit  CSEQ8_ABF1SEQ0_bit at ABF1SEQ0.B24;
    sbit  CSEQ9_ABF1SEQ0_bit at ABF1SEQ0.B25;
    sbit  CSEQ10_ABF1SEQ0_bit at ABF1SEQ0.B26;
    sbit  CSEQ11_ABF1SEQ0_bit at ABF1SEQ0.B27;
    sbit  CSEQ12_ABF1SEQ0_bit at ABF1SEQ0.B28;
    sbit  CSEQ13_ABF1SEQ0_bit at ABF1SEQ0.B29;
    sbit  CSEQ14_ABF1SEQ0_bit at ABF1SEQ0.B30;
    sbit  CSEQ15_ABF1SEQ0_bit at ABF1SEQ0.B31;
sfr unsigned long   volatile BF1DEVCFG3       absolute 0xBFC4FFC0;
    sbit  USERID0_BF1DEVCFG3_bit at BF1DEVCFG3.B0;
    sbit  USERID1_BF1DEVCFG3_bit at BF1DEVCFG3.B1;
    sbit  USERID2_BF1DEVCFG3_bit at BF1DEVCFG3.B2;
    sbit  USERID3_BF1DEVCFG3_bit at BF1DEVCFG3.B3;
    sbit  USERID4_BF1DEVCFG3_bit at BF1DEVCFG3.B4;
    sbit  USERID5_BF1DEVCFG3_bit at BF1DEVCFG3.B5;
    sbit  USERID6_BF1DEVCFG3_bit at BF1DEVCFG3.B6;
    sbit  USERID7_BF1DEVCFG3_bit at BF1DEVCFG3.B7;
    sbit  USERID8_BF1DEVCFG3_bit at BF1DEVCFG3.B8;
    sbit  USERID9_BF1DEVCFG3_bit at BF1DEVCFG3.B9;
    sbit  USERID10_BF1DEVCFG3_bit at BF1DEVCFG3.B10;
    sbit  USERID11_BF1DEVCFG3_bit at BF1DEVCFG3.B11;
    sbit  USERID12_BF1DEVCFG3_bit at BF1DEVCFG3.B12;
    sbit  USERID13_BF1DEVCFG3_bit at BF1DEVCFG3.B13;
    sbit  USERID14_BF1DEVCFG3_bit at BF1DEVCFG3.B14;
    sbit  USERID15_BF1DEVCFG3_bit at BF1DEVCFG3.B15;
    sbit  FMIIEN_BF1DEVCFG3_bit at BF1DEVCFG3.B24;
    sbit  FETHIO_BF1DEVCFG3_bit at BF1DEVCFG3.B25;
    sbit  PGL1WAY_BF1DEVCFG3_bit at BF1DEVCFG3.B27;
    sbit  PMDL1WAY_BF1DEVCFG3_bit at BF1DEVCFG3.B28;
    sbit  IOL1WAY_BF1DEVCFG3_bit at BF1DEVCFG3.B29;
    sbit  FUSBIDIO_BF1DEVCFG3_bit at BF1DEVCFG3.B30;
sfr unsigned long   volatile BF1DEVCFG2       absolute 0xBFC4FFC4;
    sbit  FPLLIDIV0_BF1DEVCFG2_bit at BF1DEVCFG2.B0;
    sbit  FPLLIDIV1_BF1DEVCFG2_bit at BF1DEVCFG2.B1;
    sbit  FPLLIDIV2_BF1DEVCFG2_bit at BF1DEVCFG2.B2;
    sbit  FPLLRNG0_BF1DEVCFG2_bit at BF1DEVCFG2.B4;
    sbit  FPLLRNG1_BF1DEVCFG2_bit at BF1DEVCFG2.B5;
    sbit  FPLLRNG2_BF1DEVCFG2_bit at BF1DEVCFG2.B6;
    sbit  FPLLICLK_BF1DEVCFG2_bit at BF1DEVCFG2.B7;
    sbit  FPLLMULT0_BF1DEVCFG2_bit at BF1DEVCFG2.B8;
    sbit  FPLLMULT1_BF1DEVCFG2_bit at BF1DEVCFG2.B9;
    sbit  FPLLMULT2_BF1DEVCFG2_bit at BF1DEVCFG2.B10;
    sbit  FPLLMULT3_BF1DEVCFG2_bit at BF1DEVCFG2.B11;
    sbit  FPLLMULT4_BF1DEVCFG2_bit at BF1DEVCFG2.B12;
    sbit  FPLLMULT5_BF1DEVCFG2_bit at BF1DEVCFG2.B13;
    sbit  FPLLMULT6_BF1DEVCFG2_bit at BF1DEVCFG2.B14;
    sbit  FPLLODIV0_BF1DEVCFG2_bit at BF1DEVCFG2.B16;
    sbit  FPLLODIV1_BF1DEVCFG2_bit at BF1DEVCFG2.B17;
    sbit  FPLLODIV2_BF1DEVCFG2_bit at BF1DEVCFG2.B18;
    sbit  UPLLFSEL_BF1DEVCFG2_bit at BF1DEVCFG2.B30;
    sbit  UPLLEN_BF1DEVCFG2_bit at BF1DEVCFG2.B31;
sfr unsigned long   volatile BF1DEVCFG1       absolute 0xBFC4FFC8;
    sbit  FNOSC0_BF1DEVCFG1_bit at BF1DEVCFG1.B0;
    sbit  FNOSC1_BF1DEVCFG1_bit at BF1DEVCFG1.B1;
    sbit  FNOSC2_BF1DEVCFG1_bit at BF1DEVCFG1.B2;
    sbit  DMTINTV0_BF1DEVCFG1_bit at BF1DEVCFG1.B3;
    sbit  DMTINTV1_BF1DEVCFG1_bit at BF1DEVCFG1.B4;
    sbit  DMTINTV2_BF1DEVCFG1_bit at BF1DEVCFG1.B5;
    sbit  FSOSCEN_BF1DEVCFG1_bit at BF1DEVCFG1.B6;
    sbit  IESO_BF1DEVCFG1_bit at BF1DEVCFG1.B7;
    sbit  POSCMOD0_BF1DEVCFG1_bit at BF1DEVCFG1.B8;
    sbit  POSCMOD1_BF1DEVCFG1_bit at BF1DEVCFG1.B9;
    sbit  OSCIOFNC_BF1DEVCFG1_bit at BF1DEVCFG1.B10;
    sbit  FCKSM0_BF1DEVCFG1_bit at BF1DEVCFG1.B14;
    sbit  FCKSM1_BF1DEVCFG1_bit at BF1DEVCFG1.B15;
    sbit  WDTPS0_BF1DEVCFG1_bit at BF1DEVCFG1.B16;
    sbit  WDTPS1_BF1DEVCFG1_bit at BF1DEVCFG1.B17;
    sbit  WDTPS2_BF1DEVCFG1_bit at BF1DEVCFG1.B18;
    sbit  WDTPS3_BF1DEVCFG1_bit at BF1DEVCFG1.B19;
    sbit  WDTPS4_BF1DEVCFG1_bit at BF1DEVCFG1.B20;
    sbit  WDTSPGM_BF1DEVCFG1_bit at BF1DEVCFG1.B21;
    sbit  WINDIS_BF1DEVCFG1_bit at BF1DEVCFG1.B22;
    sbit  FWDTEN_BF1DEVCFG1_bit at BF1DEVCFG1.B23;
    sbit  FWDTWINSZ0_BF1DEVCFG1_bit at BF1DEVCFG1.B24;
    sbit  FWDTWINSZ1_BF1DEVCFG1_bit at BF1DEVCFG1.B25;
    sbit  DMTCNT0_BF1DEVCFG1_bit at BF1DEVCFG1.B26;
    sbit  DMTCNT1_BF1DEVCFG1_bit at BF1DEVCFG1.B27;
    sbit  DMTCNT2_BF1DEVCFG1_bit at BF1DEVCFG1.B28;
    sbit  DMTCNT3_BF1DEVCFG1_bit at BF1DEVCFG1.B29;
    sbit  DMTCNT4_BF1DEVCFG1_bit at BF1DEVCFG1.B30;
    sbit  FDMTEN_BF1DEVCFG1_bit at BF1DEVCFG1.B31;
sfr unsigned long   volatile BF1DEVCFG0       absolute 0xBFC4FFCC;
    sbit  DEBUG0_BF1DEVCFG0_bit at BF1DEVCFG0.B0;
    sbit  DEBUG1_BF1DEVCFG0_bit at BF1DEVCFG0.B1;
    sbit  JTAGEN_BF1DEVCFG0_bit at BF1DEVCFG0.B2;
    sbit  ICESEL0_BF1DEVCFG0_bit at BF1DEVCFG0.B3;
    sbit  ICESEL1_BF1DEVCFG0_bit at BF1DEVCFG0.B4;
    sbit  TRCEN_BF1DEVCFG0_bit at BF1DEVCFG0.B5;
    sbit  BOOTISA_BF1DEVCFG0_bit at BF1DEVCFG0.B6;
    sbit  FECCCON0_BF1DEVCFG0_bit at BF1DEVCFG0.B8;
    sbit  FECCCON1_BF1DEVCFG0_bit at BF1DEVCFG0.B9;
    sbit  FSLEEP_BF1DEVCFG0_bit at BF1DEVCFG0.B10;
    sbit  DBGPER0_BF1DEVCFG0_bit at BF1DEVCFG0.B12;
    sbit  DBGPER1_BF1DEVCFG0_bit at BF1DEVCFG0.B13;
    sbit  DBGPER2_BF1DEVCFG0_bit at BF1DEVCFG0.B14;
    sbit  EJTAGBEN_BF1DEVCFG0_bit at BF1DEVCFG0.B30;
    sbit  FDEBUG0_BF1DEVCFG0_bit at BF1DEVCFG0.B0;
    sbit  FDEBUG1_BF1DEVCFG0_bit at BF1DEVCFG0.B1;
sfr unsigned long   volatile BF1DEVCP3        absolute 0xBFC4FFD0;
sfr unsigned long   volatile BF1DEVCP2        absolute 0xBFC4FFD4;
sfr unsigned long   volatile BF1DEVCP1        absolute 0xBFC4FFD8;
sfr unsigned long   volatile BF1DEVCP0        absolute 0xBFC4FFDC;
    sbit  CP_BF1DEVCP0_bit at BF1DEVCP0.B28;
sfr unsigned long   volatile BF1DEVSIGN3      absolute 0xBFC4FFE0;
sfr unsigned long   volatile BF1DEVSIGN2      absolute 0xBFC4FFE4;
sfr unsigned long   volatile BF1DEVSIGN1      absolute 0xBFC4FFE8;
sfr unsigned long   volatile BF1DEVSIGN0      absolute 0xBFC4FFEC;
sfr unsigned long   volatile BF1SEQ3          absolute 0xBFC4FFF0;
sfr unsigned long   volatile BF1SEQ2          absolute 0xBFC4FFF4;
sfr unsigned long   volatile BF1SEQ1          absolute 0xBFC4FFF8;
sfr unsigned long   volatile BF1SEQ0          absolute 0xBFC4FFFC;
    sbit  TSEQ0_BF1SEQ0_bit at BF1SEQ0.B0;
    sbit  TSEQ1_BF1SEQ0_bit at BF1SEQ0.B1;
    sbit  TSEQ2_BF1SEQ0_bit at BF1SEQ0.B2;
    sbit  TSEQ3_BF1SEQ0_bit at BF1SEQ0.B3;
    sbit  TSEQ4_BF1SEQ0_bit at BF1SEQ0.B4;
    sbit  TSEQ5_BF1SEQ0_bit at BF1SEQ0.B5;
    sbit  TSEQ6_BF1SEQ0_bit at BF1SEQ0.B6;
    sbit  TSEQ7_BF1SEQ0_bit at BF1SEQ0.B7;
    sbit  TSEQ8_BF1SEQ0_bit at BF1SEQ0.B8;
    sbit  TSEQ9_BF1SEQ0_bit at BF1SEQ0.B9;
    sbit  TSEQ10_BF1SEQ0_bit at BF1SEQ0.B10;
    sbit  TSEQ11_BF1SEQ0_bit at BF1SEQ0.B11;
    sbit  TSEQ12_BF1SEQ0_bit at BF1SEQ0.B12;
    sbit  TSEQ13_BF1SEQ0_bit at BF1SEQ0.B13;
    sbit  TSEQ14_BF1SEQ0_bit at BF1SEQ0.B14;
    sbit  TSEQ15_BF1SEQ0_bit at BF1SEQ0.B15;
    sbit  CSEQ0_BF1SEQ0_bit at BF1SEQ0.B16;
    sbit  CSEQ1_BF1SEQ0_bit at BF1SEQ0.B17;
    sbit  CSEQ2_BF1SEQ0_bit at BF1SEQ0.B18;
    sbit  CSEQ3_BF1SEQ0_bit at BF1SEQ0.B19;
    sbit  CSEQ4_BF1SEQ0_bit at BF1SEQ0.B20;
    sbit  CSEQ5_BF1SEQ0_bit at BF1SEQ0.B21;
    sbit  CSEQ6_BF1SEQ0_bit at BF1SEQ0.B22;
    sbit  CSEQ7_BF1SEQ0_bit at BF1SEQ0.B23;
    sbit  CSEQ8_BF1SEQ0_bit at BF1SEQ0.B24;
    sbit  CSEQ9_BF1SEQ0_bit at BF1SEQ0.B25;
    sbit  CSEQ10_BF1SEQ0_bit at BF1SEQ0.B26;
    sbit  CSEQ11_BF1SEQ0_bit at BF1SEQ0.B27;
    sbit  CSEQ12_BF1SEQ0_bit at BF1SEQ0.B28;
    sbit  CSEQ13_BF1SEQ0_bit at BF1SEQ0.B29;
    sbit  CSEQ14_BF1SEQ0_bit at BF1SEQ0.B30;
    sbit  CSEQ15_BF1SEQ0_bit at BF1SEQ0.B31;
sfr unsigned long   volatile ABF2DEVCFG3      absolute 0xBFC6FF40;
    sbit  USERID0_ABF2DEVCFG3_bit at ABF2DEVCFG3.B0;
    sbit  USERID1_ABF2DEVCFG3_bit at ABF2DEVCFG3.B1;
    sbit  USERID2_ABF2DEVCFG3_bit at ABF2DEVCFG3.B2;
    sbit  USERID3_ABF2DEVCFG3_bit at ABF2DEVCFG3.B3;
    sbit  USERID4_ABF2DEVCFG3_bit at ABF2DEVCFG3.B4;
    sbit  USERID5_ABF2DEVCFG3_bit at ABF2DEVCFG3.B5;
    sbit  USERID6_ABF2DEVCFG3_bit at ABF2DEVCFG3.B6;
    sbit  USERID7_ABF2DEVCFG3_bit at ABF2DEVCFG3.B7;
    sbit  USERID8_ABF2DEVCFG3_bit at ABF2DEVCFG3.B8;
    sbit  USERID9_ABF2DEVCFG3_bit at ABF2DEVCFG3.B9;
    sbit  USERID10_ABF2DEVCFG3_bit at ABF2DEVCFG3.B10;
    sbit  USERID11_ABF2DEVCFG3_bit at ABF2DEVCFG3.B11;
    sbit  USERID12_ABF2DEVCFG3_bit at ABF2DEVCFG3.B12;
    sbit  USERID13_ABF2DEVCFG3_bit at ABF2DEVCFG3.B13;
    sbit  USERID14_ABF2DEVCFG3_bit at ABF2DEVCFG3.B14;
    sbit  USERID15_ABF2DEVCFG3_bit at ABF2DEVCFG3.B15;
    sbit  FMIIEN_ABF2DEVCFG3_bit at ABF2DEVCFG3.B24;
    sbit  FETHIO_ABF2DEVCFG3_bit at ABF2DEVCFG3.B25;
    sbit  PGL1WAY_ABF2DEVCFG3_bit at ABF2DEVCFG3.B27;
    sbit  PMDL1WAY_ABF2DEVCFG3_bit at ABF2DEVCFG3.B28;
    sbit  IOL1WAY_ABF2DEVCFG3_bit at ABF2DEVCFG3.B29;
    sbit  FUSBIDIO_ABF2DEVCFG3_bit at ABF2DEVCFG3.B30;
sfr unsigned long   volatile ABF2DEVCFG2      absolute 0xBFC6FF44;
    sbit  FPLLIDIV0_ABF2DEVCFG2_bit at ABF2DEVCFG2.B0;
    sbit  FPLLIDIV1_ABF2DEVCFG2_bit at ABF2DEVCFG2.B1;
    sbit  FPLLIDIV2_ABF2DEVCFG2_bit at ABF2DEVCFG2.B2;
    sbit  FPLLRNG0_ABF2DEVCFG2_bit at ABF2DEVCFG2.B4;
    sbit  FPLLRNG1_ABF2DEVCFG2_bit at ABF2DEVCFG2.B5;
    sbit  FPLLRNG2_ABF2DEVCFG2_bit at ABF2DEVCFG2.B6;
    sbit  FPLLICLK_ABF2DEVCFG2_bit at ABF2DEVCFG2.B7;
    sbit  FPLLMULT0_ABF2DEVCFG2_bit at ABF2DEVCFG2.B8;
    sbit  FPLLMULT1_ABF2DEVCFG2_bit at ABF2DEVCFG2.B9;
    sbit  FPLLMULT2_ABF2DEVCFG2_bit at ABF2DEVCFG2.B10;
    sbit  FPLLMULT3_ABF2DEVCFG2_bit at ABF2DEVCFG2.B11;
    sbit  FPLLMULT4_ABF2DEVCFG2_bit at ABF2DEVCFG2.B12;
    sbit  FPLLMULT5_ABF2DEVCFG2_bit at ABF2DEVCFG2.B13;
    sbit  FPLLMULT6_ABF2DEVCFG2_bit at ABF2DEVCFG2.B14;
    sbit  FPLLODIV0_ABF2DEVCFG2_bit at ABF2DEVCFG2.B16;
    sbit  FPLLODIV1_ABF2DEVCFG2_bit at ABF2DEVCFG2.B17;
    sbit  FPLLODIV2_ABF2DEVCFG2_bit at ABF2DEVCFG2.B18;
    sbit  UPLLFSEL_ABF2DEVCFG2_bit at ABF2DEVCFG2.B30;
    sbit  UPLLEN_ABF2DEVCFG2_bit at ABF2DEVCFG2.B31;
sfr unsigned long   volatile ABF2DEVCFG1      absolute 0xBFC6FF48;
    sbit  FNOSC0_ABF2DEVCFG1_bit at ABF2DEVCFG1.B0;
    sbit  FNOSC1_ABF2DEVCFG1_bit at ABF2DEVCFG1.B1;
    sbit  FNOSC2_ABF2DEVCFG1_bit at ABF2DEVCFG1.B2;
    sbit  DMTINTV0_ABF2DEVCFG1_bit at ABF2DEVCFG1.B3;
    sbit  DMTINTV1_ABF2DEVCFG1_bit at ABF2DEVCFG1.B4;
    sbit  DMTINTV2_ABF2DEVCFG1_bit at ABF2DEVCFG1.B5;
    sbit  FSOSCEN_ABF2DEVCFG1_bit at ABF2DEVCFG1.B6;
    sbit  IESO_ABF2DEVCFG1_bit at ABF2DEVCFG1.B7;
    sbit  POSCMOD0_ABF2DEVCFG1_bit at ABF2DEVCFG1.B8;
    sbit  POSCMOD1_ABF2DEVCFG1_bit at ABF2DEVCFG1.B9;
    sbit  OSCIOFNC_ABF2DEVCFG1_bit at ABF2DEVCFG1.B10;
    sbit  FCKSM0_ABF2DEVCFG1_bit at ABF2DEVCFG1.B14;
    sbit  FCKSM1_ABF2DEVCFG1_bit at ABF2DEVCFG1.B15;
    sbit  WDTPS0_ABF2DEVCFG1_bit at ABF2DEVCFG1.B16;
    sbit  WDTPS1_ABF2DEVCFG1_bit at ABF2DEVCFG1.B17;
    sbit  WDTPS2_ABF2DEVCFG1_bit at ABF2DEVCFG1.B18;
    sbit  WDTPS3_ABF2DEVCFG1_bit at ABF2DEVCFG1.B19;
    sbit  WDTPS4_ABF2DEVCFG1_bit at ABF2DEVCFG1.B20;
    sbit  WDTSPGM_ABF2DEVCFG1_bit at ABF2DEVCFG1.B21;
    sbit  WINDIS_ABF2DEVCFG1_bit at ABF2DEVCFG1.B22;
    sbit  FWDTEN_ABF2DEVCFG1_bit at ABF2DEVCFG1.B23;
    sbit  FWDTWINSZ0_ABF2DEVCFG1_bit at ABF2DEVCFG1.B24;
    sbit  FWDTWINSZ1_ABF2DEVCFG1_bit at ABF2DEVCFG1.B25;
    sbit  DMTCNT0_ABF2DEVCFG1_bit at ABF2DEVCFG1.B26;
    sbit  DMTCNT1_ABF2DEVCFG1_bit at ABF2DEVCFG1.B27;
    sbit  DMTCNT2_ABF2DEVCFG1_bit at ABF2DEVCFG1.B28;
    sbit  DMTCNT3_ABF2DEVCFG1_bit at ABF2DEVCFG1.B29;
    sbit  DMTCNT4_ABF2DEVCFG1_bit at ABF2DEVCFG1.B30;
    sbit  FDMTEN_ABF2DEVCFG1_bit at ABF2DEVCFG1.B31;
sfr unsigned long   volatile ABF2DEVCFG0      absolute 0xBFC6FF4C;
    sbit  DEBUG0_ABF2DEVCFG0_bit at ABF2DEVCFG0.B0;
    sbit  DEBUG1_ABF2DEVCFG0_bit at ABF2DEVCFG0.B1;
    sbit  JTAGEN_ABF2DEVCFG0_bit at ABF2DEVCFG0.B2;
    sbit  ICESEL0_ABF2DEVCFG0_bit at ABF2DEVCFG0.B3;
    sbit  ICESEL1_ABF2DEVCFG0_bit at ABF2DEVCFG0.B4;
    sbit  TRCEN_ABF2DEVCFG0_bit at ABF2DEVCFG0.B5;
    sbit  BOOTISA_ABF2DEVCFG0_bit at ABF2DEVCFG0.B6;
    sbit  FECCCON0_ABF2DEVCFG0_bit at ABF2DEVCFG0.B8;
    sbit  FECCCON1_ABF2DEVCFG0_bit at ABF2DEVCFG0.B9;
    sbit  FSLEEP_ABF2DEVCFG0_bit at ABF2DEVCFG0.B10;
    sbit  DBGPER0_ABF2DEVCFG0_bit at ABF2DEVCFG0.B12;
    sbit  DBGPER1_ABF2DEVCFG0_bit at ABF2DEVCFG0.B13;
    sbit  DBGPER2_ABF2DEVCFG0_bit at ABF2DEVCFG0.B14;
    sbit  EJTAGBEN_ABF2DEVCFG0_bit at ABF2DEVCFG0.B30;
    sbit  FDEBUG0_ABF2DEVCFG0_bit at ABF2DEVCFG0.B0;
    sbit  FDEBUG1_ABF2DEVCFG0_bit at ABF2DEVCFG0.B1;
sfr unsigned long   volatile ABF2DEVCP3       absolute 0xBFC6FF50;
sfr unsigned long   volatile ABF2DEVCP2       absolute 0xBFC6FF54;
sfr unsigned long   volatile ABF2DEVCP1       absolute 0xBFC6FF58;
sfr unsigned long   volatile ABF2DEVCP0       absolute 0xBFC6FF5C;
    sbit  CP_ABF2DEVCP0_bit at ABF2DEVCP0.B28;
sfr unsigned long   volatile ABF2DEVSIGN3     absolute 0xBFC6FF60;
sfr unsigned long   volatile ABF2DEVSIGN2     absolute 0xBFC6FF64;
sfr unsigned long   volatile ABF2DEVSIGN1     absolute 0xBFC6FF68;
sfr unsigned long   volatile ABF2DEVSIGN0     absolute 0xBFC6FF6C;
sfr unsigned long   volatile ABF2SEQ3         absolute 0xBFC6FF70;
sfr unsigned long   volatile ABF2SEQ2         absolute 0xBFC6FF74;
sfr unsigned long   volatile ABF2SEQ1         absolute 0xBFC6FF78;
sfr unsigned long   volatile ABF2SEQ0         absolute 0xBFC6FF7C;
    sbit  TSEQ0_ABF2SEQ0_bit at ABF2SEQ0.B0;
    sbit  TSEQ1_ABF2SEQ0_bit at ABF2SEQ0.B1;
    sbit  TSEQ2_ABF2SEQ0_bit at ABF2SEQ0.B2;
    sbit  TSEQ3_ABF2SEQ0_bit at ABF2SEQ0.B3;
    sbit  TSEQ4_ABF2SEQ0_bit at ABF2SEQ0.B4;
    sbit  TSEQ5_ABF2SEQ0_bit at ABF2SEQ0.B5;
    sbit  TSEQ6_ABF2SEQ0_bit at ABF2SEQ0.B6;
    sbit  TSEQ7_ABF2SEQ0_bit at ABF2SEQ0.B7;
    sbit  TSEQ8_ABF2SEQ0_bit at ABF2SEQ0.B8;
    sbit  TSEQ9_ABF2SEQ0_bit at ABF2SEQ0.B9;
    sbit  TSEQ10_ABF2SEQ0_bit at ABF2SEQ0.B10;
    sbit  TSEQ11_ABF2SEQ0_bit at ABF2SEQ0.B11;
    sbit  TSEQ12_ABF2SEQ0_bit at ABF2SEQ0.B12;
    sbit  TSEQ13_ABF2SEQ0_bit at ABF2SEQ0.B13;
    sbit  TSEQ14_ABF2SEQ0_bit at ABF2SEQ0.B14;
    sbit  TSEQ15_ABF2SEQ0_bit at ABF2SEQ0.B15;
    sbit  CSEQ0_ABF2SEQ0_bit at ABF2SEQ0.B16;
    sbit  CSEQ1_ABF2SEQ0_bit at ABF2SEQ0.B17;
    sbit  CSEQ2_ABF2SEQ0_bit at ABF2SEQ0.B18;
    sbit  CSEQ3_ABF2SEQ0_bit at ABF2SEQ0.B19;
    sbit  CSEQ4_ABF2SEQ0_bit at ABF2SEQ0.B20;
    sbit  CSEQ5_ABF2SEQ0_bit at ABF2SEQ0.B21;
    sbit  CSEQ6_ABF2SEQ0_bit at ABF2SEQ0.B22;
    sbit  CSEQ7_ABF2SEQ0_bit at ABF2SEQ0.B23;
    sbit  CSEQ8_ABF2SEQ0_bit at ABF2SEQ0.B24;
    sbit  CSEQ9_ABF2SEQ0_bit at ABF2SEQ0.B25;
    sbit  CSEQ10_ABF2SEQ0_bit at ABF2SEQ0.B26;
    sbit  CSEQ11_ABF2SEQ0_bit at ABF2SEQ0.B27;
    sbit  CSEQ12_ABF2SEQ0_bit at ABF2SEQ0.B28;
    sbit  CSEQ13_ABF2SEQ0_bit at ABF2SEQ0.B29;
    sbit  CSEQ14_ABF2SEQ0_bit at ABF2SEQ0.B30;
    sbit  CSEQ15_ABF2SEQ0_bit at ABF2SEQ0.B31;
sfr unsigned long   volatile BF2DEVCFG3       absolute 0xBFC6FFC0;
    sbit  USERID0_BF2DEVCFG3_bit at BF2DEVCFG3.B0;
    sbit  USERID1_BF2DEVCFG3_bit at BF2DEVCFG3.B1;
    sbit  USERID2_BF2DEVCFG3_bit at BF2DEVCFG3.B2;
    sbit  USERID3_BF2DEVCFG3_bit at BF2DEVCFG3.B3;
    sbit  USERID4_BF2DEVCFG3_bit at BF2DEVCFG3.B4;
    sbit  USERID5_BF2DEVCFG3_bit at BF2DEVCFG3.B5;
    sbit  USERID6_BF2DEVCFG3_bit at BF2DEVCFG3.B6;
    sbit  USERID7_BF2DEVCFG3_bit at BF2DEVCFG3.B7;
    sbit  USERID8_BF2DEVCFG3_bit at BF2DEVCFG3.B8;
    sbit  USERID9_BF2DEVCFG3_bit at BF2DEVCFG3.B9;
    sbit  USERID10_BF2DEVCFG3_bit at BF2DEVCFG3.B10;
    sbit  USERID11_BF2DEVCFG3_bit at BF2DEVCFG3.B11;
    sbit  USERID12_BF2DEVCFG3_bit at BF2DEVCFG3.B12;
    sbit  USERID13_BF2DEVCFG3_bit at BF2DEVCFG3.B13;
    sbit  USERID14_BF2DEVCFG3_bit at BF2DEVCFG3.B14;
    sbit  USERID15_BF2DEVCFG3_bit at BF2DEVCFG3.B15;
    sbit  FMIIEN_BF2DEVCFG3_bit at BF2DEVCFG3.B24;
    sbit  FETHIO_BF2DEVCFG3_bit at BF2DEVCFG3.B25;
    sbit  PGL1WAY_BF2DEVCFG3_bit at BF2DEVCFG3.B27;
    sbit  PMDL1WAY_BF2DEVCFG3_bit at BF2DEVCFG3.B28;
    sbit  IOL1WAY_BF2DEVCFG3_bit at BF2DEVCFG3.B29;
    sbit  FUSBIDIO_BF2DEVCFG3_bit at BF2DEVCFG3.B30;
sfr unsigned long   volatile BF2DEVCFG2       absolute 0xBFC6FFC4;
    sbit  FPLLIDIV0_BF2DEVCFG2_bit at BF2DEVCFG2.B0;
    sbit  FPLLIDIV1_BF2DEVCFG2_bit at BF2DEVCFG2.B1;
    sbit  FPLLIDIV2_BF2DEVCFG2_bit at BF2DEVCFG2.B2;
    sbit  FPLLRNG0_BF2DEVCFG2_bit at BF2DEVCFG2.B4;
    sbit  FPLLRNG1_BF2DEVCFG2_bit at BF2DEVCFG2.B5;
    sbit  FPLLRNG2_BF2DEVCFG2_bit at BF2DEVCFG2.B6;
    sbit  FPLLICLK_BF2DEVCFG2_bit at BF2DEVCFG2.B7;
    sbit  FPLLMULT0_BF2DEVCFG2_bit at BF2DEVCFG2.B8;
    sbit  FPLLMULT1_BF2DEVCFG2_bit at BF2DEVCFG2.B9;
    sbit  FPLLMULT2_BF2DEVCFG2_bit at BF2DEVCFG2.B10;
    sbit  FPLLMULT3_BF2DEVCFG2_bit at BF2DEVCFG2.B11;
    sbit  FPLLMULT4_BF2DEVCFG2_bit at BF2DEVCFG2.B12;
    sbit  FPLLMULT5_BF2DEVCFG2_bit at BF2DEVCFG2.B13;
    sbit  FPLLMULT6_BF2DEVCFG2_bit at BF2DEVCFG2.B14;
    sbit  FPLLODIV0_BF2DEVCFG2_bit at BF2DEVCFG2.B16;
    sbit  FPLLODIV1_BF2DEVCFG2_bit at BF2DEVCFG2.B17;
    sbit  FPLLODIV2_BF2DEVCFG2_bit at BF2DEVCFG2.B18;
    sbit  UPLLFSEL_BF2DEVCFG2_bit at BF2DEVCFG2.B30;
    sbit  UPLLEN_BF2DEVCFG2_bit at BF2DEVCFG2.B31;
sfr unsigned long   volatile BF2DEVCFG1       absolute 0xBFC6FFC8;
    sbit  FNOSC0_BF2DEVCFG1_bit at BF2DEVCFG1.B0;
    sbit  FNOSC1_BF2DEVCFG1_bit at BF2DEVCFG1.B1;
    sbit  FNOSC2_BF2DEVCFG1_bit at BF2DEVCFG1.B2;
    sbit  DMTINTV0_BF2DEVCFG1_bit at BF2DEVCFG1.B3;
    sbit  DMTINTV1_BF2DEVCFG1_bit at BF2DEVCFG1.B4;
    sbit  DMTINTV2_BF2DEVCFG1_bit at BF2DEVCFG1.B5;
    sbit  FSOSCEN_BF2DEVCFG1_bit at BF2DEVCFG1.B6;
    sbit  IESO_BF2DEVCFG1_bit at BF2DEVCFG1.B7;
    sbit  POSCMOD0_BF2DEVCFG1_bit at BF2DEVCFG1.B8;
    sbit  POSCMOD1_BF2DEVCFG1_bit at BF2DEVCFG1.B9;
    sbit  OSCIOFNC_BF2DEVCFG1_bit at BF2DEVCFG1.B10;
    sbit  FCKSM0_BF2DEVCFG1_bit at BF2DEVCFG1.B14;
    sbit  FCKSM1_BF2DEVCFG1_bit at BF2DEVCFG1.B15;
    sbit  WDTPS0_BF2DEVCFG1_bit at BF2DEVCFG1.B16;
    sbit  WDTPS1_BF2DEVCFG1_bit at BF2DEVCFG1.B17;
    sbit  WDTPS2_BF2DEVCFG1_bit at BF2DEVCFG1.B18;
    sbit  WDTPS3_BF2DEVCFG1_bit at BF2DEVCFG1.B19;
    sbit  WDTPS4_BF2DEVCFG1_bit at BF2DEVCFG1.B20;
    sbit  WDTSPGM_BF2DEVCFG1_bit at BF2DEVCFG1.B21;
    sbit  WINDIS_BF2DEVCFG1_bit at BF2DEVCFG1.B22;
    sbit  FWDTEN_BF2DEVCFG1_bit at BF2DEVCFG1.B23;
    sbit  FWDTWINSZ0_BF2DEVCFG1_bit at BF2DEVCFG1.B24;
    sbit  FWDTWINSZ1_BF2DEVCFG1_bit at BF2DEVCFG1.B25;
    sbit  DMTCNT0_BF2DEVCFG1_bit at BF2DEVCFG1.B26;
    sbit  DMTCNT1_BF2DEVCFG1_bit at BF2DEVCFG1.B27;
    sbit  DMTCNT2_BF2DEVCFG1_bit at BF2DEVCFG1.B28;
    sbit  DMTCNT3_BF2DEVCFG1_bit at BF2DEVCFG1.B29;
    sbit  DMTCNT4_BF2DEVCFG1_bit at BF2DEVCFG1.B30;
    sbit  FDMTEN_BF2DEVCFG1_bit at BF2DEVCFG1.B31;
sfr unsigned long   volatile BF2DEVCFG0       absolute 0xBFC6FFCC;
    sbit  DEBUG0_BF2DEVCFG0_bit at BF2DEVCFG0.B0;
    sbit  DEBUG1_BF2DEVCFG0_bit at BF2DEVCFG0.B1;
    sbit  JTAGEN_BF2DEVCFG0_bit at BF2DEVCFG0.B2;
    sbit  ICESEL0_BF2DEVCFG0_bit at BF2DEVCFG0.B3;
    sbit  ICESEL1_BF2DEVCFG0_bit at BF2DEVCFG0.B4;
    sbit  TRCEN_BF2DEVCFG0_bit at BF2DEVCFG0.B5;
    sbit  BOOTISA_BF2DEVCFG0_bit at BF2DEVCFG0.B6;
    sbit  FECCCON0_BF2DEVCFG0_bit at BF2DEVCFG0.B8;
    sbit  FECCCON1_BF2DEVCFG0_bit at BF2DEVCFG0.B9;
    sbit  FSLEEP_BF2DEVCFG0_bit at BF2DEVCFG0.B10;
    sbit  DBGPER0_BF2DEVCFG0_bit at BF2DEVCFG0.B12;
    sbit  DBGPER1_BF2DEVCFG0_bit at BF2DEVCFG0.B13;
    sbit  DBGPER2_BF2DEVCFG0_bit at BF2DEVCFG0.B14;
    sbit  EJTAGBEN_BF2DEVCFG0_bit at BF2DEVCFG0.B30;
    sbit  FDEBUG0_BF2DEVCFG0_bit at BF2DEVCFG0.B0;
    sbit  FDEBUG1_BF2DEVCFG0_bit at BF2DEVCFG0.B1;
sfr unsigned long   volatile BF2DEVCP3        absolute 0xBFC6FFD0;
sfr unsigned long   volatile BF2DEVCP2        absolute 0xBFC6FFD4;
sfr unsigned long   volatile BF2DEVCP1        absolute 0xBFC6FFD8;
sfr unsigned long   volatile BF2DEVCP0        absolute 0xBFC6FFDC;
    sbit  CP_BF2DEVCP0_bit at BF2DEVCP0.B28;
sfr unsigned long   volatile BF2DEVSIGN3      absolute 0xBFC6FFE0;
sfr unsigned long   volatile BF2DEVSIGN2      absolute 0xBFC6FFE4;
sfr unsigned long   volatile BF2DEVSIGN1      absolute 0xBFC6FFE8;
sfr unsigned long   volatile BF2DEVSIGN0      absolute 0xBFC6FFEC;
sfr unsigned long   volatile BF2SEQ3          absolute 0xBFC6FFF0;
sfr unsigned long   volatile BF2SEQ2          absolute 0xBFC6FFF4;
sfr unsigned long   volatile BF2SEQ1          absolute 0xBFC6FFF8;

    // Start of structures implementation


typedef struct tagCFGCONBITS {
union {
  unsigned TDOEN:1;
  unsigned :1;
  unsigned TROEN:1;
  unsigned JTAGEN:1;
  unsigned ECCCON:2;
  unsigned :2;
  unsigned USBSSEN:1;
  unsigned :2;
  unsigned PGLOCK:1;
  unsigned PMDLOCK:1;
  unsigned IOLOCK:1;
  unsigned :2;
  unsigned OCACLK:1;
  unsigned ICACLK:1;
  unsigned :6;
  unsigned CPUPRI:1;
  unsigned DMAPRI:1;
};
} typeCFGCONBITS;
sfr volatile typeCFGCONBITS CFGCONbits absolute 0xBF800000;

typedef struct tagDEVIDBITS {
union {
  unsigned DEVID:28;
  unsigned VER:4;
};
} typeDEVIDBITS;
sfr volatile typeDEVIDBITS DEVIDbits absolute 0xBF800020;

typedef struct tagSYSKEYBITS {
union {
  unsigned SYSKEY:32;
};
} typeSYSKEYBITS;
sfr volatile typeSYSKEYBITS SYSKEYbits absolute 0xBF800030;

typedef struct tagPMD1BITS {
union {
  unsigned AD1MD:1;
  unsigned :11;
  unsigned CVRMD:1;
};
} typePMD1BITS;
sfr atomic volatile typePMD1BITS PMD1bits absolute 0xBF800040;
sfr volatile typePMD1BITS PMD1CLRbits absolute 0xBF800044;
sfr volatile typePMD1BITS PMD1SETbits absolute 0xBF800048;
sfr volatile typePMD1BITS PMD1INVbits absolute 0xBF80004C;

typedef struct tagPMD2BITS {
union {
  unsigned CMP1MD:1;
  unsigned CMP2MD:1;
};
} typePMD2BITS;
sfr atomic volatile typePMD2BITS PMD2bits absolute 0xBF800050;
sfr volatile typePMD2BITS PMD2CLRbits absolute 0xBF800054;
sfr volatile typePMD2BITS PMD2SETbits absolute 0xBF800058;
sfr volatile typePMD2BITS PMD2INVbits absolute 0xBF80005C;

typedef struct tagPMD3BITS {
union {
  unsigned IC1MD:1;
  unsigned IC2MD:1;
  unsigned IC3MD:1;
  unsigned IC4MD:1;
  unsigned IC5MD:1;
  unsigned IC6MD:1;
  unsigned IC7MD:1;
  unsigned IC8MD:1;
  unsigned IC9MD:1;
  unsigned :7;
  unsigned OC1MD:1;
  unsigned OC2MD:1;
  unsigned OC3MD:1;
  unsigned OC4MD:1;
  unsigned OC5MD:1;
  unsigned OC6MD:1;
  unsigned OC7MD:1;
  unsigned OC8MD:1;
  unsigned OC9MD:1;
};
} typePMD3BITS;
sfr atomic volatile typePMD3BITS PMD3bits absolute 0xBF800060;
sfr volatile typePMD3BITS PMD3CLRbits absolute 0xBF800064;
sfr volatile typePMD3BITS PMD3SETbits absolute 0xBF800068;
sfr volatile typePMD3BITS PMD3INVbits absolute 0xBF80006C;

typedef struct tagPMD4BITS {
union {
  unsigned T1MD:1;
  unsigned T2MD:1;
  unsigned T3MD:1;
  unsigned T4MD:1;
  unsigned T5MD:1;
  unsigned T6MD:1;
  unsigned T7MD:1;
  unsigned T8MD:1;
  unsigned T9MD:1;
};
} typePMD4BITS;
sfr atomic volatile typePMD4BITS PMD4bits absolute 0xBF800070;
sfr volatile typePMD4BITS PMD4CLRbits absolute 0xBF800074;
sfr volatile typePMD4BITS PMD4SETbits absolute 0xBF800078;
sfr volatile typePMD4BITS PMD4INVbits absolute 0xBF80007C;

typedef struct tagPMD5BITS {
union {
  unsigned U1MD:1;
  unsigned U2MD:1;
  unsigned U3MD:1;
  unsigned U4MD:1;
  unsigned U5MD:1;
  unsigned U6MD:1;
  unsigned :2;
  unsigned SPI1MD:1;
  unsigned SPI2MD:1;
  unsigned SPI3MD:1;
  unsigned SPI4MD:1;
  unsigned SPI5MD:1;
  unsigned SPI6MD:1;
  unsigned :2;
  unsigned I2C1MD:1;
  unsigned I2C2MD:1;
  unsigned I2C3MD:1;
  unsigned I2C4MD:1;
  unsigned I2C5MD:1;
  unsigned :3;
  unsigned USBMD:1;
  unsigned :3;
  unsigned CAN1MD:1;
  unsigned CAN2MD:1;
};
} typePMD5BITS;
sfr atomic volatile typePMD5BITS PMD5bits absolute 0xBF800080;
sfr volatile typePMD5BITS PMD5CLRbits absolute 0xBF800084;
sfr volatile typePMD5BITS PMD5SETbits absolute 0xBF800088;
sfr volatile typePMD5BITS PMD5INVbits absolute 0xBF80008C;

typedef struct tagPMD6BITS {
union {
  unsigned RTCCMD:1;
  unsigned :7;
  unsigned REFO1MD:1;
  unsigned REFO2MD:1;
  unsigned REFO3MD:1;
  unsigned REFO4MD:1;
  unsigned :4;
  unsigned PMPMD:1;
  unsigned EBIMD:1;
  unsigned :5;
  unsigned SQI1MD:1;
  unsigned :4;
  unsigned ETHMD:1;
};
} typePMD6BITS;
sfr atomic volatile typePMD6BITS PMD6bits absolute 0xBF800090;
sfr volatile typePMD6BITS PMD6CLRbits absolute 0xBF800094;
sfr volatile typePMD6BITS PMD6SETbits absolute 0xBF800098;
sfr volatile typePMD6BITS PMD6INVbits absolute 0xBF80009C;

typedef struct tagPMD7BITS {
union {
  unsigned :4;
  unsigned DMAMD:1;
  unsigned :15;
  unsigned RNGMD:1;
};
} typePMD7BITS;
sfr atomic volatile typePMD7BITS PMD7bits absolute 0xBF8000A0;
sfr volatile typePMD7BITS PMD7CLRbits absolute 0xBF8000A4;
sfr volatile typePMD7BITS PMD7SETbits absolute 0xBF8000A8;
sfr volatile typePMD7BITS PMD7INVbits absolute 0xBF8000AC;

typedef struct tagCFGEBIABITS {
union {
  unsigned EBIA0EN:1;
  unsigned EBIA1EN:1;
  unsigned EBIA2EN:1;
  unsigned EBIA3EN:1;
  unsigned EBIA4EN:1;
  unsigned EBIA5EN:1;
  unsigned EBIA6EN:1;
  unsigned EBIA7EN:1;
  unsigned EBIA8EN:1;
  unsigned EBIA9EN:1;
  unsigned EBIA10EN:1;
  unsigned EBIA11EN:1;
  unsigned EBIA12EN:1;
  unsigned EBIA13EN:1;
  unsigned EBIA14EN:1;
  unsigned EBIA15EN:1;
  unsigned EBIA16EN:1;
  unsigned EBIA17EN:1;
  unsigned EBIA18EN:1;
  unsigned EBIA19EN:1;
  unsigned :11;
  unsigned EBIPINEN:1;
};
} typeCFGEBIABITS;
sfr atomic volatile typeCFGEBIABITS CFGEBIAbits absolute 0xBF8000C0;
sfr volatile typeCFGEBIABITS CFGEBIACLRbits absolute 0xBF8000C4;
sfr volatile typeCFGEBIABITS CFGEBIASETbits absolute 0xBF8000C8;
sfr volatile typeCFGEBIABITS CFGEBIAINVbits absolute 0xBF8000CC;

typedef struct tagCFGEBICBITS {
union {
  unsigned EBIDEN0:1;
  unsigned EBIDEN1:1;
  unsigned :2;
  unsigned EBICSEN0:1;
  unsigned :7;
  unsigned EBIOEEN:1;
  unsigned EBIWEEN:1;
  unsigned :3;
  unsigned EBIRDYLVL:1;
  unsigned :6;
  unsigned EBIRDYEN1:1;
  unsigned EBIRDYEN2:1;
  unsigned EBIRDYEN3:1;
  unsigned :1;
  unsigned EBIRDYINV1:1;
  unsigned EBIRDYINV2:1;
  unsigned EBIRDYINV3:1;
};
} typeCFGEBICBITS;
sfr atomic volatile typeCFGEBICBITS CFGEBICbits absolute 0xBF8000D0;
sfr volatile typeCFGEBICBITS CFGEBICCLRbits absolute 0xBF8000D4;
sfr volatile typeCFGEBICBITS CFGEBICSETbits absolute 0xBF8000D8;
sfr volatile typeCFGEBICBITS CFGEBICINVbits absolute 0xBF8000DC;

typedef struct tagCFGPGBITS {
union {
  unsigned CPUPG:2;
  unsigned :2;
  unsigned DMAPG:2;
  unsigned :2;
  unsigned USBPG:2;
  unsigned :2;
  unsigned CAN1PG:2;
  unsigned CAN2PG:2;
  unsigned ETHPG:2;
  unsigned :2;
  unsigned SQI1PG:2;
  unsigned FCPG:2;
};
} typeCFGPGBITS;
sfr atomic volatile typeCFGPGBITS CFGPGbits absolute 0xBF8000E0;
sfr volatile typeCFGPGBITS CFGPGCLRbits absolute 0xBF8000E4;
sfr volatile typeCFGPGBITS CFGPGSETbits absolute 0xBF8000E8;
sfr volatile typeCFGPGBITS CFGPGINVbits absolute 0xBF8000EC;

typedef struct tagNVMCONBITS {
union {
  struct {
    unsigned NVMOP:4;
    unsigned :3;
    unsigned SWAP:1;
    unsigned :4;
    unsigned LVDERR:1;
    unsigned WRERR:1;
    unsigned WREN:1;
    unsigned WR:1;
  };
  struct {
    unsigned NVMOP0:1;
    unsigned NVMOP1:1;
    unsigned NVMOP2:1;
    unsigned NVMOP3:1;
  };
  struct {
    unsigned PROGOP:4;
  };
  struct {
    unsigned PROGOP0:1;
    unsigned PROGOP1:1;
    unsigned PROGOP2:1;
    unsigned PROGOP3:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeNVMCONBITS;
sfr atomic volatile typeNVMCONBITS NVMCONbits absolute 0xBF800600;
sfr volatile typeNVMCONBITS NVMCONCLRbits absolute 0xBF800604;
sfr volatile typeNVMCONBITS NVMCONSETbits absolute 0xBF800608;
sfr volatile typeNVMCONBITS NVMCONINVbits absolute 0xBF80060C;
sfr volatile typeNVMCONBITS NVMKEYbits absolute 0xBF800610;
sfr atomic volatile typeNVMCONBITS NVMADDRbits absolute 0xBF800620;
sfr volatile typeNVMCONBITS NVMADDRCLRbits absolute 0xBF800624;
sfr volatile typeNVMCONBITS NVMADDRSETbits absolute 0xBF800628;
sfr volatile typeNVMCONBITS NVMADDRINVbits absolute 0xBF80062C;
sfr volatile typeNVMCONBITS NVMDATA0bits absolute 0xBF800630;
sfr volatile typeNVMCONBITS NVMDATA1bits absolute 0xBF800640;
sfr volatile typeNVMCONBITS NVMDATA2bits absolute 0xBF800650;
sfr volatile typeNVMCONBITS NVMDATA3bits absolute 0xBF800660;
sfr volatile typeNVMCONBITS NVMSRCADDRbits absolute 0xBF800670;

typedef struct tagNVMPWPBITS {
union {
  unsigned PWP:24;
  unsigned :7;
  unsigned PWPULOCK:1;
};
} typeNVMPWPBITS;
sfr volatile typeNVMPWPBITS NVMPWPbits absolute 0xBF800680;

typedef struct tagNVMBWPBITS {
union {
  unsigned UBWP0:1;
  unsigned UBWP1:1;
  unsigned UBWP2:1;
  unsigned UBWP3:1;
  unsigned UBWP4:1;
  unsigned :2;
  unsigned UBWPULOCK:1;
  unsigned LBWP0:1;
  unsigned LBWP1:1;
  unsigned LBWP2:1;
  unsigned LBWP3:1;
  unsigned LBWP4:1;
  unsigned :2;
  unsigned LBWPULOCK:1;
};
} typeNVMBWPBITS;
sfr atomic volatile typeNVMBWPBITS NVMBWPbits absolute 0xBF800690;
sfr volatile typeNVMBWPBITS NVMBWPCLRbits absolute 0xBF800694;
sfr volatile typeNVMBWPBITS NVMBWPSETbits absolute 0xBF800698;
sfr volatile typeNVMBWPBITS NVMBWPINVbits absolute 0xBF80069C;

typedef struct tagWDTCONBITS {
union {
  struct {
    unsigned :1;
    unsigned WDTWINEN:1;
    unsigned SWDTPS:5;
    unsigned :8;
    unsigned ON:1;
    unsigned WDTCLRKEY:16;
  };
  struct {
    unsigned :2;
    unsigned SWDTPS0:1;
    unsigned SWDTPS1:1;
    unsigned SWDTPS2:1;
    unsigned SWDTPS3:1;
    unsigned SWDTPS4:1;
    unsigned :9;
    unsigned WDTCLRKEY0:1;
    unsigned WDTCLRKEY1:1;
    unsigned WDTCLRKEY2:1;
    unsigned WDTCLRKEY3:1;
    unsigned WDTCLRKEY4:1;
    unsigned WDTCLRKEY5:1;
    unsigned WDTCLRKEY6:1;
    unsigned WDTCLRKEY7:1;
    unsigned WDTCLRKEY8:1;
    unsigned WDTCLRKEY9:1;
    unsigned WDTCLRKEY10:1;
    unsigned WDTCLRKEY11:1;
    unsigned WDTCLRKEY12:1;
    unsigned WDTCLRKEY13:1;
    unsigned WDTCLRKEY14:1;
    unsigned WDTCLRKEY15:1;
  };
  struct {
    unsigned :2;
    unsigned WDTPSTA:5;
  };
  struct {
    unsigned :2;
    unsigned WDTPS:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeWDTCONBITS;
sfr atomic volatile typeWDTCONBITS WDTCONbits absolute 0xBF800800;
sfr volatile typeWDTCONBITS WDTCONCLRbits absolute 0xBF800804;
sfr volatile typeWDTCONBITS WDTCONSETbits absolute 0xBF800808;
sfr volatile typeWDTCONBITS WDTCONINVbits absolute 0xBF80080C;

typedef struct tagDMTCONBITS {
union {
  unsigned :15;
  unsigned ON:1;
};
} typeDMTCONBITS;
sfr volatile typeDMTCONBITS DMTCONbits absolute 0xBF800A00;

typedef struct tagDMTPRECLRBITS {
union {
  unsigned :8;
  unsigned STEP1:8;
};
} typeDMTPRECLRBITS;
sfr volatile typeDMTPRECLRBITS DMTPRECLRbits absolute 0xBF800A10;

typedef struct tagDMTCLRBITS {
union {
  unsigned STEP2:8;
};
} typeDMTCLRBITS;
sfr volatile typeDMTCLRBITS DMTCLRbits absolute 0xBF800A20;

typedef struct tagDMTSTATBITS {
union {
  struct {
    unsigned WINOPN:1;
    unsigned :4;
    unsigned DMTEVENT:1;
    unsigned BAD:2;
  };
  struct {
    unsigned :6;
    unsigned BAD2:1;
    unsigned BAD1:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeDMTSTATBITS;
sfr volatile typeDMTSTATBITS DMTSTATbits absolute 0xBF800A30;

typedef struct tagDMTCNTBITS {
union {
  unsigned COUNTER:32;
};
} typeDMTCNTBITS;
sfr volatile typeDMTCNTBITS DMTCNTbits absolute 0xBF800A40;

typedef struct tagDMTPSCNTBITS {
union {
  unsigned PSCNT:32;
};
} typeDMTPSCNTBITS;
sfr volatile typeDMTPSCNTBITS DMTPSCNTbits absolute 0xBF800A60;

typedef struct tagDMTPSINTVBITS {
union {
  unsigned PSINTV:32;
};
} typeDMTPSINTVBITS;
sfr volatile typeDMTPSINTVBITS DMTPSINTVbits absolute 0xBF800A70;

typedef struct tagRTCCONBITS {
union {
  struct {
    unsigned RTCOE:1;
    unsigned HALFSEC:1;
    unsigned RTCSYNC:1;
    unsigned RTCWREN:1;
    unsigned :2;
    unsigned RTCCLKON:1;
    unsigned RTCOUTSEL:2;
    unsigned RTCCLKSEL:2;
    unsigned :2;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned CAL:10;
  };
  struct {
    unsigned w:32;
  };
};
} typeRTCCONBITS;
sfr atomic volatile typeRTCCONBITS RTCCONbits absolute 0xBF800C00;
sfr volatile typeRTCCONBITS RTCCONCLRbits absolute 0xBF800C04;
sfr volatile typeRTCCONBITS RTCCONSETbits absolute 0xBF800C08;
sfr volatile typeRTCCONBITS RTCCONINVbits absolute 0xBF800C0C;

typedef struct tagRTCALRMBITS {
union {
  struct {
    unsigned ARPT:8;
    unsigned AMASK:4;
    unsigned ALRMSYNC:1;
    unsigned PIV:1;
    unsigned CHIME:1;
    unsigned ALRMEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeRTCALRMBITS;
sfr atomic volatile typeRTCALRMBITS RTCALRMbits absolute 0xBF800C10;
sfr volatile typeRTCALRMBITS RTCALRMCLRbits absolute 0xBF800C14;
sfr volatile typeRTCALRMBITS RTCALRMSETbits absolute 0xBF800C18;
sfr volatile typeRTCALRMBITS RTCALRMINVbits absolute 0xBF800C1C;

typedef struct tagRTCTIMEBITS {
union {
  struct {
    unsigned :8;
    unsigned SEC01:4;
    unsigned SEC10:4;
    unsigned MIN01:4;
    unsigned MIN10:4;
    unsigned HR01:4;
    unsigned HR10:4;
  };
  struct {
    unsigned w:32;
  };
};
} typeRTCTIMEBITS;
sfr atomic volatile typeRTCTIMEBITS RTCTIMEbits absolute 0xBF800C20;
sfr volatile typeRTCTIMEBITS RTCTIMECLRbits absolute 0xBF800C24;
sfr volatile typeRTCTIMEBITS RTCTIMESETbits absolute 0xBF800C28;
sfr volatile typeRTCTIMEBITS RTCTIMEINVbits absolute 0xBF800C2C;

typedef struct tagRTCDATEBITS {
union {
  struct {
    unsigned WDAY01:4;
    unsigned :4;
    unsigned DAY01:4;
    unsigned DAY10:4;
    unsigned MONTH01:4;
    unsigned MONTH10:4;
    unsigned YEAR01:4;
    unsigned YEAR10:4;
  };
  struct {
    unsigned w:32;
  };
};
} typeRTCDATEBITS;
sfr atomic volatile typeRTCDATEBITS RTCDATEbits absolute 0xBF800C30;
sfr volatile typeRTCDATEBITS RTCDATECLRbits absolute 0xBF800C34;
sfr volatile typeRTCDATEBITS RTCDATESETbits absolute 0xBF800C38;
sfr volatile typeRTCDATEBITS RTCDATEINVbits absolute 0xBF800C3C;

typedef struct tagALRMTIMEBITS {
union {
  struct {
    unsigned :8;
    unsigned SEC01:4;
    unsigned SEC10:4;
    unsigned MIN01:4;
    unsigned MIN10:4;
    unsigned HR01:4;
    unsigned HR10:4;
  };
  struct {
    unsigned w:32;
  };
};
} typeALRMTIMEBITS;
sfr atomic volatile typeALRMTIMEBITS ALRMTIMEbits absolute 0xBF800C40;
sfr volatile typeALRMTIMEBITS ALRMTIMECLRbits absolute 0xBF800C44;
sfr volatile typeALRMTIMEBITS ALRMTIMESETbits absolute 0xBF800C48;
sfr volatile typeALRMTIMEBITS ALRMTIMEINVbits absolute 0xBF800C4C;

typedef struct tagALRMDATEBITS {
union {
  struct {
    unsigned WDAY01:4;
    unsigned :4;
    unsigned DAY01:4;
    unsigned DAY10:4;
    unsigned MONTH01:4;
    unsigned MONTH10:4;
  };
  struct {
    unsigned w:32;
  };
};
} typeALRMDATEBITS;
sfr atomic volatile typeALRMDATEBITS ALRMDATEbits absolute 0xBF800C50;
sfr volatile typeALRMDATEBITS ALRMDATECLRbits absolute 0xBF800C54;
sfr volatile typeALRMDATEBITS ALRMDATESETbits absolute 0xBF800C58;
sfr volatile typeALRMDATEBITS ALRMDATEINVbits absolute 0xBF800C5C;

typedef struct tagCVRCONBITS {
union {
  struct {
    unsigned CVR:4;
    unsigned CVRSS:1;
    unsigned CVRR:1;
    unsigned CVROE:1;
    unsigned :8;
    unsigned ON:1;
  };
  struct {
    unsigned CVR0:1;
    unsigned CVR1:1;
    unsigned CVR2:1;
    unsigned CVR3:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCVRCONBITS;
sfr atomic volatile typeCVRCONBITS CVRCONbits absolute 0xBF800E00;
sfr volatile typeCVRCONBITS CVRCONCLRbits absolute 0xBF800E04;
sfr volatile typeCVRCONBITS CVRCONSETbits absolute 0xBF800E08;
sfr volatile typeCVRCONBITS CVRCONINVbits absolute 0xBF800E0C;

typedef struct tag_ICDCONBITS {
union {
  unsigned CKSWBKEN:1;
  unsigned SLPBKEN:1;
  unsigned WDTBKEN:1;
  unsigned WDTEN:1;
  unsigned RSTBUG:1;
  unsigned DMTBKEN:1;
  unsigned DMTEN:1;
  unsigned :7;
  unsigned FRZ:1;
};
} type_ICDCONBITS;
sfr volatile type_ICDCONBITS _ICDCONbits absolute 0xBF801130;

typedef struct tag_ICDSTATBITS {
union {
  unsigned CKSWBF:1;
  unsigned SLPBF:1;
  unsigned WDTBF:1;
  unsigned DMTBF:1;
};
} type_ICDSTATBITS;
sfr volatile type_ICDSTATBITS _ICDSTATbits absolute 0xBF801140;

typedef struct tagOSCCONBITS {
union {
  unsigned OSWEN:1;
  unsigned SOSCEN:1;
  unsigned :1;
  unsigned CF:1;
  unsigned SLPEN:1;
  unsigned SLOCK:1;
  unsigned ULOCK:1;
  unsigned CLKLOCK:1;
  unsigned NOSC:3;
  unsigned :1;
  unsigned COSC:3;
  unsigned :7;
  unsigned SOSCRDY:1;
  unsigned DRMEN:1;
  unsigned FRCDIV:3;
};
} typeOSCCONBITS;
sfr atomic volatile typeOSCCONBITS OSCCONbits absolute 0xBF801200;
sfr volatile typeOSCCONBITS OSCCONCLRbits absolute 0xBF801204;
sfr volatile typeOSCCONBITS OSCCONSETbits absolute 0xBF801208;
sfr volatile typeOSCCONBITS OSCCONINVbits absolute 0xBF80120C;

typedef struct tagOSCTUNBITS {
union {
  unsigned TUN:6;
};
} typeOSCTUNBITS;
sfr atomic volatile typeOSCTUNBITS OSCTUNbits absolute 0xBF801210;
sfr volatile typeOSCTUNBITS OSCTUNCLRbits absolute 0xBF801214;
sfr volatile typeOSCTUNBITS OSCTUNSETbits absolute 0xBF801218;
sfr volatile typeOSCTUNBITS OSCTUNINVbits absolute 0xBF80121C;

typedef struct tagSPLLCONBITS {
union {
  unsigned PLLRANGE:3;
  unsigned :4;
  unsigned PLLICLK:1;
  unsigned PLLIDIV:3;
  unsigned :5;
  unsigned PLLMULT:7;
  unsigned :1;
  unsigned PLLODIV:3;
};
} typeSPLLCONBITS;
sfr atomic volatile typeSPLLCONBITS SPLLCONbits absolute 0xBF801220;
sfr volatile typeSPLLCONBITS SPLLCONCLRbits absolute 0xBF801224;
sfr volatile typeSPLLCONBITS SPLLCONSETbits absolute 0xBF801228;
sfr volatile typeSPLLCONBITS SPLLCONINVbits absolute 0xBF80122C;

typedef struct tagRCONBITS {
union {
  unsigned POR:1;
  unsigned BOR:1;
  unsigned IDLE:1;
  unsigned SLEEP:1;
  unsigned WDTO:1;
  unsigned DMTO:1;
  unsigned SWR:1;
  unsigned EXTR:1;
  unsigned :1;
  unsigned CMR:1;
  unsigned :16;
  unsigned BCFGFAIL:1;
  unsigned BCFGERR:1;
};
} typeRCONBITS;
sfr atomic volatile typeRCONBITS RCONbits absolute 0xBF801240;
sfr volatile typeRCONBITS RCONCLRbits absolute 0xBF801244;
sfr volatile typeRCONBITS RCONSETbits absolute 0xBF801248;
sfr volatile typeRCONBITS RCONINVbits absolute 0xBF80124C;

typedef struct tagRSWRSTBITS {
union {
  unsigned SWRST:1;
};
} typeRSWRSTBITS;
sfr atomic volatile typeRSWRSTBITS RSWRSTbits absolute 0xBF801250;
sfr volatile typeRSWRSTBITS RSWRSTCLRbits absolute 0xBF801254;
sfr volatile typeRSWRSTBITS RSWRSTSETbits absolute 0xBF801258;
sfr volatile typeRSWRSTBITS RSWRSTINVbits absolute 0xBF80125C;

typedef struct tagRNMICONBITS {
union {
  unsigned NMICNT:8;
  unsigned :8;
  unsigned WDTS:1;
  unsigned CF:1;
  unsigned :5;
  unsigned SWNMI:1;
  unsigned WDTO:1;
  unsigned DMTO:1;
};
} typeRNMICONBITS;
sfr atomic volatile typeRNMICONBITS RNMICONbits absolute 0xBF801260;
sfr volatile typeRNMICONBITS RNMICONCLRbits absolute 0xBF801264;
sfr volatile typeRNMICONBITS RNMICONSETbits absolute 0xBF801268;
sfr volatile typeRNMICONBITS RNMICONINVbits absolute 0xBF80126C;

typedef struct tagPWRCONBITS {
union {
  unsigned VREGS:1;
};
} typePWRCONBITS;
sfr atomic volatile typePWRCONBITS PWRCONbits absolute 0xBF801270;
sfr volatile typePWRCONBITS PWRCONCLRbits absolute 0xBF801274;
sfr volatile typePWRCONBITS PWRCONSETbits absolute 0xBF801278;
sfr volatile typePWRCONBITS PWRCONINVbits absolute 0xBF80127C;

typedef struct tagREFO1CONBITS {
union {
  unsigned ROSEL:4;
  unsigned :4;
  unsigned ACTIVE:1;
  unsigned DIVSWEN:1;
  unsigned :1;
  unsigned RSLP:1;
  unsigned OE:1;
  unsigned SIDL:1;
  unsigned :1;
  unsigned ON:1;
  unsigned RODIV:15;
};
} typeREFO1CONBITS;
sfr atomic volatile typeREFO1CONBITS REFO1CONbits absolute 0xBF801280;
sfr volatile typeREFO1CONBITS REFO1CONCLRbits absolute 0xBF801284;
sfr volatile typeREFO1CONBITS REFO1CONSETbits absolute 0xBF801288;
sfr volatile typeREFO1CONBITS REFO1CONINVbits absolute 0xBF80128C;

typedef struct tagREFO1TRIMBITS {
union {
  unsigned :23;
  unsigned ROTRIM:9;
};
} typeREFO1TRIMBITS;
sfr atomic volatile typeREFO1TRIMBITS REFO1TRIMbits absolute 0xBF801290;
sfr volatile typeREFO1TRIMBITS REFO1TRIMCLRbits absolute 0xBF801294;
sfr volatile typeREFO1TRIMBITS REFO1TRIMSETbits absolute 0xBF801298;
sfr volatile typeREFO1TRIMBITS REFO1TRIMINVbits absolute 0xBF80129C;

typedef struct tagREFO2CONBITS {
union {
  unsigned ROSEL:4;
  unsigned :4;
  unsigned ACTIVE:1;
  unsigned DIVSWEN:1;
  unsigned :1;
  unsigned RSLP:1;
  unsigned OE:1;
  unsigned SIDL:1;
  unsigned :1;
  unsigned ON:1;
  unsigned RODIV:15;
};
} typeREFO2CONBITS;
sfr atomic volatile typeREFO2CONBITS REFO2CONbits absolute 0xBF8012A0;
sfr volatile typeREFO2CONBITS REFO2CONCLRbits absolute 0xBF8012A4;
sfr volatile typeREFO2CONBITS REFO2CONSETbits absolute 0xBF8012A8;
sfr volatile typeREFO2CONBITS REFO2CONINVbits absolute 0xBF8012AC;

typedef struct tagREFO2TRIMBITS {
union {
  unsigned :23;
  unsigned ROTRIM:9;
};
} typeREFO2TRIMBITS;
sfr atomic volatile typeREFO2TRIMBITS REFO2TRIMbits absolute 0xBF8012B0;
sfr volatile typeREFO2TRIMBITS REFO2TRIMCLRbits absolute 0xBF8012B4;
sfr volatile typeREFO2TRIMBITS REFO2TRIMSETbits absolute 0xBF8012B8;
sfr volatile typeREFO2TRIMBITS REFO2TRIMINVbits absolute 0xBF8012BC;

typedef struct tagREFO3CONBITS {
union {
  unsigned ROSEL:4;
  unsigned :4;
  unsigned ACTIVE:1;
  unsigned DIVSWEN:1;
  unsigned :1;
  unsigned RSLP:1;
  unsigned OE:1;
  unsigned SIDL:1;
  unsigned :1;
  unsigned ON:1;
  unsigned RODIV:15;
};
} typeREFO3CONBITS;
sfr atomic volatile typeREFO3CONBITS REFO3CONbits absolute 0xBF8012C0;
sfr volatile typeREFO3CONBITS REFO3CONCLRbits absolute 0xBF8012C4;
sfr volatile typeREFO3CONBITS REFO3CONSETbits absolute 0xBF8012C8;
sfr volatile typeREFO3CONBITS REFO3CONINVbits absolute 0xBF8012CC;

typedef struct tagREFO3TRIMBITS {
union {
  unsigned :23;
  unsigned ROTRIM:9;
};
} typeREFO3TRIMBITS;
sfr atomic volatile typeREFO3TRIMBITS REFO3TRIMbits absolute 0xBF8012D0;
sfr volatile typeREFO3TRIMBITS REFO3TRIMCLRbits absolute 0xBF8012D4;
sfr volatile typeREFO3TRIMBITS REFO3TRIMSETbits absolute 0xBF8012D8;
sfr volatile typeREFO3TRIMBITS REFO3TRIMINVbits absolute 0xBF8012DC;

typedef struct tagREFO4CONBITS {
union {
  unsigned ROSEL:4;
  unsigned :4;
  unsigned ACTIVE:1;
  unsigned DIVSWEN:1;
  unsigned :1;
  unsigned RSLP:1;
  unsigned OE:1;
  unsigned SIDL:1;
  unsigned :1;
  unsigned ON:1;
  unsigned RODIV:15;
};
} typeREFO4CONBITS;
sfr atomic volatile typeREFO4CONBITS REFO4CONbits absolute 0xBF8012E0;
sfr volatile typeREFO4CONBITS REFO4CONCLRbits absolute 0xBF8012E4;
sfr volatile typeREFO4CONBITS REFO4CONSETbits absolute 0xBF8012E8;
sfr volatile typeREFO4CONBITS REFO4CONINVbits absolute 0xBF8012EC;

typedef struct tagREFO4TRIMBITS {
union {
  unsigned :23;
  unsigned ROTRIM:9;
};
} typeREFO4TRIMBITS;
sfr atomic volatile typeREFO4TRIMBITS REFO4TRIMbits absolute 0xBF8012F0;
sfr volatile typeREFO4TRIMBITS REFO4TRIMCLRbits absolute 0xBF8012F4;
sfr volatile typeREFO4TRIMBITS REFO4TRIMSETbits absolute 0xBF8012F8;
sfr volatile typeREFO4TRIMBITS REFO4TRIMINVbits absolute 0xBF8012FC;

typedef struct tagPB1DIVBITS {
union {
  unsigned PBDIV:7;
  unsigned :4;
  unsigned PBDIVRDY:1;
};
} typePB1DIVBITS;
sfr atomic volatile typePB1DIVBITS PB1DIVbits absolute 0xBF801300;
sfr volatile typePB1DIVBITS PB1DIVCLRbits absolute 0xBF801304;
sfr volatile typePB1DIVBITS PB1DIVSETbits absolute 0xBF801308;
sfr volatile typePB1DIVBITS PB1DIVINVbits absolute 0xBF80130C;

typedef struct tagPB2DIVBITS {
union {
  unsigned PBDIV:7;
  unsigned :4;
  unsigned PBDIVRDY:1;
  unsigned :3;
  unsigned ON:1;
};
} typePB2DIVBITS;
sfr atomic volatile typePB2DIVBITS PB2DIVbits absolute 0xBF801310;
sfr volatile typePB2DIVBITS PB2DIVCLRbits absolute 0xBF801314;
sfr volatile typePB2DIVBITS PB2DIVSETbits absolute 0xBF801318;
sfr volatile typePB2DIVBITS PB2DIVINVbits absolute 0xBF80131C;

typedef struct tagPB3DIVBITS {
union {
  unsigned PBDIV:7;
  unsigned :4;
  unsigned PBDIVRDY:1;
  unsigned :3;
  unsigned ON:1;
};
} typePB3DIVBITS;
sfr atomic volatile typePB3DIVBITS PB3DIVbits absolute 0xBF801320;
sfr volatile typePB3DIVBITS PB3DIVCLRbits absolute 0xBF801324;
sfr volatile typePB3DIVBITS PB3DIVSETbits absolute 0xBF801328;
sfr volatile typePB3DIVBITS PB3DIVINVbits absolute 0xBF80132C;

typedef struct tagPB4DIVBITS {
union {
  unsigned PBDIV:7;
  unsigned :4;
  unsigned PBDIVRDY:1;
  unsigned :3;
  unsigned ON:1;
};
} typePB4DIVBITS;
sfr atomic volatile typePB4DIVBITS PB4DIVbits absolute 0xBF801330;
sfr volatile typePB4DIVBITS PB4DIVCLRbits absolute 0xBF801334;
sfr volatile typePB4DIVBITS PB4DIVSETbits absolute 0xBF801338;
sfr volatile typePB4DIVBITS PB4DIVINVbits absolute 0xBF80133C;

typedef struct tagPB5DIVBITS {
union {
  unsigned PBDIV:7;
  unsigned :4;
  unsigned PBDIVRDY:1;
  unsigned :3;
  unsigned ON:1;
};
} typePB5DIVBITS;
sfr atomic volatile typePB5DIVBITS PB5DIVbits absolute 0xBF801340;
sfr volatile typePB5DIVBITS PB5DIVCLRbits absolute 0xBF801344;
sfr volatile typePB5DIVBITS PB5DIVSETbits absolute 0xBF801348;
sfr volatile typePB5DIVBITS PB5DIVINVbits absolute 0xBF80134C;

typedef struct tagPB7DIVBITS {
union {
  unsigned PBDIV:7;
  unsigned :4;
  unsigned PBDIVRDY:1;
  unsigned :3;
  unsigned ON:1;
};
} typePB7DIVBITS;
sfr atomic volatile typePB7DIVBITS PB7DIVbits absolute 0xBF801360;
sfr volatile typePB7DIVBITS PB7DIVCLRbits absolute 0xBF801364;
sfr volatile typePB7DIVBITS PB7DIVSETbits absolute 0xBF801368;
sfr volatile typePB7DIVBITS PB7DIVINVbits absolute 0xBF80136C;

typedef struct tagPB8DIVBITS {
union {
  unsigned PBDIV:7;
  unsigned :4;
  unsigned PBDIVRDY:1;
  unsigned :3;
  unsigned ON:1;
};
} typePB8DIVBITS;
sfr atomic volatile typePB8DIVBITS PB8DIVbits absolute 0xBF801370;
sfr volatile typePB8DIVBITS PB8DIVCLRbits absolute 0xBF801374;
sfr volatile typePB8DIVBITS PB8DIVSETbits absolute 0xBF801378;
sfr volatile typePB8DIVBITS PB8DIVINVbits absolute 0xBF80137C;

typedef struct tagINT1RBITS {
union {
  unsigned INT1R:4;
};
} typeINT1RBITS;
sfr volatile typeINT1RBITS INT1Rbits absolute 0xBF801404;

typedef struct tagINT2RBITS {
union {
  unsigned INT2R:4;
};
} typeINT2RBITS;
sfr volatile typeINT2RBITS INT2Rbits absolute 0xBF801408;

typedef struct tagINT3RBITS {
union {
  unsigned INT3R:4;
};
} typeINT3RBITS;
sfr volatile typeINT3RBITS INT3Rbits absolute 0xBF80140C;

typedef struct tagINT4RBITS {
union {
  unsigned INT4R:4;
};
} typeINT4RBITS;
sfr volatile typeINT4RBITS INT4Rbits absolute 0xBF801410;

typedef struct tagT2CKRBITS {
union {
  unsigned T2CKR:4;
};
} typeT2CKRBITS;
sfr volatile typeT2CKRBITS T2CKRbits absolute 0xBF801418;

typedef struct tagT3CKRBITS {
union {
  unsigned T3CKR:4;
};
} typeT3CKRBITS;
sfr volatile typeT3CKRBITS T3CKRbits absolute 0xBF80141C;

typedef struct tagT4CKRBITS {
union {
  unsigned T4CKR:4;
};
} typeT4CKRBITS;
sfr volatile typeT4CKRBITS T4CKRbits absolute 0xBF801420;

typedef struct tagT5CKRBITS {
union {
  unsigned T5CKR:4;
};
} typeT5CKRBITS;
sfr volatile typeT5CKRBITS T5CKRbits absolute 0xBF801424;

typedef struct tagT6CKRBITS {
union {
  unsigned T6CKR:4;
};
} typeT6CKRBITS;
sfr volatile typeT6CKRBITS T6CKRbits absolute 0xBF801428;

typedef struct tagT7CKRBITS {
union {
  unsigned T7CKR:4;
};
} typeT7CKRBITS;
sfr volatile typeT7CKRBITS T7CKRbits absolute 0xBF80142C;

typedef struct tagT8CKRBITS {
union {
  unsigned T8CKR:4;
};
} typeT8CKRBITS;
sfr volatile typeT8CKRBITS T8CKRbits absolute 0xBF801430;

typedef struct tagT9CKRBITS {
union {
  unsigned T9CKR:4;
};
} typeT9CKRBITS;
sfr volatile typeT9CKRBITS T9CKRbits absolute 0xBF801434;

typedef struct tagIC1RBITS {
union {
  unsigned IC1R:4;
};
} typeIC1RBITS;
sfr volatile typeIC1RBITS IC1Rbits absolute 0xBF801438;

typedef struct tagIC2RBITS {
union {
  unsigned IC2R:4;
};
} typeIC2RBITS;
sfr volatile typeIC2RBITS IC2Rbits absolute 0xBF80143C;

typedef struct tagIC3RBITS {
union {
  unsigned IC3R:4;
};
} typeIC3RBITS;
sfr volatile typeIC3RBITS IC3Rbits absolute 0xBF801440;

typedef struct tagIC4RBITS {
union {
  unsigned IC4R:4;
};
} typeIC4RBITS;
sfr volatile typeIC4RBITS IC4Rbits absolute 0xBF801444;

typedef struct tagIC5RBITS {
union {
  unsigned IC5R:4;
};
} typeIC5RBITS;
sfr volatile typeIC5RBITS IC5Rbits absolute 0xBF801448;

typedef struct tagIC6RBITS {
union {
  unsigned IC6R:4;
};
} typeIC6RBITS;
sfr volatile typeIC6RBITS IC6Rbits absolute 0xBF80144C;

typedef struct tagIC7RBITS {
union {
  unsigned IC7R:4;
};
} typeIC7RBITS;
sfr volatile typeIC7RBITS IC7Rbits absolute 0xBF801450;

typedef struct tagIC8RBITS {
union {
  unsigned IC8R:4;
};
} typeIC8RBITS;
sfr volatile typeIC8RBITS IC8Rbits absolute 0xBF801454;

typedef struct tagIC9RBITS {
union {
  unsigned IC9R:4;
};
} typeIC9RBITS;
sfr volatile typeIC9RBITS IC9Rbits absolute 0xBF801458;

typedef struct tagOCFARBITS {
union {
  unsigned OCFAR:4;
};
} typeOCFARBITS;
sfr volatile typeOCFARBITS OCFARbits absolute 0xBF801460;

typedef struct tagU1RXRBITS {
union {
  unsigned U1RXR:4;
};
} typeU1RXRBITS;
sfr volatile typeU1RXRBITS U1RXRbits absolute 0xBF801468;

typedef struct tagU1CTSRBITS {
union {
  unsigned U1CTSR:4;
};
} typeU1CTSRBITS;
sfr volatile typeU1CTSRBITS U1CTSRbits absolute 0xBF80146C;

typedef struct tagU2RXRBITS {
union {
  unsigned U2RXR:4;
};
} typeU2RXRBITS;
sfr volatile typeU2RXRBITS U2RXRbits absolute 0xBF801470;

typedef struct tagU2CTSRBITS {
union {
  unsigned U2CTSR:4;
};
} typeU2CTSRBITS;
sfr volatile typeU2CTSRBITS U2CTSRbits absolute 0xBF801474;

typedef struct tagU3RXRBITS {
union {
  unsigned U3RXR:4;
};
} typeU3RXRBITS;
sfr volatile typeU3RXRBITS U3RXRbits absolute 0xBF801478;

typedef struct tagU3CTSRBITS {
union {
  unsigned U3CTSR:4;
};
} typeU3CTSRBITS;
sfr volatile typeU3CTSRBITS U3CTSRbits absolute 0xBF80147C;

typedef struct tagU4RXRBITS {
union {
  unsigned U4RXR:4;
};
} typeU4RXRBITS;
sfr volatile typeU4RXRBITS U4RXRbits absolute 0xBF801480;

typedef struct tagU4CTSRBITS {
union {
  unsigned U4CTSR:4;
};
} typeU4CTSRBITS;
sfr volatile typeU4CTSRBITS U4CTSRbits absolute 0xBF801484;

typedef struct tagU5RXRBITS {
union {
  unsigned U5RXR:4;
};
} typeU5RXRBITS;
sfr volatile typeU5RXRBITS U5RXRbits absolute 0xBF801488;

typedef struct tagU5CTSRBITS {
union {
  unsigned U5CTSR:4;
};
} typeU5CTSRBITS;
sfr volatile typeU5CTSRBITS U5CTSRbits absolute 0xBF80148C;

typedef struct tagU6RXRBITS {
union {
  unsigned U6RXR:4;
};
} typeU6RXRBITS;
sfr volatile typeU6RXRBITS U6RXRbits absolute 0xBF801490;

typedef struct tagU6CTSRBITS {
union {
  unsigned U6CTSR:4;
};
} typeU6CTSRBITS;
sfr volatile typeU6CTSRBITS U6CTSRbits absolute 0xBF801494;

typedef struct tagSDI1RBITS {
union {
  unsigned SDI1R:4;
};
} typeSDI1RBITS;
sfr volatile typeSDI1RBITS SDI1Rbits absolute 0xBF80149C;

typedef struct tagSS1RBITS {
union {
  unsigned SS1R:4;
};
} typeSS1RBITS;
sfr volatile typeSS1RBITS SS1Rbits absolute 0xBF8014A0;

typedef struct tagSDI2RBITS {
union {
  unsigned SDI2R:4;
};
} typeSDI2RBITS;
sfr volatile typeSDI2RBITS SDI2Rbits absolute 0xBF8014A8;

typedef struct tagSS2RBITS {
union {
  unsigned SS2R:4;
};
} typeSS2RBITS;
sfr volatile typeSS2RBITS SS2Rbits absolute 0xBF8014AC;

typedef struct tagSDI3RBITS {
union {
  unsigned SDI3R:4;
};
} typeSDI3RBITS;
sfr volatile typeSDI3RBITS SDI3Rbits absolute 0xBF8014B4;

typedef struct tagSS3RBITS {
union {
  unsigned SS3R:4;
};
} typeSS3RBITS;
sfr volatile typeSS3RBITS SS3Rbits absolute 0xBF8014B8;

typedef struct tagSDI4RBITS {
union {
  unsigned SDI4R:4;
};
} typeSDI4RBITS;
sfr volatile typeSDI4RBITS SDI4Rbits absolute 0xBF8014C0;

typedef struct tagSS4RBITS {
union {
  unsigned SS4R:4;
};
} typeSS4RBITS;
sfr volatile typeSS4RBITS SS4Rbits absolute 0xBF8014C4;

typedef struct tagSDI5RBITS {
union {
  unsigned SDI5R:4;
};
} typeSDI5RBITS;
sfr volatile typeSDI5RBITS SDI5Rbits absolute 0xBF8014CC;

typedef struct tagSS5RBITS {
union {
  unsigned SS5R:4;
};
} typeSS5RBITS;
sfr volatile typeSS5RBITS SS5Rbits absolute 0xBF8014D0;

typedef struct tagSDI6RBITS {
union {
  unsigned SDI6R:4;
};
} typeSDI6RBITS;
sfr volatile typeSDI6RBITS SDI6Rbits absolute 0xBF8014D8;

typedef struct tagSS6RBITS {
union {
  unsigned SS6R:4;
};
} typeSS6RBITS;
sfr volatile typeSS6RBITS SS6Rbits absolute 0xBF8014DC;

typedef struct tagC1RXRBITS {
union {
  unsigned C1RXR:4;
};
} typeC1RXRBITS;
sfr volatile typeC1RXRBITS C1RXRbits absolute 0xBF8014E0;

typedef struct tagC2RXRBITS {
union {
  unsigned C2RXR:4;
};
} typeC2RXRBITS;
sfr volatile typeC2RXRBITS C2RXRbits absolute 0xBF8014E4;

typedef struct tagREFCLKI1RBITS {
union {
  unsigned REFCLKI1R:4;
};
} typeREFCLKI1RBITS;
sfr volatile typeREFCLKI1RBITS REFCLKI1Rbits absolute 0xBF8014E8;

typedef struct tagREFCLKI3RBITS {
union {
  unsigned REFCLKI3R:4;
};
} typeREFCLKI3RBITS;
sfr volatile typeREFCLKI3RBITS REFCLKI3Rbits absolute 0xBF8014F0;

typedef struct tagREFCLKI4RBITS {
union {
  unsigned REFCLKI4R:4;
};
} typeREFCLKI4RBITS;
sfr volatile typeREFCLKI4RBITS REFCLKI4Rbits absolute 0xBF8014F4;

typedef struct tagRPA14RBITS {
union {
  unsigned RPA14R:4;
};
} typeRPA14RBITS;
sfr volatile typeRPA14RBITS RPA14Rbits absolute 0xBF801538;

typedef struct tagRPA15RBITS {
union {
  unsigned RPA15R:4;
};
} typeRPA15RBITS;
sfr volatile typeRPA15RBITS RPA15Rbits absolute 0xBF80153C;

typedef struct tagRPB0RBITS {
union {
  unsigned RPB0R:4;
};
} typeRPB0RBITS;
sfr volatile typeRPB0RBITS RPB0Rbits absolute 0xBF801540;

typedef struct tagRPB1RBITS {
union {
  unsigned RPB1R:4;
};
} typeRPB1RBITS;
sfr volatile typeRPB1RBITS RPB1Rbits absolute 0xBF801544;

typedef struct tagRPB2RBITS {
union {
  unsigned RPB2R:4;
};
} typeRPB2RBITS;
sfr volatile typeRPB2RBITS RPB2Rbits absolute 0xBF801548;

typedef struct tagRPB3RBITS {
union {
  unsigned RPB3R:4;
};
} typeRPB3RBITS;
sfr volatile typeRPB3RBITS RPB3Rbits absolute 0xBF80154C;

typedef struct tagRPB5RBITS {
union {
  unsigned RPB5R:4;
};
} typeRPB5RBITS;
sfr volatile typeRPB5RBITS RPB5Rbits absolute 0xBF801554;

typedef struct tagRPB6RBITS {
union {
  unsigned RPB6R:4;
};
} typeRPB6RBITS;
sfr volatile typeRPB6RBITS RPB6Rbits absolute 0xBF801558;

typedef struct tagRPB7RBITS {
union {
  unsigned RPB7R:4;
};
} typeRPB7RBITS;
sfr volatile typeRPB7RBITS RPB7Rbits absolute 0xBF80155C;

typedef struct tagRPB8RBITS {
union {
  unsigned RPB8R:4;
};
} typeRPB8RBITS;
sfr volatile typeRPB8RBITS RPB8Rbits absolute 0xBF801560;

typedef struct tagRPB9RBITS {
union {
  unsigned RPB9R:4;
};
} typeRPB9RBITS;
sfr volatile typeRPB9RBITS RPB9Rbits absolute 0xBF801564;

typedef struct tagRPB10RBITS {
union {
  unsigned RPB10R:4;
};
} typeRPB10RBITS;
sfr volatile typeRPB10RBITS RPB10Rbits absolute 0xBF801568;

typedef struct tagRPB14RBITS {
union {
  unsigned RPB14R:4;
};
} typeRPB14RBITS;
sfr volatile typeRPB14RBITS RPB14Rbits absolute 0xBF801578;

typedef struct tagRPB15RBITS {
union {
  unsigned RPB15R:4;
};
} typeRPB15RBITS;
sfr volatile typeRPB15RBITS RPB15Rbits absolute 0xBF80157C;

typedef struct tagRPC1RBITS {
union {
  unsigned RPC1R:4;
};
} typeRPC1RBITS;
sfr volatile typeRPC1RBITS RPC1Rbits absolute 0xBF801584;

typedef struct tagRPC2RBITS {
union {
  unsigned RPC2R:4;
};
} typeRPC2RBITS;
sfr volatile typeRPC2RBITS RPC2Rbits absolute 0xBF801588;

typedef struct tagRPC3RBITS {
union {
  unsigned RPC3R:4;
};
} typeRPC3RBITS;
sfr volatile typeRPC3RBITS RPC3Rbits absolute 0xBF80158C;

typedef struct tagRPC4RBITS {
union {
  unsigned RPC4R:4;
};
} typeRPC4RBITS;
sfr volatile typeRPC4RBITS RPC4Rbits absolute 0xBF801590;

typedef struct tagRPC13RBITS {
union {
  unsigned RPC13R:4;
};
} typeRPC13RBITS;
sfr volatile typeRPC13RBITS RPC13Rbits absolute 0xBF8015B4;

typedef struct tagRPC14RBITS {
union {
  unsigned RPC14R:4;
};
} typeRPC14RBITS;
sfr volatile typeRPC14RBITS RPC14Rbits absolute 0xBF8015B8;

typedef struct tagRPD0RBITS {
union {
  unsigned RPD0R:4;
};
} typeRPD0RBITS;
sfr volatile typeRPD0RBITS RPD0Rbits absolute 0xBF8015C0;

typedef struct tagRPD1RBITS {
union {
  unsigned RPD1R:4;
};
} typeRPD1RBITS;
sfr volatile typeRPD1RBITS RPD1Rbits absolute 0xBF8015C4;

typedef struct tagRPD2RBITS {
union {
  unsigned RPD2R:4;
};
} typeRPD2RBITS;
sfr volatile typeRPD2RBITS RPD2Rbits absolute 0xBF8015C8;

typedef struct tagRPD3RBITS {
union {
  unsigned RPD3R:4;
};
} typeRPD3RBITS;
sfr volatile typeRPD3RBITS RPD3Rbits absolute 0xBF8015CC;

typedef struct tagRPD4RBITS {
union {
  unsigned RPD4R:4;
};
} typeRPD4RBITS;
sfr volatile typeRPD4RBITS RPD4Rbits absolute 0xBF8015D0;

typedef struct tagRPD5RBITS {
union {
  unsigned RPD5R:4;
};
} typeRPD5RBITS;
sfr volatile typeRPD5RBITS RPD5Rbits absolute 0xBF8015D4;

typedef struct tagRPD6RBITS {
union {
  unsigned RPD6R:4;
};
} typeRPD6RBITS;
sfr volatile typeRPD6RBITS RPD6Rbits absolute 0xBF8015D8;

typedef struct tagRPD7RBITS {
union {
  unsigned RPD7R:4;
};
} typeRPD7RBITS;
sfr volatile typeRPD7RBITS RPD7Rbits absolute 0xBF8015DC;

typedef struct tagRPD9RBITS {
union {
  unsigned RPD9R:4;
};
} typeRPD9RBITS;
sfr volatile typeRPD9RBITS RPD9Rbits absolute 0xBF8015E4;

typedef struct tagRPD10RBITS {
union {
  unsigned RPD10R:4;
};
} typeRPD10RBITS;
sfr volatile typeRPD10RBITS RPD10Rbits absolute 0xBF8015E8;

typedef struct tagRPD11RBITS {
union {
  unsigned RPD11R:4;
};
} typeRPD11RBITS;
sfr volatile typeRPD11RBITS RPD11Rbits absolute 0xBF8015EC;

typedef struct tagRPD12RBITS {
union {
  unsigned RPD12R:4;
};
} typeRPD12RBITS;
sfr volatile typeRPD12RBITS RPD12Rbits absolute 0xBF8015F0;

typedef struct tagRPD14RBITS {
union {
  unsigned RPD14R:4;
};
} typeRPD14RBITS;
sfr volatile typeRPD14RBITS RPD14Rbits absolute 0xBF8015F8;

typedef struct tagRPD15RBITS {
union {
  unsigned RPD15R:4;
};
} typeRPD15RBITS;
sfr volatile typeRPD15RBITS RPD15Rbits absolute 0xBF8015FC;

typedef struct tagRPE3RBITS {
union {
  unsigned RPE3R:4;
};
} typeRPE3RBITS;
sfr volatile typeRPE3RBITS RPE3Rbits absolute 0xBF80160C;

typedef struct tagRPE5RBITS {
union {
  unsigned RPE5R:4;
};
} typeRPE5RBITS;
sfr volatile typeRPE5RBITS RPE5Rbits absolute 0xBF801614;

typedef struct tagRPE8RBITS {
union {
  unsigned RPE8R:4;
};
} typeRPE8RBITS;
sfr volatile typeRPE8RBITS RPE8Rbits absolute 0xBF801620;

typedef struct tagRPE9RBITS {
union {
  unsigned RPE9R:4;
};
} typeRPE9RBITS;
sfr volatile typeRPE9RBITS RPE9Rbits absolute 0xBF801624;

typedef struct tagRPF0RBITS {
union {
  unsigned RPF0R:4;
};
} typeRPF0RBITS;
sfr volatile typeRPF0RBITS RPF0Rbits absolute 0xBF801640;

typedef struct tagRPF1RBITS {
union {
  unsigned RPF1R:4;
};
} typeRPF1RBITS;
sfr volatile typeRPF1RBITS RPF1Rbits absolute 0xBF801644;

typedef struct tagRPF2RBITS {
union {
  unsigned RPF2R:4;
};
} typeRPF2RBITS;
sfr volatile typeRPF2RBITS RPF2Rbits absolute 0xBF801648;

typedef struct tagRPF3RBITS {
union {
  unsigned RPF3R:4;
};
} typeRPF3RBITS;
sfr volatile typeRPF3RBITS RPF3Rbits absolute 0xBF80164C;

typedef struct tagRPF4RBITS {
union {
  unsigned RPF4R:4;
};
} typeRPF4RBITS;
sfr volatile typeRPF4RBITS RPF4Rbits absolute 0xBF801650;

typedef struct tagRPF5RBITS {
union {
  unsigned RPF5R:4;
};
} typeRPF5RBITS;
sfr volatile typeRPF5RBITS RPF5Rbits absolute 0xBF801654;

typedef struct tagRPF8RBITS {
union {
  unsigned RPF8R:4;
};
} typeRPF8RBITS;
sfr volatile typeRPF8RBITS RPF8Rbits absolute 0xBF801660;

typedef struct tagRPF12RBITS {
union {
  unsigned RPF12R:4;
};
} typeRPF12RBITS;
sfr volatile typeRPF12RBITS RPF12Rbits absolute 0xBF801670;

typedef struct tagRPF13RBITS {
union {
  unsigned RPF13R:4;
};
} typeRPF13RBITS;
sfr volatile typeRPF13RBITS RPF13Rbits absolute 0xBF801674;

typedef struct tagRPG0RBITS {
union {
  unsigned RPG0R:4;
};
} typeRPG0RBITS;
sfr volatile typeRPG0RBITS RPG0Rbits absolute 0xBF801680;

typedef struct tagRPG1RBITS {
union {
  unsigned RPG1R:4;
};
} typeRPG1RBITS;
sfr volatile typeRPG1RBITS RPG1Rbits absolute 0xBF801684;

typedef struct tagRPG6RBITS {
union {
  unsigned RPG6R:4;
};
} typeRPG6RBITS;
sfr volatile typeRPG6RBITS RPG6Rbits absolute 0xBF801698;

typedef struct tagRPG7RBITS {
union {
  unsigned RPG7R:4;
};
} typeRPG7RBITS;
sfr volatile typeRPG7RBITS RPG7Rbits absolute 0xBF80169C;

typedef struct tagRPG8RBITS {
union {
  unsigned RPG8R:4;
};
} typeRPG8RBITS;
sfr volatile typeRPG8RBITS RPG8Rbits absolute 0xBF8016A0;

typedef struct tagRPG9RBITS {
union {
  unsigned RPG9R:4;
};
} typeRPG9RBITS;
sfr volatile typeRPG9RBITS RPG9Rbits absolute 0xBF8016A4;

typedef struct tagINTCONBITS {
union {
  unsigned INT0EP:1;
  unsigned INT1EP:1;
  unsigned INT2EP:1;
  unsigned INT3EP:1;
  unsigned INT4EP:1;
  unsigned :3;
  unsigned TPC:3;
  unsigned :1;
  unsigned MVEC:1;
};
} typeINTCONBITS;
sfr atomic volatile typeINTCONBITS INTCONbits absolute 0xBF810000;
sfr volatile typeINTCONBITS INTCONCLRbits absolute 0xBF810004;
sfr volatile typeINTCONBITS INTCONSETbits absolute 0xBF810008;
sfr volatile typeINTCONBITS INTCONINVbits absolute 0xBF81000C;

typedef struct tagPRISSBITS {
union {
  unsigned SS0:1;
  unsigned :3;
  unsigned PRI1SS:4;
  unsigned PRI2SS:4;
  unsigned PRI3SS:4;
  unsigned PRI4SS:4;
  unsigned PRI5SS:4;
  unsigned PRI6SS:4;
  unsigned PRI7SS:4;
};
} typePRISSBITS;
sfr atomic volatile typePRISSBITS PRISSbits absolute 0xBF810010;
sfr volatile typePRISSBITS PRISSCLRbits absolute 0xBF810014;
sfr volatile typePRISSBITS PRISSSETbits absolute 0xBF810018;
sfr volatile typePRISSBITS PRISSINVbits absolute 0xBF81001C;

typedef struct tagINTSTATBITS {
union {
  unsigned SIRQ:8;
  unsigned SRIPL:3;
};
} typeINTSTATBITS;
sfr atomic volatile typeINTSTATBITS INTSTATbits absolute 0xBF810020;
sfr volatile typeINTSTATBITS INTSTATCLRbits absolute 0xBF810024;
sfr volatile typeINTSTATBITS INTSTATSETbits absolute 0xBF810028;
sfr volatile typeINTSTATBITS INTSTATINVbits absolute 0xBF81002C;

typedef struct tagIPTMRBITS {
union {
  unsigned IPTMR:32;
};
} typeIPTMRBITS;
sfr atomic volatile typeIPTMRBITS IPTMRbits absolute 0xBF810030;
sfr volatile typeIPTMRBITS IPTMRCLRbits absolute 0xBF810034;
sfr volatile typeIPTMRBITS IPTMRSETbits absolute 0xBF810038;
sfr volatile typeIPTMRBITS IPTMRINVbits absolute 0xBF81003C;

typedef struct tagIFS0BITS {
union {
  struct {
    unsigned CTIF:1;
    unsigned CS0IF:1;
    unsigned CS1IF:1;
    unsigned INT0IF:1;
    unsigned T1IF:1;
    unsigned IC1EIF:1;
    unsigned IC1IF:1;
    unsigned OC1IF:1;
    unsigned INT1IF:1;
    unsigned T2IF:1;
    unsigned IC2EIF:1;
    unsigned IC2IF:1;
    unsigned OC2IF:1;
    unsigned INT2IF:1;
    unsigned T3IF:1;
    unsigned IC3EIF:1;
    unsigned IC3IF:1;
    unsigned OC3IF:1;
    unsigned INT3IF:1;
    unsigned T4IF:1;
    unsigned IC4EIF:1;
    unsigned IC4IF:1;
    unsigned OC4IF:1;
    unsigned INT4IF:1;
    unsigned T5IF:1;
    unsigned IC5EIF:1;
    unsigned IC5IF:1;
    unsigned OC5IF:1;
    unsigned T6IF:1;
    unsigned IC6EIF:1;
    unsigned IC6IF:1;
    unsigned OC6IF:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIFS0BITS;
sfr atomic volatile typeIFS0BITS IFS0bits absolute 0xBF810040;
sfr volatile typeIFS0BITS IFS0CLRbits absolute 0xBF810044;
sfr volatile typeIFS0BITS IFS0SETbits absolute 0xBF810048;
sfr volatile typeIFS0BITS IFS0INVbits absolute 0xBF81004C;

typedef struct tagIFS1BITS {
union {
  struct {
    unsigned T7IF:1;
    unsigned IC7EIF:1;
    unsigned IC7IF:1;
    unsigned OC7IF:1;
    unsigned T8IF:1;
    unsigned IC8EIF:1;
    unsigned IC8IF:1;
    unsigned OC8IF:1;
    unsigned T9IF:1;
    unsigned IC9EIF:1;
    unsigned IC9IF:1;
    unsigned OC9IF:1;
    unsigned AD1IF:1;
    unsigned :1;
    unsigned AD1DC1IF:1;
    unsigned AD1DC2IF:1;
    unsigned AD1DC3IF:1;
    unsigned AD1DC4IF:1;
    unsigned AD1DC5IF:1;
    unsigned AD1DC6IF:1;
    unsigned AD1DF1IF:1;
    unsigned AD1DF2IF:1;
    unsigned AD1DF3IF:1;
    unsigned AD1DF4IF:1;
    unsigned AD1DF5IF:1;
    unsigned AD1DF6IF:1;
    unsigned :1;
    unsigned AD1D0IF:1;
    unsigned AD1D1IF:1;
    unsigned AD1D2IF:1;
    unsigned AD1D3IF:1;
    unsigned AD1D4IF:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIFS1BITS;
sfr atomic volatile typeIFS1BITS IFS1bits absolute 0xBF810050;
sfr volatile typeIFS1BITS IFS1CLRbits absolute 0xBF810054;
sfr volatile typeIFS1BITS IFS1SETbits absolute 0xBF810058;
sfr volatile typeIFS1BITS IFS1INVbits absolute 0xBF81005C;

typedef struct tagIFS2BITS {
union {
  struct {
    unsigned AD1D5IF:1;
    unsigned AD1D6IF:1;
    unsigned AD1D7IF:1;
    unsigned AD1D8IF:1;
    unsigned AD1D9IF:1;
    unsigned AD1D10IF:1;
    unsigned AD1D11IF:1;
    unsigned AD1D12IF:1;
    unsigned AD1D13IF:1;
    unsigned AD1D14IF:1;
    unsigned AD1D15IF:1;
    unsigned AD1D16IF:1;
    unsigned AD1D17IF:1;
    unsigned AD1D18IF:1;
    unsigned AD1D19IF:1;
    unsigned AD1D20IF:1;
    unsigned AD1D21IF:1;
    unsigned AD1D22IF:1;
    unsigned AD1D23IF:1;
    unsigned AD1D24IF:1;
    unsigned AD1D25IF:1;
    unsigned AD1D26IF:1;
    unsigned AD1D27IF:1;
    unsigned AD1D28IF:1;
    unsigned AD1D29IF:1;
    unsigned AD1D30IF:1;
    unsigned AD1D31IF:1;
    unsigned AD1D32IF:1;
    unsigned AD1D33IF:1;
    unsigned AD1D34IF:1;
    unsigned AD1D35IF:1;
    unsigned AD1D36IF:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIFS2BITS;
sfr atomic volatile typeIFS2BITS IFS2bits absolute 0xBF810060;
sfr volatile typeIFS2BITS IFS2CLRbits absolute 0xBF810064;
sfr volatile typeIFS2BITS IFS2SETbits absolute 0xBF810068;
sfr volatile typeIFS2BITS IFS2INVbits absolute 0xBF81006C;

typedef struct tagIFS3BITS {
union {
  struct {
    unsigned AD1D37IF:1;
    unsigned AD1D38IF:1;
    unsigned AD1D39IF:1;
    unsigned AD1D40IF:1;
    unsigned AD1D41IF:1;
    unsigned AD1D42IF:1;
    unsigned AD1D43IF:1;
    unsigned AD1D44IF:1;
    unsigned CPCIF:1;
    unsigned CFDCIF:1;
    unsigned SBIF:1;
    unsigned :2;
    unsigned SPI1EIF:1;
    unsigned SPI1RXIF:1;
    unsigned SPI1TXIF:1;
    unsigned U1EIF:1;
    unsigned U1RXIF:1;
    unsigned U1TXIF:1;
    unsigned I2C1BIF:1;
    unsigned I2C1SIF:1;
    unsigned I2C1MIF:1;
    unsigned CNAIF:1;
    unsigned CNBIF:1;
    unsigned CNCIF:1;
    unsigned CNDIF:1;
    unsigned CNEIF:1;
    unsigned CNFIF:1;
    unsigned CNGIF:1;
    unsigned CNHIF:1;
    unsigned CNJIF:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIFS3BITS;
sfr atomic volatile typeIFS3BITS IFS3bits absolute 0xBF810070;
sfr volatile typeIFS3BITS IFS3CLRbits absolute 0xBF810074;
sfr volatile typeIFS3BITS IFS3SETbits absolute 0xBF810078;
sfr volatile typeIFS3BITS IFS3INVbits absolute 0xBF81007C;

typedef struct tagIFS4BITS {
union {
  struct {
    unsigned PMPIF:1;
    unsigned PMPEIF:1;
    unsigned CMP1IF:1;
    unsigned CMP2IF:1;
    unsigned USBIF:1;
    unsigned USBDMAIF:1;
    unsigned DMA0IF:1;
    unsigned DMA1IF:1;
    unsigned DMA2IF:1;
    unsigned DMA3IF:1;
    unsigned DMA4IF:1;
    unsigned DMA5IF:1;
    unsigned DMA6IF:1;
    unsigned DMA7IF:1;
    unsigned SPI2EIF:1;
    unsigned SPI2RXIF:1;
    unsigned SPI2TXIF:1;
    unsigned U2EIF:1;
    unsigned U2RXIF:1;
    unsigned U2TXIF:1;
    unsigned I2C2BIF:1;
    unsigned I2C2SIF:1;
    unsigned I2C2MIF:1;
    unsigned CAN1IF:1;
    unsigned CAN2IF:1;
    unsigned ETHIF:1;
    unsigned SPI3EIF:1;
    unsigned SPI3RXIF:1;
    unsigned SPI3TXIF:1;
    unsigned U3EIF:1;
    unsigned U3RXIF:1;
    unsigned U3TXIF:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIFS4BITS;
sfr atomic volatile typeIFS4BITS IFS4bits absolute 0xBF810080;
sfr volatile typeIFS4BITS IFS4CLRbits absolute 0xBF810084;
sfr volatile typeIFS4BITS IFS4SETbits absolute 0xBF810088;
sfr volatile typeIFS4BITS IFS4INVbits absolute 0xBF81008C;

typedef struct tagIFS5BITS {
union {
  struct {
    unsigned I2C3BIF:1;
    unsigned I2C3SIF:1;
    unsigned I2C3MIF:1;
    unsigned SPI4EIF:1;
    unsigned SPI4RXIF:1;
    unsigned SPI4TXIF:1;
    unsigned RTCCIF:1;
    unsigned FCEIF:1;
    unsigned PREIF:1;
    unsigned SQI1IF:1;
    unsigned U4EIF:1;
    unsigned U4RXIF:1;
    unsigned U4TXIF:1;
    unsigned I2C4BIF:1;
    unsigned I2C4SIF:1;
    unsigned I2C4MIF:1;
    unsigned SPI5EIF:1;
    unsigned SPI5RXIF:1;
    unsigned SPI5TXIF:1;
    unsigned U5EIF:1;
    unsigned U5RXIF:1;
    unsigned U5TXIF:1;
    unsigned I2C5BIF:1;
    unsigned I2C5SIF:1;
    unsigned I2C5MIF:1;
    unsigned SPI6IF:1;
    unsigned SPI6RXIF:1;
    unsigned SPI6TX:1;
    unsigned U6EIF:1;
    unsigned U6RXIF:1;
    unsigned U6TXIF:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIFS5BITS;
sfr atomic volatile typeIFS5BITS IFS5bits absolute 0xBF810090;
sfr volatile typeIFS5BITS IFS5CLRbits absolute 0xBF810094;
sfr volatile typeIFS5BITS IFS5SETbits absolute 0xBF810098;
sfr volatile typeIFS5BITS IFS5INVbits absolute 0xBF81009C;

typedef struct tagIEC0BITS {
union {
  struct {
    unsigned CTIE:1;
    unsigned CS0IE:1;
    unsigned CS1IE:1;
    unsigned INT0IE:1;
    unsigned T1IE:1;
    unsigned IC1EIE:1;
    unsigned IC1IE:1;
    unsigned OC1IE:1;
    unsigned INT1IE:1;
    unsigned T2IE:1;
    unsigned IC2EIE:1;
    unsigned IC2IE:1;
    unsigned OC2IE:1;
    unsigned INT2IE:1;
    unsigned T3IE:1;
    unsigned IC3EIE:1;
    unsigned IC3IE:1;
    unsigned OC3IE:1;
    unsigned INT3IE:1;
    unsigned T4IE:1;
    unsigned IC4EIE:1;
    unsigned IC4IE:1;
    unsigned OC4IE:1;
    unsigned INT4IE:1;
    unsigned T5IE:1;
    unsigned IC5EIE:1;
    unsigned IC5IE:1;
    unsigned OC5IE:1;
    unsigned T6IE:1;
    unsigned IC6EIE:1;
    unsigned IC6IE:1;
    unsigned OC6IE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIEC0BITS;
sfr atomic volatile typeIEC0BITS IEC0bits absolute 0xBF8100C0;
sfr volatile typeIEC0BITS IEC0CLRbits absolute 0xBF8100C4;
sfr volatile typeIEC0BITS IEC0SETbits absolute 0xBF8100C8;
sfr volatile typeIEC0BITS IEC0INVbits absolute 0xBF8100CC;

typedef struct tagIEC1BITS {
union {
  struct {
    unsigned T7IE:1;
    unsigned IC7EIE:1;
    unsigned IC7IE:1;
    unsigned OC7IE:1;
    unsigned T8IE:1;
    unsigned IC8EIE:1;
    unsigned IC8IE:1;
    unsigned OC8IE:1;
    unsigned T9IE:1;
    unsigned IC9EIE:1;
    unsigned IC9IE:1;
    unsigned OC9IE:1;
    unsigned AD1IE:1;
    unsigned :1;
    unsigned AD1DC1IE:1;
    unsigned AD1DC2IE:1;
    unsigned AD1DC3IE:1;
    unsigned AD1DC4IE:1;
    unsigned AD1DC5IE:1;
    unsigned AD1DC6IE:1;
    unsigned AD1DF1IE:1;
    unsigned AD1DF2IE:1;
    unsigned AD1DF3IE:1;
    unsigned AD1DF4IE:1;
    unsigned AD1DF5IE:1;
    unsigned AD1DF6IE:1;
    unsigned :1;
    unsigned AD1D0IE:1;
    unsigned AD1D1IE:1;
    unsigned AD1D2IE:1;
    unsigned AD1D3IE:1;
    unsigned AD1D4IE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIEC1BITS;
sfr atomic volatile typeIEC1BITS IEC1bits absolute 0xBF8100D0;
sfr volatile typeIEC1BITS IEC1CLRbits absolute 0xBF8100D4;
sfr volatile typeIEC1BITS IEC1SETbits absolute 0xBF8100D8;
sfr volatile typeIEC1BITS IEC1INVbits absolute 0xBF8100DC;

typedef struct tagIEC2BITS {
union {
  struct {
    unsigned AD1D5IE:1;
    unsigned AD1D6IE:1;
    unsigned AD1D7IE:1;
    unsigned AD1D8IE:1;
    unsigned AD1D9IE:1;
    unsigned AD1D10IE:1;
    unsigned AD1D11IE:1;
    unsigned AD1D12IE:1;
    unsigned AD1D13IE:1;
    unsigned AD1D14IE:1;
    unsigned AD1D15IE:1;
    unsigned AD1D16IE:1;
    unsigned AD1D17IE:1;
    unsigned AD1D18IE:1;
    unsigned AD1D19IE:1;
    unsigned AD1D20IE:1;
    unsigned AD1D21IE:1;
    unsigned AD1D22IE:1;
    unsigned AD1D23IE:1;
    unsigned AD1D24IE:1;
    unsigned AD1D25IE:1;
    unsigned AD1D26IE:1;
    unsigned AD1D27IE:1;
    unsigned AD1D28IE:1;
    unsigned AD1D29IE:1;
    unsigned AD1D30IE:1;
    unsigned AD1D31IE:1;
    unsigned AD1D32IE:1;
    unsigned AD1D33IE:1;
    unsigned AD1D34IE:1;
    unsigned AD1D35IE:1;
    unsigned AD1D36IE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIEC2BITS;
sfr atomic volatile typeIEC2BITS IEC2bits absolute 0xBF8100E0;
sfr volatile typeIEC2BITS IEC2CLRbits absolute 0xBF8100E4;
sfr volatile typeIEC2BITS IEC2SETbits absolute 0xBF8100E8;
sfr volatile typeIEC2BITS IEC2INVbits absolute 0xBF8100EC;

typedef struct tagIEC3BITS {
union {
  struct {
    unsigned AD1D37IE:1;
    unsigned AD1D38IE:1;
    unsigned AD1D39IE:1;
    unsigned AD1D40IE:1;
    unsigned AD1D41IE:1;
    unsigned AD1D42IE:1;
    unsigned AD1D43IE:1;
    unsigned AD1D44IE:1;
    unsigned CPCIE:1;
    unsigned CFDCIE:1;
    unsigned SBIE:1;
    unsigned :2;
    unsigned SPI1EIE:1;
    unsigned SPI1RXIE:1;
    unsigned SPI1TXIE:1;
    unsigned U1EIE:1;
    unsigned U1RXIE:1;
    unsigned U1TXIE:1;
    unsigned I2C1BIE:1;
    unsigned I2C1SIE:1;
    unsigned I2C1MIE:1;
    unsigned CNAIE:1;
    unsigned CNBIE:1;
    unsigned CNCIE:1;
    unsigned CNDIE:1;
    unsigned CNEIE:1;
    unsigned CNFIE:1;
    unsigned CNGIE:1;
    unsigned CNHIE:1;
    unsigned CNJIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIEC3BITS;
sfr atomic volatile typeIEC3BITS IEC3bits absolute 0xBF8100F0;
sfr volatile typeIEC3BITS IEC3CLRbits absolute 0xBF8100F4;
sfr volatile typeIEC3BITS IEC3SETbits absolute 0xBF8100F8;
sfr volatile typeIEC3BITS IEC3INVbits absolute 0xBF8100FC;

typedef struct tagIEC4BITS {
union {
  struct {
    unsigned PMPIE:1;
    unsigned PMPEIE:1;
    unsigned CMP1IE:1;
    unsigned CMP2IE:1;
    unsigned USBIE:1;
    unsigned USBDMAIE:1;
    unsigned DMA0IE:1;
    unsigned DMA1IE:1;
    unsigned DMA2IE:1;
    unsigned DMA3IE:1;
    unsigned DMA4IE:1;
    unsigned DMA5IE:1;
    unsigned DMA6IE:1;
    unsigned DMA7IE:1;
    unsigned SPI2EIE:1;
    unsigned SPI2RXIE:1;
    unsigned SPI2TXIE:1;
    unsigned U2EIE:1;
    unsigned U2RXIE:1;
    unsigned U2TXIE:1;
    unsigned I2C2BIE:1;
    unsigned I2C2SIE:1;
    unsigned I2C2MIE:1;
    unsigned CAN1IE:1;
    unsigned CAN2IE:1;
    unsigned ETHIE:1;
    unsigned SPI3EIE:1;
    unsigned SPI3RXIE:1;
    unsigned SPI3TXIE:1;
    unsigned U3EIE:1;
    unsigned U3RXIE:1;
    unsigned U3TXIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIEC4BITS;
sfr atomic volatile typeIEC4BITS IEC4bits absolute 0xBF810100;
sfr volatile typeIEC4BITS IEC4CLRbits absolute 0xBF810104;
sfr volatile typeIEC4BITS IEC4SETbits absolute 0xBF810108;
sfr volatile typeIEC4BITS IEC4INVbits absolute 0xBF81010C;

typedef struct tagIEC5BITS {
union {
  struct {
    unsigned I2C3BIE:1;
    unsigned I2C3SIE:1;
    unsigned I2C3MIE:1;
    unsigned SPI4EIE:1;
    unsigned SPI4RXIE:1;
    unsigned SPI4TXIE:1;
    unsigned RTCCIE:1;
    unsigned FCEIE:1;
    unsigned PREIE:1;
    unsigned SQI1IE:1;
    unsigned U4EIE:1;
    unsigned U4RXIE:1;
    unsigned U4TXIE:1;
    unsigned I2C4BIE:1;
    unsigned I2C4SIE:1;
    unsigned I2C4MIE:1;
    unsigned SPI5EIE:1;
    unsigned SPI5RXIE:1;
    unsigned SPI5TXIE:1;
    unsigned U5EIE:1;
    unsigned U5RXIE:1;
    unsigned U5TXIE:1;
    unsigned I2C5BIE:1;
    unsigned I2C5SIE:1;
    unsigned I2C5MIE:1;
    unsigned SPI6IE:1;
    unsigned SPI6RXIE:1;
    unsigned SPI6TXIE:1;
    unsigned U6EIE:1;
    unsigned U6RXIE:1;
    unsigned U6TXIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIEC5BITS;
sfr atomic volatile typeIEC5BITS IEC5bits absolute 0xBF810110;
sfr volatile typeIEC5BITS IEC5CLRbits absolute 0xBF810114;
sfr volatile typeIEC5BITS IEC5SETbits absolute 0xBF810118;
sfr volatile typeIEC5BITS IEC5INVbits absolute 0xBF81011C;

typedef struct tagIPC0BITS {
union {
  struct {
    unsigned CTIS:2;
    unsigned CTIP:3;
    unsigned :3;
    unsigned CS0IS:2;
    unsigned CS0IP:3;
    unsigned :3;
    unsigned CS1IS:2;
    unsigned CS1IP:3;
    unsigned :3;
    unsigned INT0IS:2;
    unsigned INT0IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC0BITS;
sfr atomic volatile typeIPC0BITS IPC0bits absolute 0xBF810140;
sfr volatile typeIPC0BITS IPC0CLRbits absolute 0xBF810144;
sfr volatile typeIPC0BITS IPC0SETbits absolute 0xBF810148;
sfr volatile typeIPC0BITS IPC0INVbits absolute 0xBF81014C;

typedef struct tagIPC1BITS {
union {
  struct {
    unsigned T1IS:2;
    unsigned T1IP:3;
    unsigned :3;
    unsigned IC1EIS:2;
    unsigned IC1EIP:3;
    unsigned :3;
    unsigned IC1IS:2;
    unsigned IC1IP:3;
    unsigned :3;
    unsigned OC1IS:2;
    unsigned OC1IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC1BITS;
sfr atomic volatile typeIPC1BITS IPC1bits absolute 0xBF810150;
sfr volatile typeIPC1BITS IPC1CLRbits absolute 0xBF810154;
sfr volatile typeIPC1BITS IPC1SETbits absolute 0xBF810158;
sfr volatile typeIPC1BITS IPC1INVbits absolute 0xBF81015C;

typedef struct tagIPC2BITS {
union {
  struct {
    unsigned INT1IS:2;
    unsigned INT1IP:3;
    unsigned :3;
    unsigned T2IS:2;
    unsigned T2IP:3;
    unsigned :3;
    unsigned IC2EIS:2;
    unsigned IC2EIP:3;
    unsigned :3;
    unsigned IC2IS:2;
    unsigned IC2IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC2BITS;
sfr atomic volatile typeIPC2BITS IPC2bits absolute 0xBF810160;
sfr volatile typeIPC2BITS IPC2CLRbits absolute 0xBF810164;
sfr volatile typeIPC2BITS IPC2SETbits absolute 0xBF810168;
sfr volatile typeIPC2BITS IPC2INVbits absolute 0xBF81016C;

typedef struct tagIPC3BITS {
union {
  struct {
    unsigned OC2IS:2;
    unsigned OC2IP:3;
    unsigned :3;
    unsigned INT2IS:2;
    unsigned INT2IP:3;
    unsigned :3;
    unsigned T3IS:2;
    unsigned T3IP:3;
    unsigned :3;
    unsigned IC3EIS:2;
    unsigned IC3EIP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC3BITS;
sfr atomic volatile typeIPC3BITS IPC3bits absolute 0xBF810170;
sfr volatile typeIPC3BITS IPC3CLRbits absolute 0xBF810174;
sfr volatile typeIPC3BITS IPC3SETbits absolute 0xBF810178;
sfr volatile typeIPC3BITS IPC3INVbits absolute 0xBF81017C;

typedef struct tagIPC4BITS {
union {
  struct {
    unsigned IC3IS:2;
    unsigned IC3IP:3;
    unsigned :3;
    unsigned OC3IS:2;
    unsigned OC3IP:3;
    unsigned :3;
    unsigned INT3IS:2;
    unsigned INT3IP:3;
    unsigned :3;
    unsigned T4IS:2;
    unsigned T4IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC4BITS;
sfr atomic volatile typeIPC4BITS IPC4bits absolute 0xBF810180;
sfr volatile typeIPC4BITS IPC4CLRbits absolute 0xBF810184;
sfr volatile typeIPC4BITS IPC4SETbits absolute 0xBF810188;
sfr volatile typeIPC4BITS IPC4INVbits absolute 0xBF81018C;

typedef struct tagIPC5BITS {
union {
  struct {
    unsigned IC4EIS:2;
    unsigned IC4EIP:3;
    unsigned :3;
    unsigned IC4IS:2;
    unsigned IC4IP:3;
    unsigned :3;
    unsigned OC4IS:2;
    unsigned OC4IP:3;
    unsigned :3;
    unsigned INT4IS:2;
    unsigned INT4IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC5BITS;
sfr atomic volatile typeIPC5BITS IPC5bits absolute 0xBF810190;
sfr volatile typeIPC5BITS IPC5CLRbits absolute 0xBF810194;
sfr volatile typeIPC5BITS IPC5SETbits absolute 0xBF810198;
sfr volatile typeIPC5BITS IPC5INVbits absolute 0xBF81019C;

typedef struct tagIPC6BITS {
union {
  struct {
    unsigned T5IS:2;
    unsigned T5IP:3;
    unsigned :3;
    unsigned IC5EIS:2;
    unsigned IC5EIP:3;
    unsigned :3;
    unsigned IC5IS:2;
    unsigned IC5IP:3;
    unsigned :3;
    unsigned OC5IS:2;
    unsigned OC5IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC6BITS;
sfr atomic volatile typeIPC6BITS IPC6bits absolute 0xBF8101A0;
sfr volatile typeIPC6BITS IPC6CLRbits absolute 0xBF8101A4;
sfr volatile typeIPC6BITS IPC6SETbits absolute 0xBF8101A8;
sfr volatile typeIPC6BITS IPC6INVbits absolute 0xBF8101AC;

typedef struct tagIPC7BITS {
union {
  struct {
    unsigned T6IS:2;
    unsigned T6IP:3;
    unsigned :3;
    unsigned IC6EIS:2;
    unsigned IC6EIP:3;
    unsigned :3;
    unsigned IC6IS:2;
    unsigned IC6IP:3;
    unsigned :3;
    unsigned OC6IS:2;
    unsigned OC6IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC7BITS;
sfr atomic volatile typeIPC7BITS IPC7bits absolute 0xBF8101B0;
sfr volatile typeIPC7BITS IPC7CLRbits absolute 0xBF8101B4;
sfr volatile typeIPC7BITS IPC7SETbits absolute 0xBF8101B8;
sfr volatile typeIPC7BITS IPC7INVbits absolute 0xBF8101BC;

typedef struct tagIPC8BITS {
union {
  struct {
    unsigned T7IS:2;
    unsigned T7IP:3;
    unsigned :3;
    unsigned IC7EIS:2;
    unsigned IC7EIP:3;
    unsigned :3;
    unsigned IC7IS:2;
    unsigned IC7IP:3;
    unsigned :3;
    unsigned OC7IS:2;
    unsigned OC7IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC8BITS;
sfr atomic volatile typeIPC8BITS IPC8bits absolute 0xBF8101C0;
sfr volatile typeIPC8BITS IPC8CLRbits absolute 0xBF8101C4;
sfr volatile typeIPC8BITS IPC8SETbits absolute 0xBF8101C8;
sfr volatile typeIPC8BITS IPC8INVbits absolute 0xBF8101CC;

typedef struct tagIPC9BITS {
union {
  struct {
    unsigned T8IS:2;
    unsigned T8IP:3;
    unsigned :3;
    unsigned IC8EIS:2;
    unsigned IC8EIP:3;
    unsigned :3;
    unsigned IC8IS:2;
    unsigned IC8IP:3;
    unsigned :3;
    unsigned OC8IS:2;
    unsigned OC8IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC9BITS;
sfr atomic volatile typeIPC9BITS IPC9bits absolute 0xBF8101D0;
sfr volatile typeIPC9BITS IPC9CLRbits absolute 0xBF8101D4;
sfr volatile typeIPC9BITS IPC9SETbits absolute 0xBF8101D8;
sfr volatile typeIPC9BITS IPC9INVbits absolute 0xBF8101DC;

typedef struct tagIPC10BITS {
union {
  struct {
    unsigned T9IS:2;
    unsigned T9IP:3;
    unsigned :3;
    unsigned IC9EIS:2;
    unsigned IC9EIP:3;
    unsigned :3;
    unsigned IC9IS:2;
    unsigned IC9IP:3;
    unsigned :3;
    unsigned OC9IS:2;
    unsigned OC9IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC10BITS;
sfr atomic volatile typeIPC10BITS IPC10bits absolute 0xBF8101E0;
sfr volatile typeIPC10BITS IPC10CLRbits absolute 0xBF8101E4;
sfr volatile typeIPC10BITS IPC10SETbits absolute 0xBF8101E8;
sfr volatile typeIPC10BITS IPC10INVbits absolute 0xBF8101EC;

typedef struct tagIPC11BITS {
union {
  struct {
    unsigned AD1IS:2;
    unsigned AD1IP:3;
    unsigned :11;
    unsigned AD1DC1IS:2;
    unsigned AD1DC1IP:3;
    unsigned :3;
    unsigned AD1DC2IS:2;
    unsigned AD1DC2IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC11BITS;
sfr atomic volatile typeIPC11BITS IPC11bits absolute 0xBF8101F0;
sfr volatile typeIPC11BITS IPC11CLRbits absolute 0xBF8101F4;
sfr volatile typeIPC11BITS IPC11SETbits absolute 0xBF8101F8;
sfr volatile typeIPC11BITS IPC11INVbits absolute 0xBF8101FC;

typedef struct tagIPC12BITS {
union {
  struct {
    unsigned AD1DC3IS:2;
    unsigned AD1DC3IP:3;
    unsigned :3;
    unsigned AD1DC4IS:2;
    unsigned AD1DC4IP:3;
    unsigned :3;
    unsigned AD1DC5IS:2;
    unsigned AD1DC5IP:3;
    unsigned :3;
    unsigned AD1DC6IS:2;
    unsigned AD1DC6IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC12BITS;
sfr atomic volatile typeIPC12BITS IPC12bits absolute 0xBF810200;
sfr volatile typeIPC12BITS IPC12CLRbits absolute 0xBF810204;
sfr volatile typeIPC12BITS IPC12SETbits absolute 0xBF810208;
sfr volatile typeIPC12BITS IPC12INVbits absolute 0xBF81020C;

typedef struct tagIPC13BITS {
union {
  struct {
    unsigned AD1DF1IS:2;
    unsigned AD1DF1IP:3;
    unsigned :3;
    unsigned AD1DF2IS:2;
    unsigned AD1DF2IP:3;
    unsigned :3;
    unsigned AD1DF3IS:2;
    unsigned AD1DF3IP:3;
    unsigned :3;
    unsigned AD1DF4IS:2;
    unsigned AD1DF4IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC13BITS;
sfr atomic volatile typeIPC13BITS IPC13bits absolute 0xBF810210;
sfr volatile typeIPC13BITS IPC13CLRbits absolute 0xBF810214;
sfr volatile typeIPC13BITS IPC13SETbits absolute 0xBF810218;
sfr volatile typeIPC13BITS IPC13INVbits absolute 0xBF81021C;

typedef struct tagIPC14BITS {
union {
  struct {
    unsigned AD1DF5IS:2;
    unsigned AD1DF5IP:3;
    unsigned :3;
    unsigned AD1DF6IS:2;
    unsigned AD1DF6IP:3;
    unsigned :11;
    unsigned AD1D0IS:2;
    unsigned AD1D0IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC14BITS;
sfr atomic volatile typeIPC14BITS IPC14bits absolute 0xBF810220;
sfr volatile typeIPC14BITS IPC14CLRbits absolute 0xBF810224;
sfr volatile typeIPC14BITS IPC14SETbits absolute 0xBF810228;
sfr volatile typeIPC14BITS IPC14INVbits absolute 0xBF81022C;

typedef struct tagIPC15BITS {
union {
  struct {
    unsigned AD1D1IS:2;
    unsigned AD1D1IP:3;
    unsigned :3;
    unsigned AD1D2IS:2;
    unsigned AD1D2IP:3;
    unsigned :3;
    unsigned AD1D3IS:2;
    unsigned AD1D3IP:3;
    unsigned :3;
    unsigned AD1D4IS:2;
    unsigned AD1D4IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC15BITS;
sfr atomic volatile typeIPC15BITS IPC15bits absolute 0xBF810230;
sfr volatile typeIPC15BITS IPC15CLRbits absolute 0xBF810234;
sfr volatile typeIPC15BITS IPC15SETbits absolute 0xBF810238;
sfr volatile typeIPC15BITS IPC15INVbits absolute 0xBF81023C;

typedef struct tagIPC16BITS {
union {
  struct {
    unsigned AD1D5IS:2;
    unsigned AD1D5IP:3;
    unsigned :3;
    unsigned AD1D6IS:2;
    unsigned AD1D6IP:3;
    unsigned :3;
    unsigned AD1D7IS:2;
    unsigned AD1D7IP:3;
    unsigned :3;
    unsigned AD1D8IS:2;
    unsigned AD1D8IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC16BITS;
sfr atomic volatile typeIPC16BITS IPC16bits absolute 0xBF810240;
sfr volatile typeIPC16BITS IPC16CLRbits absolute 0xBF810244;
sfr volatile typeIPC16BITS IPC16SETbits absolute 0xBF810248;
sfr volatile typeIPC16BITS IPC16INVbits absolute 0xBF81024C;

typedef struct tagIPC17BITS {
union {
  struct {
    unsigned AD1D9IS:2;
    unsigned AD1D9IP:3;
    unsigned :3;
    unsigned AD1D10IS:2;
    unsigned AD1D10IP:3;
    unsigned :3;
    unsigned AD1D11IS:2;
    unsigned AD1D11IP:3;
    unsigned :3;
    unsigned AD1D12IS:2;
    unsigned AD1D12IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC17BITS;
sfr atomic volatile typeIPC17BITS IPC17bits absolute 0xBF810250;
sfr volatile typeIPC17BITS IPC17CLRbits absolute 0xBF810254;
sfr volatile typeIPC17BITS IPC17SETbits absolute 0xBF810258;
sfr volatile typeIPC17BITS IPC17INVbits absolute 0xBF81025C;

typedef struct tagIPC18BITS {
union {
  struct {
    unsigned AD1D13IS:2;
    unsigned AD1D13IP:3;
    unsigned :3;
    unsigned AD1D14IS:2;
    unsigned AD1D14IP:3;
    unsigned :3;
    unsigned AD1D15IS:2;
    unsigned AD1D15IP:3;
    unsigned :3;
    unsigned AD1D16IS:2;
    unsigned AD1D16IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC18BITS;
sfr atomic volatile typeIPC18BITS IPC18bits absolute 0xBF810260;
sfr volatile typeIPC18BITS IPC18CLRbits absolute 0xBF810264;
sfr volatile typeIPC18BITS IPC18SETbits absolute 0xBF810268;
sfr volatile typeIPC18BITS IPC18INVbits absolute 0xBF81026C;

typedef struct tagIPC19BITS {
union {
  struct {
    unsigned AD1D17IS:2;
    unsigned AD1D17IP:3;
    unsigned :3;
    unsigned AD1D18IS:2;
    unsigned AD1D18IP:3;
    unsigned :3;
    unsigned AD1D19IS:2;
    unsigned AD1D19IP:3;
    unsigned :3;
    unsigned AD1D20IS:2;
    unsigned AD1D20IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC19BITS;
sfr atomic volatile typeIPC19BITS IPC19bits absolute 0xBF810270;
sfr volatile typeIPC19BITS IPC19CLRbits absolute 0xBF810274;
sfr volatile typeIPC19BITS IPC19SETbits absolute 0xBF810278;
sfr volatile typeIPC19BITS IPC19INVbits absolute 0xBF81027C;

typedef struct tagIPC20BITS {
union {
  struct {
    unsigned AD1D21IS:2;
    unsigned AD1D21IP:3;
    unsigned :3;
    unsigned AD1D22IS:2;
    unsigned AD1D22IP:3;
    unsigned :3;
    unsigned AD1D23IS:2;
    unsigned AD1D23IP:3;
    unsigned :3;
    unsigned AD1D24IS:2;
    unsigned AD1D24IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC20BITS;
sfr atomic volatile typeIPC20BITS IPC20bits absolute 0xBF810280;
sfr volatile typeIPC20BITS IPC20CLRbits absolute 0xBF810284;
sfr volatile typeIPC20BITS IPC20SETbits absolute 0xBF810288;
sfr volatile typeIPC20BITS IPC20INVbits absolute 0xBF81028C;

typedef struct tagIPC21BITS {
union {
  struct {
    unsigned AD1D25IS:2;
    unsigned AD1D25IP:3;
    unsigned :3;
    unsigned AD1D26IS:2;
    unsigned AD1D26IP:3;
    unsigned :3;
    unsigned AD1D27IS:2;
    unsigned AD1D27IP:3;
    unsigned :3;
    unsigned AD1D28IS:2;
    unsigned AD1D28IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC21BITS;
sfr atomic volatile typeIPC21BITS IPC21bits absolute 0xBF810290;
sfr volatile typeIPC21BITS IPC21CLRbits absolute 0xBF810294;
sfr volatile typeIPC21BITS IPC21SETbits absolute 0xBF810298;
sfr volatile typeIPC21BITS IPC21INVbits absolute 0xBF81029C;

typedef struct tagIPC22BITS {
union {
  struct {
    unsigned AD1D29IS:2;
    unsigned AD1D29IP:3;
    unsigned :3;
    unsigned AD1D30IS:2;
    unsigned AD1D30IP:3;
    unsigned :3;
    unsigned AD1D31IS:2;
    unsigned AD1D31IP:3;
    unsigned :3;
    unsigned AD1D32IS:2;
    unsigned AD1D32IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC22BITS;
sfr atomic volatile typeIPC22BITS IPC22bits absolute 0xBF8102A0;
sfr volatile typeIPC22BITS IPC22CLRbits absolute 0xBF8102A4;
sfr volatile typeIPC22BITS IPC22SETbits absolute 0xBF8102A8;
sfr volatile typeIPC22BITS IPC22INVbits absolute 0xBF8102AC;

typedef struct tagIPC23BITS {
union {
  struct {
    unsigned AD1D33IS:2;
    unsigned AD1D33IP:3;
    unsigned :3;
    unsigned AD1D34IS:2;
    unsigned AD1D34IP:3;
    unsigned :3;
    unsigned AD1D35IS:2;
    unsigned AD1D35IP:3;
    unsigned :3;
    unsigned AD1D36IS:2;
    unsigned AD1D36IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC23BITS;
sfr atomic volatile typeIPC23BITS IPC23bits absolute 0xBF8102B0;
sfr volatile typeIPC23BITS IPC23CLRbits absolute 0xBF8102B4;
sfr volatile typeIPC23BITS IPC23SETbits absolute 0xBF8102B8;
sfr volatile typeIPC23BITS IPC23INVbits absolute 0xBF8102BC;

typedef struct tagIPC24BITS {
union {
  struct {
    unsigned AD1D37IS:2;
    unsigned AD1D37IP:3;
    unsigned :3;
    unsigned AD1D38IS:2;
    unsigned AD1D38IP:3;
    unsigned :3;
    unsigned AD1D39IS:2;
    unsigned AD1D39IP:3;
    unsigned :3;
    unsigned AD1D40IS:2;
    unsigned AD1D40IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC24BITS;
sfr atomic volatile typeIPC24BITS IPC24bits absolute 0xBF8102C0;
sfr volatile typeIPC24BITS IPC24CLRbits absolute 0xBF8102C4;
sfr volatile typeIPC24BITS IPC24SETbits absolute 0xBF8102C8;
sfr volatile typeIPC24BITS IPC24INVbits absolute 0xBF8102CC;

typedef struct tagIPC25BITS {
union {
  struct {
    unsigned AD1D41IS:2;
    unsigned AD1D41IP:3;
    unsigned :3;
    unsigned AD1D42IS:2;
    unsigned AD1D42IP:3;
    unsigned :3;
    unsigned AD1D43IS:2;
    unsigned AD1D43IP:3;
    unsigned :3;
    unsigned AD1D44IS:2;
    unsigned AD1D44IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC25BITS;
sfr atomic volatile typeIPC25BITS IPC25bits absolute 0xBF8102D0;
sfr volatile typeIPC25BITS IPC25CLRbits absolute 0xBF8102D4;
sfr volatile typeIPC25BITS IPC25SETbits absolute 0xBF8102D8;
sfr volatile typeIPC25BITS IPC25INVbits absolute 0xBF8102DC;

typedef struct tagIPC26BITS {
union {
  struct {
    unsigned CPCIS:2;
    unsigned CPCIP:3;
    unsigned :3;
    unsigned CFDCIS:2;
    unsigned CFDCIP:3;
    unsigned :3;
    unsigned SBIS:2;
    unsigned SBIP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC26BITS;
sfr atomic volatile typeIPC26BITS IPC26bits absolute 0xBF8102E0;
sfr volatile typeIPC26BITS IPC26CLRbits absolute 0xBF8102E4;
sfr volatile typeIPC26BITS IPC26SETbits absolute 0xBF8102E8;
sfr volatile typeIPC26BITS IPC26INVbits absolute 0xBF8102EC;

typedef struct tagIPC27BITS {
union {
  struct {
    unsigned :8;
    unsigned SPI1EIS:2;
    unsigned SPI1EIP:3;
    unsigned :3;
    unsigned SPI1RXIS:2;
    unsigned SPI1RXIP:3;
    unsigned :3;
    unsigned SPI1TXIS:2;
    unsigned SPI1TXIP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC27BITS;
sfr atomic volatile typeIPC27BITS IPC27bits absolute 0xBF8102F0;
sfr volatile typeIPC27BITS IPC27CLRbits absolute 0xBF8102F4;
sfr volatile typeIPC27BITS IPC27SETbits absolute 0xBF8102F8;
sfr volatile typeIPC27BITS IPC27INVbits absolute 0xBF8102FC;

typedef struct tagIPC28BITS {
union {
  struct {
    unsigned U1EIS:2;
    unsigned U1EIP:3;
    unsigned :3;
    unsigned U1RXIS:2;
    unsigned U1RXIP:3;
    unsigned :3;
    unsigned U1TXIS:2;
    unsigned U1TXIP:3;
    unsigned :3;
    unsigned I2C1BIS:2;
    unsigned I2C1BIP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC28BITS;
sfr atomic volatile typeIPC28BITS IPC28bits absolute 0xBF810300;
sfr volatile typeIPC28BITS IPC28CLRbits absolute 0xBF810304;
sfr volatile typeIPC28BITS IPC28SETbits absolute 0xBF810308;
sfr volatile typeIPC28BITS IPC28INVbits absolute 0xBF81030C;

typedef struct tagIPC29BITS {
union {
  struct {
    unsigned I2C1SIS:2;
    unsigned I2C1SIP:3;
    unsigned :3;
    unsigned I2C1MIS:2;
    unsigned I2C1MIP:3;
    unsigned :3;
    unsigned CNAIS:2;
    unsigned CNAIP:3;
    unsigned :3;
    unsigned CNBIS:2;
    unsigned CNBIP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC29BITS;
sfr atomic volatile typeIPC29BITS IPC29bits absolute 0xBF810310;
sfr volatile typeIPC29BITS IPC29CLRbits absolute 0xBF810314;
sfr volatile typeIPC29BITS IPC29SETbits absolute 0xBF810318;
sfr volatile typeIPC29BITS IPC29INVbits absolute 0xBF81031C;

typedef struct tagIPC30BITS {
union {
  struct {
    unsigned CNCIS:2;
    unsigned CNCIP:3;
    unsigned :3;
    unsigned CNDIS:2;
    unsigned CNDIP:3;
    unsigned :3;
    unsigned CNEIS:2;
    unsigned CNEIP:3;
    unsigned :3;
    unsigned CNFIS:2;
    unsigned CNFIP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC30BITS;
sfr atomic volatile typeIPC30BITS IPC30bits absolute 0xBF810320;
sfr volatile typeIPC30BITS IPC30CLRbits absolute 0xBF810324;
sfr volatile typeIPC30BITS IPC30SETbits absolute 0xBF810328;
sfr volatile typeIPC30BITS IPC30INVbits absolute 0xBF81032C;

typedef struct tagIPC31BITS {
union {
  struct {
    unsigned CNGIS:2;
    unsigned CNGIP:3;
    unsigned :3;
    unsigned CNHIS:2;
    unsigned CNHIP:3;
    unsigned :3;
    unsigned CNJIS:2;
    unsigned CNJIP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC31BITS;
sfr atomic volatile typeIPC31BITS IPC31bits absolute 0xBF810330;
sfr volatile typeIPC31BITS IPC31CLRbits absolute 0xBF810334;
sfr volatile typeIPC31BITS IPC31SETbits absolute 0xBF810338;
sfr volatile typeIPC31BITS IPC31INVbits absolute 0xBF81033C;

typedef struct tagIPC32BITS {
union {
  struct {
    unsigned PMPIS:2;
    unsigned PMPIP:3;
    unsigned :3;
    unsigned PMPEIS:2;
    unsigned PMPEIP:3;
    unsigned :3;
    unsigned CMP1IS:2;
    unsigned CMP1IP:3;
    unsigned :3;
    unsigned CMP2IS:2;
    unsigned CMP2IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC32BITS;
sfr atomic volatile typeIPC32BITS IPC32bits absolute 0xBF810340;
sfr volatile typeIPC32BITS IPC32CLRbits absolute 0xBF810344;
sfr volatile typeIPC32BITS IPC32SETbits absolute 0xBF810348;
sfr volatile typeIPC32BITS IPC32INVbits absolute 0xBF81034C;

typedef struct tagIPC33BITS {
union {
  struct {
    unsigned USBIS:2;
    unsigned USBIP:3;
    unsigned :3;
    unsigned USBDMAIS:2;
    unsigned USBDMAIP:3;
    unsigned :3;
    unsigned DMA0IS:2;
    unsigned DMA0IP:3;
    unsigned :3;
    unsigned DMA1IS:2;
    unsigned DMA1IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC33BITS;
sfr atomic volatile typeIPC33BITS IPC33bits absolute 0xBF810350;
sfr volatile typeIPC33BITS IPC33CLRbits absolute 0xBF810354;
sfr volatile typeIPC33BITS IPC33SETbits absolute 0xBF810358;
sfr volatile typeIPC33BITS IPC33INVbits absolute 0xBF81035C;

typedef struct tagIPC34BITS {
union {
  struct {
    unsigned DMA2IS:2;
    unsigned DMA2IP:3;
    unsigned :3;
    unsigned DMA3IS:2;
    unsigned DMA3IP:3;
    unsigned :3;
    unsigned DMA4IS:2;
    unsigned DMA4IP:3;
    unsigned :3;
    unsigned DMA5IS:2;
    unsigned DMA5IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC34BITS;
sfr atomic volatile typeIPC34BITS IPC34bits absolute 0xBF810360;
sfr volatile typeIPC34BITS IPC34CLRbits absolute 0xBF810364;
sfr volatile typeIPC34BITS IPC34SETbits absolute 0xBF810368;
sfr volatile typeIPC34BITS IPC34INVbits absolute 0xBF81036C;

typedef struct tagIPC35BITS {
union {
  struct {
    unsigned DMA6IS:2;
    unsigned DMA6IP:3;
    unsigned :3;
    unsigned DMA7IS:2;
    unsigned DMA7IP:3;
    unsigned :3;
    unsigned SPI2EIS:2;
    unsigned SPI2EIP:3;
    unsigned :3;
    unsigned SPI2RXIS:2;
    unsigned SPI2RXIP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC35BITS;
sfr atomic volatile typeIPC35BITS IPC35bits absolute 0xBF810370;
sfr volatile typeIPC35BITS IPC35CLRbits absolute 0xBF810374;
sfr volatile typeIPC35BITS IPC35SETbits absolute 0xBF810378;
sfr volatile typeIPC35BITS IPC35INVbits absolute 0xBF81037C;

typedef struct tagIPC36BITS {
union {
  struct {
    unsigned SPI2TXIS:2;
    unsigned SPI2TXIP:3;
    unsigned :3;
    unsigned U2EIS:2;
    unsigned U2EIP:3;
    unsigned :3;
    unsigned U2RXIS:2;
    unsigned U2RXIP:3;
    unsigned :3;
    unsigned U2TXIS:2;
    unsigned U2TXIP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC36BITS;
sfr atomic volatile typeIPC36BITS IPC36bits absolute 0xBF810380;
sfr volatile typeIPC36BITS IPC36CLRbits absolute 0xBF810384;
sfr volatile typeIPC36BITS IPC36SETbits absolute 0xBF810388;
sfr volatile typeIPC36BITS IPC36INVbits absolute 0xBF81038C;

typedef struct tagIPC37BITS {
union {
  struct {
    unsigned I2C2BIS:2;
    unsigned I2C2BIP:3;
    unsigned :3;
    unsigned I2C2SIS:2;
    unsigned I2C2SIP:3;
    unsigned :3;
    unsigned I2C2MIS:2;
    unsigned I2C2MIP:3;
    unsigned :3;
    unsigned CAN1IS:2;
    unsigned CAN1IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC37BITS;
sfr atomic volatile typeIPC37BITS IPC37bits absolute 0xBF810390;
sfr volatile typeIPC37BITS IPC37CLRbits absolute 0xBF810394;
sfr volatile typeIPC37BITS IPC37SETbits absolute 0xBF810398;
sfr volatile typeIPC37BITS IPC37INVbits absolute 0xBF81039C;

typedef struct tagIPC38BITS {
union {
  struct {
    unsigned CAN2IS:2;
    unsigned CAN2IP:3;
    unsigned :3;
    unsigned ETHIS:2;
    unsigned ETHIP:3;
    unsigned :3;
    unsigned SPI3EIS:2;
    unsigned SPI3EIP:3;
    unsigned :3;
    unsigned SPI3RXIS:2;
    unsigned SPI3RXIP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC38BITS;
sfr atomic volatile typeIPC38BITS IPC38bits absolute 0xBF8103A0;
sfr volatile typeIPC38BITS IPC38CLRbits absolute 0xBF8103A4;
sfr volatile typeIPC38BITS IPC38SETbits absolute 0xBF8103A8;
sfr volatile typeIPC38BITS IPC38INVbits absolute 0xBF8103AC;

typedef struct tagIPC39BITS {
union {
  struct {
    unsigned SPI3TXIS:2;
    unsigned SPI3TXIP:3;
    unsigned :3;
    unsigned U3EIS:2;
    unsigned U3EIP:3;
    unsigned :3;
    unsigned U3RXIS:2;
    unsigned U3RXIP:3;
    unsigned :3;
    unsigned U3TXIS:2;
    unsigned U3TXIP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC39BITS;
sfr atomic volatile typeIPC39BITS IPC39bits absolute 0xBF8103B0;
sfr volatile typeIPC39BITS IPC39CLRbits absolute 0xBF8103B4;
sfr volatile typeIPC39BITS IPC39SETbits absolute 0xBF8103B8;
sfr volatile typeIPC39BITS IPC39INVbits absolute 0xBF8103BC;

typedef struct tagIPC40BITS {
union {
  struct {
    unsigned I2C3BIS:2;
    unsigned I2C3BIP:3;
    unsigned :3;
    unsigned I2C3SIS:2;
    unsigned I2C3SIP:3;
    unsigned :3;
    unsigned I2C3MIS:2;
    unsigned I2C3MIP:3;
    unsigned :3;
    unsigned SPI4EIS:2;
    unsigned SPI4EIP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC40BITS;
sfr atomic volatile typeIPC40BITS IPC40bits absolute 0xBF8103C0;
sfr volatile typeIPC40BITS IPC40CLRbits absolute 0xBF8103C4;
sfr volatile typeIPC40BITS IPC40SETbits absolute 0xBF8103C8;
sfr volatile typeIPC40BITS IPC40INVbits absolute 0xBF8103CC;

typedef struct tagIPC41BITS {
union {
  struct {
    unsigned SPI4RXIS:2;
    unsigned SPI4RXIP:3;
    unsigned :3;
    unsigned SPI4TXIS:2;
    unsigned SPI4TXIP:3;
    unsigned :3;
    unsigned RTCCIS:2;
    unsigned RTCCIP:3;
    unsigned :3;
    unsigned FCEIS:2;
    unsigned FCEIP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC41BITS;
sfr atomic volatile typeIPC41BITS IPC41bits absolute 0xBF8103D0;
sfr volatile typeIPC41BITS IPC41CLRbits absolute 0xBF8103D4;
sfr volatile typeIPC41BITS IPC41SETbits absolute 0xBF8103D8;
sfr volatile typeIPC41BITS IPC41INVbits absolute 0xBF8103DC;

typedef struct tagIPC42BITS {
union {
  struct {
    unsigned PREIS:2;
    unsigned PREIP:3;
    unsigned :3;
    unsigned SQI1IS:2;
    unsigned SQI1IP:3;
    unsigned :3;
    unsigned U4EIS:2;
    unsigned U4EIP:3;
    unsigned :3;
    unsigned U4RXIS:2;
    unsigned U4RXIP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC42BITS;
sfr atomic volatile typeIPC42BITS IPC42bits absolute 0xBF8103E0;
sfr volatile typeIPC42BITS IPC42CLRbits absolute 0xBF8103E4;
sfr volatile typeIPC42BITS IPC42SETbits absolute 0xBF8103E8;
sfr volatile typeIPC42BITS IPC42INVbits absolute 0xBF8103EC;

typedef struct tagIPC43BITS {
union {
  struct {
    unsigned U4TXIS:2;
    unsigned U4TXIP:3;
    unsigned :3;
    unsigned I2C4BIS:2;
    unsigned I2C4BIP:3;
    unsigned :3;
    unsigned I2C4SIS:2;
    unsigned I2C4SIP:3;
    unsigned :3;
    unsigned I2C4MIS:2;
    unsigned I2C4MIP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC43BITS;
sfr atomic volatile typeIPC43BITS IPC43bits absolute 0xBF8103F0;
sfr volatile typeIPC43BITS IPC43CLRbits absolute 0xBF8103F4;
sfr volatile typeIPC43BITS IPC43SETbits absolute 0xBF8103F8;
sfr volatile typeIPC43BITS IPC43INVbits absolute 0xBF8103FC;

typedef struct tagIPC44BITS {
union {
  struct {
    unsigned SPI5EIS:2;
    unsigned SPI5EIP:3;
    unsigned :3;
    unsigned SPI5RXIS:2;
    unsigned SPI5RXIP:3;
    unsigned :3;
    unsigned SPI5TXIS:2;
    unsigned SPI5TXIP:3;
    unsigned :3;
    unsigned U5EIS:2;
    unsigned U5EIP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC44BITS;
sfr atomic volatile typeIPC44BITS IPC44bits absolute 0xBF810400;
sfr volatile typeIPC44BITS IPC44CLRbits absolute 0xBF810404;
sfr volatile typeIPC44BITS IPC44SETbits absolute 0xBF810408;
sfr volatile typeIPC44BITS IPC44INVbits absolute 0xBF81040C;

typedef struct tagIPC45BITS {
union {
  struct {
    unsigned U5RXIS:2;
    unsigned U5RXIP:3;
    unsigned :3;
    unsigned U5TXIS:2;
    unsigned U5TXIP:3;
    unsigned :3;
    unsigned I2C5BIS:2;
    unsigned I2C5BIP:3;
    unsigned :3;
    unsigned I2C5SIS:2;
    unsigned I2C5SIP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC45BITS;
sfr atomic volatile typeIPC45BITS IPC45bits absolute 0xBF810410;
sfr volatile typeIPC45BITS IPC45CLRbits absolute 0xBF810414;
sfr volatile typeIPC45BITS IPC45SETbits absolute 0xBF810418;
sfr volatile typeIPC45BITS IPC45INVbits absolute 0xBF81041C;

typedef struct tagIPC46BITS {
union {
  struct {
    unsigned I2C5MIS:2;
    unsigned I2C5MIP:3;
    unsigned :3;
    unsigned SPI6EIS:2;
    unsigned SPI6EIP:3;
    unsigned :3;
    unsigned SPI6RXIS:2;
    unsigned SPI6RXIP:3;
    unsigned :3;
    unsigned SPI6TXIS:2;
    unsigned SPI6TXIP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC46BITS;
sfr atomic volatile typeIPC46BITS IPC46bits absolute 0xBF810420;
sfr volatile typeIPC46BITS IPC46CLRbits absolute 0xBF810424;
sfr volatile typeIPC46BITS IPC46SETbits absolute 0xBF810428;
sfr volatile typeIPC46BITS IPC46INVbits absolute 0xBF81042C;

typedef struct tagIPC47BITS {
union {
  struct {
    unsigned U6EIS:2;
    unsigned U6EIP:3;
    unsigned :3;
    unsigned U6RXIS:2;
    unsigned U6RXIP:3;
    unsigned :3;
    unsigned U6TXIS:2;
    unsigned U6TXIP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC47BITS;
sfr atomic volatile typeIPC47BITS IPC47bits absolute 0xBF810430;
sfr volatile typeIPC47BITS IPC47CLRbits absolute 0xBF810434;
sfr volatile typeIPC47BITS IPC47SETbits absolute 0xBF810438;
sfr volatile typeIPC47BITS IPC47INVbits absolute 0xBF81043C;

typedef struct tagOFF000BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF000BITS;
sfr volatile typeOFF000BITS OFF000bits absolute 0xBF810540;

typedef struct tagOFF001BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF001BITS;
sfr volatile typeOFF001BITS OFF001bits absolute 0xBF810544;

typedef struct tagOFF002BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF002BITS;
sfr volatile typeOFF002BITS OFF002bits absolute 0xBF810548;

typedef struct tagOFF003BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF003BITS;
sfr volatile typeOFF003BITS OFF003bits absolute 0xBF81054C;

typedef struct tagOFF004BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF004BITS;
sfr volatile typeOFF004BITS OFF004bits absolute 0xBF810550;

typedef struct tagOFF005BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF005BITS;
sfr volatile typeOFF005BITS OFF005bits absolute 0xBF810554;

typedef struct tagOFF006BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF006BITS;
sfr volatile typeOFF006BITS OFF006bits absolute 0xBF810558;

typedef struct tagOFF007BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF007BITS;
sfr volatile typeOFF007BITS OFF007bits absolute 0xBF81055C;

typedef struct tagOFF008BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF008BITS;
sfr volatile typeOFF008BITS OFF008bits absolute 0xBF810560;

typedef struct tagOFF009BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF009BITS;
sfr volatile typeOFF009BITS OFF009bits absolute 0xBF810564;

typedef struct tagOFF010BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF010BITS;
sfr volatile typeOFF010BITS OFF010bits absolute 0xBF810568;

typedef struct tagOFF011BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF011BITS;
sfr volatile typeOFF011BITS OFF011bits absolute 0xBF81056C;

typedef struct tagOFF012BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF012BITS;
sfr volatile typeOFF012BITS OFF012bits absolute 0xBF810570;

typedef struct tagOFF013BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF013BITS;
sfr volatile typeOFF013BITS OFF013bits absolute 0xBF810574;

typedef struct tagOFF014BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF014BITS;
sfr volatile typeOFF014BITS OFF014bits absolute 0xBF810578;

typedef struct tagOFF015BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF015BITS;
sfr volatile typeOFF015BITS OFF015bits absolute 0xBF81057C;

typedef struct tagOFF016BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF016BITS;
sfr volatile typeOFF016BITS OFF016bits absolute 0xBF810580;

typedef struct tagOFF017BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF017BITS;
sfr volatile typeOFF017BITS OFF017bits absolute 0xBF810584;

typedef struct tagOFF018BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF018BITS;
sfr volatile typeOFF018BITS OFF018bits absolute 0xBF810588;

typedef struct tagOFF019BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF019BITS;
sfr volatile typeOFF019BITS OFF019bits absolute 0xBF81058C;

typedef struct tagOFF020BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF020BITS;
sfr volatile typeOFF020BITS OFF020bits absolute 0xBF810590;

typedef struct tagOFF021BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF021BITS;
sfr volatile typeOFF021BITS OFF021bits absolute 0xBF810594;

typedef struct tagOFF022BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF022BITS;
sfr volatile typeOFF022BITS OFF022bits absolute 0xBF810598;

typedef struct tagOFF023BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF023BITS;
sfr volatile typeOFF023BITS OFF023bits absolute 0xBF81059C;

typedef struct tagOFF024BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF024BITS;
sfr volatile typeOFF024BITS OFF024bits absolute 0xBF8105A0;

typedef struct tagOFF025BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF025BITS;
sfr volatile typeOFF025BITS OFF025bits absolute 0xBF8105A4;

typedef struct tagOFF026BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF026BITS;
sfr volatile typeOFF026BITS OFF026bits absolute 0xBF8105A8;

typedef struct tagOFF027BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF027BITS;
sfr volatile typeOFF027BITS OFF027bits absolute 0xBF8105AC;

typedef struct tagOFF028BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF028BITS;
sfr volatile typeOFF028BITS OFF028bits absolute 0xBF8105B0;

typedef struct tagOFF029BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF029BITS;
sfr volatile typeOFF029BITS OFF029bits absolute 0xBF8105B4;

typedef struct tagOFF030BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF030BITS;
sfr volatile typeOFF030BITS OFF030bits absolute 0xBF8105B8;

typedef struct tagOFF031BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF031BITS;
sfr volatile typeOFF031BITS OFF031bits absolute 0xBF8105BC;

typedef struct tagOFF032BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF032BITS;
sfr volatile typeOFF032BITS OFF032bits absolute 0xBF8105C0;

typedef struct tagOFF033BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF033BITS;
sfr volatile typeOFF033BITS OFF033bits absolute 0xBF8105C4;

typedef struct tagOFF034BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF034BITS;
sfr volatile typeOFF034BITS OFF034bits absolute 0xBF8105C8;

typedef struct tagOFF035BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF035BITS;
sfr volatile typeOFF035BITS OFF035bits absolute 0xBF8105CC;

typedef struct tagOFF036BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF036BITS;
sfr volatile typeOFF036BITS OFF036bits absolute 0xBF8105D0;

typedef struct tagOFF037BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF037BITS;
sfr volatile typeOFF037BITS OFF037bits absolute 0xBF8105D4;

typedef struct tagOFF038BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF038BITS;
sfr volatile typeOFF038BITS OFF038bits absolute 0xBF8105D8;

typedef struct tagOFF039BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF039BITS;
sfr volatile typeOFF039BITS OFF039bits absolute 0xBF8105DC;

typedef struct tagOFF040BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF040BITS;
sfr volatile typeOFF040BITS OFF040bits absolute 0xBF8105E0;

typedef struct tagOFF041BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF041BITS;
sfr volatile typeOFF041BITS OFF041bits absolute 0xBF8105E4;

typedef struct tagOFF042BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF042BITS;
sfr volatile typeOFF042BITS OFF042bits absolute 0xBF8105E8;

typedef struct tagOFF043BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF043BITS;
sfr volatile typeOFF043BITS OFF043bits absolute 0xBF8105EC;

typedef struct tagOFF044BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF044BITS;
sfr volatile typeOFF044BITS OFF044bits absolute 0xBF8105F0;

typedef struct tagOFF046BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF046BITS;
sfr volatile typeOFF046BITS OFF046bits absolute 0xBF8105F8;

typedef struct tagOFF047BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF047BITS;
sfr volatile typeOFF047BITS OFF047bits absolute 0xBF8105FC;

typedef struct tagOFF048BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF048BITS;
sfr volatile typeOFF048BITS OFF048bits absolute 0xBF810600;

typedef struct tagOFF049BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF049BITS;
sfr volatile typeOFF049BITS OFF049bits absolute 0xBF810604;

typedef struct tagOFF050BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF050BITS;
sfr volatile typeOFF050BITS OFF050bits absolute 0xBF810608;

typedef struct tagOFF051BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF051BITS;
sfr volatile typeOFF051BITS OFF051bits absolute 0xBF81060C;

typedef struct tagOFF052BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF052BITS;
sfr volatile typeOFF052BITS OFF052bits absolute 0xBF810610;

typedef struct tagOFF053BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF053BITS;
sfr volatile typeOFF053BITS OFF053bits absolute 0xBF810614;

typedef struct tagOFF054BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF054BITS;
sfr volatile typeOFF054BITS OFF054bits absolute 0xBF810618;

typedef struct tagOFF055BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF055BITS;
sfr volatile typeOFF055BITS OFF055bits absolute 0xBF81061C;

typedef struct tagOFF056BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF056BITS;
sfr volatile typeOFF056BITS OFF056bits absolute 0xBF810620;

typedef struct tagOFF057BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF057BITS;
sfr volatile typeOFF057BITS OFF057bits absolute 0xBF810624;

typedef struct tagOFF059BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF059BITS;
sfr volatile typeOFF059BITS OFF059bits absolute 0xBF81062C;

typedef struct tagOFF060BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF060BITS;
sfr volatile typeOFF060BITS OFF060bits absolute 0xBF810630;

typedef struct tagOFF061BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF061BITS;
sfr volatile typeOFF061BITS OFF061bits absolute 0xBF810634;

typedef struct tagOFF062BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF062BITS;
sfr volatile typeOFF062BITS OFF062bits absolute 0xBF810638;

typedef struct tagOFF063BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF063BITS;
sfr volatile typeOFF063BITS OFF063bits absolute 0xBF81063C;

typedef struct tagOFF064BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF064BITS;
sfr volatile typeOFF064BITS OFF064bits absolute 0xBF810640;

typedef struct tagOFF065BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF065BITS;
sfr volatile typeOFF065BITS OFF065bits absolute 0xBF810644;

typedef struct tagOFF066BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF066BITS;
sfr volatile typeOFF066BITS OFF066bits absolute 0xBF810648;

typedef struct tagOFF067BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF067BITS;
sfr volatile typeOFF067BITS OFF067bits absolute 0xBF81064C;

typedef struct tagOFF068BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF068BITS;
sfr volatile typeOFF068BITS OFF068bits absolute 0xBF810650;

typedef struct tagOFF069BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF069BITS;
sfr volatile typeOFF069BITS OFF069bits absolute 0xBF810654;

typedef struct tagOFF070BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF070BITS;
sfr volatile typeOFF070BITS OFF070bits absolute 0xBF810658;

typedef struct tagOFF071BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF071BITS;
sfr volatile typeOFF071BITS OFF071bits absolute 0xBF81065C;

typedef struct tagOFF072BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF072BITS;
sfr volatile typeOFF072BITS OFF072bits absolute 0xBF810660;

typedef struct tagOFF073BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF073BITS;
sfr volatile typeOFF073BITS OFF073bits absolute 0xBF810664;

typedef struct tagOFF074BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF074BITS;
sfr volatile typeOFF074BITS OFF074bits absolute 0xBF810668;

typedef struct tagOFF075BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF075BITS;
sfr volatile typeOFF075BITS OFF075bits absolute 0xBF81066C;

typedef struct tagOFF076BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF076BITS;
sfr volatile typeOFF076BITS OFF076bits absolute 0xBF810670;

typedef struct tagOFF077BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF077BITS;
sfr volatile typeOFF077BITS OFF077bits absolute 0xBF810674;

typedef struct tagOFF078BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF078BITS;
sfr volatile typeOFF078BITS OFF078bits absolute 0xBF810678;

typedef struct tagOFF079BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF079BITS;
sfr volatile typeOFF079BITS OFF079bits absolute 0xBF81067C;

typedef struct tagOFF080BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF080BITS;
sfr volatile typeOFF080BITS OFF080bits absolute 0xBF810680;

typedef struct tagOFF081BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF081BITS;
sfr volatile typeOFF081BITS OFF081bits absolute 0xBF810684;

typedef struct tagOFF082BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF082BITS;
sfr volatile typeOFF082BITS OFF082bits absolute 0xBF810688;

typedef struct tagOFF083BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF083BITS;
sfr volatile typeOFF083BITS OFF083bits absolute 0xBF81068C;

typedef struct tagOFF084BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF084BITS;
sfr volatile typeOFF084BITS OFF084bits absolute 0xBF810690;

typedef struct tagOFF085BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF085BITS;
sfr volatile typeOFF085BITS OFF085bits absolute 0xBF810694;

typedef struct tagOFF086BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF086BITS;
sfr volatile typeOFF086BITS OFF086bits absolute 0xBF810698;

typedef struct tagOFF087BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF087BITS;
sfr volatile typeOFF087BITS OFF087bits absolute 0xBF81069C;

typedef struct tagOFF088BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF088BITS;
sfr volatile typeOFF088BITS OFF088bits absolute 0xBF8106A0;

typedef struct tagOFF089BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF089BITS;
sfr volatile typeOFF089BITS OFF089bits absolute 0xBF8106A4;

typedef struct tagOFF090BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF090BITS;
sfr volatile typeOFF090BITS OFF090bits absolute 0xBF8106A8;

typedef struct tagOFF091BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF091BITS;
sfr volatile typeOFF091BITS OFF091bits absolute 0xBF8106AC;

typedef struct tagOFF092BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF092BITS;
sfr volatile typeOFF092BITS OFF092bits absolute 0xBF8106B0;

typedef struct tagOFF093BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF093BITS;
sfr volatile typeOFF093BITS OFF093bits absolute 0xBF8106B4;

typedef struct tagOFF094BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF094BITS;
sfr volatile typeOFF094BITS OFF094bits absolute 0xBF8106B8;

typedef struct tagOFF095BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF095BITS;
sfr volatile typeOFF095BITS OFF095bits absolute 0xBF8106BC;

typedef struct tagOFF096BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF096BITS;
sfr volatile typeOFF096BITS OFF096bits absolute 0xBF8106C0;

typedef struct tagOFF097BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF097BITS;
sfr volatile typeOFF097BITS OFF097bits absolute 0xBF8106C4;

typedef struct tagOFF098BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF098BITS;
sfr volatile typeOFF098BITS OFF098bits absolute 0xBF8106C8;

typedef struct tagOFF099BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF099BITS;
sfr volatile typeOFF099BITS OFF099bits absolute 0xBF8106CC;

typedef struct tagOFF100BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF100BITS;
sfr volatile typeOFF100BITS OFF100bits absolute 0xBF8106D0;

typedef struct tagOFF101BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF101BITS;
sfr volatile typeOFF101BITS OFF101bits absolute 0xBF8106D4;

typedef struct tagOFF102BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF102BITS;
sfr volatile typeOFF102BITS OFF102bits absolute 0xBF8106D8;

typedef struct tagOFF103BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF103BITS;
sfr volatile typeOFF103BITS OFF103bits absolute 0xBF8106DC;

typedef struct tagOFF104BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF104BITS;
sfr volatile typeOFF104BITS OFF104bits absolute 0xBF8106E0;

typedef struct tagOFF105BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF105BITS;
sfr volatile typeOFF105BITS OFF105bits absolute 0xBF8106E4;

typedef struct tagOFF106BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF106BITS;
sfr volatile typeOFF106BITS OFF106bits absolute 0xBF8106E8;

typedef struct tagOFF109BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF109BITS;
sfr volatile typeOFF109BITS OFF109bits absolute 0xBF8106F4;

typedef struct tagOFF110BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF110BITS;
sfr volatile typeOFF110BITS OFF110bits absolute 0xBF8106F8;

typedef struct tagOFF111BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF111BITS;
sfr volatile typeOFF111BITS OFF111bits absolute 0xBF8106FC;

typedef struct tagOFF112BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF112BITS;
sfr volatile typeOFF112BITS OFF112bits absolute 0xBF810700;

typedef struct tagOFF113BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF113BITS;
sfr volatile typeOFF113BITS OFF113bits absolute 0xBF810704;

typedef struct tagOFF114BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF114BITS;
sfr volatile typeOFF114BITS OFF114bits absolute 0xBF810708;

typedef struct tagOFF115BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF115BITS;
sfr volatile typeOFF115BITS OFF115bits absolute 0xBF81070C;

typedef struct tagOFF116BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF116BITS;
sfr volatile typeOFF116BITS OFF116bits absolute 0xBF810710;

typedef struct tagOFF117BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF117BITS;
sfr volatile typeOFF117BITS OFF117bits absolute 0xBF810714;

typedef struct tagOFF118BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF118BITS;
sfr volatile typeOFF118BITS OFF118bits absolute 0xBF810718;

typedef struct tagOFF119BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF119BITS;
sfr volatile typeOFF119BITS OFF119bits absolute 0xBF81071C;

typedef struct tagOFF120BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF120BITS;
sfr volatile typeOFF120BITS OFF120bits absolute 0xBF810720;

typedef struct tagOFF121BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF121BITS;
sfr volatile typeOFF121BITS OFF121bits absolute 0xBF810724;

typedef struct tagOFF122BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF122BITS;
sfr volatile typeOFF122BITS OFF122bits absolute 0xBF810728;

typedef struct tagOFF123BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF123BITS;
sfr volatile typeOFF123BITS OFF123bits absolute 0xBF81072C;

typedef struct tagOFF124BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF124BITS;
sfr volatile typeOFF124BITS OFF124bits absolute 0xBF810730;

typedef struct tagOFF125BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF125BITS;
sfr volatile typeOFF125BITS OFF125bits absolute 0xBF810734;

typedef struct tagOFF126BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF126BITS;
sfr volatile typeOFF126BITS OFF126bits absolute 0xBF810738;

typedef struct tagOFF128BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF128BITS;
sfr volatile typeOFF128BITS OFF128bits absolute 0xBF810740;

typedef struct tagOFF129BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF129BITS;
sfr volatile typeOFF129BITS OFF129bits absolute 0xBF810744;

typedef struct tagOFF130BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF130BITS;
sfr volatile typeOFF130BITS OFF130bits absolute 0xBF810748;

typedef struct tagOFF131BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF131BITS;
sfr volatile typeOFF131BITS OFF131bits absolute 0xBF81074C;

typedef struct tagOFF132BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF132BITS;
sfr volatile typeOFF132BITS OFF132bits absolute 0xBF810750;

typedef struct tagOFF133BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF133BITS;
sfr volatile typeOFF133BITS OFF133bits absolute 0xBF810754;

typedef struct tagOFF134BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF134BITS;
sfr volatile typeOFF134BITS OFF134bits absolute 0xBF810758;

typedef struct tagOFF135BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF135BITS;
sfr volatile typeOFF135BITS OFF135bits absolute 0xBF81075C;

typedef struct tagOFF136BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF136BITS;
sfr volatile typeOFF136BITS OFF136bits absolute 0xBF810760;

typedef struct tagOFF137BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF137BITS;
sfr volatile typeOFF137BITS OFF137bits absolute 0xBF810764;

typedef struct tagOFF138BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF138BITS;
sfr volatile typeOFF138BITS OFF138bits absolute 0xBF810768;

typedef struct tagOFF139BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF139BITS;
sfr volatile typeOFF139BITS OFF139bits absolute 0xBF81076C;

typedef struct tagOFF140BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF140BITS;
sfr volatile typeOFF140BITS OFF140bits absolute 0xBF810770;

typedef struct tagOFF141BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF141BITS;
sfr volatile typeOFF141BITS OFF141bits absolute 0xBF810774;

typedef struct tagOFF142BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF142BITS;
sfr volatile typeOFF142BITS OFF142bits absolute 0xBF810778;

typedef struct tagOFF143BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF143BITS;
sfr volatile typeOFF143BITS OFF143bits absolute 0xBF81077C;

typedef struct tagOFF144BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF144BITS;
sfr volatile typeOFF144BITS OFF144bits absolute 0xBF810780;

typedef struct tagOFF145BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF145BITS;
sfr volatile typeOFF145BITS OFF145bits absolute 0xBF810784;

typedef struct tagOFF146BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF146BITS;
sfr volatile typeOFF146BITS OFF146bits absolute 0xBF810788;

typedef struct tagOFF147BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF147BITS;
sfr volatile typeOFF147BITS OFF147bits absolute 0xBF81078C;

typedef struct tagOFF148BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF148BITS;
sfr volatile typeOFF148BITS OFF148bits absolute 0xBF810790;

typedef struct tagOFF149BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF149BITS;
sfr volatile typeOFF149BITS OFF149bits absolute 0xBF810794;

typedef struct tagOFF150BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF150BITS;
sfr volatile typeOFF150BITS OFF150bits absolute 0xBF810798;

typedef struct tagOFF151BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF151BITS;
sfr volatile typeOFF151BITS OFF151bits absolute 0xBF81079C;

typedef struct tagOFF152BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF152BITS;
sfr volatile typeOFF152BITS OFF152bits absolute 0xBF8107A0;

typedef struct tagOFF153BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF153BITS;
sfr volatile typeOFF153BITS OFF153bits absolute 0xBF8107A4;

typedef struct tagOFF154BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF154BITS;
sfr volatile typeOFF154BITS OFF154bits absolute 0xBF8107A8;

typedef struct tagOFF155BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF155BITS;
sfr volatile typeOFF155BITS OFF155bits absolute 0xBF8107AC;

typedef struct tagOFF156BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF156BITS;
sfr volatile typeOFF156BITS OFF156bits absolute 0xBF8107B0;

typedef struct tagOFF157BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF157BITS;
sfr volatile typeOFF157BITS OFF157bits absolute 0xBF8107B4;

typedef struct tagOFF158BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF158BITS;
sfr volatile typeOFF158BITS OFF158bits absolute 0xBF8107B8;

typedef struct tagOFF159BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF159BITS;
sfr volatile typeOFF159BITS OFF159bits absolute 0xBF8107BC;

typedef struct tagOFF160BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF160BITS;
sfr volatile typeOFF160BITS OFF160bits absolute 0xBF8107C0;

typedef struct tagOFF161BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF161BITS;
sfr volatile typeOFF161BITS OFF161bits absolute 0xBF8107C4;

typedef struct tagOFF162BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF162BITS;
sfr volatile typeOFF162BITS OFF162bits absolute 0xBF8107C8;

typedef struct tagOFF163BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF163BITS;
sfr volatile typeOFF163BITS OFF163bits absolute 0xBF8107CC;

typedef struct tagOFF164BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF164BITS;
sfr volatile typeOFF164BITS OFF164bits absolute 0xBF8107D0;

typedef struct tagOFF165BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF165BITS;
sfr volatile typeOFF165BITS OFF165bits absolute 0xBF8107D4;

typedef struct tagOFF166BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF166BITS;
sfr volatile typeOFF166BITS OFF166bits absolute 0xBF8107D8;

typedef struct tagOFF167BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF167BITS;
sfr volatile typeOFF167BITS OFF167bits absolute 0xBF8107DC;

typedef struct tagOFF168BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF168BITS;
sfr volatile typeOFF168BITS OFF168bits absolute 0xBF8107E0;

typedef struct tagOFF169BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF169BITS;
sfr volatile typeOFF169BITS OFF169bits absolute 0xBF8107E4;

typedef struct tagOFF170BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF170BITS;
sfr volatile typeOFF170BITS OFF170bits absolute 0xBF8107E8;

typedef struct tagOFF171BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF171BITS;
sfr volatile typeOFF171BITS OFF171bits absolute 0xBF8107EC;

typedef struct tagOFF172BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF172BITS;
sfr volatile typeOFF172BITS OFF172bits absolute 0xBF8107F0;

typedef struct tagOFF173BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF173BITS;
sfr volatile typeOFF173BITS OFF173bits absolute 0xBF8107F4;

typedef struct tagOFF174BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF174BITS;
sfr volatile typeOFF174BITS OFF174bits absolute 0xBF8107F8;

typedef struct tagOFF175BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF175BITS;
sfr volatile typeOFF175BITS OFF175bits absolute 0xBF8107FC;

typedef struct tagOFF176BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF176BITS;
sfr volatile typeOFF176BITS OFF176bits absolute 0xBF810800;

typedef struct tagOFF177BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF177BITS;
sfr volatile typeOFF177BITS OFF177bits absolute 0xBF810804;

typedef struct tagOFF178BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF178BITS;
sfr volatile typeOFF178BITS OFF178bits absolute 0xBF810808;

typedef struct tagOFF179BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF179BITS;
sfr volatile typeOFF179BITS OFF179bits absolute 0xBF81080C;

typedef struct tagOFF180BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF180BITS;
sfr volatile typeOFF180BITS OFF180bits absolute 0xBF810810;

typedef struct tagOFF181BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF181BITS;
sfr volatile typeOFF181BITS OFF181bits absolute 0xBF810814;

typedef struct tagOFF182BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF182BITS;
sfr volatile typeOFF182BITS OFF182bits absolute 0xBF810818;

typedef struct tagOFF183BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF183BITS;
sfr volatile typeOFF183BITS OFF183bits absolute 0xBF81081C;

typedef struct tagOFF184BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF184BITS;
sfr volatile typeOFF184BITS OFF184bits absolute 0xBF810820;

typedef struct tagOFF185BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF185BITS;
sfr volatile typeOFF185BITS OFF185bits absolute 0xBF810824;

typedef struct tagOFF186BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF186BITS;
sfr volatile typeOFF186BITS OFF186bits absolute 0xBF810828;

typedef struct tagOFF187BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF187BITS;
sfr volatile typeOFF187BITS OFF187bits absolute 0xBF81082C;

typedef struct tagOFF188BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF188BITS;
sfr volatile typeOFF188BITS OFF188bits absolute 0xBF810830;

typedef struct tagOFF189BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF189BITS;
sfr volatile typeOFF189BITS OFF189bits absolute 0xBF810834;

typedef struct tagOFF190BITS {
union {
  unsigned :1;
  unsigned VOFF:17;
};
} typeOFF190BITS;
sfr volatile typeOFF190BITS OFF190bits absolute 0xBF810838;

typedef struct tagDMACONBITS {
union {
  unsigned :11;
  unsigned DMABUSY:1;
  unsigned SUSPEND:1;
  unsigned :2;
  unsigned ON:1;
};
} typeDMACONBITS;
sfr atomic volatile typeDMACONBITS DMACONbits absolute 0xBF811000;
sfr volatile typeDMACONBITS DMACONCLRbits absolute 0xBF811004;
sfr volatile typeDMACONBITS DMACONSETbits absolute 0xBF811008;
sfr volatile typeDMACONBITS DMACONINVbits absolute 0xBF81100C;

typedef struct tagDMASTATBITS {
union {
  unsigned DMACH:3;
  unsigned :28;
  unsigned RDWR:1;
};
} typeDMASTATBITS;
sfr atomic volatile typeDMASTATBITS DMASTATbits absolute 0xBF811010;
sfr volatile typeDMASTATBITS DMASTATCLRbits absolute 0xBF811014;
sfr volatile typeDMASTATBITS DMASTATSETbits absolute 0xBF811018;
sfr volatile typeDMASTATBITS DMASTATINVbits absolute 0xBF81101C;

typedef struct tagDMAADDRBITS {
union {
  unsigned DMAADDR:32;
};
} typeDMAADDRBITS;
sfr atomic volatile typeDMAADDRBITS DMAADDRbits absolute 0xBF811020;
sfr volatile typeDMAADDRBITS DMAADDRCLRbits absolute 0xBF811024;
sfr volatile typeDMAADDRBITS DMAADDRSETbits absolute 0xBF811028;
sfr volatile typeDMAADDRBITS DMAADDRINVbits absolute 0xBF81102C;

typedef struct tagDCRCCONBITS {
union {
  unsigned CRCCH:3;
  unsigned :2;
  unsigned CRCTYP:1;
  unsigned CRCAPP:1;
  unsigned CRCEN:1;
  unsigned PLEN:5;
  unsigned :11;
  unsigned BITO:1;
  unsigned :2;
  unsigned WBO:1;
  unsigned BYTO:2;
};
} typeDCRCCONBITS;
sfr atomic volatile typeDCRCCONBITS DCRCCONbits absolute 0xBF811030;
sfr volatile typeDCRCCONBITS DCRCCONCLRbits absolute 0xBF811034;
sfr volatile typeDCRCCONBITS DCRCCONSETbits absolute 0xBF811038;
sfr volatile typeDCRCCONBITS DCRCCONINVbits absolute 0xBF81103C;

typedef struct tagDCRCDATABITS {
union {
  unsigned DCRCDATA:32;
};
} typeDCRCDATABITS;
sfr atomic volatile typeDCRCDATABITS DCRCDATAbits absolute 0xBF811040;
sfr volatile typeDCRCDATABITS DCRCDATACLRbits absolute 0xBF811044;
sfr volatile typeDCRCDATABITS DCRCDATASETbits absolute 0xBF811048;
sfr volatile typeDCRCDATABITS DCRCDATAINVbits absolute 0xBF81104C;

typedef struct tagDCRCXORBITS {
union {
  unsigned DCRCXOR:32;
};
} typeDCRCXORBITS;
sfr atomic volatile typeDCRCXORBITS DCRCXORbits absolute 0xBF811050;
sfr volatile typeDCRCXORBITS DCRCXORCLRbits absolute 0xBF811054;
sfr volatile typeDCRCXORBITS DCRCXORSETbits absolute 0xBF811058;
sfr volatile typeDCRCXORBITS DCRCXORINVbits absolute 0xBF81105C;

typedef struct tagDCH0CONBITS {
union {
  unsigned CHPRI:2;
  unsigned CHEDET:1;
  unsigned :1;
  unsigned CHAEN:1;
  unsigned CHCHN:1;
  unsigned CHAED:1;
  unsigned CHEN:1;
  unsigned CHCHNS:1;
  unsigned :2;
  unsigned CHPATLEN:1;
  unsigned :1;
  unsigned CHPIGNEN:1;
  unsigned :1;
  unsigned CHBUSY:1;
  unsigned :8;
  unsigned CHPIGN:8;
};
} typeDCH0CONBITS;
sfr atomic volatile typeDCH0CONBITS DCH0CONbits absolute 0xBF811060;
sfr volatile typeDCH0CONBITS DCH0CONCLRbits absolute 0xBF811064;
sfr volatile typeDCH0CONBITS DCH0CONSETbits absolute 0xBF811068;
sfr volatile typeDCH0CONBITS DCH0CONINVbits absolute 0xBF81106C;

typedef struct tagDCH0ECONBITS {
union {
  unsigned :3;
  unsigned AIRQEN:1;
  unsigned SIRQEN:1;
  unsigned PATEN:1;
  unsigned CABORT:1;
  unsigned CFORCE:1;
  unsigned CHSIRQ:8;
  unsigned CHAIRQ:8;
};
} typeDCH0ECONBITS;
sfr atomic volatile typeDCH0ECONBITS DCH0ECONbits absolute 0xBF811070;
sfr volatile typeDCH0ECONBITS DCH0ECONCLRbits absolute 0xBF811074;
sfr volatile typeDCH0ECONBITS DCH0ECONSETbits absolute 0xBF811078;
sfr volatile typeDCH0ECONBITS DCH0ECONINVbits absolute 0xBF81107C;

typedef struct tagDCH0INTBITS {
union {
  unsigned CHERIF:1;
  unsigned CHTAIF:1;
  unsigned CHCCIF:1;
  unsigned CHBCIF:1;
  unsigned CHDHIF:1;
  unsigned CHDDIF:1;
  unsigned CHSHIF:1;
  unsigned CHSDIF:1;
  unsigned :8;
  unsigned CHERIE:1;
  unsigned CHTAIE:1;
  unsigned CHCCIE:1;
  unsigned CHBCIE:1;
  unsigned CHDHIE:1;
  unsigned CHDDIE:1;
  unsigned CHSHIE:1;
  unsigned CHSDIE:1;
};
} typeDCH0INTBITS;
sfr atomic volatile typeDCH0INTBITS DCH0INTbits absolute 0xBF811080;
sfr volatile typeDCH0INTBITS DCH0INTCLRbits absolute 0xBF811084;
sfr volatile typeDCH0INTBITS DCH0INTSETbits absolute 0xBF811088;
sfr volatile typeDCH0INTBITS DCH0INTINVbits absolute 0xBF81108C;

typedef struct tagDCH0SSABITS {
union {
  unsigned CHSSA:32;
};
} typeDCH0SSABITS;
sfr atomic volatile typeDCH0SSABITS DCH0SSAbits absolute 0xBF811090;
sfr volatile typeDCH0SSABITS DCH0SSACLRbits absolute 0xBF811094;
sfr volatile typeDCH0SSABITS DCH0SSASETbits absolute 0xBF811098;
sfr volatile typeDCH0SSABITS DCH0SSAINVbits absolute 0xBF81109C;

typedef struct tagDCH0DSABITS {
union {
  unsigned CHDSA:32;
};
} typeDCH0DSABITS;
sfr atomic volatile typeDCH0DSABITS DCH0DSAbits absolute 0xBF8110A0;
sfr volatile typeDCH0DSABITS DCH0DSACLRbits absolute 0xBF8110A4;
sfr volatile typeDCH0DSABITS DCH0DSASETbits absolute 0xBF8110A8;
sfr volatile typeDCH0DSABITS DCH0DSAINVbits absolute 0xBF8110AC;

typedef struct tagDCH0SSIZBITS {
union {
  unsigned CHSSIZ:16;
};
} typeDCH0SSIZBITS;
sfr atomic volatile typeDCH0SSIZBITS DCH0SSIZbits absolute 0xBF8110B0;
sfr volatile typeDCH0SSIZBITS DCH0SSIZCLRbits absolute 0xBF8110B4;
sfr volatile typeDCH0SSIZBITS DCH0SSIZSETbits absolute 0xBF8110B8;
sfr volatile typeDCH0SSIZBITS DCH0SSIZINVbits absolute 0xBF8110BC;

typedef struct tagDCH0DSIZBITS {
union {
  unsigned CHDSIZ:16;
};
} typeDCH0DSIZBITS;
sfr atomic volatile typeDCH0DSIZBITS DCH0DSIZbits absolute 0xBF8110C0;
sfr volatile typeDCH0DSIZBITS DCH0DSIZCLRbits absolute 0xBF8110C4;
sfr volatile typeDCH0DSIZBITS DCH0DSIZSETbits absolute 0xBF8110C8;
sfr volatile typeDCH0DSIZBITS DCH0DSIZINVbits absolute 0xBF8110CC;

typedef struct tagDCH0SPTRBITS {
union {
  unsigned CHSPTR:16;
};
} typeDCH0SPTRBITS;
sfr atomic volatile typeDCH0SPTRBITS DCH0SPTRbits absolute 0xBF8110D0;
sfr volatile typeDCH0SPTRBITS DCH0SPTRCLRbits absolute 0xBF8110D4;
sfr volatile typeDCH0SPTRBITS DCH0SPTRSETbits absolute 0xBF8110D8;
sfr volatile typeDCH0SPTRBITS DCH0SPTRINVbits absolute 0xBF8110DC;

typedef struct tagDCH0DPTRBITS {
union {
  unsigned CHDPTR:16;
};
} typeDCH0DPTRBITS;
sfr atomic volatile typeDCH0DPTRBITS DCH0DPTRbits absolute 0xBF8110E0;
sfr volatile typeDCH0DPTRBITS DCH0DPTRCLRbits absolute 0xBF8110E4;
sfr volatile typeDCH0DPTRBITS DCH0DPTRSETbits absolute 0xBF8110E8;
sfr volatile typeDCH0DPTRBITS DCH0DPTRINVbits absolute 0xBF8110EC;

typedef struct tagDCH0CSIZBITS {
union {
  unsigned CHCSIZ:16;
};
} typeDCH0CSIZBITS;
sfr atomic volatile typeDCH0CSIZBITS DCH0CSIZbits absolute 0xBF8110F0;
sfr volatile typeDCH0CSIZBITS DCH0CSIZCLRbits absolute 0xBF8110F4;
sfr volatile typeDCH0CSIZBITS DCH0CSIZSETbits absolute 0xBF8110F8;
sfr volatile typeDCH0CSIZBITS DCH0CSIZINVbits absolute 0xBF8110FC;

typedef struct tagDCH0CPTRBITS {
union {
  unsigned CHCPTR:16;
};
} typeDCH0CPTRBITS;
sfr atomic volatile typeDCH0CPTRBITS DCH0CPTRbits absolute 0xBF811100;

typedef struct tagDCS0CPTRBITS {
union {
  unsigned CHCPTR:16;
};
} typeDCS0CPTRBITS;
sfr atomic volatile typeDCS0CPTRBITS DCS0CPTRbits absolute 0xBF811100;
sfr volatile typeDCS0CPTRBITS DCH0CPTRCLRbits absolute 0xBF811104;
sfr volatile typeDCS0CPTRBITS DCH0CPTRSETbits absolute 0xBF811108;
sfr volatile typeDCS0CPTRBITS DCH0CPTRINVbits absolute 0xBF81110C;

typedef struct tagDCH0DATBITS {
union {
  unsigned CHPDAT:16;
};
} typeDCH0DATBITS;
sfr atomic volatile typeDCH0DATBITS DCH0DATbits absolute 0xBF811110;
sfr volatile typeDCH0DATBITS DCH0DATCLRbits absolute 0xBF811114;
sfr volatile typeDCH0DATBITS DCH0DATSETbits absolute 0xBF811118;
sfr volatile typeDCH0DATBITS DCH0DATINVbits absolute 0xBF81111C;

typedef struct tagDCH1CONBITS {
union {
  unsigned CHPRI:2;
  unsigned CHEDET:1;
  unsigned :1;
  unsigned CHAEN:1;
  unsigned CHCHN:1;
  unsigned CHAED:1;
  unsigned CHEN:1;
  unsigned CHCHNS:1;
  unsigned :2;
  unsigned CHPATLEN:1;
  unsigned :1;
  unsigned CHPIGNEN:1;
  unsigned :1;
  unsigned CHBUSY:1;
  unsigned :8;
  unsigned CHPIGN:8;
};
} typeDCH1CONBITS;
sfr atomic volatile typeDCH1CONBITS DCH1CONbits absolute 0xBF811120;
sfr volatile typeDCH1CONBITS DCH1CONCLRbits absolute 0xBF811124;
sfr volatile typeDCH1CONBITS DCH1CONSETbits absolute 0xBF811128;
sfr volatile typeDCH1CONBITS DCH1CONINVbits absolute 0xBF81112C;

typedef struct tagDCH1ECONBITS {
union {
  unsigned :3;
  unsigned AIRQEN:1;
  unsigned SIRQEN:1;
  unsigned PATEN:1;
  unsigned CABORT:1;
  unsigned CFORCE:1;
  unsigned CHSIRQ:8;
  unsigned CHAIRQ:8;
};
} typeDCH1ECONBITS;
sfr atomic volatile typeDCH1ECONBITS DCH1ECONbits absolute 0xBF811130;
sfr volatile typeDCH1ECONBITS DCH1ECONCLRbits absolute 0xBF811134;
sfr volatile typeDCH1ECONBITS DCH1ECONSETbits absolute 0xBF811138;
sfr volatile typeDCH1ECONBITS DCH1ECONINVbits absolute 0xBF81113C;

typedef struct tagDCH1INTBITS {
union {
  unsigned CHERIF:1;
  unsigned CHTAIF:1;
  unsigned CHCCIF:1;
  unsigned CHBCIF:1;
  unsigned CHDHIF:1;
  unsigned CHDDIF:1;
  unsigned CHSHIF:1;
  unsigned CHSDIF:1;
  unsigned :8;
  unsigned CHERIE:1;
  unsigned CHTAIE:1;
  unsigned CHCCIE:1;
  unsigned CHBCIE:1;
  unsigned CHDHIE:1;
  unsigned CHDDIE:1;
  unsigned CHSHIE:1;
  unsigned CHSDIE:1;
};
} typeDCH1INTBITS;
sfr atomic volatile typeDCH1INTBITS DCH1INTbits absolute 0xBF811140;
sfr volatile typeDCH1INTBITS DCH1INTCLRbits absolute 0xBF811144;
sfr volatile typeDCH1INTBITS DCH1INTSETbits absolute 0xBF811148;
sfr volatile typeDCH1INTBITS DCH1INTINVbits absolute 0xBF81114C;

typedef struct tagDCH1SSABITS {
union {
  unsigned CHSSA:32;
};
} typeDCH1SSABITS;
sfr atomic volatile typeDCH1SSABITS DCH1SSAbits absolute 0xBF811150;
sfr volatile typeDCH1SSABITS DCH1SSACLRbits absolute 0xBF811154;
sfr volatile typeDCH1SSABITS DCH1SSASETbits absolute 0xBF811158;
sfr volatile typeDCH1SSABITS DCH1SSAINVbits absolute 0xBF81115C;

typedef struct tagDCH1DSABITS {
union {
  unsigned CHDSA:32;
};
} typeDCH1DSABITS;
sfr atomic volatile typeDCH1DSABITS DCH1DSAbits absolute 0xBF811160;
sfr volatile typeDCH1DSABITS DCH1DSACLRbits absolute 0xBF811164;
sfr volatile typeDCH1DSABITS DCH1DSASETbits absolute 0xBF811168;
sfr volatile typeDCH1DSABITS DCH1DSAINVbits absolute 0xBF81116C;

typedef struct tagDCH1SSIZBITS {
union {
  unsigned CHSSIZ:16;
};
} typeDCH1SSIZBITS;
sfr atomic volatile typeDCH1SSIZBITS DCH1SSIZbits absolute 0xBF811170;
sfr volatile typeDCH1SSIZBITS DCH1SSIZCLRbits absolute 0xBF811174;
sfr volatile typeDCH1SSIZBITS DCH1SSIZSETbits absolute 0xBF811178;
sfr volatile typeDCH1SSIZBITS DCH1SSIZINVbits absolute 0xBF81117C;

typedef struct tagDCH1DSIZBITS {
union {
  unsigned CHDSIZ:16;
};
} typeDCH1DSIZBITS;
sfr atomic volatile typeDCH1DSIZBITS DCH1DSIZbits absolute 0xBF811180;
sfr volatile typeDCH1DSIZBITS DCH1DSIZCLRbits absolute 0xBF811184;
sfr volatile typeDCH1DSIZBITS DCH1DSIZSETbits absolute 0xBF811188;
sfr volatile typeDCH1DSIZBITS DCH1DSIZINVbits absolute 0xBF81118C;

typedef struct tagDCH1SPTRBITS {
union {
  unsigned CHSPTR:16;
};
} typeDCH1SPTRBITS;
sfr atomic volatile typeDCH1SPTRBITS DCH1SPTRbits absolute 0xBF811190;
sfr volatile typeDCH1SPTRBITS DCH1SPTRCLRbits absolute 0xBF811194;
sfr volatile typeDCH1SPTRBITS DCH1SPTRSETbits absolute 0xBF811198;
sfr volatile typeDCH1SPTRBITS DCH1SPTRINVbits absolute 0xBF81119C;

typedef struct tagDCH1DPTRBITS {
union {
  unsigned CHDPTR:16;
};
} typeDCH1DPTRBITS;
sfr atomic volatile typeDCH1DPTRBITS DCH1DPTRbits absolute 0xBF8111A0;
sfr volatile typeDCH1DPTRBITS DCH1DPTRCLRbits absolute 0xBF8111A4;
sfr volatile typeDCH1DPTRBITS DCH1DPTRSETbits absolute 0xBF8111A8;
sfr volatile typeDCH1DPTRBITS DCH1DPTRINVbits absolute 0xBF8111AC;

typedef struct tagDCH1CSIZBITS {
union {
  unsigned CHCSIZ:16;
};
} typeDCH1CSIZBITS;
sfr atomic volatile typeDCH1CSIZBITS DCH1CSIZbits absolute 0xBF8111B0;
sfr volatile typeDCH1CSIZBITS DCH1CSIZCLRbits absolute 0xBF8111B4;
sfr volatile typeDCH1CSIZBITS DCH1CSIZSETbits absolute 0xBF8111B8;
sfr volatile typeDCH1CSIZBITS DCH1CSIZINVbits absolute 0xBF8111BC;

typedef struct tagDCH1CPTRBITS {
union {
  unsigned CHCPTR:16;
};
} typeDCH1CPTRBITS;
sfr atomic volatile typeDCH1CPTRBITS DCH1CPTRbits absolute 0xBF8111C0;

typedef struct tagDCS1CPTRBITS {
union {
  unsigned CHCPTR:16;
};
} typeDCS1CPTRBITS;
sfr atomic volatile typeDCS1CPTRBITS DCS1CPTRbits absolute 0xBF8111C0;
sfr volatile typeDCS1CPTRBITS DCH1CPTRCLRbits absolute 0xBF8111C4;
sfr volatile typeDCS1CPTRBITS DCH1CPTRSETbits absolute 0xBF8111C8;
sfr volatile typeDCS1CPTRBITS DCH1CPTRINVbits absolute 0xBF8111CC;

typedef struct tagDCH1DATBITS {
union {
  unsigned CHPDAT:16;
};
} typeDCH1DATBITS;
sfr atomic volatile typeDCH1DATBITS DCH1DATbits absolute 0xBF8111D0;
sfr volatile typeDCH1DATBITS DCH1DATCLRbits absolute 0xBF8111D4;
sfr volatile typeDCH1DATBITS DCH1DATSETbits absolute 0xBF8111D8;
sfr volatile typeDCH1DATBITS DCH1DATINVbits absolute 0xBF8111DC;

typedef struct tagDCH2CONBITS {
union {
  unsigned CHPRI:2;
  unsigned CHEDET:1;
  unsigned :1;
  unsigned CHAEN:1;
  unsigned CHCHN:1;
  unsigned CHAED:1;
  unsigned CHEN:1;
  unsigned CHCHNS:1;
  unsigned :2;
  unsigned CHPATLEN:1;
  unsigned :1;
  unsigned CHPIGNEN:1;
  unsigned :1;
  unsigned CHBUSY:1;
  unsigned :8;
  unsigned CHPIGN:8;
};
} typeDCH2CONBITS;
sfr atomic volatile typeDCH2CONBITS DCH2CONbits absolute 0xBF8111E0;
sfr volatile typeDCH2CONBITS DCH2CONCLRbits absolute 0xBF8111E4;
sfr volatile typeDCH2CONBITS DCH2CONSETbits absolute 0xBF8111E8;
sfr volatile typeDCH2CONBITS DCH2CONINVbits absolute 0xBF8111EC;

typedef struct tagDCH2ECONBITS {
union {
  unsigned :3;
  unsigned AIRQEN:1;
  unsigned SIRQEN:1;
  unsigned PATEN:1;
  unsigned CABORT:1;
  unsigned CFORCE:1;
  unsigned CHSIRQ:8;
  unsigned CHAIRQ:8;
};
} typeDCH2ECONBITS;
sfr atomic volatile typeDCH2ECONBITS DCH2ECONbits absolute 0xBF8111F0;
sfr volatile typeDCH2ECONBITS DCH2ECONCLRbits absolute 0xBF8111F4;
sfr volatile typeDCH2ECONBITS DCH2ECONSETbits absolute 0xBF8111F8;
sfr volatile typeDCH2ECONBITS DCH2ECONINVbits absolute 0xBF8111FC;

typedef struct tagDCH2INTBITS {
union {
  unsigned CHERIF:1;
  unsigned CHTAIF:1;
  unsigned CHCCIF:1;
  unsigned CHBCIF:1;
  unsigned CHDHIF:1;
  unsigned CHDDIF:1;
  unsigned CHSHIF:1;
  unsigned CHSDIF:1;
  unsigned :8;
  unsigned CHERIE:1;
  unsigned CHTAIE:1;
  unsigned CHCCIE:1;
  unsigned CHBCIE:1;
  unsigned CHDHIE:1;
  unsigned CHDDIE:1;
  unsigned CHSHIE:1;
  unsigned CHSDIE:1;
};
} typeDCH2INTBITS;
sfr atomic volatile typeDCH2INTBITS DCH2INTbits absolute 0xBF811200;
sfr volatile typeDCH2INTBITS DCH2INTCLRbits absolute 0xBF811204;
sfr volatile typeDCH2INTBITS DCH2INTSETbits absolute 0xBF811208;
sfr volatile typeDCH2INTBITS DCH2INTINVbits absolute 0xBF81120C;

typedef struct tagDCH2SSABITS {
union {
  unsigned CHSSA:32;
};
} typeDCH2SSABITS;
sfr atomic volatile typeDCH2SSABITS DCH2SSAbits absolute 0xBF811210;
sfr volatile typeDCH2SSABITS DCH2SSACLRbits absolute 0xBF811214;
sfr volatile typeDCH2SSABITS DCH2SSASETbits absolute 0xBF811218;
sfr volatile typeDCH2SSABITS DCH2SSAINVbits absolute 0xBF81121C;

typedef struct tagDCH2DSABITS {
union {
  unsigned CHDSA:32;
};
} typeDCH2DSABITS;
sfr atomic volatile typeDCH2DSABITS DCH2DSAbits absolute 0xBF811220;
sfr volatile typeDCH2DSABITS DCH2DSACLRbits absolute 0xBF811224;
sfr volatile typeDCH2DSABITS DCH2DSASETbits absolute 0xBF811228;
sfr volatile typeDCH2DSABITS DCH2DSAINVbits absolute 0xBF81122C;

typedef struct tagDCH2SSIZBITS {
union {
  unsigned CHSSIZ:16;
};
} typeDCH2SSIZBITS;
sfr atomic volatile typeDCH2SSIZBITS DCH2SSIZbits absolute 0xBF811230;
sfr volatile typeDCH2SSIZBITS DCH2SSIZCLRbits absolute 0xBF811234;
sfr volatile typeDCH2SSIZBITS DCH2SSIZSETbits absolute 0xBF811238;
sfr volatile typeDCH2SSIZBITS DCH2SSIZINVbits absolute 0xBF81123C;

typedef struct tagDCH2DSIZBITS {
union {
  unsigned CHDSIZ:16;
};
} typeDCH2DSIZBITS;
sfr atomic volatile typeDCH2DSIZBITS DCH2DSIZbits absolute 0xBF811240;
sfr volatile typeDCH2DSIZBITS DCH2DSIZCLRbits absolute 0xBF811244;
sfr volatile typeDCH2DSIZBITS DCH2DSIZSETbits absolute 0xBF811248;
sfr volatile typeDCH2DSIZBITS DCH2DSIZINVbits absolute 0xBF81124C;

typedef struct tagDCH2SPTRBITS {
union {
  unsigned CHSPTR:16;
};
} typeDCH2SPTRBITS;
sfr atomic volatile typeDCH2SPTRBITS DCH2SPTRbits absolute 0xBF811250;
sfr volatile typeDCH2SPTRBITS DCH2SPTRCLRbits absolute 0xBF811254;
sfr volatile typeDCH2SPTRBITS DCH2SPTRSETbits absolute 0xBF811258;
sfr volatile typeDCH2SPTRBITS DCH2SPTRINVbits absolute 0xBF81125C;

typedef struct tagDCH2DPTRBITS {
union {
  unsigned CHDPTR:16;
};
} typeDCH2DPTRBITS;
sfr atomic volatile typeDCH2DPTRBITS DCH2DPTRbits absolute 0xBF811260;
sfr volatile typeDCH2DPTRBITS DCH2DPTRCLRbits absolute 0xBF811264;
sfr volatile typeDCH2DPTRBITS DCH2DPTRSETbits absolute 0xBF811268;
sfr volatile typeDCH2DPTRBITS DCH2DPTRINVbits absolute 0xBF81126C;

typedef struct tagDCH2CSIZBITS {
union {
  unsigned CHCSIZ:16;
};
} typeDCH2CSIZBITS;
sfr atomic volatile typeDCH2CSIZBITS DCH2CSIZbits absolute 0xBF811270;
sfr volatile typeDCH2CSIZBITS DCH2CSIZCLRbits absolute 0xBF811274;
sfr volatile typeDCH2CSIZBITS DCH2CSIZSETbits absolute 0xBF811278;
sfr volatile typeDCH2CSIZBITS DCH2CSIZINVbits absolute 0xBF81127C;

typedef struct tagDCH2CPTRBITS {
union {
  unsigned CHCPTR:16;
};
} typeDCH2CPTRBITS;
sfr atomic volatile typeDCH2CPTRBITS DCH2CPTRbits absolute 0xBF811280;

typedef struct tagDCS2CPTRBITS {
union {
  unsigned CHCPTR:16;
};
} typeDCS2CPTRBITS;
sfr atomic volatile typeDCS2CPTRBITS DCS2CPTRbits absolute 0xBF811280;
sfr volatile typeDCS2CPTRBITS DCH2CPTRCLRbits absolute 0xBF811284;
sfr volatile typeDCS2CPTRBITS DCH2CPTRSETbits absolute 0xBF811288;
sfr volatile typeDCS2CPTRBITS DCH2CPTRINVbits absolute 0xBF81128C;

typedef struct tagDCH2DATBITS {
union {
  unsigned CHPDAT:16;
};
} typeDCH2DATBITS;
sfr atomic volatile typeDCH2DATBITS DCH2DATbits absolute 0xBF811290;
sfr volatile typeDCH2DATBITS DCH2DATCLRbits absolute 0xBF811294;
sfr volatile typeDCH2DATBITS DCH2DATSETbits absolute 0xBF811298;
sfr volatile typeDCH2DATBITS DCH2DATINVbits absolute 0xBF81129C;

typedef struct tagDCH3CONBITS {
union {
  unsigned CHPRI:2;
  unsigned CHEDET:1;
  unsigned :1;
  unsigned CHAEN:1;
  unsigned CHCHN:1;
  unsigned CHAED:1;
  unsigned CHEN:1;
  unsigned CHCHNS:1;
  unsigned :2;
  unsigned CHPATLEN:1;
  unsigned :1;
  unsigned CHPIGNEN:1;
  unsigned :1;
  unsigned CHBUSY:1;
  unsigned :8;
  unsigned CHPIGN:8;
};
} typeDCH3CONBITS;
sfr atomic volatile typeDCH3CONBITS DCH3CONbits absolute 0xBF8112A0;
sfr volatile typeDCH3CONBITS DCH3CONCLRbits absolute 0xBF8112A4;
sfr volatile typeDCH3CONBITS DCH3CONSETbits absolute 0xBF8112A8;
sfr volatile typeDCH3CONBITS DCH3CONINVbits absolute 0xBF8112AC;

typedef struct tagDCH3ECONBITS {
union {
  unsigned :3;
  unsigned AIRQEN:1;
  unsigned SIRQEN:1;
  unsigned PATEN:1;
  unsigned CABORT:1;
  unsigned CFORCE:1;
  unsigned CHSIRQ:8;
  unsigned CHAIRQ:8;
};
} typeDCH3ECONBITS;
sfr atomic volatile typeDCH3ECONBITS DCH3ECONbits absolute 0xBF8112B0;
sfr volatile typeDCH3ECONBITS DCH3ECONCLRbits absolute 0xBF8112B4;
sfr volatile typeDCH3ECONBITS DCH3ECONSETbits absolute 0xBF8112B8;
sfr volatile typeDCH3ECONBITS DCH3ECONINVbits absolute 0xBF8112BC;

typedef struct tagDCH3INTBITS {
union {
  unsigned CHERIF:1;
  unsigned CHTAIF:1;
  unsigned CHCCIF:1;
  unsigned CHBCIF:1;
  unsigned CHDHIF:1;
  unsigned CHDDIF:1;
  unsigned CHSHIF:1;
  unsigned CHSDIF:1;
  unsigned :8;
  unsigned CHERIE:1;
  unsigned CHTAIE:1;
  unsigned CHCCIE:1;
  unsigned CHBCIE:1;
  unsigned CHDHIE:1;
  unsigned CHDDIE:1;
  unsigned CHSHIE:1;
  unsigned CHSDIE:1;
};
} typeDCH3INTBITS;
sfr atomic volatile typeDCH3INTBITS DCH3INTbits absolute 0xBF8112C0;
sfr volatile typeDCH3INTBITS DCH3INTCLRbits absolute 0xBF8112C4;
sfr volatile typeDCH3INTBITS DCH3INTSETbits absolute 0xBF8112C8;
sfr volatile typeDCH3INTBITS DCH3INTINVbits absolute 0xBF8112CC;

typedef struct tagDCH3SSABITS {
union {
  unsigned CHSSA:32;
};
} typeDCH3SSABITS;
sfr atomic volatile typeDCH3SSABITS DCH3SSAbits absolute 0xBF8112D0;
sfr volatile typeDCH3SSABITS DCH3SSACLRbits absolute 0xBF8112D4;
sfr volatile typeDCH3SSABITS DCH3SSASETbits absolute 0xBF8112D8;
sfr volatile typeDCH3SSABITS DCH3SSAINVbits absolute 0xBF8112DC;

typedef struct tagDCH3DSABITS {
union {
  unsigned CHDSA:32;
};
} typeDCH3DSABITS;
sfr atomic volatile typeDCH3DSABITS DCH3DSAbits absolute 0xBF8112E0;
sfr volatile typeDCH3DSABITS DCH3DSACLRbits absolute 0xBF8112E4;
sfr volatile typeDCH3DSABITS DCH3DSASETbits absolute 0xBF8112E8;
sfr volatile typeDCH3DSABITS DCH3DSAINVbits absolute 0xBF8112EC;

typedef struct tagDCH3SSIZBITS {
union {
  unsigned CHSSIZ:16;
};
} typeDCH3SSIZBITS;
sfr atomic volatile typeDCH3SSIZBITS DCH3SSIZbits absolute 0xBF8112F0;
sfr volatile typeDCH3SSIZBITS DCH3SSIZCLRbits absolute 0xBF8112F4;
sfr volatile typeDCH3SSIZBITS DCH3SSIZSETbits absolute 0xBF8112F8;
sfr volatile typeDCH3SSIZBITS DCH3SSIZINVbits absolute 0xBF8112FC;

typedef struct tagDCH3DSIZBITS {
union {
  unsigned CHDSIZ:16;
};
} typeDCH3DSIZBITS;
sfr atomic volatile typeDCH3DSIZBITS DCH3DSIZbits absolute 0xBF811300;
sfr volatile typeDCH3DSIZBITS DCH3DSIZCLRbits absolute 0xBF811304;
sfr volatile typeDCH3DSIZBITS DCH3DSIZSETbits absolute 0xBF811308;
sfr volatile typeDCH3DSIZBITS DCH3DSIZINVbits absolute 0xBF81130C;

typedef struct tagDCH3SPTRBITS {
union {
  unsigned CHSPTR:16;
};
} typeDCH3SPTRBITS;
sfr atomic volatile typeDCH3SPTRBITS DCH3SPTRbits absolute 0xBF811310;
sfr volatile typeDCH3SPTRBITS DCH3SPTRCLRbits absolute 0xBF811314;
sfr volatile typeDCH3SPTRBITS DCH3SPTRSETbits absolute 0xBF811318;
sfr volatile typeDCH3SPTRBITS DCH3SPTRINVbits absolute 0xBF81131C;

typedef struct tagDCH3DPTRBITS {
union {
  unsigned CHDPTR:16;
};
} typeDCH3DPTRBITS;
sfr atomic volatile typeDCH3DPTRBITS DCH3DPTRbits absolute 0xBF811320;
sfr volatile typeDCH3DPTRBITS DCH3DPTRCLRbits absolute 0xBF811324;
sfr volatile typeDCH3DPTRBITS DCH3DPTRSETbits absolute 0xBF811328;
sfr volatile typeDCH3DPTRBITS DCH3DPTRINVbits absolute 0xBF81132C;

typedef struct tagDCH3CSIZBITS {
union {
  unsigned CHCSIZ:16;
};
} typeDCH3CSIZBITS;
sfr atomic volatile typeDCH3CSIZBITS DCH3CSIZbits absolute 0xBF811330;
sfr volatile typeDCH3CSIZBITS DCH3CSIZCLRbits absolute 0xBF811334;
sfr volatile typeDCH3CSIZBITS DCH3CSIZSETbits absolute 0xBF811338;
sfr volatile typeDCH3CSIZBITS DCH3CSIZINVbits absolute 0xBF81133C;

typedef struct tagDCH3CPTRBITS {
union {
  unsigned CHCPTR:16;
};
} typeDCH3CPTRBITS;
sfr atomic volatile typeDCH3CPTRBITS DCH3CPTRbits absolute 0xBF811340;

typedef struct tagDCS3CPTRBITS {
union {
  unsigned CHCPTR:16;
};
} typeDCS3CPTRBITS;
sfr atomic volatile typeDCS3CPTRBITS DCS3CPTRbits absolute 0xBF811340;
sfr volatile typeDCS3CPTRBITS DCH3CPTRCLRbits absolute 0xBF811344;
sfr volatile typeDCS3CPTRBITS DCH3CPTRSETbits absolute 0xBF811348;
sfr volatile typeDCS3CPTRBITS DCH3CPTRINVbits absolute 0xBF81134C;

typedef struct tagDCH3DATBITS {
union {
  unsigned CHPDAT:16;
};
} typeDCH3DATBITS;
sfr atomic volatile typeDCH3DATBITS DCH3DATbits absolute 0xBF811350;
sfr volatile typeDCH3DATBITS DCH3DATCLRbits absolute 0xBF811354;
sfr volatile typeDCH3DATBITS DCH3DATSETbits absolute 0xBF811358;
sfr volatile typeDCH3DATBITS DCH3DATINVbits absolute 0xBF81135C;

typedef struct tagDCH4CONBITS {
union {
  unsigned CHPRI:2;
  unsigned CHEDET:1;
  unsigned :1;
  unsigned CHAEN:1;
  unsigned CHCHN:1;
  unsigned CHAED:1;
  unsigned CHEN:1;
  unsigned CHCHNS:1;
  unsigned :2;
  unsigned CHPATLEN:1;
  unsigned :1;
  unsigned CHPIGNEN:1;
  unsigned :1;
  unsigned CHBUSY:1;
  unsigned :8;
  unsigned CHPIGN:8;
};
} typeDCH4CONBITS;
sfr atomic volatile typeDCH4CONBITS DCH4CONbits absolute 0xBF811360;
sfr volatile typeDCH4CONBITS DCH4CONCLRbits absolute 0xBF811364;
sfr volatile typeDCH4CONBITS DCH4CONSETbits absolute 0xBF811368;
sfr volatile typeDCH4CONBITS DCH4CONINVbits absolute 0xBF81136C;

typedef struct tagDCH4ECONBITS {
union {
  unsigned :3;
  unsigned AIRQEN:1;
  unsigned SIRQEN:1;
  unsigned PATEN:1;
  unsigned CABORT:1;
  unsigned CFORCE:1;
  unsigned CHSIRQ:8;
  unsigned CHAIRQ:8;
};
} typeDCH4ECONBITS;
sfr atomic volatile typeDCH4ECONBITS DCH4ECONbits absolute 0xBF811370;
sfr volatile typeDCH4ECONBITS DCH4ECONCLRbits absolute 0xBF811374;
sfr volatile typeDCH4ECONBITS DCH4ECONSETbits absolute 0xBF811378;
sfr volatile typeDCH4ECONBITS DCH4ECONINVbits absolute 0xBF81137C;

typedef struct tagDCH4INTBITS {
union {
  unsigned CHERIF:1;
  unsigned CHTAIF:1;
  unsigned CHCCIF:1;
  unsigned CHBCIF:1;
  unsigned CHDHIF:1;
  unsigned CHDDIF:1;
  unsigned CHSHIF:1;
  unsigned CHSDIF:1;
  unsigned :8;
  unsigned CHERIE:1;
  unsigned CHTAIE:1;
  unsigned CHCCIE:1;
  unsigned CHBCIE:1;
  unsigned CHDHIE:1;
  unsigned CHDDIE:1;
  unsigned CHSHIE:1;
  unsigned CHSDIE:1;
};
} typeDCH4INTBITS;
sfr atomic volatile typeDCH4INTBITS DCH4INTbits absolute 0xBF811380;
sfr volatile typeDCH4INTBITS DCH4INTCLRbits absolute 0xBF811384;
sfr volatile typeDCH4INTBITS DCH4INTSETbits absolute 0xBF811388;
sfr volatile typeDCH4INTBITS DCH4INTINVbits absolute 0xBF81138C;

typedef struct tagDCH4SSABITS {
union {
  unsigned CHSSA:32;
};
} typeDCH4SSABITS;
sfr atomic volatile typeDCH4SSABITS DCH4SSAbits absolute 0xBF811390;
sfr volatile typeDCH4SSABITS DCH4SSACLRbits absolute 0xBF811394;
sfr volatile typeDCH4SSABITS DCH4SSASETbits absolute 0xBF811398;
sfr volatile typeDCH4SSABITS DCH4SSAINVbits absolute 0xBF81139C;

typedef struct tagDCH4DSABITS {
union {
  unsigned CHDSA:32;
};
} typeDCH4DSABITS;
sfr atomic volatile typeDCH4DSABITS DCH4DSAbits absolute 0xBF8113A0;
sfr volatile typeDCH4DSABITS DCH4DSACLRbits absolute 0xBF8113A4;
sfr volatile typeDCH4DSABITS DCH4DSASETbits absolute 0xBF8113A8;
sfr volatile typeDCH4DSABITS DCH4DSAINVbits absolute 0xBF8113AC;

typedef struct tagDCH4SSIZBITS {
union {
  unsigned CHSSIZ:16;
};
} typeDCH4SSIZBITS;
sfr atomic volatile typeDCH4SSIZBITS DCH4SSIZbits absolute 0xBF8113B0;
sfr volatile typeDCH4SSIZBITS DCH4SSIZCLRbits absolute 0xBF8113B4;
sfr volatile typeDCH4SSIZBITS DCH4SSIZSETbits absolute 0xBF8113B8;
sfr volatile typeDCH4SSIZBITS DCH4SSIZINVbits absolute 0xBF8113BC;

typedef struct tagDCH4DSIZBITS {
union {
  unsigned CHDSIZ:16;
};
} typeDCH4DSIZBITS;
sfr atomic volatile typeDCH4DSIZBITS DCH4DSIZbits absolute 0xBF8113C0;
sfr volatile typeDCH4DSIZBITS DCH4DSIZCLRbits absolute 0xBF8113C4;
sfr volatile typeDCH4DSIZBITS DCH4DSIZSETbits absolute 0xBF8113C8;
sfr volatile typeDCH4DSIZBITS DCH4DSIZINVbits absolute 0xBF8113CC;

typedef struct tagDCH4SPTRBITS {
union {
  unsigned CHSPTR:16;
};
} typeDCH4SPTRBITS;
sfr atomic volatile typeDCH4SPTRBITS DCH4SPTRbits absolute 0xBF8113D0;
sfr volatile typeDCH4SPTRBITS DCH4SPTRCLRbits absolute 0xBF8113D4;
sfr volatile typeDCH4SPTRBITS DCH4SPTRSETbits absolute 0xBF8113D8;
sfr volatile typeDCH4SPTRBITS DCH4SPTRINVbits absolute 0xBF8113DC;

typedef struct tagDCH4DPTRBITS {
union {
  unsigned CHDPTR:16;
};
} typeDCH4DPTRBITS;
sfr atomic volatile typeDCH4DPTRBITS DCH4DPTRbits absolute 0xBF8113E0;
sfr volatile typeDCH4DPTRBITS DCH4DPTRCLRbits absolute 0xBF8113E4;
sfr volatile typeDCH4DPTRBITS DCH4DPTRSETbits absolute 0xBF8113E8;
sfr volatile typeDCH4DPTRBITS DCH4DPTRINVbits absolute 0xBF8113EC;

typedef struct tagDCH4CSIZBITS {
union {
  unsigned CHCSIZ:16;
};
} typeDCH4CSIZBITS;
sfr atomic volatile typeDCH4CSIZBITS DCH4CSIZbits absolute 0xBF8113F0;
sfr volatile typeDCH4CSIZBITS DCH4CSIZCLRbits absolute 0xBF8113F4;
sfr volatile typeDCH4CSIZBITS DCH4CSIZSETbits absolute 0xBF8113F8;
sfr volatile typeDCH4CSIZBITS DCH4CSIZINVbits absolute 0xBF8113FC;

typedef struct tagDCH4CPTRBITS {
union {
  unsigned CHCPTR:16;
};
} typeDCH4CPTRBITS;
sfr atomic volatile typeDCH4CPTRBITS DCH4CPTRbits absolute 0xBF811400;

typedef struct tagDCS4CPTRBITS {
union {
  unsigned CHCPTR:16;
};
} typeDCS4CPTRBITS;
sfr atomic volatile typeDCS4CPTRBITS DCS4CPTRbits absolute 0xBF811400;
sfr volatile typeDCS4CPTRBITS DCH4CPTRCLRbits absolute 0xBF811404;
sfr volatile typeDCS4CPTRBITS DCH4CPTRSETbits absolute 0xBF811408;
sfr volatile typeDCS4CPTRBITS DCH4CPTRINVbits absolute 0xBF81140C;

typedef struct tagDCH4DATBITS {
union {
  unsigned CHPDAT:16;
};
} typeDCH4DATBITS;
sfr atomic volatile typeDCH4DATBITS DCH4DATbits absolute 0xBF811410;
sfr volatile typeDCH4DATBITS DCH4DATCLRbits absolute 0xBF811414;
sfr volatile typeDCH4DATBITS DCH4DATSETbits absolute 0xBF811418;
sfr volatile typeDCH4DATBITS DCH4DATINVbits absolute 0xBF81141C;

typedef struct tagDCH5CONBITS {
union {
  unsigned CHPRI:2;
  unsigned CHEDET:1;
  unsigned :1;
  unsigned CHAEN:1;
  unsigned CHCHN:1;
  unsigned CHAED:1;
  unsigned CHEN:1;
  unsigned CHCHNS:1;
  unsigned :2;
  unsigned CHPATLEN:1;
  unsigned :1;
  unsigned CHPIGNEN:1;
  unsigned :1;
  unsigned CHBUSY:1;
  unsigned :8;
  unsigned CHPIGN:8;
};
} typeDCH5CONBITS;
sfr atomic volatile typeDCH5CONBITS DCH5CONbits absolute 0xBF811420;
sfr volatile typeDCH5CONBITS DCH5CONCLRbits absolute 0xBF811424;
sfr volatile typeDCH5CONBITS DCH5CONSETbits absolute 0xBF811428;
sfr volatile typeDCH5CONBITS DCH5CONINVbits absolute 0xBF81142C;

typedef struct tagDCH5ECONBITS {
union {
  unsigned :3;
  unsigned AIRQEN:1;
  unsigned SIRQEN:1;
  unsigned PATEN:1;
  unsigned CABORT:1;
  unsigned CFORCE:1;
  unsigned CHSIRQ:8;
  unsigned CHAIRQ:8;
};
} typeDCH5ECONBITS;
sfr atomic volatile typeDCH5ECONBITS DCH5ECONbits absolute 0xBF811430;
sfr volatile typeDCH5ECONBITS DCH5ECONCLRbits absolute 0xBF811434;
sfr volatile typeDCH5ECONBITS DCH5ECONSETbits absolute 0xBF811438;
sfr volatile typeDCH5ECONBITS DCH5ECONINVbits absolute 0xBF81143C;

typedef struct tagDCH5INTBITS {
union {
  unsigned CHERIF:1;
  unsigned CHTAIF:1;
  unsigned CHCCIF:1;
  unsigned CHBCIF:1;
  unsigned CHDHIF:1;
  unsigned CHDDIF:1;
  unsigned CHSHIF:1;
  unsigned CHSDIF:1;
  unsigned :8;
  unsigned CHERIE:1;
  unsigned CHTAIE:1;
  unsigned CHCCIE:1;
  unsigned CHBCIE:1;
  unsigned CHDHIE:1;
  unsigned CHDDIE:1;
  unsigned CHSHIE:1;
  unsigned CHSDIE:1;
};
} typeDCH5INTBITS;
sfr atomic volatile typeDCH5INTBITS DCH5INTbits absolute 0xBF811440;
sfr volatile typeDCH5INTBITS DCH5INTCLRbits absolute 0xBF811444;
sfr volatile typeDCH5INTBITS DCH5INTSETbits absolute 0xBF811448;
sfr volatile typeDCH5INTBITS DCH5INTINVbits absolute 0xBF81144C;

typedef struct tagDCH5SSABITS {
union {
  unsigned CHSSA:32;
};
} typeDCH5SSABITS;
sfr atomic volatile typeDCH5SSABITS DCH5SSAbits absolute 0xBF811450;
sfr volatile typeDCH5SSABITS DCH5SSACLRbits absolute 0xBF811454;
sfr volatile typeDCH5SSABITS DCH5SSASETbits absolute 0xBF811458;
sfr volatile typeDCH5SSABITS DCH5SSAINVbits absolute 0xBF81145C;

typedef struct tagDCH5DSABITS {
union {
  unsigned CHDSA:32;
};
} typeDCH5DSABITS;
sfr atomic volatile typeDCH5DSABITS DCH5DSAbits absolute 0xBF811460;
sfr volatile typeDCH5DSABITS DCH5DSACLRbits absolute 0xBF811464;
sfr volatile typeDCH5DSABITS DCH5DSASETbits absolute 0xBF811468;
sfr volatile typeDCH5DSABITS DCH5DSAINVbits absolute 0xBF81146C;

typedef struct tagDCH5SSIZBITS {
union {
  unsigned CHSSIZ:16;
};
} typeDCH5SSIZBITS;
sfr atomic volatile typeDCH5SSIZBITS DCH5SSIZbits absolute 0xBF811470;
sfr volatile typeDCH5SSIZBITS DCH5SSIZCLRbits absolute 0xBF811474;
sfr volatile typeDCH5SSIZBITS DCH5SSIZSETbits absolute 0xBF811478;
sfr volatile typeDCH5SSIZBITS DCH5SSIZINVbits absolute 0xBF81147C;

typedef struct tagDCH5DSIZBITS {
union {
  unsigned CHDSIZ:16;
};
} typeDCH5DSIZBITS;
sfr atomic volatile typeDCH5DSIZBITS DCH5DSIZbits absolute 0xBF811480;
sfr volatile typeDCH5DSIZBITS DCH5DSIZCLRbits absolute 0xBF811484;
sfr volatile typeDCH5DSIZBITS DCH5DSIZSETbits absolute 0xBF811488;
sfr volatile typeDCH5DSIZBITS DCH5DSIZINVbits absolute 0xBF81148C;

typedef struct tagDCH5SPTRBITS {
union {
  unsigned CHSPTR:16;
};
} typeDCH5SPTRBITS;
sfr atomic volatile typeDCH5SPTRBITS DCH5SPTRbits absolute 0xBF811490;
sfr volatile typeDCH5SPTRBITS DCH5SPTRCLRbits absolute 0xBF811494;
sfr volatile typeDCH5SPTRBITS DCH5SPTRSETbits absolute 0xBF811498;
sfr volatile typeDCH5SPTRBITS DCH5SPTRINVbits absolute 0xBF81149C;

typedef struct tagDCH5DPTRBITS {
union {
  unsigned CHDPTR:16;
};
} typeDCH5DPTRBITS;
sfr atomic volatile typeDCH5DPTRBITS DCH5DPTRbits absolute 0xBF8114A0;
sfr volatile typeDCH5DPTRBITS DCH5DPTRCLRbits absolute 0xBF8114A4;
sfr volatile typeDCH5DPTRBITS DCH5DPTRSETbits absolute 0xBF8114A8;
sfr volatile typeDCH5DPTRBITS DCH5DPTRINVbits absolute 0xBF8114AC;

typedef struct tagDCH5CSIZBITS {
union {
  unsigned CHCSIZ:16;
};
} typeDCH5CSIZBITS;
sfr atomic volatile typeDCH5CSIZBITS DCH5CSIZbits absolute 0xBF8114B0;
sfr volatile typeDCH5CSIZBITS DCH5CSIZCLRbits absolute 0xBF8114B4;
sfr volatile typeDCH5CSIZBITS DCH5CSIZSETbits absolute 0xBF8114B8;
sfr volatile typeDCH5CSIZBITS DCH5CSIZINVbits absolute 0xBF8114BC;

typedef struct tagDCH5CPTRBITS {
union {
  unsigned CHCPTR:16;
};
} typeDCH5CPTRBITS;
sfr atomic volatile typeDCH5CPTRBITS DCH5CPTRbits absolute 0xBF8114C0;

typedef struct tagDCS5CPTRBITS {
union {
  unsigned CHCPTR:16;
};
} typeDCS5CPTRBITS;
sfr atomic volatile typeDCS5CPTRBITS DCS5CPTRbits absolute 0xBF8114C0;
sfr volatile typeDCS5CPTRBITS DCH5CPTRCLRbits absolute 0xBF8114C4;
sfr volatile typeDCS5CPTRBITS DCH5CPTRSETbits absolute 0xBF8114C8;
sfr volatile typeDCS5CPTRBITS DCH5CPTRINVbits absolute 0xBF8114CC;

typedef struct tagDCH5DATBITS {
union {
  unsigned CHPDAT:16;
};
} typeDCH5DATBITS;
sfr atomic volatile typeDCH5DATBITS DCH5DATbits absolute 0xBF8114D0;
sfr volatile typeDCH5DATBITS DCH5DATCLRbits absolute 0xBF8114D4;
sfr volatile typeDCH5DATBITS DCH5DATSETbits absolute 0xBF8114D8;
sfr volatile typeDCH5DATBITS DCH5DATINVbits absolute 0xBF8114DC;

typedef struct tagDCH6CONBITS {
union {
  unsigned CHPRI:2;
  unsigned CHEDET:1;
  unsigned :1;
  unsigned CHAEN:1;
  unsigned CHCHN:1;
  unsigned CHAED:1;
  unsigned CHEN:1;
  unsigned CHCHNS:1;
  unsigned :2;
  unsigned CHPATLEN:1;
  unsigned :1;
  unsigned CHPIGNEN:1;
  unsigned :1;
  unsigned CHBUSY:1;
  unsigned :8;
  unsigned CHPIGN:8;
};
} typeDCH6CONBITS;
sfr atomic volatile typeDCH6CONBITS DCH6CONbits absolute 0xBF8114E0;
sfr volatile typeDCH6CONBITS DCH6CONCLRbits absolute 0xBF8114E4;
sfr volatile typeDCH6CONBITS DCH6CONSETbits absolute 0xBF8114E8;
sfr volatile typeDCH6CONBITS DCH6CONINVbits absolute 0xBF8114EC;

typedef struct tagDCH6ECONBITS {
union {
  unsigned :3;
  unsigned AIRQEN:1;
  unsigned SIRQEN:1;
  unsigned PATEN:1;
  unsigned CABORT:1;
  unsigned CFORCE:1;
  unsigned CHSIRQ:8;
  unsigned CHAIRQ:8;
};
} typeDCH6ECONBITS;
sfr atomic volatile typeDCH6ECONBITS DCH6ECONbits absolute 0xBF8114F0;
sfr volatile typeDCH6ECONBITS DCH6ECONCLRbits absolute 0xBF8114F4;
sfr volatile typeDCH6ECONBITS DCH6ECONSETbits absolute 0xBF8114F8;
sfr volatile typeDCH6ECONBITS DCH6ECONINVbits absolute 0xBF8114FC;

typedef struct tagDCH6INTBITS {
union {
  unsigned CHERIF:1;
  unsigned CHTAIF:1;
  unsigned CHCCIF:1;
  unsigned CHBCIF:1;
  unsigned CHDHIF:1;
  unsigned CHDDIF:1;
  unsigned CHSHIF:1;
  unsigned CHSDIF:1;
  unsigned :8;
  unsigned CHERIE:1;
  unsigned CHTAIE:1;
  unsigned CHCCIE:1;
  unsigned CHBCIE:1;
  unsigned CHDHIE:1;
  unsigned CHDDIE:1;
  unsigned CHSHIE:1;
  unsigned CHSDIE:1;
};
} typeDCH6INTBITS;
sfr atomic volatile typeDCH6INTBITS DCH6INTbits absolute 0xBF811500;
sfr volatile typeDCH6INTBITS DCH6INTCLRbits absolute 0xBF811504;
sfr volatile typeDCH6INTBITS DCH6INTSETbits absolute 0xBF811508;
sfr volatile typeDCH6INTBITS DCH6INTINVbits absolute 0xBF81150C;

typedef struct tagDCH6SSABITS {
union {
  unsigned CHSSA:32;
};
} typeDCH6SSABITS;
sfr atomic volatile typeDCH6SSABITS DCH6SSAbits absolute 0xBF811510;
sfr volatile typeDCH6SSABITS DCH6SSACLRbits absolute 0xBF811514;
sfr volatile typeDCH6SSABITS DCH6SSASETbits absolute 0xBF811518;
sfr volatile typeDCH6SSABITS DCH6SSAINVbits absolute 0xBF81151C;

typedef struct tagDCH6DSABITS {
union {
  unsigned CHDSA:32;
};
} typeDCH6DSABITS;
sfr atomic volatile typeDCH6DSABITS DCH6DSAbits absolute 0xBF811520;
sfr volatile typeDCH6DSABITS DCH6DSACLRbits absolute 0xBF811524;
sfr volatile typeDCH6DSABITS DCH6DSASETbits absolute 0xBF811528;
sfr volatile typeDCH6DSABITS DCH6DSAINVbits absolute 0xBF81152C;

typedef struct tagDCH6SSIZBITS {
union {
  unsigned CHSSIZ:16;
};
} typeDCH6SSIZBITS;
sfr atomic volatile typeDCH6SSIZBITS DCH6SSIZbits absolute 0xBF811530;
sfr volatile typeDCH6SSIZBITS DCH6SSIZCLRbits absolute 0xBF811534;
sfr volatile typeDCH6SSIZBITS DCH6SSIZSETbits absolute 0xBF811538;
sfr volatile typeDCH6SSIZBITS DCH6SSIZINVbits absolute 0xBF81153C;

typedef struct tagDCH6DSIZBITS {
union {
  unsigned CHDSIZ:16;
};
} typeDCH6DSIZBITS;
sfr atomic volatile typeDCH6DSIZBITS DCH6DSIZbits absolute 0xBF811540;
sfr volatile typeDCH6DSIZBITS DCH6DSIZCLRbits absolute 0xBF811544;
sfr volatile typeDCH6DSIZBITS DCH6DSIZSETbits absolute 0xBF811548;
sfr volatile typeDCH6DSIZBITS DCH6DSIZINVbits absolute 0xBF81154C;

typedef struct tagDCH6SPTRBITS {
union {
  unsigned CHSPTR:16;
};
} typeDCH6SPTRBITS;
sfr atomic volatile typeDCH6SPTRBITS DCH6SPTRbits absolute 0xBF811550;
sfr volatile typeDCH6SPTRBITS DCH6SPTRCLRbits absolute 0xBF811554;
sfr volatile typeDCH6SPTRBITS DCH6SPTRSETbits absolute 0xBF811558;
sfr volatile typeDCH6SPTRBITS DCH6SPTRINVbits absolute 0xBF81155C;

typedef struct tagDCH6DPTRBITS {
union {
  unsigned CHDPTR:16;
};
} typeDCH6DPTRBITS;
sfr atomic volatile typeDCH6DPTRBITS DCH6DPTRbits absolute 0xBF811560;
sfr volatile typeDCH6DPTRBITS DCH6DPTRCLRbits absolute 0xBF811564;
sfr volatile typeDCH6DPTRBITS DCH6DPTRSETbits absolute 0xBF811568;
sfr volatile typeDCH6DPTRBITS DCH6DPTRINVbits absolute 0xBF81156C;

typedef struct tagDCH6CSIZBITS {
union {
  unsigned CHCSIZ:16;
};
} typeDCH6CSIZBITS;
sfr atomic volatile typeDCH6CSIZBITS DCH6CSIZbits absolute 0xBF811570;
sfr volatile typeDCH6CSIZBITS DCH6CSIZCLRbits absolute 0xBF811574;
sfr volatile typeDCH6CSIZBITS DCH6CSIZSETbits absolute 0xBF811578;
sfr volatile typeDCH6CSIZBITS DCH6CSIZINVbits absolute 0xBF81157C;

typedef struct tagDCH6CPTRBITS {
union {
  unsigned CHCPTR:16;
};
} typeDCH6CPTRBITS;
sfr atomic volatile typeDCH6CPTRBITS DCH6CPTRbits absolute 0xBF811580;

typedef struct tagDCS6CPTRBITS {
union {
  unsigned CHCPTR:16;
};
} typeDCS6CPTRBITS;
sfr atomic volatile typeDCS6CPTRBITS DCS6CPTRbits absolute 0xBF811580;
sfr volatile typeDCS6CPTRBITS DCH6CPTRCLRbits absolute 0xBF811584;
sfr volatile typeDCS6CPTRBITS DCH6CPTRSETbits absolute 0xBF811588;
sfr volatile typeDCS6CPTRBITS DCH6CPTRINVbits absolute 0xBF81158C;

typedef struct tagDCH6DATBITS {
union {
  unsigned CHPDAT:16;
};
} typeDCH6DATBITS;
sfr atomic volatile typeDCH6DATBITS DCH6DATbits absolute 0xBF811590;
sfr volatile typeDCH6DATBITS DCH6DATCLRbits absolute 0xBF811594;
sfr volatile typeDCH6DATBITS DCH6DATSETbits absolute 0xBF811598;
sfr volatile typeDCH6DATBITS DCH6DATINVbits absolute 0xBF81159C;

typedef struct tagDCH7CONBITS {
union {
  unsigned CHPRI:2;
  unsigned CHEDET:1;
  unsigned :1;
  unsigned CHAEN:1;
  unsigned CHCHN:1;
  unsigned CHAED:1;
  unsigned CHEN:1;
  unsigned CHCHNS:1;
  unsigned :2;
  unsigned CHPATLEN:1;
  unsigned :1;
  unsigned CHPIGNEN:1;
  unsigned :1;
  unsigned CHBUSY:1;
  unsigned :8;
  unsigned CHPIGN:8;
};
} typeDCH7CONBITS;
sfr atomic volatile typeDCH7CONBITS DCH7CONbits absolute 0xBF8115A0;
sfr volatile typeDCH7CONBITS DCH7CONCLRbits absolute 0xBF8115A4;
sfr volatile typeDCH7CONBITS DCH7CONSETbits absolute 0xBF8115A8;
sfr volatile typeDCH7CONBITS DCH7CONINVbits absolute 0xBF8115AC;

typedef struct tagDCH7ECONBITS {
union {
  unsigned :3;
  unsigned AIRQEN:1;
  unsigned SIRQEN:1;
  unsigned PATEN:1;
  unsigned CABORT:1;
  unsigned CFORCE:1;
  unsigned CHSIRQ:8;
  unsigned CHAIRQ:8;
};
} typeDCH7ECONBITS;
sfr atomic volatile typeDCH7ECONBITS DCH7ECONbits absolute 0xBF8115B0;
sfr volatile typeDCH7ECONBITS DCH7ECONCLRbits absolute 0xBF8115B4;
sfr volatile typeDCH7ECONBITS DCH7ECONSETbits absolute 0xBF8115B8;
sfr volatile typeDCH7ECONBITS DCH7ECONINVbits absolute 0xBF8115BC;

typedef struct tagDCH7INTBITS {
union {
  unsigned CHERIF:1;
  unsigned CHTAIF:1;
  unsigned CHCCIF:1;
  unsigned CHBCIF:1;
  unsigned CHDHIF:1;
  unsigned CHDDIF:1;
  unsigned CHSHIF:1;
  unsigned CHSDIF:1;
  unsigned :8;
  unsigned CHERIE:1;
  unsigned CHTAIE:1;
  unsigned CHCCIE:1;
  unsigned CHBCIE:1;
  unsigned CHDHIE:1;
  unsigned CHDDIE:1;
  unsigned CHSHIE:1;
  unsigned CHSDIE:1;
};
} typeDCH7INTBITS;
sfr atomic volatile typeDCH7INTBITS DCH7INTbits absolute 0xBF8115C0;
sfr volatile typeDCH7INTBITS DCH7INTCLRbits absolute 0xBF8115C4;
sfr volatile typeDCH7INTBITS DCH7INTSETbits absolute 0xBF8115C8;
sfr volatile typeDCH7INTBITS DCH7INTINVbits absolute 0xBF8115CC;

typedef struct tagDCH7SSABITS {
union {
  unsigned CHSSA:32;
};
} typeDCH7SSABITS;
sfr atomic volatile typeDCH7SSABITS DCH7SSAbits absolute 0xBF8115D0;
sfr volatile typeDCH7SSABITS DCH7SSACLRbits absolute 0xBF8115D4;
sfr volatile typeDCH7SSABITS DCH7SSASETbits absolute 0xBF8115D8;
sfr volatile typeDCH7SSABITS DCH7SSAINVbits absolute 0xBF8115DC;

typedef struct tagDCH7DSABITS {
union {
  unsigned CHDSA:32;
};
} typeDCH7DSABITS;
sfr atomic volatile typeDCH7DSABITS DCH7DSAbits absolute 0xBF8115E0;
sfr volatile typeDCH7DSABITS DCH7DSACLRbits absolute 0xBF8115E4;
sfr volatile typeDCH7DSABITS DCH7DSASETbits absolute 0xBF8115E8;
sfr volatile typeDCH7DSABITS DCH7DSAINVbits absolute 0xBF8115EC;

typedef struct tagDCH7SSIZBITS {
union {
  unsigned CHSSIZ:16;
};
} typeDCH7SSIZBITS;
sfr atomic volatile typeDCH7SSIZBITS DCH7SSIZbits absolute 0xBF8115F0;
sfr volatile typeDCH7SSIZBITS DCH7SSIZCLRbits absolute 0xBF8115F4;
sfr volatile typeDCH7SSIZBITS DCH7SSIZSETbits absolute 0xBF8115F8;
sfr volatile typeDCH7SSIZBITS DCH7SSIZINVbits absolute 0xBF8115FC;

typedef struct tagDCH7DSIZBITS {
union {
  unsigned CHDSIZ:16;
};
} typeDCH7DSIZBITS;
sfr atomic volatile typeDCH7DSIZBITS DCH7DSIZbits absolute 0xBF811600;
sfr volatile typeDCH7DSIZBITS DCH7DSIZCLRbits absolute 0xBF811604;
sfr volatile typeDCH7DSIZBITS DCH7DSIZSETbits absolute 0xBF811608;
sfr volatile typeDCH7DSIZBITS DCH7DSIZINVbits absolute 0xBF81160C;

typedef struct tagDCH7SPTRBITS {
union {
  unsigned CHSPTR:16;
};
} typeDCH7SPTRBITS;
sfr atomic volatile typeDCH7SPTRBITS DCH7SPTRbits absolute 0xBF811610;
sfr volatile typeDCH7SPTRBITS DCH7SPTRCLRbits absolute 0xBF811614;
sfr volatile typeDCH7SPTRBITS DCH7SPTRSETbits absolute 0xBF811618;
sfr volatile typeDCH7SPTRBITS DCH7SPTRINVbits absolute 0xBF81161C;

typedef struct tagDCH7DPTRBITS {
union {
  unsigned CHDPTR:16;
};
} typeDCH7DPTRBITS;
sfr atomic volatile typeDCH7DPTRBITS DCH7DPTRbits absolute 0xBF811620;
sfr volatile typeDCH7DPTRBITS DCH7DPTRCLRbits absolute 0xBF811624;
sfr volatile typeDCH7DPTRBITS DCH7DPTRSETbits absolute 0xBF811628;
sfr volatile typeDCH7DPTRBITS DCH7DPTRINVbits absolute 0xBF81162C;

typedef struct tagDCH7CSIZBITS {
union {
  unsigned CHCSIZ:16;
};
} typeDCH7CSIZBITS;
sfr atomic volatile typeDCH7CSIZBITS DCH7CSIZbits absolute 0xBF811630;
sfr volatile typeDCH7CSIZBITS DCH7CSIZCLRbits absolute 0xBF811634;
sfr volatile typeDCH7CSIZBITS DCH7CSIZSETbits absolute 0xBF811638;
sfr volatile typeDCH7CSIZBITS DCH7CSIZINVbits absolute 0xBF81163C;

typedef struct tagDCH7CPTRBITS {
union {
  unsigned CHCPTR:16;
};
} typeDCH7CPTRBITS;
sfr atomic volatile typeDCH7CPTRBITS DCH7CPTRbits absolute 0xBF811640;

typedef struct tagDCS7CPTRBITS {
union {
  unsigned CHCPTR:16;
};
} typeDCS7CPTRBITS;
sfr atomic volatile typeDCS7CPTRBITS DCS7CPTRbits absolute 0xBF811640;
sfr volatile typeDCS7CPTRBITS DCH7CPTRCLRbits absolute 0xBF811644;
sfr volatile typeDCS7CPTRBITS DCH7CPTRSETbits absolute 0xBF811648;
sfr volatile typeDCS7CPTRBITS DCH7CPTRINVbits absolute 0xBF81164C;

typedef struct tagDCH7DATBITS {
union {
  unsigned CHPDAT:16;
};
} typeDCH7DATBITS;
sfr atomic volatile typeDCH7DATBITS DCH7DATbits absolute 0xBF811650;
sfr volatile typeDCH7DATBITS DCH7DATCLRbits absolute 0xBF811654;
sfr volatile typeDCH7DATBITS DCH7DATSETbits absolute 0xBF811658;
sfr volatile typeDCH7DATBITS DCH7DATINVbits absolute 0xBF81165C;

typedef struct tagI2C1CONBITS {
union {
  struct {
    unsigned SEN:1;
    unsigned RSEN:1;
    unsigned PEN:1;
    unsigned RCEN:1;
    unsigned ACKEN:1;
    unsigned ACKDT:1;
    unsigned STREN:1;
    unsigned GCEN:1;
    unsigned SMEN:1;
    unsigned DISSLW:1;
    unsigned A10M:1;
    unsigned STRICT:1;
    unsigned SCLREL:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned DHEN:1;
    unsigned AHEN:1;
    unsigned SBCDE:1;
    unsigned SDAHT:1;
    unsigned BOEN:1;
    unsigned SCIE:1;
    unsigned PCIE:1;
  };
  struct {
    unsigned :11;
    unsigned IPMIEN:1;
    unsigned :1;
    unsigned I2CSIDL:1;
    unsigned :1;
    unsigned I2CEN:1;
  };
};
} typeI2C1CONBITS;
sfr atomic volatile typeI2C1CONBITS I2C1CONbits absolute 0xBF820000;
sfr volatile typeI2C1CONBITS I2C1CONCLRbits absolute 0xBF820004;
sfr volatile typeI2C1CONBITS I2C1CONSETbits absolute 0xBF820008;
sfr volatile typeI2C1CONBITS I2C1CONINVbits absolute 0xBF82000C;

typedef struct tagI2C1STATBITS {
union {
  struct {
    unsigned TBF:1;
    unsigned RBF:1;
    unsigned R_W:1;
    unsigned S:1;
    unsigned P:1;
    unsigned D_A:1;
    unsigned I2COV:1;
    unsigned IWCOL:1;
    unsigned ADD10:1;
    unsigned GCSTAT:1;
    unsigned BCL:1;
    unsigned :2;
    unsigned ACKTIM:1;
    unsigned TRSTAT:1;
    unsigned ACKSTAT:1;
  };
  struct {
    unsigned :6;
    unsigned I2CPOV:1;
  };
};
} typeI2C1STATBITS;
sfr atomic volatile typeI2C1STATBITS I2C1STATbits absolute 0xBF820010;
sfr volatile typeI2C1STATBITS I2C1STATCLRbits absolute 0xBF820014;
sfr volatile typeI2C1STATBITS I2C1STATSETbits absolute 0xBF820018;
sfr volatile typeI2C1STATBITS I2C1STATINVbits absolute 0xBF82001C;

typedef struct tagI2C1ADDBITS {
union {
  unsigned I2CADD:10;
};
} typeI2C1ADDBITS;
sfr atomic volatile typeI2C1ADDBITS I2C1ADDbits absolute 0xBF820020;
sfr volatile typeI2C1ADDBITS I2C1ADDCLRbits absolute 0xBF820024;
sfr volatile typeI2C1ADDBITS I2C1ADDSETbits absolute 0xBF820028;
sfr volatile typeI2C1ADDBITS I2C1ADDINVbits absolute 0xBF82002C;

typedef struct tagI2C1MSKBITS {
union {
  struct {
    unsigned I2CMSK:10;
  };
  struct {
    unsigned AMSK:10;
  };
};
} typeI2C1MSKBITS;
sfr atomic volatile typeI2C1MSKBITS I2C1MSKbits absolute 0xBF820030;
sfr volatile typeI2C1MSKBITS I2C1MSKCLRbits absolute 0xBF820034;
sfr volatile typeI2C1MSKBITS I2C1MSKSETbits absolute 0xBF820038;
sfr volatile typeI2C1MSKBITS I2C1MSKINVbits absolute 0xBF82003C;

typedef struct tagI2C1BRGBITS {
union {
  unsigned I2CBRG:16;
};
} typeI2C1BRGBITS;
sfr atomic volatile typeI2C1BRGBITS I2C1BRGbits absolute 0xBF820040;
sfr volatile typeI2C1BRGBITS I2C1BRGCLRbits absolute 0xBF820044;
sfr volatile typeI2C1BRGBITS I2C1BRGSETbits absolute 0xBF820048;
sfr volatile typeI2C1BRGBITS I2C1BRGINVbits absolute 0xBF82004C;

typedef struct tagI2C1TRNBITS {
union {
  unsigned I2CTRN:8;
};
} typeI2C1TRNBITS;
sfr atomic volatile typeI2C1TRNBITS I2C1TRNbits absolute 0xBF820050;
sfr volatile typeI2C1TRNBITS I2C1TRNCLRbits absolute 0xBF820054;
sfr volatile typeI2C1TRNBITS I2C1TRNSETbits absolute 0xBF820058;
sfr volatile typeI2C1TRNBITS I2C1TRNINVbits absolute 0xBF82005C;

typedef struct tagI2C1RCVBITS {
union {
  unsigned I2CRCV:8;
};
} typeI2C1RCVBITS;
sfr atomic volatile typeI2C1RCVBITS I2C1RCVbits absolute 0xBF820060;
sfr volatile typeI2C1RCVBITS I2C1RCVCLRbits absolute 0xBF820064;
sfr volatile typeI2C1RCVBITS I2C1RCVSETbits absolute 0xBF820068;
sfr volatile typeI2C1RCVBITS I2C1RCVINVbits absolute 0xBF82006C;

typedef struct tagI2C2CONBITS {
union {
  struct {
    unsigned SEN:1;
    unsigned RSEN:1;
    unsigned PEN:1;
    unsigned RCEN:1;
    unsigned ACKEN:1;
    unsigned ACKDT:1;
    unsigned STREN:1;
    unsigned GCEN:1;
    unsigned SMEN:1;
    unsigned DISSLW:1;
    unsigned A10M:1;
    unsigned STRICT:1;
    unsigned SCLREL:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned DHEN:1;
    unsigned AHEN:1;
    unsigned SBCDE:1;
    unsigned SDAHT:1;
    unsigned BOEN:1;
    unsigned SCIE:1;
    unsigned PCIE:1;
  };
  struct {
    unsigned :11;
    unsigned IPMIEN:1;
    unsigned :1;
    unsigned I2CSIDL:1;
    unsigned :1;
    unsigned I2CEN:1;
  };
};
} typeI2C2CONBITS;
sfr atomic volatile typeI2C2CONBITS I2C2CONbits absolute 0xBF820200;
sfr volatile typeI2C2CONBITS I2C2CONCLRbits absolute 0xBF820204;
sfr volatile typeI2C2CONBITS I2C2CONSETbits absolute 0xBF820208;
sfr volatile typeI2C2CONBITS I2C2CONINVbits absolute 0xBF82020C;

typedef struct tagI2C2STATBITS {
union {
  struct {
    unsigned TBF:1;
    unsigned RBF:1;
    unsigned R_W:1;
    unsigned S:1;
    unsigned P:1;
    unsigned D_A:1;
    unsigned I2COV:1;
    unsigned IWCOL:1;
    unsigned ADD10:1;
    unsigned GCSTAT:1;
    unsigned BCL:1;
    unsigned :2;
    unsigned ACKTIM:1;
    unsigned TRSTAT:1;
    unsigned ACKSTAT:1;
  };
  struct {
    unsigned :6;
    unsigned I2CPOV:1;
  };
};
} typeI2C2STATBITS;
sfr atomic volatile typeI2C2STATBITS I2C2STATbits absolute 0xBF820210;
sfr volatile typeI2C2STATBITS I2C2STATCLRbits absolute 0xBF820214;
sfr volatile typeI2C2STATBITS I2C2STATSETbits absolute 0xBF820218;
sfr volatile typeI2C2STATBITS I2C2STATINVbits absolute 0xBF82021C;

typedef struct tagI2C2ADDBITS {
union {
  unsigned I2CADD:10;
};
} typeI2C2ADDBITS;
sfr atomic volatile typeI2C2ADDBITS I2C2ADDbits absolute 0xBF820220;
sfr volatile typeI2C2ADDBITS I2C2ADDCLRbits absolute 0xBF820224;
sfr volatile typeI2C2ADDBITS I2C2ADDSETbits absolute 0xBF820228;
sfr volatile typeI2C2ADDBITS I2C2ADDINVbits absolute 0xBF82022C;

typedef struct tagI2C2MSKBITS {
union {
  struct {
    unsigned I2CMSK:10;
  };
  struct {
    unsigned AMSK:10;
  };
};
} typeI2C2MSKBITS;
sfr atomic volatile typeI2C2MSKBITS I2C2MSKbits absolute 0xBF820230;
sfr volatile typeI2C2MSKBITS I2C2MSKCLRbits absolute 0xBF820234;
sfr volatile typeI2C2MSKBITS I2C2MSKSETbits absolute 0xBF820238;
sfr volatile typeI2C2MSKBITS I2C2MSKINVbits absolute 0xBF82023C;

typedef struct tagI2C2BRGBITS {
union {
  unsigned I2CBRG:16;
};
} typeI2C2BRGBITS;
sfr atomic volatile typeI2C2BRGBITS I2C2BRGbits absolute 0xBF820240;
sfr volatile typeI2C2BRGBITS I2C2BRGCLRbits absolute 0xBF820244;
sfr volatile typeI2C2BRGBITS I2C2BRGSETbits absolute 0xBF820248;
sfr volatile typeI2C2BRGBITS I2C2BRGINVbits absolute 0xBF82024C;

typedef struct tagI2C2TRNBITS {
union {
  unsigned I2CTRN:8;
};
} typeI2C2TRNBITS;
sfr atomic volatile typeI2C2TRNBITS I2C2TRNbits absolute 0xBF820250;
sfr volatile typeI2C2TRNBITS I2C2TRNCLRbits absolute 0xBF820254;
sfr volatile typeI2C2TRNBITS I2C2TRNSETbits absolute 0xBF820258;
sfr volatile typeI2C2TRNBITS I2C2TRNINVbits absolute 0xBF82025C;

typedef struct tagI2C2RCVBITS {
union {
  unsigned I2CRCV:8;
};
} typeI2C2RCVBITS;
sfr atomic volatile typeI2C2RCVBITS I2C2RCVbits absolute 0xBF820260;
sfr volatile typeI2C2RCVBITS I2C2RCVCLRbits absolute 0xBF820264;
sfr volatile typeI2C2RCVBITS I2C2RCVSETbits absolute 0xBF820268;
sfr volatile typeI2C2RCVBITS I2C2RCVINVbits absolute 0xBF82026C;

typedef struct tagI2C3CONBITS {
union {
  struct {
    unsigned SEN:1;
    unsigned RSEN:1;
    unsigned PEN:1;
    unsigned RCEN:1;
    unsigned ACKEN:1;
    unsigned ACKDT:1;
    unsigned STREN:1;
    unsigned GCEN:1;
    unsigned SMEN:1;
    unsigned DISSLW:1;
    unsigned A10M:1;
    unsigned STRICT:1;
    unsigned SCLREL:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned DHEN:1;
    unsigned AHEN:1;
    unsigned SBCDE:1;
    unsigned SDAHT:1;
    unsigned BOEN:1;
    unsigned SCIE:1;
    unsigned PCIE:1;
  };
  struct {
    unsigned :11;
    unsigned IPMIEN:1;
    unsigned :1;
    unsigned I2CSIDL:1;
    unsigned :1;
    unsigned I2CEN:1;
  };
};
} typeI2C3CONBITS;
sfr atomic volatile typeI2C3CONBITS I2C3CONbits absolute 0xBF820400;
sfr volatile typeI2C3CONBITS I2C3CONCLRbits absolute 0xBF820404;
sfr volatile typeI2C3CONBITS I2C3CONSETbits absolute 0xBF820408;
sfr volatile typeI2C3CONBITS I2C3CONINVbits absolute 0xBF82040C;

typedef struct tagI2C3STATBITS {
union {
  struct {
    unsigned TBF:1;
    unsigned RBF:1;
    unsigned R_W:1;
    unsigned S:1;
    unsigned P:1;
    unsigned D_A:1;
    unsigned I2COV:1;
    unsigned IWCOL:1;
    unsigned ADD10:1;
    unsigned GCSTAT:1;
    unsigned BCL:1;
    unsigned :2;
    unsigned ACKTIM:1;
    unsigned TRSTAT:1;
    unsigned ACKSTAT:1;
  };
  struct {
    unsigned :6;
    unsigned I2CPOV:1;
  };
};
} typeI2C3STATBITS;
sfr atomic volatile typeI2C3STATBITS I2C3STATbits absolute 0xBF820410;
sfr volatile typeI2C3STATBITS I2C3STATCLRbits absolute 0xBF820414;
sfr volatile typeI2C3STATBITS I2C3STATSETbits absolute 0xBF820418;
sfr volatile typeI2C3STATBITS I2C3STATINVbits absolute 0xBF82041C;

typedef struct tagI2C3ADDBITS {
union {
  unsigned I2CADD:10;
};
} typeI2C3ADDBITS;
sfr atomic volatile typeI2C3ADDBITS I2C3ADDbits absolute 0xBF820420;
sfr volatile typeI2C3ADDBITS I2C3ADDCLRbits absolute 0xBF820424;
sfr volatile typeI2C3ADDBITS I2C3ADDSETbits absolute 0xBF820428;
sfr volatile typeI2C3ADDBITS I2C3ADDINVbits absolute 0xBF82042C;

typedef struct tagI2C3MSKBITS {
union {
  struct {
    unsigned I2CMSK:10;
  };
  struct {
    unsigned AMSK:10;
  };
};
} typeI2C3MSKBITS;
sfr atomic volatile typeI2C3MSKBITS I2C3MSKbits absolute 0xBF820430;
sfr volatile typeI2C3MSKBITS I2C3MSKCLRbits absolute 0xBF820434;
sfr volatile typeI2C3MSKBITS I2C3MSKSETbits absolute 0xBF820438;
sfr volatile typeI2C3MSKBITS I2C3MSKINVbits absolute 0xBF82043C;

typedef struct tagI2C3BRGBITS {
union {
  unsigned I2CBRG:16;
};
} typeI2C3BRGBITS;
sfr atomic volatile typeI2C3BRGBITS I2C3BRGbits absolute 0xBF820440;
sfr volatile typeI2C3BRGBITS I2C3BRGCLRbits absolute 0xBF820444;
sfr volatile typeI2C3BRGBITS I2C3BRGSETbits absolute 0xBF820448;
sfr volatile typeI2C3BRGBITS I2C3BRGINVbits absolute 0xBF82044C;

typedef struct tagI2C3TRNBITS {
union {
  unsigned I2CTRN:8;
};
} typeI2C3TRNBITS;
sfr atomic volatile typeI2C3TRNBITS I2C3TRNbits absolute 0xBF820450;
sfr volatile typeI2C3TRNBITS I2C3TRNCLRbits absolute 0xBF820454;
sfr volatile typeI2C3TRNBITS I2C3TRNSETbits absolute 0xBF820458;
sfr volatile typeI2C3TRNBITS I2C3TRNINVbits absolute 0xBF82045C;

typedef struct tagI2C3RCVBITS {
union {
  unsigned I2CRCV:8;
};
} typeI2C3RCVBITS;
sfr atomic volatile typeI2C3RCVBITS I2C3RCVbits absolute 0xBF820460;
sfr volatile typeI2C3RCVBITS I2C3RCVCLRbits absolute 0xBF820464;
sfr volatile typeI2C3RCVBITS I2C3RCVSETbits absolute 0xBF820468;
sfr volatile typeI2C3RCVBITS I2C3RCVINVbits absolute 0xBF82046C;

typedef struct tagI2C4CONBITS {
union {
  struct {
    unsigned SEN:1;
    unsigned RSEN:1;
    unsigned PEN:1;
    unsigned RCEN:1;
    unsigned ACKEN:1;
    unsigned ACKDT:1;
    unsigned STREN:1;
    unsigned GCEN:1;
    unsigned SMEN:1;
    unsigned DISSLW:1;
    unsigned A10M:1;
    unsigned STRICT:1;
    unsigned SCLREL:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned DHEN:1;
    unsigned AHEN:1;
    unsigned SBCDE:1;
    unsigned SDAHT:1;
    unsigned BOEN:1;
    unsigned SCIE:1;
    unsigned PCIE:1;
  };
  struct {
    unsigned :11;
    unsigned IPMIEN:1;
    unsigned :1;
    unsigned I2CSIDL:1;
    unsigned :1;
    unsigned I2CEN:1;
  };
};
} typeI2C4CONBITS;
sfr atomic volatile typeI2C4CONBITS I2C4CONbits absolute 0xBF820600;
sfr volatile typeI2C4CONBITS I2C4CONCLRbits absolute 0xBF820604;
sfr volatile typeI2C4CONBITS I2C4CONSETbits absolute 0xBF820608;
sfr volatile typeI2C4CONBITS I2C4CONINVbits absolute 0xBF82060C;

typedef struct tagI2C4STATBITS {
union {
  struct {
    unsigned TBF:1;
    unsigned RBF:1;
    unsigned R_W:1;
    unsigned S:1;
    unsigned P:1;
    unsigned D_A:1;
    unsigned I2COV:1;
    unsigned IWCOL:1;
    unsigned ADD10:1;
    unsigned GCSTAT:1;
    unsigned BCL:1;
    unsigned :2;
    unsigned ACKTIM:1;
    unsigned TRSTAT:1;
    unsigned ACKSTAT:1;
  };
  struct {
    unsigned :6;
    unsigned I2CPOV:1;
  };
};
} typeI2C4STATBITS;
sfr atomic volatile typeI2C4STATBITS I2C4STATbits absolute 0xBF820610;
sfr volatile typeI2C4STATBITS I2C4STATCLRbits absolute 0xBF820614;
sfr volatile typeI2C4STATBITS I2C4STATSETbits absolute 0xBF820618;
sfr volatile typeI2C4STATBITS I2C4STATINVbits absolute 0xBF82061C;

typedef struct tagI2C4ADDBITS {
union {
  unsigned I2CADD:10;
};
} typeI2C4ADDBITS;
sfr atomic volatile typeI2C4ADDBITS I2C4ADDbits absolute 0xBF820620;
sfr volatile typeI2C4ADDBITS I2C4ADDCLRbits absolute 0xBF820624;
sfr volatile typeI2C4ADDBITS I2C4ADDSETbits absolute 0xBF820628;
sfr volatile typeI2C4ADDBITS I2C4ADDINVbits absolute 0xBF82062C;

typedef struct tagI2C4MSKBITS {
union {
  struct {
    unsigned I2CMSK:10;
  };
  struct {
    unsigned AMSK:10;
  };
};
} typeI2C4MSKBITS;
sfr atomic volatile typeI2C4MSKBITS I2C4MSKbits absolute 0xBF820630;
sfr volatile typeI2C4MSKBITS I2C4MSKCLRbits absolute 0xBF820634;
sfr volatile typeI2C4MSKBITS I2C4MSKSETbits absolute 0xBF820638;
sfr volatile typeI2C4MSKBITS I2C4MSKINVbits absolute 0xBF82063C;

typedef struct tagI2C4BRGBITS {
union {
  unsigned I2CBRG:16;
};
} typeI2C4BRGBITS;
sfr atomic volatile typeI2C4BRGBITS I2C4BRGbits absolute 0xBF820640;
sfr volatile typeI2C4BRGBITS I2C4BRGCLRbits absolute 0xBF820644;
sfr volatile typeI2C4BRGBITS I2C4BRGSETbits absolute 0xBF820648;
sfr volatile typeI2C4BRGBITS I2C4BRGINVbits absolute 0xBF82064C;

typedef struct tagI2C4TRNBITS {
union {
  unsigned I2CTRN:8;
};
} typeI2C4TRNBITS;
sfr atomic volatile typeI2C4TRNBITS I2C4TRNbits absolute 0xBF820650;
sfr volatile typeI2C4TRNBITS I2C4TRNCLRbits absolute 0xBF820654;
sfr volatile typeI2C4TRNBITS I2C4TRNSETbits absolute 0xBF820658;
sfr volatile typeI2C4TRNBITS I2C4TRNINVbits absolute 0xBF82065C;

typedef struct tagI2C4RCVBITS {
union {
  unsigned I2CRCV:8;
};
} typeI2C4RCVBITS;
sfr atomic volatile typeI2C4RCVBITS I2C4RCVbits absolute 0xBF820660;
sfr volatile typeI2C4RCVBITS I2C4RCVCLRbits absolute 0xBF820664;
sfr volatile typeI2C4RCVBITS I2C4RCVSETbits absolute 0xBF820668;
sfr volatile typeI2C4RCVBITS I2C4RCVINVbits absolute 0xBF82066C;

typedef struct tagI2C5CONBITS {
union {
  struct {
    unsigned SEN:1;
    unsigned RSEN:1;
    unsigned PEN:1;
    unsigned RCEN:1;
    unsigned ACKEN:1;
    unsigned ACKDT:1;
    unsigned STREN:1;
    unsigned GCEN:1;
    unsigned SMEN:1;
    unsigned DISSLW:1;
    unsigned A10M:1;
    unsigned STRICT:1;
    unsigned SCLREL:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned DHEN:1;
    unsigned AHEN:1;
    unsigned SBCDE:1;
    unsigned SDAHT:1;
    unsigned BOEN:1;
    unsigned SCIE:1;
    unsigned PCIE:1;
  };
  struct {
    unsigned :11;
    unsigned IPMIEN:1;
    unsigned :1;
    unsigned I2CSIDL:1;
    unsigned :1;
    unsigned I2CEN:1;
  };
};
} typeI2C5CONBITS;
sfr atomic volatile typeI2C5CONBITS I2C5CONbits absolute 0xBF820800;
sfr volatile typeI2C5CONBITS I2C5CONCLRbits absolute 0xBF820804;
sfr volatile typeI2C5CONBITS I2C5CONSETbits absolute 0xBF820808;
sfr volatile typeI2C5CONBITS I2C5CONINVbits absolute 0xBF82080C;

typedef struct tagI2C5STATBITS {
union {
  struct {
    unsigned TBF:1;
    unsigned RBF:1;
    unsigned R_W:1;
    unsigned S:1;
    unsigned P:1;
    unsigned D_A:1;
    unsigned I2COV:1;
    unsigned IWCOL:1;
    unsigned ADD10:1;
    unsigned GCSTAT:1;
    unsigned BCL:1;
    unsigned :2;
    unsigned ACKTIM:1;
    unsigned TRSTAT:1;
    unsigned ACKSTAT:1;
  };
  struct {
    unsigned :6;
    unsigned I2CPOV:1;
  };
};
} typeI2C5STATBITS;
sfr atomic volatile typeI2C5STATBITS I2C5STATbits absolute 0xBF820810;
sfr volatile typeI2C5STATBITS I2C5STATCLRbits absolute 0xBF820814;
sfr volatile typeI2C5STATBITS I2C5STATSETbits absolute 0xBF820818;
sfr volatile typeI2C5STATBITS I2C5STATINVbits absolute 0xBF82081C;

typedef struct tagI2C5ADDBITS {
union {
  unsigned I2CADD:10;
};
} typeI2C5ADDBITS;
sfr atomic volatile typeI2C5ADDBITS I2C5ADDbits absolute 0xBF820820;
sfr volatile typeI2C5ADDBITS I2C5ADDCLRbits absolute 0xBF820824;
sfr volatile typeI2C5ADDBITS I2C5ADDSETbits absolute 0xBF820828;
sfr volatile typeI2C5ADDBITS I2C5ADDINVbits absolute 0xBF82082C;

typedef struct tagI2C5MSKBITS {
union {
  struct {
    unsigned I2CMSK:10;
  };
  struct {
    unsigned AMSK:10;
  };
};
} typeI2C5MSKBITS;
sfr atomic volatile typeI2C5MSKBITS I2C5MSKbits absolute 0xBF820830;
sfr volatile typeI2C5MSKBITS I2C5MSKCLRbits absolute 0xBF820834;
sfr volatile typeI2C5MSKBITS I2C5MSKSETbits absolute 0xBF820838;
sfr volatile typeI2C5MSKBITS I2C5MSKINVbits absolute 0xBF82083C;

typedef struct tagI2C5BRGBITS {
union {
  unsigned I2CBRG:16;
};
} typeI2C5BRGBITS;
sfr atomic volatile typeI2C5BRGBITS I2C5BRGbits absolute 0xBF820840;
sfr volatile typeI2C5BRGBITS I2C5BRGCLRbits absolute 0xBF820844;
sfr volatile typeI2C5BRGBITS I2C5BRGSETbits absolute 0xBF820848;
sfr volatile typeI2C5BRGBITS I2C5BRGINVbits absolute 0xBF82084C;

typedef struct tagI2C5TRNBITS {
union {
  unsigned I2CTRN:8;
};
} typeI2C5TRNBITS;
sfr atomic volatile typeI2C5TRNBITS I2C5TRNbits absolute 0xBF820850;
sfr volatile typeI2C5TRNBITS I2C5TRNCLRbits absolute 0xBF820854;
sfr volatile typeI2C5TRNBITS I2C5TRNSETbits absolute 0xBF820858;
sfr volatile typeI2C5TRNBITS I2C5TRNINVbits absolute 0xBF82085C;

typedef struct tagI2C5RCVBITS {
union {
  unsigned I2CRCV:8;
};
} typeI2C5RCVBITS;
sfr atomic volatile typeI2C5RCVBITS I2C5RCVbits absolute 0xBF820860;
sfr volatile typeI2C5RCVBITS I2C5RCVCLRbits absolute 0xBF820864;
sfr volatile typeI2C5RCVBITS I2C5RCVSETbits absolute 0xBF820868;
sfr volatile typeI2C5RCVBITS I2C5RCVINVbits absolute 0xBF82086C;

typedef struct tagSPI1CONBITS {
union {
  struct {
    unsigned SRXISEL:2;
    unsigned STXISEL:2;
    unsigned DISSDI:1;
    unsigned MSTEN:1;
    unsigned CKP:1;
    unsigned SSEN:1;
    unsigned CKE:1;
    unsigned SMP:1;
    unsigned MODE16:1;
    unsigned MODE32:1;
    unsigned DISSDO:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned ENHBUF:1;
    unsigned SPIFE:1;
    unsigned :5;
    unsigned MCLKSEL:1;
    unsigned FRMCNT:3;
    unsigned FRMSYPW:1;
    unsigned MSSEN:1;
    unsigned FRMPOL:1;
    unsigned FRMSYNC:1;
    unsigned FRMEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI1CONBITS;
sfr atomic volatile typeSPI1CONBITS SPI1CONbits absolute 0xBF821000;
sfr volatile typeSPI1CONBITS SPI1CONCLRbits absolute 0xBF821004;
sfr volatile typeSPI1CONBITS SPI1CONSETbits absolute 0xBF821008;
sfr volatile typeSPI1CONBITS SPI1CONINVbits absolute 0xBF82100C;

typedef struct tagSPI1STATBITS {
union {
  struct {
    unsigned SPIRBF:1;
    unsigned SPITBF:1;
    unsigned :1;
    unsigned SPITBE:1;
    unsigned :1;
    unsigned SPIRBE:1;
    unsigned SPIROV:1;
    unsigned SRMT:1;
    unsigned SPITUR:1;
    unsigned :2;
    unsigned SPIBUSY:1;
    unsigned FRMERR:1;
    unsigned :3;
    unsigned TXBUFELM:5;
    unsigned :3;
    unsigned RXBUFELM:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI1STATBITS;
sfr atomic volatile typeSPI1STATBITS SPI1STATbits absolute 0xBF821010;
sfr volatile typeSPI1STATBITS SPI1STATCLRbits absolute 0xBF821014;
sfr volatile typeSPI1STATBITS SPI1STATSETbits absolute 0xBF821018;
sfr volatile typeSPI1STATBITS SPI1STATINVbits absolute 0xBF82101C;
sfr volatile typeSPI1STATBITS SPI1BUFbits absolute 0xBF821020;
sfr atomic volatile typeSPI1STATBITS SPI1BRGbits absolute 0xBF821030;
sfr volatile typeSPI1STATBITS SPI1BRGCLRbits absolute 0xBF821034;
sfr volatile typeSPI1STATBITS SPI1BRGSETbits absolute 0xBF821038;
sfr volatile typeSPI1STATBITS SPI1BRGINVbits absolute 0xBF82103C;

typedef struct tagSPI1CON2BITS {
union {
  struct {
    unsigned AUDMOD:2;
    unsigned :1;
    unsigned AUDMONO:1;
    unsigned :3;
    unsigned AUDEN:1;
    unsigned IGNTUR:1;
    unsigned IGNROV:1;
    unsigned SPITUREN:1;
    unsigned SPIROVEN:1;
    unsigned FRMERREN:1;
    unsigned :2;
    unsigned SPISGNEXT:1;
  };
  struct {
    unsigned AUDMOD0:1;
    unsigned AUDMOD1:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI1CON2BITS;
sfr atomic volatile typeSPI1CON2BITS SPI1CON2bits absolute 0xBF821040;
sfr volatile typeSPI1CON2BITS SPI1CON2CLRbits absolute 0xBF821044;
sfr volatile typeSPI1CON2BITS SPI1CON2SETbits absolute 0xBF821048;
sfr volatile typeSPI1CON2BITS SPI1CON2INVbits absolute 0xBF82104C;

typedef struct tagSPI2CONBITS {
union {
  struct {
    unsigned SRXISEL:2;
    unsigned STXISEL:2;
    unsigned DISSDI:1;
    unsigned MSTEN:1;
    unsigned CKP:1;
    unsigned SSEN:1;
    unsigned CKE:1;
    unsigned SMP:1;
    unsigned MODE16:1;
    unsigned MODE32:1;
    unsigned DISSDO:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned ENHBUF:1;
    unsigned SPIFE:1;
    unsigned :5;
    unsigned MCLKSEL:1;
    unsigned FRMCNT:3;
    unsigned FRMSYPW:1;
    unsigned MSSEN:1;
    unsigned FRMPOL:1;
    unsigned FRMSYNC:1;
    unsigned FRMEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI2CONBITS;
sfr atomic volatile typeSPI2CONBITS SPI2CONbits absolute 0xBF821200;
sfr volatile typeSPI2CONBITS SPI2CONCLRbits absolute 0xBF821204;
sfr volatile typeSPI2CONBITS SPI2CONSETbits absolute 0xBF821208;
sfr volatile typeSPI2CONBITS SPI2CONINVbits absolute 0xBF82120C;

typedef struct tagSPI2STATBITS {
union {
  struct {
    unsigned SPIRBF:1;
    unsigned SPITBF:1;
    unsigned :1;
    unsigned SPITBE:1;
    unsigned :1;
    unsigned SPIRBE:1;
    unsigned SPIROV:1;
    unsigned SRMT:1;
    unsigned SPITUR:1;
    unsigned :2;
    unsigned SPIBUSY:1;
    unsigned FRMERR:1;
    unsigned :3;
    unsigned TXBUFELM:5;
    unsigned :3;
    unsigned RXBUFELM:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI2STATBITS;
sfr atomic volatile typeSPI2STATBITS SPI2STATbits absolute 0xBF821210;
sfr volatile typeSPI2STATBITS SPI2STATCLRbits absolute 0xBF821214;
sfr volatile typeSPI2STATBITS SPI2STATSETbits absolute 0xBF821218;
sfr volatile typeSPI2STATBITS SPI2STATINVbits absolute 0xBF82121C;
sfr volatile typeSPI2STATBITS SPI2BUFbits absolute 0xBF821220;
sfr atomic volatile typeSPI2STATBITS SPI2BRGbits absolute 0xBF821230;
sfr volatile typeSPI2STATBITS SPI2BRGCLRbits absolute 0xBF821234;
sfr volatile typeSPI2STATBITS SPI2BRGSETbits absolute 0xBF821238;
sfr volatile typeSPI2STATBITS SPI2BRGINVbits absolute 0xBF82123C;

typedef struct tagSPI2CON2BITS {
union {
  struct {
    unsigned AUDMOD:2;
    unsigned :1;
    unsigned AUDMONO:1;
    unsigned :3;
    unsigned AUDEN:1;
    unsigned IGNTUR:1;
    unsigned IGNROV:1;
    unsigned SPITUREN:1;
    unsigned SPIROVEN:1;
    unsigned FRMERREN:1;
    unsigned :2;
    unsigned SPISGNEXT:1;
  };
  struct {
    unsigned AUDMOD0:1;
    unsigned AUDMOD1:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI2CON2BITS;
sfr atomic volatile typeSPI2CON2BITS SPI2CON2bits absolute 0xBF821240;
sfr volatile typeSPI2CON2BITS SPI2CON2CLRbits absolute 0xBF821244;
sfr volatile typeSPI2CON2BITS SPI2CON2SETbits absolute 0xBF821248;
sfr volatile typeSPI2CON2BITS SPI2CON2INVbits absolute 0xBF82124C;

typedef struct tagSPI3CONBITS {
union {
  struct {
    unsigned SRXISEL:2;
    unsigned STXISEL:2;
    unsigned DISSDI:1;
    unsigned MSTEN:1;
    unsigned CKP:1;
    unsigned SSEN:1;
    unsigned CKE:1;
    unsigned SMP:1;
    unsigned MODE16:1;
    unsigned MODE32:1;
    unsigned DISSDO:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned ENHBUF:1;
    unsigned SPIFE:1;
    unsigned :5;
    unsigned MCLKSEL:1;
    unsigned FRMCNT:3;
    unsigned FRMSYPW:1;
    unsigned MSSEN:1;
    unsigned FRMPOL:1;
    unsigned FRMSYNC:1;
    unsigned FRMEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI3CONBITS;
sfr atomic volatile typeSPI3CONBITS SPI3CONbits absolute 0xBF821400;
sfr volatile typeSPI3CONBITS SPI3CONCLRbits absolute 0xBF821404;
sfr volatile typeSPI3CONBITS SPI3CONSETbits absolute 0xBF821408;
sfr volatile typeSPI3CONBITS SPI3CONINVbits absolute 0xBF82140C;

typedef struct tagSPI3STATBITS {
union {
  struct {
    unsigned SPIRBF:1;
    unsigned SPITBF:1;
    unsigned :1;
    unsigned SPITBE:1;
    unsigned :1;
    unsigned SPIRBE:1;
    unsigned SPIROV:1;
    unsigned SRMT:1;
    unsigned SPITUR:1;
    unsigned :2;
    unsigned SPIBUSY:1;
    unsigned FRMERR:1;
    unsigned :3;
    unsigned TXBUFELM:5;
    unsigned :3;
    unsigned RXBUFELM:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI3STATBITS;
sfr atomic volatile typeSPI3STATBITS SPI3STATbits absolute 0xBF821410;
sfr volatile typeSPI3STATBITS SPI3STATCLRbits absolute 0xBF821414;
sfr volatile typeSPI3STATBITS SPI3STATSETbits absolute 0xBF821418;
sfr volatile typeSPI3STATBITS SPI3STATINVbits absolute 0xBF82141C;
sfr volatile typeSPI3STATBITS SPI3BUFbits absolute 0xBF821420;
sfr atomic volatile typeSPI3STATBITS SPI3BRGbits absolute 0xBF821430;
sfr volatile typeSPI3STATBITS SPI3BRGCLRbits absolute 0xBF821434;
sfr volatile typeSPI3STATBITS SPI3BRGSETbits absolute 0xBF821438;
sfr volatile typeSPI3STATBITS SPI3BRGINVbits absolute 0xBF82143C;

typedef struct tagSPI3CON2BITS {
union {
  struct {
    unsigned AUDMOD:2;
    unsigned :1;
    unsigned AUDMONO:1;
    unsigned :3;
    unsigned AUDEN:1;
    unsigned IGNTUR:1;
    unsigned IGNROV:1;
    unsigned SPITUREN:1;
    unsigned SPIROVEN:1;
    unsigned FRMERREN:1;
    unsigned :2;
    unsigned SPISGNEXT:1;
  };
  struct {
    unsigned AUDMOD0:1;
    unsigned AUDMOD1:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI3CON2BITS;
sfr atomic volatile typeSPI3CON2BITS SPI3CON2bits absolute 0xBF821440;
sfr volatile typeSPI3CON2BITS SPI3CON2CLRbits absolute 0xBF821444;
sfr volatile typeSPI3CON2BITS SPI3CON2SETbits absolute 0xBF821448;
sfr volatile typeSPI3CON2BITS SPI3CON2INVbits absolute 0xBF82144C;

typedef struct tagSPI4CONBITS {
union {
  struct {
    unsigned SRXISEL:2;
    unsigned STXISEL:2;
    unsigned DISSDI:1;
    unsigned MSTEN:1;
    unsigned CKP:1;
    unsigned SSEN:1;
    unsigned CKE:1;
    unsigned SMP:1;
    unsigned MODE16:1;
    unsigned MODE32:1;
    unsigned DISSDO:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned ENHBUF:1;
    unsigned SPIFE:1;
    unsigned :5;
    unsigned MCLKSEL:1;
    unsigned FRMCNT:3;
    unsigned FRMSYPW:1;
    unsigned MSSEN:1;
    unsigned FRMPOL:1;
    unsigned FRMSYNC:1;
    unsigned FRMEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI4CONBITS;
sfr atomic volatile typeSPI4CONBITS SPI4CONbits absolute 0xBF821600;
sfr volatile typeSPI4CONBITS SPI4CONCLRbits absolute 0xBF821604;
sfr volatile typeSPI4CONBITS SPI4CONSETbits absolute 0xBF821608;
sfr volatile typeSPI4CONBITS SPI4CONINVbits absolute 0xBF82160C;

typedef struct tagSPI4STATBITS {
union {
  struct {
    unsigned SPIRBF:1;
    unsigned SPITBF:1;
    unsigned :1;
    unsigned SPITBE:1;
    unsigned :1;
    unsigned SPIRBE:1;
    unsigned SPIROV:1;
    unsigned SRMT:1;
    unsigned SPITUR:1;
    unsigned :2;
    unsigned SPIBUSY:1;
    unsigned FRMERR:1;
    unsigned :3;
    unsigned TXBUFELM:5;
    unsigned :3;
    unsigned RXBUFELM:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI4STATBITS;
sfr atomic volatile typeSPI4STATBITS SPI4STATbits absolute 0xBF821610;
sfr volatile typeSPI4STATBITS SPI4STATCLRbits absolute 0xBF821614;
sfr volatile typeSPI4STATBITS SPI4STATSETbits absolute 0xBF821618;
sfr volatile typeSPI4STATBITS SPI4STATINVbits absolute 0xBF82161C;
sfr volatile typeSPI4STATBITS SPI4BUFbits absolute 0xBF821620;
sfr atomic volatile typeSPI4STATBITS SPI4BRGbits absolute 0xBF821630;
sfr volatile typeSPI4STATBITS SPI4BRGCLRbits absolute 0xBF821634;
sfr volatile typeSPI4STATBITS SPI4BRGSETbits absolute 0xBF821638;
sfr volatile typeSPI4STATBITS SPI4BRGINVbits absolute 0xBF82163C;

typedef struct tagSPI4CON2BITS {
union {
  struct {
    unsigned AUDMOD:2;
    unsigned :1;
    unsigned AUDMONO:1;
    unsigned :3;
    unsigned AUDEN:1;
    unsigned IGNTUR:1;
    unsigned IGNROV:1;
    unsigned SPITUREN:1;
    unsigned SPIROVEN:1;
    unsigned FRMERREN:1;
    unsigned :2;
    unsigned SPISGNEXT:1;
  };
  struct {
    unsigned AUDMOD0:1;
    unsigned AUDMOD1:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI4CON2BITS;
sfr atomic volatile typeSPI4CON2BITS SPI4CON2bits absolute 0xBF821640;
sfr volatile typeSPI4CON2BITS SPI4CON2CLRbits absolute 0xBF821644;
sfr volatile typeSPI4CON2BITS SPI4CON2SETbits absolute 0xBF821648;
sfr volatile typeSPI4CON2BITS SPI4CON2INVbits absolute 0xBF82164C;

typedef struct tagSPI5CONBITS {
union {
  struct {
    unsigned SRXISEL:2;
    unsigned STXISEL:2;
    unsigned DISSDI:1;
    unsigned MSTEN:1;
    unsigned CKP:1;
    unsigned SSEN:1;
    unsigned CKE:1;
    unsigned SMP:1;
    unsigned MODE16:1;
    unsigned MODE32:1;
    unsigned DISSDO:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned ENHBUF:1;
    unsigned SPIFE:1;
    unsigned :5;
    unsigned MCLKSEL:1;
    unsigned FRMCNT:3;
    unsigned FRMSYPW:1;
    unsigned MSSEN:1;
    unsigned FRMPOL:1;
    unsigned FRMSYNC:1;
    unsigned FRMEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI5CONBITS;
sfr atomic volatile typeSPI5CONBITS SPI5CONbits absolute 0xBF821800;
sfr volatile typeSPI5CONBITS SPI5CONCLRbits absolute 0xBF821804;
sfr volatile typeSPI5CONBITS SPI5CONSETbits absolute 0xBF821808;
sfr volatile typeSPI5CONBITS SPI5CONINVbits absolute 0xBF82180C;

typedef struct tagSPI5STATBITS {
union {
  struct {
    unsigned SPIRBF:1;
    unsigned SPITBF:1;
    unsigned :1;
    unsigned SPITBE:1;
    unsigned :1;
    unsigned SPIRBE:1;
    unsigned SPIROV:1;
    unsigned SRMT:1;
    unsigned SPITUR:1;
    unsigned :2;
    unsigned SPIBUSY:1;
    unsigned FRMERR:1;
    unsigned :3;
    unsigned TXBUFELM:5;
    unsigned :3;
    unsigned RXBUFELM:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI5STATBITS;
sfr atomic volatile typeSPI5STATBITS SPI5STATbits absolute 0xBF821810;
sfr volatile typeSPI5STATBITS SPI5STATCLRbits absolute 0xBF821814;
sfr volatile typeSPI5STATBITS SPI5STATSETbits absolute 0xBF821818;
sfr volatile typeSPI5STATBITS SPI5STATINVbits absolute 0xBF82181C;
sfr volatile typeSPI5STATBITS SPI5BUFbits absolute 0xBF821820;
sfr atomic volatile typeSPI5STATBITS SPI5BRGbits absolute 0xBF821830;
sfr volatile typeSPI5STATBITS SPI5BRGCLRbits absolute 0xBF821834;
sfr volatile typeSPI5STATBITS SPI5BRGSETbits absolute 0xBF821838;
sfr volatile typeSPI5STATBITS SPI5BRGINVbits absolute 0xBF82183C;

typedef struct tagSPI5CON2BITS {
union {
  struct {
    unsigned AUDMOD:2;
    unsigned :1;
    unsigned AUDMONO:1;
    unsigned :3;
    unsigned AUDEN:1;
    unsigned IGNTUR:1;
    unsigned IGNROV:1;
    unsigned SPITUREN:1;
    unsigned SPIROVEN:1;
    unsigned FRMERREN:1;
    unsigned :2;
    unsigned SPISGNEXT:1;
  };
  struct {
    unsigned AUDMOD0:1;
    unsigned AUDMOD1:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI5CON2BITS;
sfr atomic volatile typeSPI5CON2BITS SPI5CON2bits absolute 0xBF821840;
sfr volatile typeSPI5CON2BITS SPI5CON2CLRbits absolute 0xBF821844;
sfr volatile typeSPI5CON2BITS SPI5CON2SETbits absolute 0xBF821848;
sfr volatile typeSPI5CON2BITS SPI5CON2INVbits absolute 0xBF82184C;

typedef struct tagSPI6CONBITS {
union {
  struct {
    unsigned SRXISEL:2;
    unsigned STXISEL:2;
    unsigned DISSDI:1;
    unsigned MSTEN:1;
    unsigned CKP:1;
    unsigned SSEN:1;
    unsigned CKE:1;
    unsigned SMP:1;
    unsigned MODE16:1;
    unsigned MODE32:1;
    unsigned DISSDO:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned ENHBUF:1;
    unsigned SPIFE:1;
    unsigned :5;
    unsigned MCLKSEL:1;
    unsigned FRMCNT:3;
    unsigned FRMSYPW:1;
    unsigned MSSEN:1;
    unsigned FRMPOL:1;
    unsigned FRMSYNC:1;
    unsigned FRMEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI6CONBITS;
sfr atomic volatile typeSPI6CONBITS SPI6CONbits absolute 0xBF821A00;
sfr volatile typeSPI6CONBITS SPI6CONCLRbits absolute 0xBF821A04;
sfr volatile typeSPI6CONBITS SPI6CONSETbits absolute 0xBF821A08;
sfr volatile typeSPI6CONBITS SPI6CONINVbits absolute 0xBF821A0C;

typedef struct tagSPI6STATBITS {
union {
  struct {
    unsigned SPIRBF:1;
    unsigned SPITBF:1;
    unsigned :1;
    unsigned SPITBE:1;
    unsigned :1;
    unsigned SPIRBE:1;
    unsigned SPIROV:1;
    unsigned SRMT:1;
    unsigned SPITUR:1;
    unsigned :2;
    unsigned SPIBUSY:1;
    unsigned FRMERR:1;
    unsigned :3;
    unsigned TXBUFELM:5;
    unsigned :3;
    unsigned RXBUFELM:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI6STATBITS;
sfr atomic volatile typeSPI6STATBITS SPI6STATbits absolute 0xBF821A10;
sfr volatile typeSPI6STATBITS SPI6STATCLRbits absolute 0xBF821A14;
sfr volatile typeSPI6STATBITS SPI6STATSETbits absolute 0xBF821A18;
sfr volatile typeSPI6STATBITS SPI6STATINVbits absolute 0xBF821A1C;
sfr volatile typeSPI6STATBITS SPI6BUFbits absolute 0xBF821A20;
sfr atomic volatile typeSPI6STATBITS SPI6BRGbits absolute 0xBF821A30;
sfr volatile typeSPI6STATBITS SPI6BRGCLRbits absolute 0xBF821A34;
sfr volatile typeSPI6STATBITS SPI6BRGSETbits absolute 0xBF821A38;
sfr volatile typeSPI6STATBITS SPI6BRGINVbits absolute 0xBF821A3C;

typedef struct tagSPI6CON2BITS {
union {
  struct {
    unsigned AUDMOD:2;
    unsigned :1;
    unsigned AUDMONO:1;
    unsigned :3;
    unsigned AUDEN:1;
    unsigned IGNTUR:1;
    unsigned IGNROV:1;
    unsigned SPITUREN:1;
    unsigned SPIROVEN:1;
    unsigned FRMERREN:1;
    unsigned :2;
    unsigned SPISGNEXT:1;
  };
  struct {
    unsigned AUDMOD0:1;
    unsigned AUDMOD1:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI6CON2BITS;
sfr atomic volatile typeSPI6CON2BITS SPI6CON2bits absolute 0xBF821A40;
sfr volatile typeSPI6CON2BITS SPI6CON2CLRbits absolute 0xBF821A44;
sfr volatile typeSPI6CON2BITS SPI6CON2SETbits absolute 0xBF821A48;
sfr volatile typeSPI6CON2BITS SPI6CON2INVbits absolute 0xBF821A4C;

typedef struct tagU1MODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeU1MODEBITS;
sfr atomic volatile typeU1MODEBITS U1MODEbits absolute 0xBF822000;

typedef struct tagUABMODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeUABMODEBITS;
sfr atomic volatile typeUABMODEBITS UABMODEbits absolute 0xBF822000;
sfr volatile typeUABMODEBITS U1MODECLRbits absolute 0xBF822004;
sfr volatile typeUABMODEBITS U1MODESETbits absolute 0xBF822008;
sfr volatile typeUABMODEBITS U1MODEINVbits absolute 0xBF82200C;

typedef struct tagU1STABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeU1STABITS;
sfr atomic volatile typeU1STABITS U1STAbits absolute 0xBF822010;

typedef struct tagUABSTABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeUABSTABITS;
sfr atomic volatile typeUABSTABITS UABSTAbits absolute 0xBF822010;
sfr volatile typeUABSTABITS U1STACLRbits absolute 0xBF822014;
sfr volatile typeUABSTABITS U1STASETbits absolute 0xBF822018;
sfr volatile typeUABSTABITS U1STAINVbits absolute 0xBF82201C;
sfr volatile typeUABSTABITS U1TXREGbits absolute 0xBF822020;
sfr volatile typeUABSTABITS U1RXREGbits absolute 0xBF822030;
sfr atomic volatile typeUABSTABITS U1BRGbits absolute 0xBF822040;
sfr volatile typeUABSTABITS U1BRGCLRbits absolute 0xBF822044;
sfr volatile typeUABSTABITS U1BRGSETbits absolute 0xBF822048;
sfr volatile typeUABSTABITS U1BRGINVbits absolute 0xBF82204C;

typedef struct tagU2MODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeU2MODEBITS;
sfr atomic volatile typeU2MODEBITS U2MODEbits absolute 0xBF822200;

typedef struct tagUCDMODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeUCDMODEBITS;
sfr atomic volatile typeUCDMODEBITS UCDMODEbits absolute 0xBF822200;
sfr volatile typeUCDMODEBITS U2MODECLRbits absolute 0xBF822204;
sfr volatile typeUCDMODEBITS U2MODESETbits absolute 0xBF822208;
sfr volatile typeUCDMODEBITS U2MODEINVbits absolute 0xBF82220C;

typedef struct tagU2STABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeU2STABITS;
sfr atomic volatile typeU2STABITS U2STAbits absolute 0xBF822210;

typedef struct tagUCDSTABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeUCDSTABITS;
sfr atomic volatile typeUCDSTABITS UCDSTAbits absolute 0xBF822210;
sfr volatile typeUCDSTABITS U2STACLRbits absolute 0xBF822214;
sfr volatile typeUCDSTABITS U2STASETbits absolute 0xBF822218;
sfr volatile typeUCDSTABITS U2STAINVbits absolute 0xBF82221C;
sfr volatile typeUCDSTABITS U2TXREGbits absolute 0xBF822220;
sfr volatile typeUCDSTABITS U2RXREGbits absolute 0xBF822230;
sfr atomic volatile typeUCDSTABITS U2BRGbits absolute 0xBF822240;
sfr volatile typeUCDSTABITS U2BRGCLRbits absolute 0xBF822244;
sfr volatile typeUCDSTABITS U2BRGSETbits absolute 0xBF822248;
sfr volatile typeUCDSTABITS U2BRGINVbits absolute 0xBF82224C;

typedef struct tagU3MODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeU3MODEBITS;
sfr atomic volatile typeU3MODEBITS U3MODEbits absolute 0xBF822400;

typedef struct tagUEFMODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeUEFMODEBITS;
sfr atomic volatile typeUEFMODEBITS UEFMODEbits absolute 0xBF822400;
sfr volatile typeUEFMODEBITS U3MODECLRbits absolute 0xBF822404;
sfr volatile typeUEFMODEBITS U3MODESETbits absolute 0xBF822408;
sfr volatile typeUEFMODEBITS U3MODEINVbits absolute 0xBF82240C;

typedef struct tagU3STABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeU3STABITS;
sfr atomic volatile typeU3STABITS U3STAbits absolute 0xBF822410;

typedef struct tagUEFSTABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeUEFSTABITS;
sfr atomic volatile typeUEFSTABITS UEFSTAbits absolute 0xBF822410;
sfr volatile typeUEFSTABITS U3STACLRbits absolute 0xBF822414;
sfr volatile typeUEFSTABITS U3STASETbits absolute 0xBF822418;
sfr volatile typeUEFSTABITS U3STAINVbits absolute 0xBF82241C;
sfr volatile typeUEFSTABITS U3TXREGbits absolute 0xBF822420;
sfr volatile typeUEFSTABITS U3RXREGbits absolute 0xBF822430;
sfr atomic volatile typeUEFSTABITS U3BRGbits absolute 0xBF822440;
sfr volatile typeUEFSTABITS U3BRGCLRbits absolute 0xBF822444;
sfr volatile typeUEFSTABITS U3BRGSETbits absolute 0xBF822448;
sfr volatile typeUEFSTABITS U3BRGINVbits absolute 0xBF82244C;

typedef struct tagU4MODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeU4MODEBITS;
sfr atomic volatile typeU4MODEBITS U4MODEbits absolute 0xBF822600;

typedef struct tagUGHMODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeUGHMODEBITS;
sfr atomic volatile typeUGHMODEBITS UGHMODEbits absolute 0xBF822600;
sfr volatile typeUGHMODEBITS U4MODECLRbits absolute 0xBF822604;
sfr volatile typeUGHMODEBITS U4MODESETbits absolute 0xBF822608;
sfr volatile typeUGHMODEBITS U4MODEINVbits absolute 0xBF82260C;

typedef struct tagU4STABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeU4STABITS;
sfr atomic volatile typeU4STABITS U4STAbits absolute 0xBF822610;

typedef struct tagUGHSTABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeUGHSTABITS;
sfr atomic volatile typeUGHSTABITS UGHSTAbits absolute 0xBF822610;
sfr volatile typeUGHSTABITS U4STACLRbits absolute 0xBF822614;
sfr volatile typeUGHSTABITS U4STASETbits absolute 0xBF822618;
sfr volatile typeUGHSTABITS U4STAINVbits absolute 0xBF82261C;
sfr volatile typeUGHSTABITS U4TXREGbits absolute 0xBF822620;
sfr volatile typeUGHSTABITS U4RXREGbits absolute 0xBF822630;
sfr atomic volatile typeUGHSTABITS U4BRGbits absolute 0xBF822640;
sfr volatile typeUGHSTABITS U4BRGCLRbits absolute 0xBF822644;
sfr volatile typeUGHSTABITS U4BRGSETbits absolute 0xBF822648;
sfr volatile typeUGHSTABITS U4BRGINVbits absolute 0xBF82264C;

typedef struct tagU5MODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeU5MODEBITS;
sfr atomic volatile typeU5MODEBITS U5MODEbits absolute 0xBF822800;

typedef struct tagUJKMODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeUJKMODEBITS;
sfr atomic volatile typeUJKMODEBITS UJKMODEbits absolute 0xBF822800;
sfr volatile typeUJKMODEBITS U5MODECLRbits absolute 0xBF822804;
sfr volatile typeUJKMODEBITS U5MODESETbits absolute 0xBF822808;
sfr volatile typeUJKMODEBITS U5MODEINVbits absolute 0xBF82280C;

typedef struct tagU5STABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeU5STABITS;
sfr atomic volatile typeU5STABITS U5STAbits absolute 0xBF822810;

typedef struct tagUJKSTABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeUJKSTABITS;
sfr atomic volatile typeUJKSTABITS UJKSTAbits absolute 0xBF822810;
sfr volatile typeUJKSTABITS U5STACLRbits absolute 0xBF822814;
sfr volatile typeUJKSTABITS U5STASETbits absolute 0xBF822818;
sfr volatile typeUJKSTABITS U5STAINVbits absolute 0xBF82281C;
sfr volatile typeUJKSTABITS U5TXREGbits absolute 0xBF822820;
sfr volatile typeUJKSTABITS U5RXREGbits absolute 0xBF822830;
sfr atomic volatile typeUJKSTABITS U5BRGbits absolute 0xBF822840;
sfr volatile typeUJKSTABITS U5BRGCLRbits absolute 0xBF822844;
sfr volatile typeUJKSTABITS U5BRGSETbits absolute 0xBF822848;
sfr volatile typeUJKSTABITS U5BRGINVbits absolute 0xBF82284C;

typedef struct tagU6MODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeU6MODEBITS;
sfr atomic volatile typeU6MODEBITS U6MODEbits absolute 0xBF822A00;

typedef struct tagULMMODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeULMMODEBITS;
sfr atomic volatile typeULMMODEBITS ULMMODEbits absolute 0xBF822A00;
sfr volatile typeULMMODEBITS U6MODECLRbits absolute 0xBF822A04;
sfr volatile typeULMMODEBITS U6MODESETbits absolute 0xBF822A08;
sfr volatile typeULMMODEBITS U6MODEINVbits absolute 0xBF822A0C;

typedef struct tagU6STABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeU6STABITS;
sfr atomic volatile typeU6STABITS U6STAbits absolute 0xBF822A10;

typedef struct tagULMSTABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeULMSTABITS;
sfr atomic volatile typeULMSTABITS ULMSTAbits absolute 0xBF822A10;
sfr volatile typeULMSTABITS U6STACLRbits absolute 0xBF822A14;
sfr volatile typeULMSTABITS U6STASETbits absolute 0xBF822A18;
sfr volatile typeULMSTABITS U6STAINVbits absolute 0xBF822A1C;
sfr volatile typeULMSTABITS U6TXREGbits absolute 0xBF822A20;
sfr volatile typeULMSTABITS U6RXREGbits absolute 0xBF822A30;
sfr atomic volatile typeULMSTABITS U6BRGbits absolute 0xBF822A40;
sfr volatile typeULMSTABITS U6BRGCLRbits absolute 0xBF822A44;
sfr volatile typeULMSTABITS U6BRGSETbits absolute 0xBF822A48;
sfr volatile typeULMSTABITS U6BRGINVbits absolute 0xBF822A4C;

typedef struct tagPMCONBITS {
union {
  struct {
    unsigned RDSP:1;
    unsigned WRSP:1;
    unsigned :1;
    unsigned CS1P:1;
    unsigned CS2P:1;
    unsigned ALP:1;
    unsigned CSF:2;
    unsigned PTRDEN:1;
    unsigned PTWREN:1;
    unsigned PMPTTL:1;
    unsigned ADRMUX:2;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :6;
    unsigned CSF0:1;
    unsigned CSF1:1;
    unsigned :3;
    unsigned ADRMUX0:1;
    unsigned ADRMUX1:1;
  };
  struct {
    unsigned :13;
    unsigned PSIDL:1;
    unsigned :1;
    unsigned PMPEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePMCONBITS;
sfr atomic volatile typePMCONBITS PMCONbits absolute 0xBF82E000;
sfr volatile typePMCONBITS PMCONCLRbits absolute 0xBF82E004;
sfr volatile typePMCONBITS PMCONSETbits absolute 0xBF82E008;
sfr volatile typePMCONBITS PMCONINVbits absolute 0xBF82E00C;

typedef struct tagPMMODEBITS {
union {
  struct {
    unsigned WAITE:2;
    unsigned WAITM:4;
    unsigned WAITB:2;
    unsigned MODE:2;
    unsigned MODE16:1;
    unsigned INCM:2;
    unsigned IRQM:2;
    unsigned BUSY:1;
  };
  struct {
    unsigned WAITE0:1;
    unsigned WAITE1:1;
    unsigned WAITM0:1;
    unsigned WAITM1:1;
    unsigned WAITM2:1;
    unsigned WAITM3:1;
    unsigned WAITB0:1;
    unsigned WAITB1:1;
    unsigned MODE0:1;
    unsigned MODE1:1;
    unsigned :1;
    unsigned INCM0:1;
    unsigned INCM1:1;
    unsigned IRQM0:1;
    unsigned IRQM1:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePMMODEBITS;
sfr atomic volatile typePMMODEBITS PMMODEbits absolute 0xBF82E010;
sfr volatile typePMMODEBITS PMMODECLRbits absolute 0xBF82E014;
sfr volatile typePMMODEBITS PMMODESETbits absolute 0xBF82E018;
sfr volatile typePMMODEBITS PMMODEINVbits absolute 0xBF82E01C;

typedef struct tagPMADDRBITS {
union {
  struct {
    unsigned ADDR:14;
    unsigned CS:2;
  };
  struct {
    unsigned PADDR:14;
  };
  struct {
    unsigned :14;
    unsigned CS1:1;
    unsigned CS2:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePMADDRBITS;
sfr atomic volatile typePMADDRBITS PMADDRbits absolute 0xBF82E020;
sfr volatile typePMADDRBITS PMADDRCLRbits absolute 0xBF82E024;
sfr volatile typePMADDRBITS PMADDRSETbits absolute 0xBF82E028;
sfr volatile typePMADDRBITS PMADDRINVbits absolute 0xBF82E02C;

typedef struct tagPMDOUTBITS {
union {
  struct {
    unsigned DATAOUT:32;
  };
  struct {
    unsigned w:32;
  };
};
} typePMDOUTBITS;
sfr atomic volatile typePMDOUTBITS PMDOUTbits absolute 0xBF82E030;
sfr volatile typePMDOUTBITS PMDOUTCLRbits absolute 0xBF82E034;
sfr volatile typePMDOUTBITS PMDOUTSETbits absolute 0xBF82E038;
sfr volatile typePMDOUTBITS PMDOUTINVbits absolute 0xBF82E03C;

typedef struct tagPMDINBITS {
union {
  struct {
    unsigned DATAIN:32;
  };
  struct {
    unsigned w:32;
  };
};
} typePMDINBITS;
sfr atomic volatile typePMDINBITS PMDINbits absolute 0xBF82E040;
sfr volatile typePMDINBITS PMDINCLRbits absolute 0xBF82E044;
sfr volatile typePMDINBITS PMDINSETbits absolute 0xBF82E048;
sfr volatile typePMDINBITS PMDININVbits absolute 0xBF82E04C;

typedef struct tagPMAENBITS {
union {
  struct {
    unsigned PTEN:16;
  };
  struct {
    unsigned PTEN0:1;
    unsigned PTEN1:1;
    unsigned PTEN2:1;
    unsigned PTEN3:1;
    unsigned PTEN4:1;
    unsigned PTEN5:1;
    unsigned PTEN6:1;
    unsigned PTEN7:1;
    unsigned PTEN8:1;
    unsigned PTEN9:1;
    unsigned PTEN10:1;
    unsigned PTEN11:1;
    unsigned PTEN12:1;
    unsigned PTEN13:1;
    unsigned PTEN14:1;
    unsigned PTEN15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePMAENBITS;
sfr atomic volatile typePMAENBITS PMAENbits absolute 0xBF82E050;
sfr volatile typePMAENBITS PMAENCLRbits absolute 0xBF82E054;
sfr volatile typePMAENBITS PMAENSETbits absolute 0xBF82E058;
sfr volatile typePMAENBITS PMAENINVbits absolute 0xBF82E05C;

typedef struct tagPMSTATBITS {
union {
  struct {
    unsigned OB0E:1;
    unsigned OB1E:1;
    unsigned OB2E:1;
    unsigned OB3E:1;
    unsigned :2;
    unsigned OBUF:1;
    unsigned OBE:1;
    unsigned IB0F:1;
    unsigned IB1F:1;
    unsigned IB2F:1;
    unsigned IB3F:1;
    unsigned :2;
    unsigned IBOV:1;
    unsigned IBF:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePMSTATBITS;
sfr atomic volatile typePMSTATBITS PMSTATbits absolute 0xBF82E060;
sfr volatile typePMSTATBITS PMSTATCLRbits absolute 0xBF82E064;
sfr volatile typePMSTATBITS PMSTATSETbits absolute 0xBF82E068;
sfr volatile typePMSTATBITS PMSTATINVbits absolute 0xBF82E06C;

typedef struct tagT1CONBITS {
union {
  struct {
    unsigned :1;
    unsigned TCS:1;
    unsigned TSYNC:1;
    unsigned :1;
    unsigned TCKPS:2;
    unsigned :1;
    unsigned TGATE:1;
    unsigned :3;
    unsigned TWIP:1;
    unsigned TWDIS:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :4;
    unsigned TCKPS0:1;
    unsigned TCKPS1:1;
  };
  struct {
    unsigned :13;
    unsigned TSIDL:1;
    unsigned :1;
    unsigned TON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeT1CONBITS;
sfr atomic volatile typeT1CONBITS T1CONbits absolute 0xBF840000;
sfr volatile typeT1CONBITS T1CONCLRbits absolute 0xBF840004;
sfr volatile typeT1CONBITS T1CONSETbits absolute 0xBF840008;
sfr volatile typeT1CONBITS T1CONINVbits absolute 0xBF84000C;
sfr atomic volatile typeT1CONBITS TMR1bits absolute 0xBF840010;
sfr volatile typeT1CONBITS TMR1CLRbits absolute 0xBF840014;
sfr volatile typeT1CONBITS TMR1SETbits absolute 0xBF840018;
sfr volatile typeT1CONBITS TMR1INVbits absolute 0xBF84001C;
sfr atomic volatile typeT1CONBITS PR1bits absolute 0xBF840020;
sfr volatile typeT1CONBITS PR1CLRbits absolute 0xBF840024;
sfr volatile typeT1CONBITS PR1SETbits absolute 0xBF840028;
sfr volatile typeT1CONBITS PR1INVbits absolute 0xBF84002C;

typedef struct tagT2CONBITS {
union {
  struct {
    unsigned :1;
    unsigned TCS:1;
    unsigned :1;
    unsigned T32:1;
    unsigned TCKPS:3;
    unsigned TGATE:1;
    unsigned :5;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :4;
    unsigned TCKPS0:1;
    unsigned TCKPS1:1;
    unsigned TCKPS2:1;
  };
  struct {
    unsigned :13;
    unsigned TSIDL:1;
    unsigned :1;
    unsigned TON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeT2CONBITS;
sfr atomic volatile typeT2CONBITS T2CONbits absolute 0xBF840200;
sfr volatile typeT2CONBITS T2CONCLRbits absolute 0xBF840204;
sfr volatile typeT2CONBITS T2CONSETbits absolute 0xBF840208;
sfr volatile typeT2CONBITS T2CONINVbits absolute 0xBF84020C;
sfr atomic volatile typeT2CONBITS TMR2bits absolute 0xBF840210;
sfr volatile typeT2CONBITS TMR2CLRbits absolute 0xBF840214;
sfr volatile typeT2CONBITS TMR2SETbits absolute 0xBF840218;
sfr volatile typeT2CONBITS TMR2INVbits absolute 0xBF84021C;
sfr atomic volatile typeT2CONBITS PR2bits absolute 0xBF840220;
sfr volatile typeT2CONBITS PR2CLRbits absolute 0xBF840224;
sfr volatile typeT2CONBITS PR2SETbits absolute 0xBF840228;
sfr volatile typeT2CONBITS PR2INVbits absolute 0xBF84022C;

typedef struct tagT3CONBITS {
union {
  struct {
    unsigned :1;
    unsigned TCS:1;
    unsigned :2;
    unsigned TCKPS:3;
    unsigned TGATE:1;
    unsigned :5;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :4;
    unsigned TCKPS0:1;
    unsigned TCKPS1:1;
    unsigned TCKPS2:1;
  };
  struct {
    unsigned :13;
    unsigned TSIDL:1;
    unsigned :1;
    unsigned TON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeT3CONBITS;
sfr atomic volatile typeT3CONBITS T3CONbits absolute 0xBF840400;
sfr volatile typeT3CONBITS T3CONCLRbits absolute 0xBF840404;
sfr volatile typeT3CONBITS T3CONSETbits absolute 0xBF840408;
sfr volatile typeT3CONBITS T3CONINVbits absolute 0xBF84040C;
sfr atomic volatile typeT3CONBITS TMR3bits absolute 0xBF840410;
sfr volatile typeT3CONBITS TMR3CLRbits absolute 0xBF840414;
sfr volatile typeT3CONBITS TMR3SETbits absolute 0xBF840418;
sfr volatile typeT3CONBITS TMR3INVbits absolute 0xBF84041C;
sfr atomic volatile typeT3CONBITS PR3bits absolute 0xBF840420;
sfr volatile typeT3CONBITS PR3CLRbits absolute 0xBF840424;
sfr volatile typeT3CONBITS PR3SETbits absolute 0xBF840428;
sfr volatile typeT3CONBITS PR3INVbits absolute 0xBF84042C;

typedef struct tagT4CONBITS {
union {
  struct {
    unsigned :1;
    unsigned TCS:1;
    unsigned :1;
    unsigned T32:1;
    unsigned TCKPS:3;
    unsigned TGATE:1;
    unsigned :5;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :4;
    unsigned TCKPS0:1;
    unsigned TCKPS1:1;
    unsigned TCKPS2:1;
  };
  struct {
    unsigned :13;
    unsigned TSIDL:1;
    unsigned :1;
    unsigned TON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeT4CONBITS;
sfr atomic volatile typeT4CONBITS T4CONbits absolute 0xBF840600;
sfr volatile typeT4CONBITS T4CONCLRbits absolute 0xBF840604;
sfr volatile typeT4CONBITS T4CONSETbits absolute 0xBF840608;
sfr volatile typeT4CONBITS T4CONINVbits absolute 0xBF84060C;
sfr atomic volatile typeT4CONBITS TMR4bits absolute 0xBF840610;
sfr volatile typeT4CONBITS TMR4CLRbits absolute 0xBF840614;
sfr volatile typeT4CONBITS TMR4SETbits absolute 0xBF840618;
sfr volatile typeT4CONBITS TMR4INVbits absolute 0xBF84061C;
sfr atomic volatile typeT4CONBITS PR4bits absolute 0xBF840620;
sfr volatile typeT4CONBITS PR4CLRbits absolute 0xBF840624;
sfr volatile typeT4CONBITS PR4SETbits absolute 0xBF840628;
sfr volatile typeT4CONBITS PR4INVbits absolute 0xBF84062C;

typedef struct tagT5CONBITS {
union {
  struct {
    unsigned :1;
    unsigned TCS:1;
    unsigned :2;
    unsigned TCKPS:3;
    unsigned TGATE:1;
    unsigned :5;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :4;
    unsigned TCKPS0:1;
    unsigned TCKPS1:1;
    unsigned TCKPS2:1;
  };
  struct {
    unsigned :13;
    unsigned TSIDL:1;
    unsigned :1;
    unsigned TON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeT5CONBITS;
sfr atomic volatile typeT5CONBITS T5CONbits absolute 0xBF840800;
sfr volatile typeT5CONBITS T5CONCLRbits absolute 0xBF840804;
sfr volatile typeT5CONBITS T5CONSETbits absolute 0xBF840808;
sfr volatile typeT5CONBITS T5CONINVbits absolute 0xBF84080C;
sfr atomic volatile typeT5CONBITS TMR5bits absolute 0xBF840810;
sfr volatile typeT5CONBITS TMR5CLRbits absolute 0xBF840814;
sfr volatile typeT5CONBITS TMR5SETbits absolute 0xBF840818;
sfr volatile typeT5CONBITS TMR5INVbits absolute 0xBF84081C;
sfr atomic volatile typeT5CONBITS PR5bits absolute 0xBF840820;
sfr volatile typeT5CONBITS PR5CLRbits absolute 0xBF840824;
sfr volatile typeT5CONBITS PR5SETbits absolute 0xBF840828;
sfr volatile typeT5CONBITS PR5INVbits absolute 0xBF84082C;

typedef struct tagT6CONBITS {
union {
  struct {
    unsigned :1;
    unsigned TCS:1;
    unsigned :1;
    unsigned T32:1;
    unsigned TCKPS:3;
    unsigned TGATE:1;
    unsigned :5;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :4;
    unsigned TCKPS0:1;
    unsigned TCKPS1:1;
    unsigned TCKPS2:1;
  };
  struct {
    unsigned :13;
    unsigned TSIDL:1;
    unsigned :1;
    unsigned TON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeT6CONBITS;
sfr atomic volatile typeT6CONBITS T6CONbits absolute 0xBF840A00;
sfr volatile typeT6CONBITS T6CONCLRbits absolute 0xBF840A04;
sfr volatile typeT6CONBITS T6CONSETbits absolute 0xBF840A08;
sfr volatile typeT6CONBITS T6CONINVbits absolute 0xBF840A0C;
sfr atomic volatile typeT6CONBITS TMR6bits absolute 0xBF840A10;
sfr volatile typeT6CONBITS TMR6CLRbits absolute 0xBF840A14;
sfr volatile typeT6CONBITS TMR6SETbits absolute 0xBF840A18;
sfr volatile typeT6CONBITS TMR6INVbits absolute 0xBF840A1C;
sfr atomic volatile typeT6CONBITS PR6bits absolute 0xBF840A20;
sfr volatile typeT6CONBITS PR6CLRbits absolute 0xBF840A24;
sfr volatile typeT6CONBITS PR6SETbits absolute 0xBF840A28;
sfr volatile typeT6CONBITS PR6INVbits absolute 0xBF840A2C;

typedef struct tagT7CONBITS {
union {
  struct {
    unsigned :1;
    unsigned TCS:1;
    unsigned :2;
    unsigned TCKPS:3;
    unsigned TGATE:1;
    unsigned :5;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :4;
    unsigned TCKPS0:1;
    unsigned TCKPS1:1;
    unsigned TCKPS2:1;
  };
  struct {
    unsigned :13;
    unsigned TSIDL:1;
    unsigned :1;
    unsigned TON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeT7CONBITS;
sfr atomic volatile typeT7CONBITS T7CONbits absolute 0xBF840C00;
sfr volatile typeT7CONBITS T7CONCLRbits absolute 0xBF840C04;
sfr volatile typeT7CONBITS T7CONSETbits absolute 0xBF840C08;
sfr volatile typeT7CONBITS T7CONINVbits absolute 0xBF840C0C;
sfr atomic volatile typeT7CONBITS TMR7bits absolute 0xBF840C10;
sfr volatile typeT7CONBITS TMR7CLRbits absolute 0xBF840C14;
sfr volatile typeT7CONBITS TMR7SETbits absolute 0xBF840C18;
sfr volatile typeT7CONBITS TMR7INVbits absolute 0xBF840C1C;
sfr atomic volatile typeT7CONBITS PR7bits absolute 0xBF840C20;
sfr volatile typeT7CONBITS PR7CLRbits absolute 0xBF840C24;
sfr volatile typeT7CONBITS PR7SETbits absolute 0xBF840C28;
sfr volatile typeT7CONBITS PR7INVbits absolute 0xBF840C2C;

typedef struct tagT8CONBITS {
union {
  struct {
    unsigned :1;
    unsigned TCS:1;
    unsigned :1;
    unsigned T32:1;
    unsigned TCKPS:3;
    unsigned TGATE:1;
    unsigned :5;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :4;
    unsigned TCKPS0:1;
    unsigned TCKPS1:1;
    unsigned TCKPS2:1;
  };
  struct {
    unsigned :13;
    unsigned TSIDL:1;
    unsigned :1;
    unsigned TON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeT8CONBITS;
sfr atomic volatile typeT8CONBITS T8CONbits absolute 0xBF840E00;
sfr volatile typeT8CONBITS T8CONCLRbits absolute 0xBF840E04;
sfr volatile typeT8CONBITS T8CONSETbits absolute 0xBF840E08;
sfr volatile typeT8CONBITS T8CONINVbits absolute 0xBF840E0C;
sfr atomic volatile typeT8CONBITS TMR8bits absolute 0xBF840E10;
sfr volatile typeT8CONBITS TMR8CLRbits absolute 0xBF840E14;
sfr volatile typeT8CONBITS TMR8SETbits absolute 0xBF840E18;
sfr volatile typeT8CONBITS TMR8INVbits absolute 0xBF840E1C;
sfr atomic volatile typeT8CONBITS PR8bits absolute 0xBF840E20;
sfr volatile typeT8CONBITS PR8CLRbits absolute 0xBF840E24;
sfr volatile typeT8CONBITS PR8SETbits absolute 0xBF840E28;
sfr volatile typeT8CONBITS PR8INVbits absolute 0xBF840E2C;

typedef struct tagT9CONBITS {
union {
  struct {
    unsigned :1;
    unsigned TCS:1;
    unsigned :2;
    unsigned TCKPS:3;
    unsigned TGATE:1;
    unsigned :5;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :4;
    unsigned TCKPS0:1;
    unsigned TCKPS1:1;
    unsigned TCKPS2:1;
  };
  struct {
    unsigned :13;
    unsigned TSIDL:1;
    unsigned :1;
    unsigned TON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeT9CONBITS;
sfr atomic volatile typeT9CONBITS T9CONbits absolute 0xBF841000;
sfr volatile typeT9CONBITS T9CONCLRbits absolute 0xBF841004;
sfr volatile typeT9CONBITS T9CONSETbits absolute 0xBF841008;
sfr volatile typeT9CONBITS T9CONINVbits absolute 0xBF84100C;
sfr atomic volatile typeT9CONBITS TMR9bits absolute 0xBF841010;
sfr volatile typeT9CONBITS TMR9CLRbits absolute 0xBF841014;
sfr volatile typeT9CONBITS TMR9SETbits absolute 0xBF841018;
sfr volatile typeT9CONBITS TMR9INVbits absolute 0xBF84101C;
sfr atomic volatile typeT9CONBITS PR9bits absolute 0xBF841020;
sfr volatile typeT9CONBITS PR9CLRbits absolute 0xBF841024;
sfr volatile typeT9CONBITS PR9SETbits absolute 0xBF841028;
sfr volatile typeT9CONBITS PR9INVbits absolute 0xBF84102C;

typedef struct tagIC1CONBITS {
union {
  struct {
    unsigned ICM:3;
    unsigned ICBNE:1;
    unsigned ICOV:1;
    unsigned ICI:2;
    unsigned ICTMR:1;
    unsigned C32:1;
    unsigned FEDGE:1;
    unsigned :3;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned ICM0:1;
    unsigned ICM1:1;
    unsigned ICM2:1;
    unsigned :2;
    unsigned ICI0:1;
    unsigned ICI1:1;
  };
  struct {
    unsigned :13;
    unsigned ICSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIC1CONBITS;
sfr atomic volatile typeIC1CONBITS IC1CONbits absolute 0xBF842000;
sfr volatile typeIC1CONBITS IC1CONCLRbits absolute 0xBF842004;
sfr volatile typeIC1CONBITS IC1CONSETbits absolute 0xBF842008;
sfr volatile typeIC1CONBITS IC1CONINVbits absolute 0xBF84200C;
sfr volatile typeIC1CONBITS IC1BUFbits absolute 0xBF842010;

typedef struct tagIC2CONBITS {
union {
  struct {
    unsigned ICM:3;
    unsigned ICBNE:1;
    unsigned ICOV:1;
    unsigned ICI:2;
    unsigned ICTMR:1;
    unsigned C32:1;
    unsigned FEDGE:1;
    unsigned :3;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned ICM0:1;
    unsigned ICM1:1;
    unsigned ICM2:1;
    unsigned :2;
    unsigned ICI0:1;
    unsigned ICI1:1;
  };
  struct {
    unsigned :13;
    unsigned ICSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIC2CONBITS;
sfr atomic volatile typeIC2CONBITS IC2CONbits absolute 0xBF842200;
sfr volatile typeIC2CONBITS IC2CONCLRbits absolute 0xBF842204;
sfr volatile typeIC2CONBITS IC2CONSETbits absolute 0xBF842208;
sfr volatile typeIC2CONBITS IC2CONINVbits absolute 0xBF84220C;
sfr volatile typeIC2CONBITS IC2BUFbits absolute 0xBF842210;

typedef struct tagIC3CONBITS {
union {
  struct {
    unsigned ICM:3;
    unsigned ICBNE:1;
    unsigned ICOV:1;
    unsigned ICI:2;
    unsigned ICTMR:1;
    unsigned C32:1;
    unsigned FEDGE:1;
    unsigned :3;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned ICM0:1;
    unsigned ICM1:1;
    unsigned ICM2:1;
    unsigned :2;
    unsigned ICI0:1;
    unsigned ICI1:1;
  };
  struct {
    unsigned :13;
    unsigned ICSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIC3CONBITS;
sfr atomic volatile typeIC3CONBITS IC3CONbits absolute 0xBF842400;
sfr volatile typeIC3CONBITS IC3CONCLRbits absolute 0xBF842404;
sfr volatile typeIC3CONBITS IC3CONSETbits absolute 0xBF842408;
sfr volatile typeIC3CONBITS IC3CONINVbits absolute 0xBF84240C;
sfr volatile typeIC3CONBITS IC3BUFbits absolute 0xBF842410;

typedef struct tagIC4CONBITS {
union {
  struct {
    unsigned ICM:3;
    unsigned ICBNE:1;
    unsigned ICOV:1;
    unsigned ICI:2;
    unsigned ICTMR:1;
    unsigned C32:1;
    unsigned FEDGE:1;
    unsigned :3;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned ICM0:1;
    unsigned ICM1:1;
    unsigned ICM2:1;
    unsigned :2;
    unsigned ICI0:1;
    unsigned ICI1:1;
  };
  struct {
    unsigned :13;
    unsigned ICSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIC4CONBITS;
sfr atomic volatile typeIC4CONBITS IC4CONbits absolute 0xBF842600;
sfr volatile typeIC4CONBITS IC4CONCLRbits absolute 0xBF842604;
sfr volatile typeIC4CONBITS IC4CONSETbits absolute 0xBF842608;
sfr volatile typeIC4CONBITS IC4CONINVbits absolute 0xBF84260C;
sfr volatile typeIC4CONBITS IC4BUFbits absolute 0xBF842610;

typedef struct tagIC5CONBITS {
union {
  struct {
    unsigned ICM:3;
    unsigned ICBNE:1;
    unsigned ICOV:1;
    unsigned ICI:2;
    unsigned ICTMR:1;
    unsigned C32:1;
    unsigned FEDGE:1;
    unsigned :3;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned ICM0:1;
    unsigned ICM1:1;
    unsigned ICM2:1;
    unsigned :2;
    unsigned ICI0:1;
    unsigned ICI1:1;
  };
  struct {
    unsigned :13;
    unsigned ICSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIC5CONBITS;
sfr atomic volatile typeIC5CONBITS IC5CONbits absolute 0xBF842800;
sfr volatile typeIC5CONBITS IC5CONCLRbits absolute 0xBF842804;
sfr volatile typeIC5CONBITS IC5CONSETbits absolute 0xBF842808;
sfr volatile typeIC5CONBITS IC5CONINVbits absolute 0xBF84280C;
sfr volatile typeIC5CONBITS IC5BUFbits absolute 0xBF842810;

typedef struct tagIC6CONBITS {
union {
  struct {
    unsigned ICM:3;
    unsigned ICBNE:1;
    unsigned ICOV:1;
    unsigned ICI:2;
    unsigned ICTMR:1;
    unsigned C32:1;
    unsigned FEDGE:1;
    unsigned :3;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned ICM0:1;
    unsigned ICM1:1;
    unsigned ICM2:1;
    unsigned :2;
    unsigned ICI0:1;
    unsigned ICI1:1;
  };
  struct {
    unsigned :13;
    unsigned ICSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIC6CONBITS;
sfr atomic volatile typeIC6CONBITS IC6CONbits absolute 0xBF842A00;
sfr volatile typeIC6CONBITS IC6CONCLRbits absolute 0xBF842A04;
sfr volatile typeIC6CONBITS IC6CONSETbits absolute 0xBF842A08;
sfr volatile typeIC6CONBITS IC6CONINVbits absolute 0xBF842A0C;
sfr volatile typeIC6CONBITS IC6BUFbits absolute 0xBF842A10;

typedef struct tagIC7CONBITS {
union {
  struct {
    unsigned ICM:3;
    unsigned ICBNE:1;
    unsigned ICOV:1;
    unsigned ICI:2;
    unsigned ICTMR:1;
    unsigned C32:1;
    unsigned FEDGE:1;
    unsigned :3;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned ICM0:1;
    unsigned ICM1:1;
    unsigned ICM2:1;
    unsigned :2;
    unsigned ICI0:1;
    unsigned ICI1:1;
  };
  struct {
    unsigned :13;
    unsigned ICSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIC7CONBITS;
sfr atomic volatile typeIC7CONBITS IC7CONbits absolute 0xBF842C00;
sfr volatile typeIC7CONBITS IC7CONCLRbits absolute 0xBF842C04;
sfr volatile typeIC7CONBITS IC7CONSETbits absolute 0xBF842C08;
sfr volatile typeIC7CONBITS IC7CONINVbits absolute 0xBF842C0C;
sfr volatile typeIC7CONBITS IC7BUFbits absolute 0xBF842C10;

typedef struct tagIC8CONBITS {
union {
  struct {
    unsigned ICM:3;
    unsigned ICBNE:1;
    unsigned ICOV:1;
    unsigned ICI:2;
    unsigned ICTMR:1;
    unsigned C32:1;
    unsigned FEDGE:1;
    unsigned :3;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned ICM0:1;
    unsigned ICM1:1;
    unsigned ICM2:1;
    unsigned :2;
    unsigned ICI0:1;
    unsigned ICI1:1;
  };
  struct {
    unsigned :13;
    unsigned ICSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIC8CONBITS;
sfr atomic volatile typeIC8CONBITS IC8CONbits absolute 0xBF842E00;
sfr volatile typeIC8CONBITS IC8CONCLRbits absolute 0xBF842E04;
sfr volatile typeIC8CONBITS IC8CONSETbits absolute 0xBF842E08;
sfr volatile typeIC8CONBITS IC8CONINVbits absolute 0xBF842E0C;
sfr volatile typeIC8CONBITS IC8BUFbits absolute 0xBF842E10;

typedef struct tagIC9CONBITS {
union {
  struct {
    unsigned ICM:3;
    unsigned ICBNE:1;
    unsigned ICOV:1;
    unsigned ICI:2;
    unsigned ICTMR:1;
    unsigned C32:1;
    unsigned FEDGE:1;
    unsigned :3;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned ICM0:1;
    unsigned ICM1:1;
    unsigned ICM2:1;
    unsigned :2;
    unsigned ICI0:1;
    unsigned ICI1:1;
  };
  struct {
    unsigned :13;
    unsigned ICSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIC9CONBITS;
sfr atomic volatile typeIC9CONBITS IC9CONbits absolute 0xBF843000;
sfr volatile typeIC9CONBITS IC9CONCLRbits absolute 0xBF843004;
sfr volatile typeIC9CONBITS IC9CONSETbits absolute 0xBF843008;
sfr volatile typeIC9CONBITS IC9CONINVbits absolute 0xBF84300C;
sfr volatile typeIC9CONBITS IC9BUFbits absolute 0xBF843010;

typedef struct tagOC1CONBITS {
union {
  struct {
    unsigned OCM:3;
    unsigned OCTSEL:1;
    unsigned OCFLT:1;
    unsigned OC32:1;
    unsigned :7;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned OCM0:1;
    unsigned OCM1:1;
    unsigned OCM2:1;
  };
  struct {
    unsigned :13;
    unsigned OCSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeOC1CONBITS;
sfr atomic volatile typeOC1CONBITS OC1CONbits absolute 0xBF844000;
sfr volatile typeOC1CONBITS OC1CONCLRbits absolute 0xBF844004;
sfr volatile typeOC1CONBITS OC1CONSETbits absolute 0xBF844008;
sfr volatile typeOC1CONBITS OC1CONINVbits absolute 0xBF84400C;
sfr atomic volatile typeOC1CONBITS OC1Rbits absolute 0xBF844010;
sfr volatile typeOC1CONBITS OC1RCLRbits absolute 0xBF844014;
sfr volatile typeOC1CONBITS OC1RSETbits absolute 0xBF844018;
sfr volatile typeOC1CONBITS OC1RINVbits absolute 0xBF84401C;
sfr atomic volatile typeOC1CONBITS OC1RSbits absolute 0xBF844020;
sfr volatile typeOC1CONBITS OC1RSCLRbits absolute 0xBF844024;
sfr volatile typeOC1CONBITS OC1RSSETbits absolute 0xBF844028;
sfr volatile typeOC1CONBITS OC1RSINVbits absolute 0xBF84402C;

typedef struct tagOC2CONBITS {
union {
  struct {
    unsigned OCM:3;
    unsigned OCTSEL:1;
    unsigned OCFLT:1;
    unsigned OC32:1;
    unsigned :7;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned OCM0:1;
    unsigned OCM1:1;
    unsigned OCM2:1;
  };
  struct {
    unsigned :13;
    unsigned OCSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeOC2CONBITS;
sfr atomic volatile typeOC2CONBITS OC2CONbits absolute 0xBF844200;
sfr volatile typeOC2CONBITS OC2CONCLRbits absolute 0xBF844204;
sfr volatile typeOC2CONBITS OC2CONSETbits absolute 0xBF844208;
sfr volatile typeOC2CONBITS OC2CONINVbits absolute 0xBF84420C;
sfr atomic volatile typeOC2CONBITS OC2Rbits absolute 0xBF844210;
sfr volatile typeOC2CONBITS OC2RCLRbits absolute 0xBF844214;
sfr volatile typeOC2CONBITS OC2RSETbits absolute 0xBF844218;
sfr volatile typeOC2CONBITS OC2RINVbits absolute 0xBF84421C;
sfr atomic volatile typeOC2CONBITS OC2RSbits absolute 0xBF844220;
sfr volatile typeOC2CONBITS OC2RSCLRbits absolute 0xBF844224;
sfr volatile typeOC2CONBITS OC2RSSETbits absolute 0xBF844228;
sfr volatile typeOC2CONBITS OC2RSINVbits absolute 0xBF84422C;

typedef struct tagOC3CONBITS {
union {
  struct {
    unsigned OCM:3;
    unsigned OCTSEL:1;
    unsigned OCFLT:1;
    unsigned OC32:1;
    unsigned :7;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned OCM0:1;
    unsigned OCM1:1;
    unsigned OCM2:1;
  };
  struct {
    unsigned :13;
    unsigned OCSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeOC3CONBITS;
sfr atomic volatile typeOC3CONBITS OC3CONbits absolute 0xBF844400;
sfr volatile typeOC3CONBITS OC3CONCLRbits absolute 0xBF844404;
sfr volatile typeOC3CONBITS OC3CONSETbits absolute 0xBF844408;
sfr volatile typeOC3CONBITS OC3CONINVbits absolute 0xBF84440C;
sfr atomic volatile typeOC3CONBITS OC3Rbits absolute 0xBF844410;
sfr volatile typeOC3CONBITS OC3RCLRbits absolute 0xBF844414;
sfr volatile typeOC3CONBITS OC3RSETbits absolute 0xBF844418;
sfr volatile typeOC3CONBITS OC3RINVbits absolute 0xBF84441C;
sfr atomic volatile typeOC3CONBITS OC3RSbits absolute 0xBF844420;
sfr volatile typeOC3CONBITS OC3RSCLRbits absolute 0xBF844424;
sfr volatile typeOC3CONBITS OC3RSSETbits absolute 0xBF844428;
sfr volatile typeOC3CONBITS OC3RSINVbits absolute 0xBF84442C;

typedef struct tagOC4CONBITS {
union {
  struct {
    unsigned OCM:3;
    unsigned OCTSEL:1;
    unsigned OCFLT:1;
    unsigned OC32:1;
    unsigned :7;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned OCM0:1;
    unsigned OCM1:1;
    unsigned OCM2:1;
  };
  struct {
    unsigned :13;
    unsigned OCSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeOC4CONBITS;
sfr atomic volatile typeOC4CONBITS OC4CONbits absolute 0xBF844600;
sfr volatile typeOC4CONBITS OC4CONCLRbits absolute 0xBF844604;
sfr volatile typeOC4CONBITS OC4CONSETbits absolute 0xBF844608;
sfr volatile typeOC4CONBITS OC4CONINVbits absolute 0xBF84460C;
sfr atomic volatile typeOC4CONBITS OC4Rbits absolute 0xBF844610;
sfr volatile typeOC4CONBITS OC4RCLRbits absolute 0xBF844614;
sfr volatile typeOC4CONBITS OC4RSETbits absolute 0xBF844618;
sfr volatile typeOC4CONBITS OC4RINVbits absolute 0xBF84461C;
sfr atomic volatile typeOC4CONBITS OC4RSbits absolute 0xBF844620;
sfr volatile typeOC4CONBITS OC4RSCLRbits absolute 0xBF844624;
sfr volatile typeOC4CONBITS OC4RSSETbits absolute 0xBF844628;
sfr volatile typeOC4CONBITS OC4RSINVbits absolute 0xBF84462C;

typedef struct tagOC5CONBITS {
union {
  struct {
    unsigned OCM:3;
    unsigned OCTSEL:1;
    unsigned OCFLT:1;
    unsigned OC32:1;
    unsigned :7;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned OCM0:1;
    unsigned OCM1:1;
    unsigned OCM2:1;
  };
  struct {
    unsigned :13;
    unsigned OCSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeOC5CONBITS;
sfr atomic volatile typeOC5CONBITS OC5CONbits absolute 0xBF844800;
sfr volatile typeOC5CONBITS OC5CONCLRbits absolute 0xBF844804;
sfr volatile typeOC5CONBITS OC5CONSETbits absolute 0xBF844808;
sfr volatile typeOC5CONBITS OC5CONINVbits absolute 0xBF84480C;
sfr atomic volatile typeOC5CONBITS OC5Rbits absolute 0xBF844810;
sfr volatile typeOC5CONBITS OC5RCLRbits absolute 0xBF844814;
sfr volatile typeOC5CONBITS OC5RSETbits absolute 0xBF844818;
sfr volatile typeOC5CONBITS OC5RINVbits absolute 0xBF84481C;
sfr atomic volatile typeOC5CONBITS OC5RSbits absolute 0xBF844820;
sfr volatile typeOC5CONBITS OC5RSCLRbits absolute 0xBF844824;
sfr volatile typeOC5CONBITS OC5RSSETbits absolute 0xBF844828;
sfr volatile typeOC5CONBITS OC5RSINVbits absolute 0xBF84482C;

typedef struct tagOC6CONBITS {
union {
  struct {
    unsigned OCM:3;
    unsigned OCTSEL:1;
    unsigned OCFLT:1;
    unsigned OC32:1;
    unsigned :7;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned OCM0:1;
    unsigned OCM1:1;
    unsigned OCM2:1;
  };
  struct {
    unsigned :13;
    unsigned OCSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeOC6CONBITS;
sfr atomic volatile typeOC6CONBITS OC6CONbits absolute 0xBF844A00;
sfr volatile typeOC6CONBITS OC6CONCLRbits absolute 0xBF844A04;
sfr volatile typeOC6CONBITS OC6CONSETbits absolute 0xBF844A08;
sfr volatile typeOC6CONBITS OC6CONINVbits absolute 0xBF844A0C;
sfr atomic volatile typeOC6CONBITS OC6Rbits absolute 0xBF844A10;
sfr volatile typeOC6CONBITS OC6RCLRbits absolute 0xBF844A14;
sfr volatile typeOC6CONBITS OC6RSETbits absolute 0xBF844A18;
sfr volatile typeOC6CONBITS OC6RINVbits absolute 0xBF844A1C;
sfr atomic volatile typeOC6CONBITS OC6RSbits absolute 0xBF844A20;
sfr volatile typeOC6CONBITS OC6RSCLRbits absolute 0xBF844A24;
sfr volatile typeOC6CONBITS OC6RSSETbits absolute 0xBF844A28;
sfr volatile typeOC6CONBITS OC6RSINVbits absolute 0xBF844A2C;

typedef struct tagOC7CONBITS {
union {
  struct {
    unsigned OCM:3;
    unsigned OCTSEL:1;
    unsigned OCFLT:1;
    unsigned OC32:1;
    unsigned :7;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned OCM0:1;
    unsigned OCM1:1;
    unsigned OCM2:1;
  };
  struct {
    unsigned :13;
    unsigned OCSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeOC7CONBITS;
sfr atomic volatile typeOC7CONBITS OC7CONbits absolute 0xBF844C00;
sfr volatile typeOC7CONBITS OC7CONCLRbits absolute 0xBF844C04;
sfr volatile typeOC7CONBITS OC7CONSETbits absolute 0xBF844C08;
sfr volatile typeOC7CONBITS OC7CONINVbits absolute 0xBF844C0C;
sfr atomic volatile typeOC7CONBITS OC7Rbits absolute 0xBF844C10;
sfr volatile typeOC7CONBITS OC7RCLRbits absolute 0xBF844C14;
sfr volatile typeOC7CONBITS OC7RSETbits absolute 0xBF844C18;
sfr volatile typeOC7CONBITS OC7RINVbits absolute 0xBF844C1C;
sfr atomic volatile typeOC7CONBITS OC7RSbits absolute 0xBF844C20;
sfr volatile typeOC7CONBITS OC7RSCLRbits absolute 0xBF844C24;
sfr volatile typeOC7CONBITS OC7RSSETbits absolute 0xBF844C28;
sfr volatile typeOC7CONBITS OC7RSINVbits absolute 0xBF844C2C;

typedef struct tagOC8CONBITS {
union {
  struct {
    unsigned OCM:3;
    unsigned OCTSEL:1;
    unsigned OCFLT:1;
    unsigned OC32:1;
    unsigned :7;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned OCM0:1;
    unsigned OCM1:1;
    unsigned OCM2:1;
  };
  struct {
    unsigned :13;
    unsigned OCSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeOC8CONBITS;
sfr atomic volatile typeOC8CONBITS OC8CONbits absolute 0xBF844E00;
sfr volatile typeOC8CONBITS OC8CONCLRbits absolute 0xBF844E04;
sfr volatile typeOC8CONBITS OC8CONSETbits absolute 0xBF844E08;
sfr volatile typeOC8CONBITS OC8CONINVbits absolute 0xBF844E0C;
sfr atomic volatile typeOC8CONBITS OC8Rbits absolute 0xBF844E10;
sfr volatile typeOC8CONBITS OC8RCLRbits absolute 0xBF844E14;
sfr volatile typeOC8CONBITS OC8RSETbits absolute 0xBF844E18;
sfr volatile typeOC8CONBITS OC8RINVbits absolute 0xBF844E1C;
sfr atomic volatile typeOC8CONBITS OC8RSbits absolute 0xBF844E20;
sfr volatile typeOC8CONBITS OC8RSCLRbits absolute 0xBF844E24;
sfr volatile typeOC8CONBITS OC8RSSETbits absolute 0xBF844E28;
sfr volatile typeOC8CONBITS OC8RSINVbits absolute 0xBF844E2C;

typedef struct tagOC9CONBITS {
union {
  struct {
    unsigned OCM:3;
    unsigned OCTSEL:1;
    unsigned OCFLT:1;
    unsigned OC32:1;
    unsigned :7;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned OCM0:1;
    unsigned OCM1:1;
    unsigned OCM2:1;
  };
  struct {
    unsigned :13;
    unsigned OCSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeOC9CONBITS;
sfr atomic volatile typeOC9CONBITS OC9CONbits absolute 0xBF845000;
sfr volatile typeOC9CONBITS OC9CONCLRbits absolute 0xBF845004;
sfr volatile typeOC9CONBITS OC9CONSETbits absolute 0xBF845008;
sfr volatile typeOC9CONBITS OC9CONINVbits absolute 0xBF84500C;
sfr atomic volatile typeOC9CONBITS OC9Rbits absolute 0xBF845010;
sfr volatile typeOC9CONBITS OC9RCLRbits absolute 0xBF845014;
sfr volatile typeOC9CONBITS OC9RSETbits absolute 0xBF845018;
sfr volatile typeOC9CONBITS OC9RINVbits absolute 0xBF84501C;
sfr atomic volatile typeOC9CONBITS OC9RSbits absolute 0xBF845020;
sfr volatile typeOC9CONBITS OC9RSCLRbits absolute 0xBF845024;
sfr volatile typeOC9CONBITS OC9RSSETbits absolute 0xBF845028;
sfr volatile typeOC9CONBITS OC9RSINVbits absolute 0xBF84502C;

typedef struct tagAD1CON1BITS {
union {
  unsigned :11;
  unsigned FRACT:1;
  unsigned :1;
  unsigned ADSIDL:1;
  unsigned :1;
  unsigned ADCEN:1;
  unsigned EIE:3;
  unsigned :3;
  unsigned STRGSRC:5;
  unsigned FILTRDLY:5;
};
} typeAD1CON1BITS;
sfr volatile typeAD1CON1BITS AD1CON1bits absolute 0xBF84B000;

typedef struct tagAD1CON2BITS {
union {
  unsigned ADCDIV:7;
  unsigned :1;
  unsigned ADCSEL:2;
  unsigned :3;
  unsigned LOWPWR:1;
  unsigned BOOST:1;
  unsigned :1;
  unsigned SAMC:8;
  unsigned :7;
  unsigned ADCRDY:1;
};
} typeAD1CON2BITS;
sfr volatile typeAD1CON2BITS AD1CON2bits absolute 0xBF84B004;

typedef struct tagAD1CON3BITS {
union {
  unsigned ADINSEL:6;
  unsigned :4;
  unsigned VREFSEL:3;
  unsigned :16;
  unsigned RQCONVRT:1;
  unsigned GSWTRG:1;
  unsigned CAL:1;
};
} typeAD1CON3BITS;
sfr volatile typeAD1CON3BITS AD1CON3bits absolute 0xBF84B008;

typedef struct tagAD1IMODBITS {
union {
  unsigned SH0MOD:2;
  unsigned SH1MOD:2;
  unsigned SH2MOD:2;
  unsigned SH3MOD:2;
  unsigned SH4MOD:2;
  unsigned SH5MOD:2;
  unsigned :4;
  unsigned SH0ALT:2;
  unsigned SH1ALT:2;
  unsigned SH2ALT:2;
  unsigned SH3ALT:2;
  unsigned SH4ALT:2;
};
} typeAD1IMODBITS;
sfr volatile typeAD1IMODBITS AD1IMODbits absolute 0xBF84B00C;

typedef struct tagAD1GIRQEN1BITS {
union {
  unsigned AGIEN0:1;
  unsigned AGIEN1:1;
  unsigned AGIEN2:1;
  unsigned AGIEN3:1;
  unsigned AGIEN4:1;
  unsigned AGIEN5:1;
  unsigned AGIEN6:1;
  unsigned AGIEN7:1;
  unsigned AGIEN8:1;
  unsigned AGIEN9:1;
  unsigned AGIEN10:1;
  unsigned AGIEN11:1;
  unsigned AGIEN12:1;
  unsigned AGIEN13:1;
  unsigned AGIEN14:1;
  unsigned AGIEN15:1;
  unsigned AGIEN16:1;
  unsigned AGIEN17:1;
  unsigned AGIEN18:1;
  unsigned AGIEN19:1;
  unsigned AGIEN20:1;
  unsigned AGIEN21:1;
  unsigned AGIEN22:1;
  unsigned AGIEN23:1;
  unsigned AGIEN24:1;
  unsigned AGIEN25:1;
  unsigned AGIEN26:1;
  unsigned AGIEN27:1;
  unsigned AGIEN28:1;
  unsigned AGIEN29:1;
  unsigned AGIEN30:1;
  unsigned AGIEN31:1;
};
} typeAD1GIRQEN1BITS;
sfr volatile typeAD1GIRQEN1BITS AD1GIRQEN1bits absolute 0xBF84B010;

typedef struct tagAD1GIRQEN2BITS {
union {
  unsigned AGIEN32:1;
  unsigned AGIEN33:1;
  unsigned AGIEN34:1;
  unsigned AGIEN35:1;
  unsigned AGIEN36:1;
  unsigned AGIEN37:1;
  unsigned AGIEN38:1;
  unsigned AGIEN39:1;
  unsigned AGIEN40:1;
  unsigned AGIEN41:1;
  unsigned AGIEN42:1;
  unsigned AGIEN43:1;
  unsigned AGIEN44:1;
};
} typeAD1GIRQEN2BITS;
sfr volatile typeAD1GIRQEN2BITS AD1GIRQEN2bits absolute 0xBF84B014;

typedef struct tagAD1CSS1BITS {
union {
  unsigned CSS0:1;
  unsigned CSS1:1;
  unsigned CSS2:1;
  unsigned CSS3:1;
  unsigned CSS4:1;
  unsigned CSS5:1;
  unsigned CSS6:1;
  unsigned CSS7:1;
  unsigned CSS8:1;
  unsigned CSS9:1;
  unsigned CSS10:1;
  unsigned CSS11:1;
  unsigned CSS12:1;
  unsigned CSS13:1;
  unsigned CSS14:1;
  unsigned CSS15:1;
  unsigned CSS16:1;
  unsigned CSS17:1;
  unsigned CSS18:1;
  unsigned CSS19:1;
  unsigned CSS20:1;
  unsigned CSS21:1;
  unsigned CSS22:1;
  unsigned CSS23:1;
  unsigned CSS24:1;
  unsigned CSS25:1;
  unsigned CSS26:1;
  unsigned CSS27:1;
  unsigned CSS28:1;
  unsigned CSS29:1;
  unsigned CSS30:1;
  unsigned CSS31:1;
};
} typeAD1CSS1BITS;
sfr volatile typeAD1CSS1BITS AD1CSS1bits absolute 0xBF84B018;

typedef struct tagAD1CSS2BITS {
union {
  unsigned CSS32:1;
  unsigned CSS33:1;
  unsigned CSS34:1;
  unsigned CSS35:1;
  unsigned CSS36:1;
  unsigned CSS37:1;
  unsigned CSS38:1;
  unsigned CSS39:1;
  unsigned CSS40:1;
  unsigned CSS41:1;
  unsigned CSS42:1;
  unsigned CSS43:1;
  unsigned CSS44:1;
};
} typeAD1CSS2BITS;
sfr volatile typeAD1CSS2BITS AD1CSS2bits absolute 0xBF84B01C;

typedef struct tagAD1DSTAT1BITS {
union {
  unsigned ARDY0:1;
  unsigned ARDY1:1;
  unsigned ARDY2:1;
  unsigned ARDY3:1;
  unsigned ARDY4:1;
  unsigned ARDY5:1;
  unsigned ARDY6:1;
  unsigned ARDY7:1;
  unsigned ARDY8:1;
  unsigned ARDY9:1;
  unsigned ARDY10:1;
  unsigned ARDY11:1;
  unsigned ARDY12:1;
  unsigned ARDY13:1;
  unsigned ARDY14:1;
  unsigned ARDY15:1;
  unsigned ARDY16:1;
  unsigned ARDY17:1;
  unsigned ARDY18:1;
  unsigned ARDY19:1;
  unsigned ARDY20:1;
  unsigned ARDY21:1;
  unsigned ARDY22:1;
  unsigned ARDY23:1;
  unsigned ARDY24:1;
  unsigned ARDY25:1;
  unsigned ARDY26:1;
  unsigned ARDY27:1;
  unsigned ARDY28:1;
  unsigned ARDY29:1;
  unsigned ARDY30:1;
  unsigned ARDY31:1;
};
} typeAD1DSTAT1BITS;
sfr volatile typeAD1DSTAT1BITS AD1DSTAT1bits absolute 0xBF84B020;

typedef struct tagAD1DSTAT2BITS {
union {
  unsigned ARDY32:1;
  unsigned ARDY33:1;
  unsigned ARDY34:1;
  unsigned ARDY35:1;
  unsigned ARDY36:1;
  unsigned ARDY37:1;
  unsigned ARDY38:1;
  unsigned ARDY39:1;
  unsigned ARDY40:1;
  unsigned ARDY41:1;
  unsigned ARDY42:1;
  unsigned ARDY43:1;
  unsigned ARDY44:1;
};
} typeAD1DSTAT2BITS;
sfr volatile typeAD1DSTAT2BITS AD1DSTAT2bits absolute 0xBF84B024;

typedef struct tagAD1CMPEN1BITS {
union {
  unsigned CMPE0:1;
  unsigned CMPE1:1;
  unsigned CMPE2:1;
  unsigned CMPE3:1;
  unsigned CMPE4:1;
  unsigned CMPE5:1;
  unsigned CMPE6:1;
  unsigned CMPE7:1;
  unsigned CMPE8:1;
  unsigned CMPE9:1;
  unsigned CMPE10:1;
  unsigned CMPE11:1;
  unsigned CMPE12:1;
  unsigned CMPE13:1;
  unsigned CMPE14:1;
  unsigned CMPE15:1;
  unsigned CMPE16:1;
  unsigned CMPE17:1;
  unsigned CMPE18:1;
  unsigned CMPE19:1;
  unsigned CMPE20:1;
  unsigned CMPE21:1;
  unsigned CMPE22:1;
  unsigned CMPE23:1;
  unsigned CMPE24:1;
  unsigned CMPE25:1;
  unsigned CMPE26:1;
  unsigned CMPE27:1;
  unsigned CMPE28:1;
  unsigned CMPE29:1;
  unsigned CMPE30:1;
  unsigned CMPE31:1;
};
} typeAD1CMPEN1BITS;
sfr volatile typeAD1CMPEN1BITS AD1CMPEN1bits absolute 0xBF84B028;

typedef struct tagAD1CMP1BITS {
union {
  unsigned ADCMPLO:16;
  unsigned ADCMPHI:16;
};
} typeAD1CMP1BITS;
sfr volatile typeAD1CMP1BITS AD1CMP1bits absolute 0xBF84B02C;

typedef struct tagAD1CMPEN2BITS {
union {
  unsigned CMPE0:1;
  unsigned CMPE1:1;
  unsigned CMPE2:1;
  unsigned CMPE3:1;
  unsigned CMPE4:1;
  unsigned CMPE5:1;
  unsigned CMPE6:1;
  unsigned CMPE7:1;
  unsigned CMPE8:1;
  unsigned CMPE9:1;
  unsigned CMPE10:1;
  unsigned CMPE11:1;
  unsigned CMPE12:1;
  unsigned CMPE13:1;
  unsigned CMPE14:1;
  unsigned CMPE15:1;
  unsigned CMPE16:1;
  unsigned CMPE17:1;
  unsigned CMPE18:1;
  unsigned CMPE19:1;
  unsigned CMPE20:1;
  unsigned CMPE21:1;
  unsigned CMPE22:1;
  unsigned CMPE23:1;
  unsigned CMPE24:1;
  unsigned CMPE25:1;
  unsigned CMPE26:1;
  unsigned CMPE27:1;
  unsigned CMPE28:1;
  unsigned CMPE29:1;
  unsigned CMPE30:1;
  unsigned CMPE31:1;
};
} typeAD1CMPEN2BITS;
sfr volatile typeAD1CMPEN2BITS AD1CMPEN2bits absolute 0xBF84B030;

typedef struct tagAD1CMP2BITS {
union {
  unsigned ADCMPLO:16;
  unsigned ADCMPHI:16;
};
} typeAD1CMP2BITS;
sfr volatile typeAD1CMP2BITS AD1CMP2bits absolute 0xBF84B034;

typedef struct tagAD1CMPEN3BITS {
union {
  unsigned CMPE0:1;
  unsigned CMPE1:1;
  unsigned CMPE2:1;
  unsigned CMPE3:1;
  unsigned CMPE4:1;
  unsigned CMPE5:1;
  unsigned CMPE6:1;
  unsigned CMPE7:1;
  unsigned CMPE8:1;
  unsigned CMPE9:1;
  unsigned CMPE10:1;
  unsigned CMPE11:1;
  unsigned CMPE12:1;
  unsigned CMPE13:1;
  unsigned CMPE14:1;
  unsigned CMPE15:1;
  unsigned CMPE16:1;
  unsigned CMPE17:1;
  unsigned CMPE18:1;
  unsigned CMPE19:1;
  unsigned CMPE20:1;
  unsigned CMPE21:1;
  unsigned CMPE22:1;
  unsigned CMPE23:1;
  unsigned CMPE24:1;
  unsigned CMPE25:1;
  unsigned CMPE26:1;
  unsigned CMPE27:1;
  unsigned CMPE28:1;
  unsigned CMPE29:1;
  unsigned CMPE30:1;
  unsigned CMPE31:1;
};
} typeAD1CMPEN3BITS;
sfr volatile typeAD1CMPEN3BITS AD1CMPEN3bits absolute 0xBF84B038;

typedef struct tagAD1CMP3BITS {
union {
  unsigned ADCMPLO:16;
  unsigned ADCMPHI:16;
};
} typeAD1CMP3BITS;
sfr volatile typeAD1CMP3BITS AD1CMP3bits absolute 0xBF84B03C;

typedef struct tagAD1CMPEN4BITS {
union {
  unsigned CMPE0:1;
  unsigned CMPE1:1;
  unsigned CMPE2:1;
  unsigned CMPE3:1;
  unsigned CMPE4:1;
  unsigned CMPE5:1;
  unsigned CMPE6:1;
  unsigned CMPE7:1;
  unsigned CMPE8:1;
  unsigned CMPE9:1;
  unsigned CMPE10:1;
  unsigned CMPE11:1;
  unsigned CMPE12:1;
  unsigned CMPE13:1;
  unsigned CMPE14:1;
  unsigned CMPE15:1;
  unsigned CMPE16:1;
  unsigned CMPE17:1;
  unsigned CMPE18:1;
  unsigned CMPE19:1;
  unsigned CMPE20:1;
  unsigned CMPE21:1;
  unsigned CMPE22:1;
  unsigned CMPE23:1;
  unsigned CMPE24:1;
  unsigned CMPE25:1;
  unsigned CMPE26:1;
  unsigned CMPE27:1;
  unsigned CMPE28:1;
  unsigned CMPE29:1;
  unsigned CMPE30:1;
  unsigned CMPE31:1;
};
} typeAD1CMPEN4BITS;
sfr volatile typeAD1CMPEN4BITS AD1CMPEN4bits absolute 0xBF84B040;

typedef struct tagAD1CMP4BITS {
union {
  unsigned ADCMPLO:16;
  unsigned ADCMPHI:16;
};
} typeAD1CMP4BITS;
sfr volatile typeAD1CMP4BITS AD1CMP4bits absolute 0xBF84B044;

typedef struct tagAD1CMPEN5BITS {
union {
  unsigned CMPE0:1;
  unsigned CMPE1:1;
  unsigned CMPE2:1;
  unsigned CMPE3:1;
  unsigned CMPE4:1;
  unsigned CMPE5:1;
  unsigned CMPE6:1;
  unsigned CMPE7:1;
  unsigned CMPE8:1;
  unsigned CMPE9:1;
  unsigned CMPE10:1;
  unsigned CMPE11:1;
  unsigned CMPE12:1;
  unsigned CMPE13:1;
  unsigned CMPE14:1;
  unsigned CMPE15:1;
  unsigned CMPE16:1;
  unsigned CMPE17:1;
  unsigned CMPE18:1;
  unsigned CMPE19:1;
  unsigned CMPE20:1;
  unsigned CMPE21:1;
  unsigned CMPE22:1;
  unsigned CMPE23:1;
  unsigned CMPE24:1;
  unsigned CMPE25:1;
  unsigned CMPE26:1;
  unsigned CMPE27:1;
  unsigned CMPE28:1;
  unsigned CMPE29:1;
  unsigned CMPE30:1;
  unsigned CMPE31:1;
};
} typeAD1CMPEN5BITS;
sfr volatile typeAD1CMPEN5BITS AD1CMPEN5bits absolute 0xBF84B048;

typedef struct tagAD1CMP5BITS {
union {
  unsigned ADCMPLO:16;
  unsigned ADCMPHI:16;
};
} typeAD1CMP5BITS;
sfr volatile typeAD1CMP5BITS AD1CMP5bits absolute 0xBF84B04C;

typedef struct tagAD1CMPEN6BITS {
union {
  unsigned CMPE0:1;
  unsigned CMPE1:1;
  unsigned CMPE2:1;
  unsigned CMPE3:1;
  unsigned CMPE4:1;
  unsigned CMPE5:1;
  unsigned CMPE6:1;
  unsigned CMPE7:1;
  unsigned CMPE8:1;
  unsigned CMPE9:1;
  unsigned CMPE10:1;
  unsigned CMPE11:1;
  unsigned CMPE12:1;
  unsigned CMPE13:1;
  unsigned CMPE14:1;
  unsigned CMPE15:1;
  unsigned CMPE16:1;
  unsigned CMPE17:1;
  unsigned CMPE18:1;
  unsigned CMPE19:1;
  unsigned CMPE20:1;
  unsigned CMPE21:1;
  unsigned CMPE22:1;
  unsigned CMPE23:1;
  unsigned CMPE24:1;
  unsigned CMPE25:1;
  unsigned CMPE26:1;
  unsigned CMPE27:1;
  unsigned CMPE28:1;
  unsigned CMPE29:1;
  unsigned CMPE30:1;
  unsigned CMPE31:1;
};
} typeAD1CMPEN6BITS;
sfr volatile typeAD1CMPEN6BITS AD1CMPEN6bits absolute 0xBF84B050;

typedef struct tagAD1CMP6BITS {
union {
  unsigned ADCMPLO:16;
  unsigned ADCMPHI:16;
};
} typeAD1CMP6BITS;
sfr volatile typeAD1CMP6BITS AD1CMP6bits absolute 0xBF84B054;

typedef struct tagAD1FLTR1BITS {
union {
  unsigned FLTRDATA:16;
  unsigned CHNLID:6;
  unsigned :2;
  unsigned AFRDY:1;
  unsigned AFGIEN:1;
  unsigned OVRSAM:3;
  unsigned :2;
  unsigned AFEN:1;
};
} typeAD1FLTR1BITS;
sfr volatile typeAD1FLTR1BITS AD1FLTR1bits absolute 0xBF84B058;

typedef struct tagAD1FLTR2BITS {
union {
  unsigned FLTRDATA:16;
  unsigned CHNLID:6;
  unsigned :2;
  unsigned AFRDY:1;
  unsigned AFGIEN:1;
  unsigned OVRSAM:3;
  unsigned :2;
  unsigned AFEN:1;
};
} typeAD1FLTR2BITS;
sfr volatile typeAD1FLTR2BITS AD1FLTR2bits absolute 0xBF84B05C;

typedef struct tagAD1FLTR3BITS {
union {
  unsigned FLTRDATA:16;
  unsigned CHNLID:6;
  unsigned :2;
  unsigned AFRDY:1;
  unsigned AFGIEN:1;
  unsigned OVRSAM:3;
  unsigned :2;
  unsigned AFEN:1;
};
} typeAD1FLTR3BITS;
sfr volatile typeAD1FLTR3BITS AD1FLTR3bits absolute 0xBF84B060;

typedef struct tagAD1FLTR4BITS {
union {
  unsigned FLTRDATA:16;
  unsigned CHNLID:6;
  unsigned :2;
  unsigned AFRDY:1;
  unsigned AFGIEN:1;
  unsigned OVRSAM:3;
  unsigned :2;
  unsigned AFEN:1;
};
} typeAD1FLTR4BITS;
sfr volatile typeAD1FLTR4BITS AD1FLTR4bits absolute 0xBF84B064;

typedef struct tagAD1FLTR5BITS {
union {
  unsigned FLTRDATA:16;
  unsigned CHNLID:6;
  unsigned :2;
  unsigned AFRDY:1;
  unsigned AFGIEN:1;
  unsigned OVRSAM:3;
  unsigned :2;
  unsigned AFEN:1;
};
} typeAD1FLTR5BITS;
sfr volatile typeAD1FLTR5BITS AD1FLTR5bits absolute 0xBF84B068;

typedef struct tagAD1FLTR6BITS {
union {
  unsigned FLTRDATA:16;
  unsigned CHNLID:6;
  unsigned :2;
  unsigned AFRDY:1;
  unsigned AFGIEN:1;
  unsigned OVRSAM:3;
  unsigned :2;
  unsigned AFEN:1;
};
} typeAD1FLTR6BITS;
sfr volatile typeAD1FLTR6BITS AD1FLTR6bits absolute 0xBF84B06C;

typedef struct tagAD1TRG1BITS {
union {
  unsigned TRGSRC0:5;
  unsigned :3;
  unsigned TRGSRC1:5;
  unsigned :3;
  unsigned TRGSRC2:5;
  unsigned :3;
  unsigned TRGSRC3:5;
};
} typeAD1TRG1BITS;
sfr volatile typeAD1TRG1BITS AD1TRG1bits absolute 0xBF84B070;

typedef struct tagAD1TRG2BITS {
union {
  unsigned TRGSRC4:5;
  unsigned :3;
  unsigned TRGSRC5:5;
  unsigned :3;
  unsigned TRGSRC6:5;
  unsigned :3;
  unsigned TRGSRC7:5;
};
} typeAD1TRG2BITS;
sfr volatile typeAD1TRG2BITS AD1TRG2bits absolute 0xBF84B074;

typedef struct tagAD1TRG3BITS {
union {
  unsigned TRGSRC8:5;
  unsigned :3;
  unsigned TRGSRC9:5;
  unsigned :3;
  unsigned TRGSRC10:5;
  unsigned :3;
  unsigned TRGSRC11:5;
};
} typeAD1TRG3BITS;
sfr volatile typeAD1TRG3BITS AD1TRG3bits absolute 0xBF84B078;

typedef struct tagAD1CMPCON1BITS {
union {
  unsigned IELOLO:1;
  unsigned IELOHI:1;
  unsigned IEHILO:1;
  unsigned IEHIHI:1;
  unsigned IEBTWN:1;
  unsigned DCMPED:1;
  unsigned DCMPGIEN:1;
  unsigned ENDCMP:1;
  unsigned AINID:5;
};
} typeAD1CMPCON1BITS;
sfr volatile typeAD1CMPCON1BITS AD1CMPCON1bits absolute 0xBF84B090;

typedef struct tagAD1CMPCON2BITS {
union {
  unsigned IELOLO:1;
  unsigned IELOHI:1;
  unsigned IEHILO:1;
  unsigned IEHIHI:1;
  unsigned IEBTWN:1;
  unsigned DCMPED:1;
  unsigned DCMPGIEN:1;
  unsigned ENDCMP:1;
  unsigned AINID:5;
};
} typeAD1CMPCON2BITS;
sfr volatile typeAD1CMPCON2BITS AD1CMPCON2bits absolute 0xBF84B094;

typedef struct tagAD1CMPCON3BITS {
union {
  unsigned IELOLO:1;
  unsigned IELOHI:1;
  unsigned IEHILO:1;
  unsigned IEHIHI:1;
  unsigned IEBTWN:1;
  unsigned DCMPED:1;
  unsigned DCMPGIEN:1;
  unsigned ENDCMP:1;
  unsigned AINID:5;
};
} typeAD1CMPCON3BITS;
sfr volatile typeAD1CMPCON3BITS AD1CMPCON3bits absolute 0xBF84B098;

typedef struct tagAD1CMPCON4BITS {
union {
  unsigned IELOLO:1;
  unsigned IELOHI:1;
  unsigned IEHILO:1;
  unsigned IEHIHI:1;
  unsigned IEBTWN:1;
  unsigned DCMPED:1;
  unsigned DCMPGIEN:1;
  unsigned ENDCMP:1;
  unsigned AINID:5;
};
} typeAD1CMPCON4BITS;
sfr volatile typeAD1CMPCON4BITS AD1CMPCON4bits absolute 0xBF84B09C;

typedef struct tagAD1CMPCON5BITS {
union {
  unsigned IELOLO:1;
  unsigned IELOHI:1;
  unsigned IEHILO:1;
  unsigned IEHIHI:1;
  unsigned IEBTWN:1;
  unsigned DCMPED:1;
  unsigned DCMPGIEN:1;
  unsigned ENDCMP:1;
  unsigned AINID:5;
};
} typeAD1CMPCON5BITS;
sfr volatile typeAD1CMPCON5BITS AD1CMPCON5bits absolute 0xBF84B0A0;

typedef struct tagAD1CMPCON6BITS {
union {
  unsigned IELOLO:1;
  unsigned IELOHI:1;
  unsigned IEHILO:1;
  unsigned IEHIHI:1;
  unsigned IEBTWN:1;
  unsigned DCMPED:1;
  unsigned DCMPGIEN:1;
  unsigned ENDCMP:1;
  unsigned AINID:5;
};
} typeAD1CMPCON6BITS;
sfr volatile typeAD1CMPCON6BITS AD1CMPCON6bits absolute 0xBF84B0A4;

typedef struct tagAD1DATA0BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA0BITS;
sfr volatile typeAD1DATA0BITS AD1DATA0bits absolute 0xBF84B0B8;

typedef struct tagAD1DATA1BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA1BITS;
sfr volatile typeAD1DATA1BITS AD1DATA1bits absolute 0xBF84B0BC;

typedef struct tagAD1DATA2BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA2BITS;
sfr volatile typeAD1DATA2BITS AD1DATA2bits absolute 0xBF84B0C0;

typedef struct tagAD1DATA3BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA3BITS;
sfr volatile typeAD1DATA3BITS AD1DATA3bits absolute 0xBF84B0C4;

typedef struct tagAD1DATA4BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA4BITS;
sfr volatile typeAD1DATA4BITS AD1DATA4bits absolute 0xBF84B0C8;

typedef struct tagAD1DATA5BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA5BITS;
sfr volatile typeAD1DATA5BITS AD1DATA5bits absolute 0xBF84B0CC;

typedef struct tagAD1DATA6BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA6BITS;
sfr volatile typeAD1DATA6BITS AD1DATA6bits absolute 0xBF84B0D0;

typedef struct tagAD1DATA7BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA7BITS;
sfr volatile typeAD1DATA7BITS AD1DATA7bits absolute 0xBF84B0D4;

typedef struct tagAD1DATA8BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA8BITS;
sfr volatile typeAD1DATA8BITS AD1DATA8bits absolute 0xBF84B0D8;

typedef struct tagAD1DATA9BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA9BITS;
sfr volatile typeAD1DATA9BITS AD1DATA9bits absolute 0xBF84B0DC;

typedef struct tagAD1DATA10BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA10BITS;
sfr volatile typeAD1DATA10BITS AD1DATA10bits absolute 0xBF84B0E0;

typedef struct tagAD1DATA11BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA11BITS;
sfr volatile typeAD1DATA11BITS AD1DATA11bits absolute 0xBF84B0E4;

typedef struct tagAD1DATA12BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA12BITS;
sfr volatile typeAD1DATA12BITS AD1DATA12bits absolute 0xBF84B0E8;

typedef struct tagAD1DATA13BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA13BITS;
sfr volatile typeAD1DATA13BITS AD1DATA13bits absolute 0xBF84B0EC;

typedef struct tagAD1DATA14BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA14BITS;
sfr volatile typeAD1DATA14BITS AD1DATA14bits absolute 0xBF84B0F0;

typedef struct tagAD1DATA15BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA15BITS;
sfr volatile typeAD1DATA15BITS AD1DATA15bits absolute 0xBF84B0F4;

typedef struct tagAD1DATA16BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA16BITS;
sfr volatile typeAD1DATA16BITS AD1DATA16bits absolute 0xBF84B0F8;

typedef struct tagAD1DATA17BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA17BITS;
sfr volatile typeAD1DATA17BITS AD1DATA17bits absolute 0xBF84B0FC;

typedef struct tagAD1DATA18BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA18BITS;
sfr volatile typeAD1DATA18BITS AD1DATA18bits absolute 0xBF84B100;

typedef struct tagAD1DATA19BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA19BITS;
sfr volatile typeAD1DATA19BITS AD1DATA19bits absolute 0xBF84B104;

typedef struct tagAD1DATA20BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA20BITS;
sfr volatile typeAD1DATA20BITS AD1DATA20bits absolute 0xBF84B108;

typedef struct tagAD1DATA21BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA21BITS;
sfr volatile typeAD1DATA21BITS AD1DATA21bits absolute 0xBF84B10C;

typedef struct tagAD1DATA22BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA22BITS;
sfr volatile typeAD1DATA22BITS AD1DATA22bits absolute 0xBF84B110;

typedef struct tagAD1DATA23BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA23BITS;
sfr volatile typeAD1DATA23BITS AD1DATA23bits absolute 0xBF84B114;

typedef struct tagAD1DATA24BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA24BITS;
sfr volatile typeAD1DATA24BITS AD1DATA24bits absolute 0xBF84B118;

typedef struct tagAD1DATA25BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA25BITS;
sfr volatile typeAD1DATA25BITS AD1DATA25bits absolute 0xBF84B11C;

typedef struct tagAD1DATA26BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA26BITS;
sfr volatile typeAD1DATA26BITS AD1DATA26bits absolute 0xBF84B120;

typedef struct tagAD1DATA27BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA27BITS;
sfr volatile typeAD1DATA27BITS AD1DATA27bits absolute 0xBF84B124;

typedef struct tagAD1DATA28BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA28BITS;
sfr volatile typeAD1DATA28BITS AD1DATA28bits absolute 0xBF84B128;

typedef struct tagAD1DATA29BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA29BITS;
sfr volatile typeAD1DATA29BITS AD1DATA29bits absolute 0xBF84B12C;

typedef struct tagAD1DATA30BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA30BITS;
sfr volatile typeAD1DATA30BITS AD1DATA30bits absolute 0xBF84B130;

typedef struct tagAD1DATA31BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA31BITS;
sfr volatile typeAD1DATA31BITS AD1DATA31bits absolute 0xBF84B134;

typedef struct tagAD1DATA32BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA32BITS;
sfr volatile typeAD1DATA32BITS AD1DATA32bits absolute 0xBF84B138;

typedef struct tagAD1DATA33BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA33BITS;
sfr volatile typeAD1DATA33BITS AD1DATA33bits absolute 0xBF84B13C;

typedef struct tagAD1DATA34BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA34BITS;
sfr volatile typeAD1DATA34BITS AD1DATA34bits absolute 0xBF84B140;

typedef struct tagAD1DATA35BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA35BITS;
sfr volatile typeAD1DATA35BITS AD1DATA35bits absolute 0xBF84B144;

typedef struct tagAD1DATA36BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA36BITS;
sfr volatile typeAD1DATA36BITS AD1DATA36bits absolute 0xBF84B148;

typedef struct tagAD1DATA37BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA37BITS;
sfr volatile typeAD1DATA37BITS AD1DATA37bits absolute 0xBF84B14C;

typedef struct tagAD1DATA38BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA38BITS;
sfr volatile typeAD1DATA38BITS AD1DATA38bits absolute 0xBF84B150;

typedef struct tagAD1DATA39BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA39BITS;
sfr volatile typeAD1DATA39BITS AD1DATA39bits absolute 0xBF84B154;

typedef struct tagAD1DATA40BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA40BITS;
sfr volatile typeAD1DATA40BITS AD1DATA40bits absolute 0xBF84B158;

typedef struct tagAD1DATA41BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA41BITS;
sfr volatile typeAD1DATA41BITS AD1DATA41bits absolute 0xBF84B15C;

typedef struct tagAD1DATA42BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA42BITS;
sfr volatile typeAD1DATA42BITS AD1DATA42bits absolute 0xBF84B160;

typedef struct tagAD1DATA43BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA43BITS;
sfr volatile typeAD1DATA43BITS AD1DATA43bits absolute 0xBF84B164;

typedef struct tagAD1DATA44BITS {
union {
  unsigned DATA:32;
};
} typeAD1DATA44BITS;
sfr volatile typeAD1DATA44BITS AD1DATA44bits absolute 0xBF84B168;

typedef struct tagAD1CAL1BITS {
union {
  unsigned ADCAL:32;
};
} typeAD1CAL1BITS;
sfr volatile typeAD1CAL1BITS AD1CAL1bits absolute 0xBF84B200;

typedef struct tagAD1CAL2BITS {
union {
  unsigned ADCAL:32;
};
} typeAD1CAL2BITS;
sfr volatile typeAD1CAL2BITS AD1CAL2bits absolute 0xBF84B204;

typedef struct tagAD1CAL3BITS {
union {
  unsigned ADCAL:32;
};
} typeAD1CAL3BITS;
sfr volatile typeAD1CAL3BITS AD1CAL3bits absolute 0xBF84B208;

typedef struct tagAD1CAL4BITS {
union {
  unsigned ADCAL:32;
};
} typeAD1CAL4BITS;
sfr volatile typeAD1CAL4BITS AD1CAL4bits absolute 0xBF84B20C;

typedef struct tagAD1CAL5BITS {
union {
  unsigned ADCAL:32;
};
} typeAD1CAL5BITS;
sfr volatile typeAD1CAL5BITS AD1CAL5bits absolute 0xBF84B210;

typedef struct tagCM1CONBITS {
union {
  struct {
    unsigned CCH:2;
    unsigned :2;
    unsigned CREF:1;
    unsigned :1;
    unsigned EVPOL:2;
    unsigned COUT:1;
    unsigned :4;
    unsigned CPOL:1;
    unsigned COE:1;
    unsigned ON:1;
  };
  struct {
    unsigned CCH0:1;
    unsigned CCH1:1;
    unsigned :4;
    unsigned EVPOL0:1;
    unsigned EVPOL1:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCM1CONBITS;
sfr atomic volatile typeCM1CONBITS CM1CONbits absolute 0xBF84C000;
sfr volatile typeCM1CONBITS CM1CONCLRbits absolute 0xBF84C004;
sfr volatile typeCM1CONBITS CM1CONSETbits absolute 0xBF84C008;
sfr volatile typeCM1CONBITS CM1CONINVbits absolute 0xBF84C00C;

typedef struct tagCM2CONBITS {
union {
  struct {
    unsigned CCH:2;
    unsigned :2;
    unsigned CREF:1;
    unsigned :1;
    unsigned EVPOL:2;
    unsigned COUT:1;
    unsigned :4;
    unsigned CPOL:1;
    unsigned COE:1;
    unsigned ON:1;
  };
  struct {
    unsigned CCH0:1;
    unsigned CCH1:1;
    unsigned :4;
    unsigned EVPOL0:1;
    unsigned EVPOL1:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCM2CONBITS;
sfr atomic volatile typeCM2CONBITS CM2CONbits absolute 0xBF84C010;
sfr volatile typeCM2CONBITS CM2CONCLRbits absolute 0xBF84C014;
sfr volatile typeCM2CONBITS CM2CONSETbits absolute 0xBF84C018;
sfr volatile typeCM2CONBITS CM2CONINVbits absolute 0xBF84C01C;

typedef struct tagCMSTATBITS {
union {
  struct {
    unsigned C1OUT:1;
    unsigned C2OUT:1;
    unsigned :11;
    unsigned SIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCMSTATBITS;
sfr atomic volatile typeCMSTATBITS CMSTATbits absolute 0xBF84C060;
sfr volatile typeCMSTATBITS CMSTATCLRbits absolute 0xBF84C064;
sfr volatile typeCMSTATBITS CMSTATSETbits absolute 0xBF84C068;
sfr volatile typeCMSTATBITS CMSTATINVbits absolute 0xBF84C06C;

typedef struct tagANSELABITS {
union {
  struct {
    unsigned ANSA0:1;
    unsigned ANSA1:1;
    unsigned :3;
    unsigned ANSA5:1;
    unsigned :3;
    unsigned ANSA9:1;
    unsigned ANSA10:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeANSELABITS;
sfr atomic volatile typeANSELABITS ANSELAbits absolute 0xBF860000;
sfr volatile typeANSELABITS ANSELACLRbits absolute 0xBF860004;
sfr volatile typeANSELABITS ANSELASETbits absolute 0xBF860008;
sfr volatile typeANSELABITS ANSELAINVbits absolute 0xBF86000C;

typedef struct tagTRISABITS {
union {
  struct {
    unsigned TRISA0:1;
    unsigned TRISA1:1;
    unsigned TRISA2:1;
    unsigned TRISA3:1;
    unsigned TRISA4:1;
    unsigned TRISA5:1;
    unsigned TRISA6:1;
    unsigned TRISA7:1;
    unsigned :1;
    unsigned TRISA9:1;
    unsigned TRISA10:1;
    unsigned :3;
    unsigned TRISA14:1;
    unsigned TRISA15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeTRISABITS;
sfr atomic volatile typeTRISABITS TRISAbits absolute 0xBF860010;
sfr volatile typeTRISABITS TRISACLRbits absolute 0xBF860014;
sfr volatile typeTRISABITS TRISASETbits absolute 0xBF860018;
sfr volatile typeTRISABITS TRISAINVbits absolute 0xBF86001C;

typedef struct tagPORTABITS {
union {
  struct {
    unsigned RA0:1;
    unsigned RA1:1;
    unsigned RA2:1;
    unsigned RA3:1;
    unsigned RA4:1;
    unsigned RA5:1;
    unsigned RA6:1;
    unsigned RA7:1;
    unsigned :1;
    unsigned RA9:1;
    unsigned RA10:1;
    unsigned :3;
    unsigned RA14:1;
    unsigned RA15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePORTABITS;
sfr atomic volatile typePORTABITS PORTAbits absolute 0xBF860020;
sfr volatile typePORTABITS PORTACLRbits absolute 0xBF860024;
sfr volatile typePORTABITS PORTASETbits absolute 0xBF860028;
sfr volatile typePORTABITS PORTAINVbits absolute 0xBF86002C;

typedef struct tagLATABITS {
union {
  struct {
    unsigned LATA0:1;
    unsigned LATA1:1;
    unsigned LATA2:1;
    unsigned LATA3:1;
    unsigned LATA4:1;
    unsigned LATA5:1;
    unsigned LATA6:1;
    unsigned LATA7:1;
    unsigned :1;
    unsigned LATA9:1;
    unsigned LATA10:1;
    unsigned :3;
    unsigned LATA14:1;
    unsigned LATA15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeLATABITS;
sfr atomic volatile typeLATABITS LATAbits absolute 0xBF860030;
sfr volatile typeLATABITS LATACLRbits absolute 0xBF860034;
sfr volatile typeLATABITS LATASETbits absolute 0xBF860038;
sfr volatile typeLATABITS LATAINVbits absolute 0xBF86003C;

typedef struct tagODCABITS {
union {
  struct {
    unsigned ODCA0:1;
    unsigned ODCA1:1;
    unsigned ODCA2:1;
    unsigned ODCA3:1;
    unsigned ODCA4:1;
    unsigned ODCA5:1;
    unsigned ODCA6:1;
    unsigned ODCA7:1;
    unsigned :1;
    unsigned ODCA9:1;
    unsigned ODCA10:1;
    unsigned :3;
    unsigned ODCA14:1;
    unsigned ODCA15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeODCABITS;
sfr atomic volatile typeODCABITS ODCAbits absolute 0xBF860040;
sfr volatile typeODCABITS ODCACLRbits absolute 0xBF860044;
sfr volatile typeODCABITS ODCASETbits absolute 0xBF860048;
sfr volatile typeODCABITS ODCAINVbits absolute 0xBF86004C;

typedef struct tagCNPUABITS {
union {
  struct {
    unsigned CNPUA0:1;
    unsigned CNPUA1:1;
    unsigned CNPUA2:1;
    unsigned CNPUA3:1;
    unsigned CNPUA4:1;
    unsigned CNPUA5:1;
    unsigned CNPUA6:1;
    unsigned CNPUA7:1;
    unsigned :1;
    unsigned CNPUA9:1;
    unsigned CNPUA10:1;
    unsigned :3;
    unsigned CNPUA14:1;
    unsigned CNPUA15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPUABITS;
sfr atomic volatile typeCNPUABITS CNPUAbits absolute 0xBF860050;
sfr volatile typeCNPUABITS CNPUACLRbits absolute 0xBF860054;
sfr volatile typeCNPUABITS CNPUASETbits absolute 0xBF860058;
sfr volatile typeCNPUABITS CNPUAINVbits absolute 0xBF86005C;

typedef struct tagCNPDABITS {
union {
  struct {
    unsigned CNPDA0:1;
    unsigned CNPDA1:1;
    unsigned CNPDA2:1;
    unsigned CNPDA3:1;
    unsigned CNPDA4:1;
    unsigned CNPDA5:1;
    unsigned CNPDA6:1;
    unsigned CNPDA7:1;
    unsigned :1;
    unsigned CNPDA9:1;
    unsigned CNPDA10:1;
    unsigned :3;
    unsigned CNPDA14:1;
    unsigned CNPDA15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPDABITS;
sfr atomic volatile typeCNPDABITS CNPDAbits absolute 0xBF860060;
sfr volatile typeCNPDABITS CNPDACLRbits absolute 0xBF860064;
sfr volatile typeCNPDABITS CNPDASETbits absolute 0xBF860068;
sfr volatile typeCNPDABITS CNPDAINVbits absolute 0xBF86006C;

typedef struct tagCNCONABITS {
union {
  struct {
    unsigned :13;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNCONABITS;
sfr atomic volatile typeCNCONABITS CNCONAbits absolute 0xBF860070;
sfr volatile typeCNCONABITS CNCONACLRbits absolute 0xBF860074;
sfr volatile typeCNCONABITS CNCONASETbits absolute 0xBF860078;
sfr volatile typeCNCONABITS CNCONAINVbits absolute 0xBF86007C;

typedef struct tagCNENABITS {
union {
  struct {
    unsigned CNIEA0:1;
    unsigned CNIEA1:1;
    unsigned CNIEA2:1;
    unsigned CNIEA3:1;
    unsigned CNIEA4:1;
    unsigned CNIEA5:1;
    unsigned CNIEA6:1;
    unsigned CNIEA7:1;
    unsigned :1;
    unsigned CNIEA9:1;
    unsigned CNIEA10:1;
    unsigned :3;
    unsigned CNIEA14:1;
    unsigned CNIEA15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNENABITS;
sfr atomic volatile typeCNENABITS CNENAbits absolute 0xBF860080;
sfr volatile typeCNENABITS CNENACLRbits absolute 0xBF860084;
sfr volatile typeCNENABITS CNENASETbits absolute 0xBF860088;
sfr volatile typeCNENABITS CNENAINVbits absolute 0xBF86008C;

typedef struct tagCNSTATABITS {
union {
  struct {
    unsigned CNSTATA0:1;
    unsigned CNSTATA1:1;
    unsigned CNSTATA2:1;
    unsigned CNSTATA3:1;
    unsigned CNSTATA4:1;
    unsigned CNSTATA5:1;
    unsigned CNSTATA6:1;
    unsigned CNSTATA7:1;
    unsigned :1;
    unsigned CNSTATA9:1;
    unsigned CNSTATA10:1;
    unsigned :3;
    unsigned CNSTATA14:1;
    unsigned CNSTATA15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNSTATABITS;
sfr atomic volatile typeCNSTATABITS CNSTATAbits absolute 0xBF860090;
sfr volatile typeCNSTATABITS CNSTATACLRbits absolute 0xBF860094;
sfr volatile typeCNSTATABITS CNSTATASETbits absolute 0xBF860098;
sfr volatile typeCNSTATABITS CNSTATAINVbits absolute 0xBF86009C;

typedef struct tagANSELBBITS {
union {
  struct {
    unsigned ANSB0:1;
    unsigned ANSB1:1;
    unsigned ANSB2:1;
    unsigned ANSB3:1;
    unsigned ANSB4:1;
    unsigned ANSB5:1;
    unsigned ANSB6:1;
    unsigned ANSB7:1;
    unsigned ANSB8:1;
    unsigned ANSB9:1;
    unsigned ANSB10:1;
    unsigned ANSB11:1;
    unsigned ANSB12:1;
    unsigned ANSB13:1;
    unsigned ANSB14:1;
    unsigned ANSB15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeANSELBBITS;
sfr atomic volatile typeANSELBBITS ANSELBbits absolute 0xBF860100;
sfr volatile typeANSELBBITS ANSELBCLRbits absolute 0xBF860104;
sfr volatile typeANSELBBITS ANSELBSETbits absolute 0xBF860108;
sfr volatile typeANSELBBITS ANSELBINVbits absolute 0xBF86010C;

typedef struct tagTRISBBITS {
union {
  struct {
    unsigned TRISB0:1;
    unsigned TRISB1:1;
    unsigned TRISB2:1;
    unsigned TRISB3:1;
    unsigned TRISB4:1;
    unsigned TRISB5:1;
    unsigned TRISB6:1;
    unsigned TRISB7:1;
    unsigned TRISB8:1;
    unsigned TRISB9:1;
    unsigned TRISB10:1;
    unsigned TRISB11:1;
    unsigned TRISB12:1;
    unsigned TRISB13:1;
    unsigned TRISB14:1;
    unsigned TRISB15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeTRISBBITS;
sfr atomic volatile typeTRISBBITS TRISBbits absolute 0xBF860110;
sfr volatile typeTRISBBITS TRISBCLRbits absolute 0xBF860114;
sfr volatile typeTRISBBITS TRISBSETbits absolute 0xBF860118;
sfr volatile typeTRISBBITS TRISBINVbits absolute 0xBF86011C;

typedef struct tagPORTBBITS {
union {
  struct {
    unsigned RB0:1;
    unsigned RB1:1;
    unsigned RB2:1;
    unsigned RB3:1;
    unsigned RB4:1;
    unsigned RB5:1;
    unsigned RB6:1;
    unsigned RB7:1;
    unsigned RB8:1;
    unsigned RB9:1;
    unsigned RB10:1;
    unsigned RB11:1;
    unsigned RB12:1;
    unsigned RB13:1;
    unsigned RB14:1;
    unsigned RB15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePORTBBITS;
sfr atomic volatile typePORTBBITS PORTBbits absolute 0xBF860120;
sfr volatile typePORTBBITS PORTBCLRbits absolute 0xBF860124;
sfr volatile typePORTBBITS PORTBSETbits absolute 0xBF860128;
sfr volatile typePORTBBITS PORTBINVbits absolute 0xBF86012C;

typedef struct tagLATBBITS {
union {
  struct {
    unsigned LATB0:1;
    unsigned LATB1:1;
    unsigned LATB2:1;
    unsigned LATB3:1;
    unsigned LATB4:1;
    unsigned LATB5:1;
    unsigned LATB6:1;
    unsigned LATB7:1;
    unsigned LATB8:1;
    unsigned LATB9:1;
    unsigned LATB10:1;
    unsigned LATB11:1;
    unsigned LATB12:1;
    unsigned LATB13:1;
    unsigned LATB14:1;
    unsigned LATB15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeLATBBITS;
sfr atomic volatile typeLATBBITS LATBbits absolute 0xBF860130;
sfr volatile typeLATBBITS LATBCLRbits absolute 0xBF860134;
sfr volatile typeLATBBITS LATBSETbits absolute 0xBF860138;
sfr volatile typeLATBBITS LATBINVbits absolute 0xBF86013C;

typedef struct tagODCBBITS {
union {
  struct {
    unsigned ODCB0:1;
    unsigned ODCB1:1;
    unsigned ODCB2:1;
    unsigned ODCB3:1;
    unsigned ODCB4:1;
    unsigned ODCB5:1;
    unsigned ODCB6:1;
    unsigned ODCB7:1;
    unsigned ODCB8:1;
    unsigned ODCB9:1;
    unsigned ODCB10:1;
    unsigned ODCB11:1;
    unsigned ODCB12:1;
    unsigned ODCB13:1;
    unsigned ODCB14:1;
    unsigned ODCB15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeODCBBITS;
sfr atomic volatile typeODCBBITS ODCBbits absolute 0xBF860140;
sfr volatile typeODCBBITS ODCBCLRbits absolute 0xBF860144;
sfr volatile typeODCBBITS ODCBSETbits absolute 0xBF860148;
sfr volatile typeODCBBITS ODCBINVbits absolute 0xBF86014C;

typedef struct tagCNPUBBITS {
union {
  struct {
    unsigned CNPUB0:1;
    unsigned CNPUB1:1;
    unsigned CNPUB2:1;
    unsigned CNPUB3:1;
    unsigned CNPUB4:1;
    unsigned CNPUB5:1;
    unsigned CNPUB6:1;
    unsigned CNPUB7:1;
    unsigned CNPUB8:1;
    unsigned CNPUB9:1;
    unsigned CNPUB10:1;
    unsigned CNPUB11:1;
    unsigned CNPUB12:1;
    unsigned CNPUB13:1;
    unsigned CNPUB14:1;
    unsigned CNPUB15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPUBBITS;
sfr atomic volatile typeCNPUBBITS CNPUBbits absolute 0xBF860150;
sfr volatile typeCNPUBBITS CNPUBCLRbits absolute 0xBF860154;
sfr volatile typeCNPUBBITS CNPUBSETbits absolute 0xBF860158;
sfr volatile typeCNPUBBITS CNPUBINVbits absolute 0xBF86015C;

typedef struct tagCNPDBBITS {
union {
  struct {
    unsigned CNPDB0:1;
    unsigned CNPDB1:1;
    unsigned CNPDB2:1;
    unsigned CNPDB3:1;
    unsigned CNPDB4:1;
    unsigned CNPDB5:1;
    unsigned CNPDB6:1;
    unsigned CNPDB7:1;
    unsigned CNPDB8:1;
    unsigned CNPDB9:1;
    unsigned CNPDB10:1;
    unsigned CNPDB11:1;
    unsigned CNPDB12:1;
    unsigned CNPDB13:1;
    unsigned CNPDB14:1;
    unsigned CNPDB15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPDBBITS;
sfr atomic volatile typeCNPDBBITS CNPDBbits absolute 0xBF860160;
sfr volatile typeCNPDBBITS CNPDBCLRbits absolute 0xBF860164;
sfr volatile typeCNPDBBITS CNPDBSETbits absolute 0xBF860168;
sfr volatile typeCNPDBBITS CNPDBINVbits absolute 0xBF86016C;

typedef struct tagCNCONBBITS {
union {
  struct {
    unsigned :13;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNCONBBITS;
sfr atomic volatile typeCNCONBBITS CNCONBbits absolute 0xBF860170;
sfr volatile typeCNCONBBITS CNCONBCLRbits absolute 0xBF860174;
sfr volatile typeCNCONBBITS CNCONBSETbits absolute 0xBF860178;
sfr volatile typeCNCONBBITS CNCONBINVbits absolute 0xBF86017C;

typedef struct tagCNENBBITS {
union {
  struct {
    unsigned CNIEB0:1;
    unsigned CNIEB1:1;
    unsigned CNIEB2:1;
    unsigned CNIEB3:1;
    unsigned CNIEB4:1;
    unsigned CNIEB5:1;
    unsigned CNIEB6:1;
    unsigned CNIEB7:1;
    unsigned CNIEB8:1;
    unsigned CNIEB9:1;
    unsigned CNIEB10:1;
    unsigned CNIEB11:1;
    unsigned CNIEB12:1;
    unsigned CNIEB13:1;
    unsigned CNIEB14:1;
    unsigned CNIEB15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNENBBITS;
sfr atomic volatile typeCNENBBITS CNENBbits absolute 0xBF860180;
sfr volatile typeCNENBBITS CNENBCLRbits absolute 0xBF860184;
sfr volatile typeCNENBBITS CNENBSETbits absolute 0xBF860188;
sfr volatile typeCNENBBITS CNENBINVbits absolute 0xBF86018C;

typedef struct tagCNSTATBBITS {
union {
  struct {
    unsigned CNSTATB0:1;
    unsigned CNSTATB1:1;
    unsigned CNSTATB2:1;
    unsigned CNSTATB3:1;
    unsigned CNSTATB4:1;
    unsigned CNSTATB5:1;
    unsigned CNSTATB6:1;
    unsigned CNSTATB7:1;
    unsigned CNSTATB8:1;
    unsigned CNSTATB9:1;
    unsigned CNSTATB10:1;
    unsigned CNSTATB11:1;
    unsigned CNSTATB12:1;
    unsigned CNSTATB13:1;
    unsigned CNSTATB14:1;
    unsigned CNSTATB15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNSTATBBITS;
sfr atomic volatile typeCNSTATBBITS CNSTATBbits absolute 0xBF860190;
sfr volatile typeCNSTATBBITS CNSTATBCLRbits absolute 0xBF860194;
sfr volatile typeCNSTATBBITS CNSTATBSETbits absolute 0xBF860198;
sfr volatile typeCNSTATBBITS CNSTATBINVbits absolute 0xBF86019C;

typedef struct tagANSELCBITS {
union {
  struct {
    unsigned :1;
    unsigned ANSC1:1;
    unsigned ANSC2:1;
    unsigned ANSC3:1;
    unsigned ANSC4:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeANSELCBITS;
sfr atomic volatile typeANSELCBITS ANSELCbits absolute 0xBF860200;
sfr volatile typeANSELCBITS ANSELCCLRbits absolute 0xBF860204;
sfr volatile typeANSELCBITS ANSELCSETbits absolute 0xBF860208;
sfr volatile typeANSELCBITS ANSELCINVbits absolute 0xBF86020C;

typedef struct tagTRISCBITS {
union {
  struct {
    unsigned :1;
    unsigned TRISC1:1;
    unsigned TRISC2:1;
    unsigned TRISC3:1;
    unsigned TRISC4:1;
    unsigned :7;
    unsigned TRISC12:1;
    unsigned TRISC13:1;
    unsigned TRISC14:1;
    unsigned TRISC15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeTRISCBITS;
sfr atomic volatile typeTRISCBITS TRISCbits absolute 0xBF860210;
sfr volatile typeTRISCBITS TRISCCLRbits absolute 0xBF860214;
sfr volatile typeTRISCBITS TRISCSETbits absolute 0xBF860218;
sfr volatile typeTRISCBITS TRISCINVbits absolute 0xBF86021C;

typedef struct tagPORTCBITS {
union {
  struct {
    unsigned :1;
    unsigned RC1:1;
    unsigned RC2:1;
    unsigned RC3:1;
    unsigned RC4:1;
    unsigned :7;
    unsigned RC12:1;
    unsigned RC13:1;
    unsigned RC14:1;
    unsigned RC15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePORTCBITS;
sfr atomic volatile typePORTCBITS PORTCbits absolute 0xBF860220;
sfr volatile typePORTCBITS PORTCCLRbits absolute 0xBF860224;
sfr volatile typePORTCBITS PORTCSETbits absolute 0xBF860228;
sfr volatile typePORTCBITS PORTCINVbits absolute 0xBF86022C;

typedef struct tagLATCBITS {
union {
  struct {
    unsigned :1;
    unsigned LATC1:1;
    unsigned LATC2:1;
    unsigned LATC3:1;
    unsigned LATC4:1;
    unsigned :7;
    unsigned LATC12:1;
    unsigned LATC13:1;
    unsigned LATC14:1;
    unsigned LATC15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeLATCBITS;
sfr atomic volatile typeLATCBITS LATCbits absolute 0xBF860230;
sfr volatile typeLATCBITS LATCCLRbits absolute 0xBF860234;
sfr volatile typeLATCBITS LATCSETbits absolute 0xBF860238;
sfr volatile typeLATCBITS LATCINVbits absolute 0xBF86023C;

typedef struct tagODCCBITS {
union {
  struct {
    unsigned :1;
    unsigned ODCC1:1;
    unsigned ODCC2:1;
    unsigned ODCC3:1;
    unsigned ODCC4:1;
    unsigned :7;
    unsigned ODCC12:1;
    unsigned ODCC13:1;
    unsigned ODCC14:1;
    unsigned ODCC15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeODCCBITS;
sfr atomic volatile typeODCCBITS ODCCbits absolute 0xBF860240;
sfr volatile typeODCCBITS ODCCCLRbits absolute 0xBF860244;
sfr volatile typeODCCBITS ODCCSETbits absolute 0xBF860248;
sfr volatile typeODCCBITS ODCCINVbits absolute 0xBF86024C;

typedef struct tagCNPUCBITS {
union {
  struct {
    unsigned :1;
    unsigned CNPUC1:1;
    unsigned CNPUC2:1;
    unsigned CNPUC3:1;
    unsigned CNPUC4:1;
    unsigned :7;
    unsigned CNPUC12:1;
    unsigned CNPUC13:1;
    unsigned CNPUC14:1;
    unsigned CNPUC15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPUCBITS;
sfr atomic volatile typeCNPUCBITS CNPUCbits absolute 0xBF860250;
sfr volatile typeCNPUCBITS CNPUCCLRbits absolute 0xBF860254;
sfr volatile typeCNPUCBITS CNPUCSETbits absolute 0xBF860258;
sfr volatile typeCNPUCBITS CNPUCINVbits absolute 0xBF86025C;

typedef struct tagCNPDCBITS {
union {
  struct {
    unsigned :1;
    unsigned CNPDC1:1;
    unsigned CNPDC2:1;
    unsigned CNPDC3:1;
    unsigned CNPDC4:1;
    unsigned :7;
    unsigned CNPDC12:1;
    unsigned CNPDC13:1;
    unsigned CNPDC14:1;
    unsigned CNPDC15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPDCBITS;
sfr atomic volatile typeCNPDCBITS CNPDCbits absolute 0xBF860260;
sfr volatile typeCNPDCBITS CNPDCCLRbits absolute 0xBF860264;
sfr volatile typeCNPDCBITS CNPDCSETbits absolute 0xBF860268;
sfr volatile typeCNPDCBITS CNPDCINVbits absolute 0xBF86026C;

typedef struct tagCNCONCBITS {
union {
  struct {
    unsigned :13;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNCONCBITS;
sfr atomic volatile typeCNCONCBITS CNCONCbits absolute 0xBF860270;
sfr volatile typeCNCONCBITS CNCONCCLRbits absolute 0xBF860274;
sfr volatile typeCNCONCBITS CNCONCSETbits absolute 0xBF860278;
sfr volatile typeCNCONCBITS CNCONCINVbits absolute 0xBF86027C;

typedef struct tagCNENCBITS {
union {
  struct {
    unsigned :1;
    unsigned CNIEC1:1;
    unsigned CNIEC2:1;
    unsigned CNIEC3:1;
    unsigned CNIEC4:1;
    unsigned :7;
    unsigned CNIEC12:1;
    unsigned CNIEC13:1;
    unsigned CNIEC14:1;
    unsigned CNIEC15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNENCBITS;
sfr atomic volatile typeCNENCBITS CNENCbits absolute 0xBF860280;
sfr volatile typeCNENCBITS CNENCCLRbits absolute 0xBF860284;
sfr volatile typeCNENCBITS CNENCSETbits absolute 0xBF860288;
sfr volatile typeCNENCBITS CNENCINVbits absolute 0xBF86028C;

typedef struct tagCNSTATCBITS {
union {
  struct {
    unsigned :1;
    unsigned CNSTATC1:1;
    unsigned CNSTATC2:1;
    unsigned CNSTATC3:1;
    unsigned CNSTATC4:1;
    unsigned :7;
    unsigned CNSTATC12:1;
    unsigned CNSTATC13:1;
    unsigned CNSTATC14:1;
    unsigned CNSTATC15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNSTATCBITS;
sfr atomic volatile typeCNSTATCBITS CNSTATCbits absolute 0xBF860290;
sfr volatile typeCNSTATCBITS CNSTATCCLRbits absolute 0xBF860294;
sfr volatile typeCNSTATCBITS CNSTATCSETbits absolute 0xBF860298;
sfr volatile typeCNSTATCBITS CNSTATCINVbits absolute 0xBF86029C;

typedef struct tagANSELDBITS {
union {
  struct {
    unsigned :14;
    unsigned ANSD14:1;
    unsigned ANSD15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeANSELDBITS;
sfr atomic volatile typeANSELDBITS ANSELDbits absolute 0xBF860300;
sfr volatile typeANSELDBITS ANSELDCLRbits absolute 0xBF860304;
sfr volatile typeANSELDBITS ANSELDSETbits absolute 0xBF860308;
sfr volatile typeANSELDBITS ANSELDINVbits absolute 0xBF86030C;

typedef struct tagTRISDBITS {
union {
  struct {
    unsigned TRISD0:1;
    unsigned TRISD1:1;
    unsigned TRISD2:1;
    unsigned TRISD3:1;
    unsigned TRISD4:1;
    unsigned TRISD5:1;
    unsigned TRISD6:1;
    unsigned TRISD7:1;
    unsigned :1;
    unsigned TRISD9:1;
    unsigned TRISD10:1;
    unsigned TRISD11:1;
    unsigned TRISD12:1;
    unsigned TRISD13:1;
    unsigned TRISD14:1;
    unsigned TRISD15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeTRISDBITS;
sfr atomic volatile typeTRISDBITS TRISDbits absolute 0xBF860310;
sfr volatile typeTRISDBITS TRISDCLRbits absolute 0xBF860314;
sfr volatile typeTRISDBITS TRISDSETbits absolute 0xBF860318;
sfr volatile typeTRISDBITS TRISDINVbits absolute 0xBF86031C;

typedef struct tagPORTDBITS {
union {
  struct {
    unsigned RD0:1;
    unsigned RD1:1;
    unsigned RD2:1;
    unsigned RD3:1;
    unsigned RD4:1;
    unsigned RD5:1;
    unsigned RD6:1;
    unsigned RD7:1;
    unsigned :1;
    unsigned RD9:1;
    unsigned RD10:1;
    unsigned RD11:1;
    unsigned RD12:1;
    unsigned RD13:1;
    unsigned RD14:1;
    unsigned RD15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePORTDBITS;
sfr atomic volatile typePORTDBITS PORTDbits absolute 0xBF860320;
sfr volatile typePORTDBITS PORTDCLRbits absolute 0xBF860324;
sfr volatile typePORTDBITS PORTDSETbits absolute 0xBF860328;
sfr volatile typePORTDBITS PORTDINVbits absolute 0xBF86032C;

typedef struct tagLATDBITS {
union {
  struct {
    unsigned LATD0:1;
    unsigned LATD1:1;
    unsigned LATD2:1;
    unsigned LATD3:1;
    unsigned LATD4:1;
    unsigned LATD5:1;
    unsigned LATD6:1;
    unsigned LATD7:1;
    unsigned :1;
    unsigned LATD9:1;
    unsigned LATD10:1;
    unsigned LATD11:1;
    unsigned LATD12:1;
    unsigned LATD13:1;
    unsigned LATD14:1;
    unsigned LATD15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeLATDBITS;
sfr atomic volatile typeLATDBITS LATDbits absolute 0xBF860330;
sfr volatile typeLATDBITS LATDCLRbits absolute 0xBF860334;
sfr volatile typeLATDBITS LATDSETbits absolute 0xBF860338;
sfr volatile typeLATDBITS LATDINVbits absolute 0xBF86033C;

typedef struct tagODCDBITS {
union {
  struct {
    unsigned ODCD0:1;
    unsigned ODCD1:1;
    unsigned ODCD2:1;
    unsigned ODCD3:1;
    unsigned ODCD4:1;
    unsigned ODCD5:1;
    unsigned ODCD6:1;
    unsigned ODCD7:1;
    unsigned :1;
    unsigned ODCD9:1;
    unsigned ODCD10:1;
    unsigned ODCD11:1;
    unsigned ODCD12:1;
    unsigned ODCD13:1;
    unsigned ODCD14:1;
    unsigned ODCD15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeODCDBITS;
sfr atomic volatile typeODCDBITS ODCDbits absolute 0xBF860340;
sfr volatile typeODCDBITS ODCDCLRbits absolute 0xBF860344;
sfr volatile typeODCDBITS ODCDSETbits absolute 0xBF860348;
sfr volatile typeODCDBITS ODCDINVbits absolute 0xBF86034C;

typedef struct tagCNPUDBITS {
union {
  struct {
    unsigned CNPUD0:1;
    unsigned CNPUD1:1;
    unsigned CNPUD2:1;
    unsigned CNPUD3:1;
    unsigned CNPUD4:1;
    unsigned CNPUD5:1;
    unsigned CNPUD6:1;
    unsigned CNPUD7:1;
    unsigned :1;
    unsigned CNPUD9:1;
    unsigned CNPUD10:1;
    unsigned CNPUD11:1;
    unsigned CNPUD12:1;
    unsigned CNPUD13:1;
    unsigned CNPUD14:1;
    unsigned CNPUD15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPUDBITS;
sfr atomic volatile typeCNPUDBITS CNPUDbits absolute 0xBF860350;
sfr volatile typeCNPUDBITS CNPUDCLRbits absolute 0xBF860354;
sfr volatile typeCNPUDBITS CNPUDSETbits absolute 0xBF860358;
sfr volatile typeCNPUDBITS CNPUDINVbits absolute 0xBF86035C;

typedef struct tagCNPDDBITS {
union {
  struct {
    unsigned CNPDD0:1;
    unsigned CNPDD1:1;
    unsigned CNPDD2:1;
    unsigned CNPDD3:1;
    unsigned CNPDD4:1;
    unsigned CNPDD5:1;
    unsigned CNPDD6:1;
    unsigned CNPDD7:1;
    unsigned :1;
    unsigned CNPDD9:1;
    unsigned CNPDD10:1;
    unsigned CNPDD11:1;
    unsigned CNPDD12:1;
    unsigned CNPDD13:1;
    unsigned CNPDD14:1;
    unsigned CNPDD15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPDDBITS;
sfr atomic volatile typeCNPDDBITS CNPDDbits absolute 0xBF860360;
sfr volatile typeCNPDDBITS CNPDDCLRbits absolute 0xBF860364;
sfr volatile typeCNPDDBITS CNPDDSETbits absolute 0xBF860368;
sfr volatile typeCNPDDBITS CNPDDINVbits absolute 0xBF86036C;

typedef struct tagCNCONDBITS {
union {
  struct {
    unsigned :13;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNCONDBITS;
sfr atomic volatile typeCNCONDBITS CNCONDbits absolute 0xBF860370;
sfr volatile typeCNCONDBITS CNCONDCLRbits absolute 0xBF860374;
sfr volatile typeCNCONDBITS CNCONDSETbits absolute 0xBF860378;
sfr volatile typeCNCONDBITS CNCONDINVbits absolute 0xBF86037C;

typedef struct tagCNENDBITS {
union {
  struct {
    unsigned CNIED0:1;
    unsigned CNIED1:1;
    unsigned CNIED2:1;
    unsigned CNIED3:1;
    unsigned CNIED4:1;
    unsigned CNIED5:1;
    unsigned CNIED6:1;
    unsigned CNIED7:1;
    unsigned :1;
    unsigned CNIED9:1;
    unsigned CNIED10:1;
    unsigned CNIED11:1;
    unsigned CNIED12:1;
    unsigned CNIED13:1;
    unsigned CNIED14:1;
    unsigned CNIED15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNENDBITS;
sfr atomic volatile typeCNENDBITS CNENDbits absolute 0xBF860380;
sfr volatile typeCNENDBITS CNENDCLRbits absolute 0xBF860384;
sfr volatile typeCNENDBITS CNENDSETbits absolute 0xBF860388;
sfr volatile typeCNENDBITS CNENDINVbits absolute 0xBF86038C;

typedef struct tagCNSTATDBITS {
union {
  struct {
    unsigned CNSTATD0:1;
    unsigned CNSTATD1:1;
    unsigned CNSTATD2:1;
    unsigned CNSTATD3:1;
    unsigned CNSTATD4:1;
    unsigned CNSTATD5:1;
    unsigned CNSTATD6:1;
    unsigned CNSTATD7:1;
    unsigned :1;
    unsigned CNSTATD9:1;
    unsigned CNSTATD10:1;
    unsigned CNSTATD11:1;
    unsigned CNSTATD12:1;
    unsigned CNSTATD13:1;
    unsigned CNSTATD14:1;
    unsigned CNSTATD15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNSTATDBITS;
sfr atomic volatile typeCNSTATDBITS CNSTATDbits absolute 0xBF860390;
sfr volatile typeCNSTATDBITS CNSTATDCLRbits absolute 0xBF860394;
sfr volatile typeCNSTATDBITS CNSTATDSETbits absolute 0xBF860398;
sfr volatile typeCNSTATDBITS CNSTATDINVbits absolute 0xBF86039C;

typedef struct tagANSELEBITS {
union {
  struct {
    unsigned :4;
    unsigned ANSE4:1;
    unsigned ANSE5:1;
    unsigned ANSE6:1;
    unsigned ANSE7:1;
    unsigned ANSE8:1;
    unsigned ANSE9:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeANSELEBITS;
sfr atomic volatile typeANSELEBITS ANSELEbits absolute 0xBF860400;
sfr volatile typeANSELEBITS ANSELECLRbits absolute 0xBF860404;
sfr volatile typeANSELEBITS ANSELESETbits absolute 0xBF860408;
sfr volatile typeANSELEBITS ANSELEINVbits absolute 0xBF86040C;

typedef struct tagTRISEBITS {
union {
  struct {
    unsigned TRISE0:1;
    unsigned TRISE1:1;
    unsigned TRISE2:1;
    unsigned TRISE3:1;
    unsigned TRISE4:1;
    unsigned TRISE5:1;
    unsigned TRISE6:1;
    unsigned TRISE7:1;
    unsigned TRISE8:1;
    unsigned TRISE9:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeTRISEBITS;
sfr atomic volatile typeTRISEBITS TRISEbits absolute 0xBF860410;
sfr volatile typeTRISEBITS TRISECLRbits absolute 0xBF860414;
sfr volatile typeTRISEBITS TRISESETbits absolute 0xBF860418;
sfr volatile typeTRISEBITS TRISEINVbits absolute 0xBF86041C;

typedef struct tagPORTEBITS {
union {
  struct {
    unsigned RE0:1;
    unsigned RE1:1;
    unsigned RE2:1;
    unsigned RE3:1;
    unsigned RE4:1;
    unsigned RE5:1;
    unsigned RE6:1;
    unsigned RE7:1;
    unsigned RE8:1;
    unsigned RE9:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePORTEBITS;
sfr atomic volatile typePORTEBITS PORTEbits absolute 0xBF860420;
sfr volatile typePORTEBITS PORTECLRbits absolute 0xBF860424;
sfr volatile typePORTEBITS PORTESETbits absolute 0xBF860428;
sfr volatile typePORTEBITS PORTEINVbits absolute 0xBF86042C;

typedef struct tagLATEBITS {
union {
  struct {
    unsigned LATE0:1;
    unsigned LATE1:1;
    unsigned LATE2:1;
    unsigned LATE3:1;
    unsigned LATE4:1;
    unsigned LATE5:1;
    unsigned LATE6:1;
    unsigned LATE7:1;
    unsigned LATE8:1;
    unsigned LATE9:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeLATEBITS;
sfr atomic volatile typeLATEBITS LATEbits absolute 0xBF860430;
sfr volatile typeLATEBITS LATECLRbits absolute 0xBF860434;
sfr volatile typeLATEBITS LATESETbits absolute 0xBF860438;
sfr volatile typeLATEBITS LATEINVbits absolute 0xBF86043C;

typedef struct tagODCEBITS {
union {
  struct {
    unsigned ODCE0:1;
    unsigned ODCE1:1;
    unsigned ODCE2:1;
    unsigned ODCE3:1;
    unsigned ODCE4:1;
    unsigned ODCE5:1;
    unsigned ODCE6:1;
    unsigned ODCE7:1;
    unsigned ODCE8:1;
    unsigned ODCE9:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeODCEBITS;
sfr atomic volatile typeODCEBITS ODCEbits absolute 0xBF860440;
sfr volatile typeODCEBITS ODCECLRbits absolute 0xBF860444;
sfr volatile typeODCEBITS ODCESETbits absolute 0xBF860448;
sfr volatile typeODCEBITS ODCEINVbits absolute 0xBF86044C;

typedef struct tagCNPUEBITS {
union {
  struct {
    unsigned CNPUE0:1;
    unsigned CNPUE1:1;
    unsigned CNPUE2:1;
    unsigned CNPUE3:1;
    unsigned CNPUE4:1;
    unsigned CNPUE5:1;
    unsigned CNPUE6:1;
    unsigned CNPUE7:1;
    unsigned CNPUE8:1;
    unsigned CNPUE9:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPUEBITS;
sfr atomic volatile typeCNPUEBITS CNPUEbits absolute 0xBF860450;
sfr volatile typeCNPUEBITS CNPUECLRbits absolute 0xBF860454;
sfr volatile typeCNPUEBITS CNPUESETbits absolute 0xBF860458;
sfr volatile typeCNPUEBITS CNPUEINVbits absolute 0xBF86045C;

typedef struct tagCNPDEBITS {
union {
  struct {
    unsigned CNPDE0:1;
    unsigned CNPDE1:1;
    unsigned CNPDE2:1;
    unsigned CNPDE3:1;
    unsigned CNPDE4:1;
    unsigned CNPDE5:1;
    unsigned CNPDE6:1;
    unsigned CNPDE7:1;
    unsigned CNPDE8:1;
    unsigned CNPDE9:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPDEBITS;
sfr atomic volatile typeCNPDEBITS CNPDEbits absolute 0xBF860460;
sfr volatile typeCNPDEBITS CNPDECLRbits absolute 0xBF860464;
sfr volatile typeCNPDEBITS CNPDESETbits absolute 0xBF860468;
sfr volatile typeCNPDEBITS CNPDEINVbits absolute 0xBF86046C;

typedef struct tagCNCONEBITS {
union {
  struct {
    unsigned :13;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNCONEBITS;
sfr atomic volatile typeCNCONEBITS CNCONEbits absolute 0xBF860470;
sfr volatile typeCNCONEBITS CNCONECLRbits absolute 0xBF860474;
sfr volatile typeCNCONEBITS CNCONESETbits absolute 0xBF860478;
sfr volatile typeCNCONEBITS CNCONEINVbits absolute 0xBF86047C;

typedef struct tagCNENEBITS {
union {
  struct {
    unsigned CNIEE0:1;
    unsigned CNIEE1:1;
    unsigned CNIEE2:1;
    unsigned CNIEE3:1;
    unsigned CNIEE4:1;
    unsigned CNIEE5:1;
    unsigned CNIEE6:1;
    unsigned CNIEE7:1;
    unsigned CNIEE8:1;
    unsigned CNIEE9:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNENEBITS;
sfr atomic volatile typeCNENEBITS CNENEbits absolute 0xBF860480;
sfr volatile typeCNENEBITS CNENECLRbits absolute 0xBF860484;
sfr volatile typeCNENEBITS CNENESETbits absolute 0xBF860488;
sfr volatile typeCNENEBITS CNENEINVbits absolute 0xBF86048C;

typedef struct tagCNSTATEBITS {
union {
  struct {
    unsigned CNSTATE0:1;
    unsigned CNSTATE1:1;
    unsigned CNSTATE2:1;
    unsigned CNSTATE3:1;
    unsigned CNSTATE4:1;
    unsigned CNSTATE5:1;
    unsigned CNSTATE6:1;
    unsigned CNSTATE7:1;
    unsigned CNSTATE8:1;
    unsigned CNSTATE9:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNSTATEBITS;
sfr atomic volatile typeCNSTATEBITS CNSTATEbits absolute 0xBF860490;
sfr volatile typeCNSTATEBITS CNSTATECLRbits absolute 0xBF860494;
sfr volatile typeCNSTATEBITS CNSTATESETbits absolute 0xBF860498;
sfr volatile typeCNSTATEBITS CNSTATEINVbits absolute 0xBF86049C;

typedef struct tagANSELFBITS {
union {
  struct {
    unsigned :12;
    unsigned ANSF12:1;
    unsigned ANSF13:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeANSELFBITS;
sfr atomic volatile typeANSELFBITS ANSELFbits absolute 0xBF860500;
sfr volatile typeANSELFBITS ANSELFCLRbits absolute 0xBF860504;
sfr volatile typeANSELFBITS ANSELFSETbits absolute 0xBF860508;
sfr volatile typeANSELFBITS ANSELFINVbits absolute 0xBF86050C;

typedef struct tagTRISFBITS {
union {
  struct {
    unsigned TRISF0:1;
    unsigned TRISF1:1;
    unsigned TRISF2:1;
    unsigned TRISF3:1;
    unsigned TRISF4:1;
    unsigned TRISF5:1;
    unsigned :2;
    unsigned TRISF8:1;
    unsigned :3;
    unsigned TRISF12:1;
    unsigned TRISF13:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeTRISFBITS;
sfr atomic volatile typeTRISFBITS TRISFbits absolute 0xBF860510;
sfr volatile typeTRISFBITS TRISFCLRbits absolute 0xBF860514;
sfr volatile typeTRISFBITS TRISFSETbits absolute 0xBF860518;
sfr volatile typeTRISFBITS TRISFINVbits absolute 0xBF86051C;

typedef struct tagPORTFBITS {
union {
  struct {
    unsigned RF0:1;
    unsigned RF1:1;
    unsigned RF2:1;
    unsigned RF3:1;
    unsigned RF4:1;
    unsigned RF5:1;
    unsigned :2;
    unsigned RF8:1;
    unsigned :3;
    unsigned RF12:1;
    unsigned RF13:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePORTFBITS;
sfr atomic volatile typePORTFBITS PORTFbits absolute 0xBF860520;
sfr volatile typePORTFBITS PORTFCLRbits absolute 0xBF860524;
sfr volatile typePORTFBITS PORTFSETbits absolute 0xBF860528;
sfr volatile typePORTFBITS PORTFINVbits absolute 0xBF86052C;

typedef struct tagLATFBITS {
union {
  struct {
    unsigned LATF0:1;
    unsigned LATF1:1;
    unsigned LATF2:1;
    unsigned LATF3:1;
    unsigned LATF4:1;
    unsigned LATF5:1;
    unsigned :2;
    unsigned LATF8:1;
    unsigned :3;
    unsigned LATF12:1;
    unsigned LATF13:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeLATFBITS;
sfr atomic volatile typeLATFBITS LATFbits absolute 0xBF860530;
sfr volatile typeLATFBITS LATFCLRbits absolute 0xBF860534;
sfr volatile typeLATFBITS LATFSETbits absolute 0xBF860538;
sfr volatile typeLATFBITS LATFINVbits absolute 0xBF86053C;

typedef struct tagODCFBITS {
union {
  struct {
    unsigned ODCF0:1;
    unsigned ODCF1:1;
    unsigned ODCF2:1;
    unsigned ODCF3:1;
    unsigned ODCF4:1;
    unsigned ODCF5:1;
    unsigned :2;
    unsigned ODCF8:1;
    unsigned :3;
    unsigned ODCF12:1;
    unsigned ODCF13:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeODCFBITS;
sfr atomic volatile typeODCFBITS ODCFbits absolute 0xBF860540;
sfr volatile typeODCFBITS ODCFCLRbits absolute 0xBF860544;
sfr volatile typeODCFBITS ODCFSETbits absolute 0xBF860548;
sfr volatile typeODCFBITS ODCFINVbits absolute 0xBF86054C;

typedef struct tagCNPUFBITS {
union {
  struct {
    unsigned CNPUF0:1;
    unsigned CNPUF1:1;
    unsigned CNPUF2:1;
    unsigned CNPUF3:1;
    unsigned CNPUF4:1;
    unsigned CNPUF5:1;
    unsigned :2;
    unsigned CNPUF8:1;
    unsigned :3;
    unsigned CNPUF12:1;
    unsigned CNPUF13:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPUFBITS;
sfr atomic volatile typeCNPUFBITS CNPUFbits absolute 0xBF860550;
sfr volatile typeCNPUFBITS CNPUFCLRbits absolute 0xBF860554;
sfr volatile typeCNPUFBITS CNPUFSETbits absolute 0xBF860558;
sfr volatile typeCNPUFBITS CNPUFINVbits absolute 0xBF86055C;

typedef struct tagCNPDFBITS {
union {
  struct {
    unsigned CNPDF0:1;
    unsigned CNPDF1:1;
    unsigned CNPDF2:1;
    unsigned CNPDF3:1;
    unsigned CNPDF4:1;
    unsigned CNPDF5:1;
    unsigned :2;
    unsigned CNPDF8:1;
    unsigned :3;
    unsigned CNPDF12:1;
    unsigned CNPDF13:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPDFBITS;
sfr atomic volatile typeCNPDFBITS CNPDFbits absolute 0xBF860560;
sfr volatile typeCNPDFBITS CNPDFCLRbits absolute 0xBF860564;
sfr volatile typeCNPDFBITS CNPDFSETbits absolute 0xBF860568;
sfr volatile typeCNPDFBITS CNPDFINVbits absolute 0xBF86056C;

typedef struct tagCNCONFBITS {
union {
  struct {
    unsigned :13;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNCONFBITS;
sfr atomic volatile typeCNCONFBITS CNCONFbits absolute 0xBF860570;
sfr volatile typeCNCONFBITS CNCONFCLRbits absolute 0xBF860574;
sfr volatile typeCNCONFBITS CNCONFSETbits absolute 0xBF860578;
sfr volatile typeCNCONFBITS CNCONFINVbits absolute 0xBF86057C;

typedef struct tagCNENFBITS {
union {
  struct {
    unsigned CNIEF0:1;
    unsigned CNIEF1:1;
    unsigned CNIEF2:1;
    unsigned CNIEF3:1;
    unsigned CNIEF4:1;
    unsigned CNIEF5:1;
    unsigned :2;
    unsigned CNIEF8:1;
    unsigned :3;
    unsigned CNIEF12:1;
    unsigned CNIEF13:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNENFBITS;
sfr atomic volatile typeCNENFBITS CNENFbits absolute 0xBF860580;
sfr volatile typeCNENFBITS CNENFCLRbits absolute 0xBF860584;
sfr volatile typeCNENFBITS CNENFSETbits absolute 0xBF860588;
sfr volatile typeCNENFBITS CNENFINVbits absolute 0xBF86058C;

typedef struct tagCNSTATFBITS {
union {
  struct {
    unsigned CNSTATF0:1;
    unsigned CNSTATF1:1;
    unsigned CNSTATF2:1;
    unsigned CNSTATF3:1;
    unsigned CNSTATF4:1;
    unsigned CNSTATF5:1;
    unsigned :2;
    unsigned CNSTATF8:1;
    unsigned :3;
    unsigned CNSTATF12:1;
    unsigned CNSTATF13:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNSTATFBITS;
sfr atomic volatile typeCNSTATFBITS CNSTATFbits absolute 0xBF860590;
sfr volatile typeCNSTATFBITS CNSTATFCLRbits absolute 0xBF860594;
sfr volatile typeCNSTATFBITS CNSTATFSETbits absolute 0xBF860598;
sfr volatile typeCNSTATFBITS CNSTATFINVbits absolute 0xBF86059C;

typedef struct tagANSELGBITS {
union {
  struct {
    unsigned :6;
    unsigned ANSG6:1;
    unsigned ANSG7:1;
    unsigned ANSG8:1;
    unsigned ANSG9:1;
    unsigned :5;
    unsigned ANSG15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeANSELGBITS;
sfr atomic volatile typeANSELGBITS ANSELGbits absolute 0xBF860600;
sfr volatile typeANSELGBITS ANSELGCLRbits absolute 0xBF860604;
sfr volatile typeANSELGBITS ANSELGSETbits absolute 0xBF860608;
sfr volatile typeANSELGBITS ANSELGINVbits absolute 0xBF86060C;

typedef struct tagTRISGBITS {
union {
  struct {
    unsigned TRISG0:1;
    unsigned TRISG1:1;
    unsigned :4;
    unsigned TRISG6:1;
    unsigned TRISG7:1;
    unsigned TRISG8:1;
    unsigned TRISG9:1;
    unsigned :2;
    unsigned TRISG12:1;
    unsigned TRISG13:1;
    unsigned TRISG14:1;
    unsigned TRISG15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeTRISGBITS;
sfr atomic volatile typeTRISGBITS TRISGbits absolute 0xBF860610;
sfr volatile typeTRISGBITS TRISGCLRbits absolute 0xBF860614;
sfr volatile typeTRISGBITS TRISGSETbits absolute 0xBF860618;
sfr volatile typeTRISGBITS TRISGINVbits absolute 0xBF86061C;

typedef struct tagPORTGBITS {
union {
  struct {
    unsigned RG0:1;
    unsigned RG1:1;
    unsigned :4;
    unsigned RG6:1;
    unsigned RG7:1;
    unsigned RG8:1;
    unsigned RG9:1;
    unsigned :2;
    unsigned RG12:1;
    unsigned RG13:1;
    unsigned RG14:1;
    unsigned RG15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePORTGBITS;
sfr atomic volatile typePORTGBITS PORTGbits absolute 0xBF860620;
sfr volatile typePORTGBITS PORTGCLRbits absolute 0xBF860624;
sfr volatile typePORTGBITS PORTGSETbits absolute 0xBF860628;
sfr volatile typePORTGBITS PORTGINVbits absolute 0xBF86062C;

typedef struct tagLATGBITS {
union {
  struct {
    unsigned LATG0:1;
    unsigned LATG1:1;
    unsigned :4;
    unsigned LATG6:1;
    unsigned LATG7:1;
    unsigned LATG8:1;
    unsigned LATG9:1;
    unsigned :2;
    unsigned LATG12:1;
    unsigned LATG13:1;
    unsigned LATG14:1;
    unsigned LATG15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeLATGBITS;
sfr atomic volatile typeLATGBITS LATGbits absolute 0xBF860630;
sfr volatile typeLATGBITS LATGCLRbits absolute 0xBF860634;
sfr volatile typeLATGBITS LATGSETbits absolute 0xBF860638;
sfr volatile typeLATGBITS LATGINVbits absolute 0xBF86063C;

typedef struct tagODCGBITS {
union {
  struct {
    unsigned ODCG0:1;
    unsigned ODCG1:1;
    unsigned :4;
    unsigned ODCG6:1;
    unsigned ODCG7:1;
    unsigned ODCG8:1;
    unsigned ODCG9:1;
    unsigned :2;
    unsigned ODCG12:1;
    unsigned ODCG13:1;
    unsigned ODCG14:1;
    unsigned ODCG15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeODCGBITS;
sfr atomic volatile typeODCGBITS ODCGbits absolute 0xBF860640;
sfr volatile typeODCGBITS ODCGCLRbits absolute 0xBF860644;
sfr volatile typeODCGBITS ODCGSETbits absolute 0xBF860648;
sfr volatile typeODCGBITS ODCGINVbits absolute 0xBF86064C;

typedef struct tagCNPUGBITS {
union {
  struct {
    unsigned CNPUG0:1;
    unsigned CNPUG1:1;
    unsigned :4;
    unsigned CNPUG6:1;
    unsigned CNPUG7:1;
    unsigned CNPUG8:1;
    unsigned CNPUG9:1;
    unsigned :2;
    unsigned CNPUG12:1;
    unsigned CNPUG13:1;
    unsigned CNPUG14:1;
    unsigned CNPUG15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPUGBITS;
sfr atomic volatile typeCNPUGBITS CNPUGbits absolute 0xBF860650;
sfr volatile typeCNPUGBITS CNPUGCLRbits absolute 0xBF860654;
sfr volatile typeCNPUGBITS CNPUGSETbits absolute 0xBF860658;
sfr volatile typeCNPUGBITS CNPUGINVbits absolute 0xBF86065C;

typedef struct tagCNPDGBITS {
union {
  struct {
    unsigned CNPDG0:1;
    unsigned CNPDG1:1;
    unsigned :4;
    unsigned CNPDG6:1;
    unsigned CNPDG7:1;
    unsigned CNPDG8:1;
    unsigned CNPDG9:1;
    unsigned :2;
    unsigned CNPDG12:1;
    unsigned CNPDG13:1;
    unsigned CNPDG14:1;
    unsigned CNPDG15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPDGBITS;
sfr atomic volatile typeCNPDGBITS CNPDGbits absolute 0xBF860660;
sfr volatile typeCNPDGBITS CNPDGCLRbits absolute 0xBF860664;
sfr volatile typeCNPDGBITS CNPDGSETbits absolute 0xBF860668;
sfr volatile typeCNPDGBITS CNPDGINVbits absolute 0xBF86066C;

typedef struct tagCNCONGBITS {
union {
  struct {
    unsigned :13;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNCONGBITS;
sfr atomic volatile typeCNCONGBITS CNCONGbits absolute 0xBF860670;
sfr volatile typeCNCONGBITS CNCONGCLRbits absolute 0xBF860674;
sfr volatile typeCNCONGBITS CNCONGSETbits absolute 0xBF860678;
sfr volatile typeCNCONGBITS CNCONGINVbits absolute 0xBF86067C;

typedef struct tagCNENGBITS {
union {
  struct {
    unsigned CNIEG0:1;
    unsigned CNIEG1:1;
    unsigned :4;
    unsigned CNIEG6:1;
    unsigned CNIEG7:1;
    unsigned CNIEG8:1;
    unsigned CNIEG9:1;
    unsigned :2;
    unsigned CNIEG12:1;
    unsigned CNIEG13:1;
    unsigned CNIEG14:1;
    unsigned CNIEG15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNENGBITS;
sfr atomic volatile typeCNENGBITS CNENGbits absolute 0xBF860680;
sfr volatile typeCNENGBITS CNENGCLRbits absolute 0xBF860684;
sfr volatile typeCNENGBITS CNENGSETbits absolute 0xBF860688;
sfr volatile typeCNENGBITS CNENGINVbits absolute 0xBF86068C;

typedef struct tagCNSTATGBITS {
union {
  struct {
    unsigned CNSTATG0:1;
    unsigned CNSTATG1:1;
    unsigned :4;
    unsigned CNSTATG6:1;
    unsigned CNSTATG7:1;
    unsigned CNSTATG8:1;
    unsigned CNSTATG9:1;
    unsigned :2;
    unsigned CNSTATG12:1;
    unsigned CNSTATG13:1;
    unsigned CNSTATG14:1;
    unsigned CNSTATG15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNSTATGBITS;
sfr atomic volatile typeCNSTATGBITS CNSTATGbits absolute 0xBF860690;
sfr volatile typeCNSTATGBITS CNSTATGCLRbits absolute 0xBF860694;
sfr volatile typeCNSTATGBITS CNSTATGSETbits absolute 0xBF860698;
sfr volatile typeCNSTATGBITS CNSTATGINVbits absolute 0xBF86069C;

typedef struct tagANSELHBITS {
union {
  struct {
    unsigned ANSH0:1;
    unsigned ANSH1:1;
    unsigned :2;
    unsigned ANSH4:1;
    unsigned ANSH5:1;
    unsigned ANSH6:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeANSELHBITS;
sfr atomic volatile typeANSELHBITS ANSELHbits absolute 0xBF860700;
sfr volatile typeANSELHBITS ANSELHCLRbits absolute 0xBF860704;
sfr volatile typeANSELHBITS ANSELHSETbits absolute 0xBF860708;
sfr volatile typeANSELHBITS ANSELHINVbits absolute 0xBF86070C;

typedef struct tagTRISHBITS {
union {
  struct {
    unsigned TRISH0:1;
    unsigned TRISH1:1;
    unsigned :2;
    unsigned TRISH4:1;
    unsigned TRISH5:1;
    unsigned TRISH6:1;
    unsigned :1;
    unsigned TRISH8:1;
    unsigned TRISH9:1;
    unsigned TRISH10:1;
    unsigned :1;
    unsigned TRISH12:1;
    unsigned TRISH13:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeTRISHBITS;
sfr atomic volatile typeTRISHBITS TRISHbits absolute 0xBF860710;
sfr volatile typeTRISHBITS TRISHCLRbits absolute 0xBF860714;
sfr volatile typeTRISHBITS TRISHSETbits absolute 0xBF860718;
sfr volatile typeTRISHBITS TRISHINVbits absolute 0xBF86071C;

typedef struct tagPORTHBITS {
union {
  struct {
    unsigned RH0:1;
    unsigned RH1:1;
    unsigned :2;
    unsigned RH4:1;
    unsigned RH5:1;
    unsigned RH6:1;
    unsigned :1;
    unsigned RH8:1;
    unsigned RH9:1;
    unsigned RH10:1;
    unsigned :1;
    unsigned RH12:1;
    unsigned RH13:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePORTHBITS;
sfr atomic volatile typePORTHBITS PORTHbits absolute 0xBF860720;
sfr volatile typePORTHBITS PORTHCLRbits absolute 0xBF860724;
sfr volatile typePORTHBITS PORTHSETbits absolute 0xBF860728;
sfr volatile typePORTHBITS PORTHINVbits absolute 0xBF86072C;

typedef struct tagLATHBITS {
union {
  struct {
    unsigned LATH0:1;
    unsigned LATH1:1;
    unsigned :2;
    unsigned LATH4:1;
    unsigned LATH5:1;
    unsigned LATH6:1;
    unsigned :1;
    unsigned LATH8:1;
    unsigned LATH9:1;
    unsigned LATH10:1;
    unsigned :1;
    unsigned LATH12:1;
    unsigned LATH13:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeLATHBITS;
sfr atomic volatile typeLATHBITS LATHbits absolute 0xBF860730;
sfr volatile typeLATHBITS LATHCLRbits absolute 0xBF860734;
sfr volatile typeLATHBITS LATHSETbits absolute 0xBF860738;
sfr volatile typeLATHBITS LATHINVbits absolute 0xBF86073C;

typedef struct tagODCHBITS {
union {
  struct {
    unsigned ODCH0:1;
    unsigned ODCH1:1;
    unsigned :2;
    unsigned ODCH4:1;
    unsigned ODCH5:1;
    unsigned ODCH6:1;
    unsigned :1;
    unsigned ODCH8:1;
    unsigned ODCH9:1;
    unsigned ODCH10:1;
    unsigned :1;
    unsigned ODCH12:1;
    unsigned ODCH13:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeODCHBITS;
sfr atomic volatile typeODCHBITS ODCHbits absolute 0xBF860740;
sfr volatile typeODCHBITS ODCHCLRbits absolute 0xBF860744;
sfr volatile typeODCHBITS ODCHSETbits absolute 0xBF860748;
sfr volatile typeODCHBITS ODCHINVbits absolute 0xBF86074C;

typedef struct tagCNPUHBITS {
union {
  struct {
    unsigned CNPUH0:1;
    unsigned CNPUH1:1;
    unsigned :2;
    unsigned CNPUH4:1;
    unsigned CNPUH5:1;
    unsigned CNPUH6:1;
    unsigned :1;
    unsigned CNPUH8:1;
    unsigned CNPUH9:1;
    unsigned CNPUH10:1;
    unsigned :1;
    unsigned CNPUH12:1;
    unsigned CNPUH13:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPUHBITS;
sfr atomic volatile typeCNPUHBITS CNPUHbits absolute 0xBF860750;
sfr volatile typeCNPUHBITS CNPUHCLRbits absolute 0xBF860754;
sfr volatile typeCNPUHBITS CNPUHSETbits absolute 0xBF860758;
sfr volatile typeCNPUHBITS CNPUHINVbits absolute 0xBF86075C;

typedef struct tagCNPDHBITS {
union {
  struct {
    unsigned CNPDH0:1;
    unsigned CNPDH1:1;
    unsigned :2;
    unsigned CNPDH4:1;
    unsigned CNPDH5:1;
    unsigned CNPDH6:1;
    unsigned :1;
    unsigned CNPDH8:1;
    unsigned CNPDH9:1;
    unsigned CNPDH10:1;
    unsigned :1;
    unsigned CNPDH12:1;
    unsigned CNPDH13:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPDHBITS;
sfr atomic volatile typeCNPDHBITS CNPDHbits absolute 0xBF860760;
sfr volatile typeCNPDHBITS CNPDHCLRbits absolute 0xBF860764;
sfr volatile typeCNPDHBITS CNPDHSETbits absolute 0xBF860768;
sfr volatile typeCNPDHBITS CNPDHINVbits absolute 0xBF86076C;

typedef struct tagCNCONHBITS {
union {
  struct {
    unsigned :13;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNCONHBITS;
sfr atomic volatile typeCNCONHBITS CNCONHbits absolute 0xBF860770;
sfr volatile typeCNCONHBITS CNCONHCLRbits absolute 0xBF860774;
sfr volatile typeCNCONHBITS CNCONHSETbits absolute 0xBF860778;
sfr volatile typeCNCONHBITS CNCONHINVbits absolute 0xBF86077C;

typedef struct tagCNENHBITS {
union {
  struct {
    unsigned CNIEH0:1;
    unsigned CNIEH1:1;
    unsigned :2;
    unsigned CNIEH4:1;
    unsigned CNIEH5:1;
    unsigned CNIEH6:1;
    unsigned :1;
    unsigned CNIEH8:1;
    unsigned CNIEH9:1;
    unsigned CNIEH10:1;
    unsigned :1;
    unsigned CNIEH12:1;
    unsigned CNIEH13:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNENHBITS;
sfr atomic volatile typeCNENHBITS CNENHbits absolute 0xBF860780;
sfr volatile typeCNENHBITS CNENHCLRbits absolute 0xBF860784;
sfr volatile typeCNENHBITS CNENHSETbits absolute 0xBF860788;
sfr volatile typeCNENHBITS CNENHINVbits absolute 0xBF86078C;

typedef struct tagCNSTATHBITS {
union {
  struct {
    unsigned CNSTATH0:1;
    unsigned CNSTATH1:1;
    unsigned :2;
    unsigned CNSTATH4:1;
    unsigned CNSTATH5:1;
    unsigned CNSTATH6:1;
    unsigned :1;
    unsigned CNSTATH8:1;
    unsigned CNSTATH9:1;
    unsigned CNSTATH10:1;
    unsigned :1;
    unsigned CNSTATH12:1;
    unsigned CNSTATH13:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNSTATHBITS;
sfr atomic volatile typeCNSTATHBITS CNSTATHbits absolute 0xBF860790;
sfr volatile typeCNSTATHBITS CNSTATHCLRbits absolute 0xBF860794;
sfr volatile typeCNSTATHBITS CNSTATHSETbits absolute 0xBF860798;
sfr volatile typeCNSTATHBITS CNSTATHINVbits absolute 0xBF86079C;

typedef struct tagANSELJBITS {
union {
  struct {
    unsigned :8;
    unsigned ANSJ8:1;
    unsigned ANSJ9:1;
    unsigned :1;
    unsigned ANSJ11:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeANSELJBITS;
sfr atomic volatile typeANSELJBITS ANSELJbits absolute 0xBF860800;
sfr volatile typeANSELJBITS ANSELJCLRbits absolute 0xBF860804;
sfr volatile typeANSELJBITS ANSELJSETbits absolute 0xBF860808;
sfr volatile typeANSELJBITS ANSELJINVbits absolute 0xBF86080C;

typedef struct tagTRISJBITS {
union {
  struct {
    unsigned TRISJ0:1;
    unsigned TRISJ1:1;
    unsigned TRISJ2:1;
    unsigned :1;
    unsigned TRISJ4:1;
    unsigned :3;
    unsigned TRISJ8:1;
    unsigned TRISJ9:1;
    unsigned :1;
    unsigned TRISJ11:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeTRISJBITS;
sfr atomic volatile typeTRISJBITS TRISJbits absolute 0xBF860810;
sfr volatile typeTRISJBITS TRISJCLRbits absolute 0xBF860814;
sfr volatile typeTRISJBITS TRISJSETbits absolute 0xBF860818;
sfr volatile typeTRISJBITS TRISJINVbits absolute 0xBF86081C;

typedef struct tagPORTJBITS {
union {
  struct {
    unsigned RJ0:1;
    unsigned RJ1:1;
    unsigned RJ2:1;
    unsigned :1;
    unsigned RJ4:1;
    unsigned :3;
    unsigned RJ8:1;
    unsigned RJ9:1;
    unsigned :1;
    unsigned RJ11:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePORTJBITS;
sfr atomic volatile typePORTJBITS PORTJbits absolute 0xBF860820;
sfr volatile typePORTJBITS PORTJCLRbits absolute 0xBF860824;
sfr volatile typePORTJBITS PORTJSETbits absolute 0xBF860828;
sfr volatile typePORTJBITS PORTJINVbits absolute 0xBF86082C;

typedef struct tagLATJBITS {
union {
  struct {
    unsigned LATJ0:1;
    unsigned LATJ1:1;
    unsigned LATJ2:1;
    unsigned :1;
    unsigned LATJ4:1;
    unsigned :3;
    unsigned LATJ8:1;
    unsigned LATJ9:1;
    unsigned :1;
    unsigned LATJ11:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeLATJBITS;
sfr atomic volatile typeLATJBITS LATJbits absolute 0xBF860830;
sfr volatile typeLATJBITS LATJCLRbits absolute 0xBF860834;
sfr volatile typeLATJBITS LATJSETbits absolute 0xBF860838;
sfr volatile typeLATJBITS LATJINVbits absolute 0xBF86083C;

typedef struct tagODCJBITS {
union {
  struct {
    unsigned ODCJ0:1;
    unsigned ODCJ1:1;
    unsigned ODCJ2:1;
    unsigned :1;
    unsigned ODCJ4:1;
    unsigned :3;
    unsigned ODCJ8:1;
    unsigned ODCJ9:1;
    unsigned :1;
    unsigned ODCJ11:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeODCJBITS;
sfr atomic volatile typeODCJBITS ODCJbits absolute 0xBF860840;
sfr volatile typeODCJBITS ODCJCLRbits absolute 0xBF860844;
sfr volatile typeODCJBITS ODCJSETbits absolute 0xBF860848;
sfr volatile typeODCJBITS ODCJINVbits absolute 0xBF86084C;

typedef struct tagCNPUJBITS {
union {
  struct {
    unsigned CNPUJ0:1;
    unsigned CNPUJ1:1;
    unsigned CNPUJ2:1;
    unsigned :1;
    unsigned CNPUJ4:1;
    unsigned :3;
    unsigned CNPUJ8:1;
    unsigned CNPUJ9:1;
    unsigned :1;
    unsigned CNPUJ11:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPUJBITS;
sfr atomic volatile typeCNPUJBITS CNPUJbits absolute 0xBF860850;
sfr volatile typeCNPUJBITS CNPUJCLRbits absolute 0xBF860854;
sfr volatile typeCNPUJBITS CNPUJSETbits absolute 0xBF860858;
sfr volatile typeCNPUJBITS CNPUJINVbits absolute 0xBF86085C;

typedef struct tagCNPDJBITS {
union {
  struct {
    unsigned CNPDJ0:1;
    unsigned CNPDJ1:1;
    unsigned CNPDJ2:1;
    unsigned :1;
    unsigned CNPDJ4:1;
    unsigned :3;
    unsigned CNPDJ8:1;
    unsigned CNPDJ9:1;
    unsigned :1;
    unsigned CNPDJ11:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPDJBITS;
sfr atomic volatile typeCNPDJBITS CNPDJbits absolute 0xBF860860;
sfr volatile typeCNPDJBITS CNPDJCLRbits absolute 0xBF860864;
sfr volatile typeCNPDJBITS CNPDJSETbits absolute 0xBF860868;
sfr volatile typeCNPDJBITS CNPDJINVbits absolute 0xBF86086C;

typedef struct tagCNCONJBITS {
union {
  struct {
    unsigned :13;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNCONJBITS;
sfr atomic volatile typeCNCONJBITS CNCONJbits absolute 0xBF860870;
sfr volatile typeCNCONJBITS CNCONJCLRbits absolute 0xBF860874;
sfr volatile typeCNCONJBITS CNCONJSETbits absolute 0xBF860878;
sfr volatile typeCNCONJBITS CNCONJINVbits absolute 0xBF86087C;

typedef struct tagCNENJBITS {
union {
  struct {
    unsigned CNIEJ0:1;
    unsigned CNIEJ1:1;
    unsigned CNIEJ2:1;
    unsigned :1;
    unsigned CNIEJ4:1;
    unsigned :3;
    unsigned CNIEJ8:1;
    unsigned CNIEJ9:1;
    unsigned :1;
    unsigned CNIEJ11:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNENJBITS;
sfr atomic volatile typeCNENJBITS CNENJbits absolute 0xBF860880;
sfr volatile typeCNENJBITS CNENJCLRbits absolute 0xBF860884;
sfr volatile typeCNENJBITS CNENJSETbits absolute 0xBF860888;
sfr volatile typeCNENJBITS CNENJINVbits absolute 0xBF86088C;

typedef struct tagCNSTATJBITS {
union {
  struct {
    unsigned CNSTATJ0:1;
    unsigned CNSTATJ1:1;
    unsigned CNSTATJ2:1;
    unsigned :1;
    unsigned CNSTATJ4:1;
    unsigned :3;
    unsigned CNSTATJ8:1;
    unsigned CNSTATJ9:1;
    unsigned :1;
    unsigned CNSTATJ11:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNSTATJBITS;
sfr atomic volatile typeCNSTATJBITS CNSTATJbits absolute 0xBF860890;
sfr volatile typeCNSTATJBITS CNSTATJCLRbits absolute 0xBF860894;
sfr volatile typeCNSTATJBITS CNSTATJSETbits absolute 0xBF860898;
sfr volatile typeCNSTATJBITS CNSTATJINVbits absolute 0xBF86089C;

typedef struct tagC1CONBITS {
union {
  struct {
    unsigned DNCNT:5;
    unsigned :6;
    unsigned CANBUSY:1;
    unsigned :1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned :4;
    unsigned CANCAP:1;
    unsigned OPMOD:3;
    unsigned REQOP:3;
    unsigned ABAT:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1CONBITS;
sfr atomic volatile typeC1CONBITS C1CONbits absolute 0xBF880000;
sfr volatile typeC1CONBITS C1CONCLRbits absolute 0xBF880004;
sfr volatile typeC1CONBITS C1CONSETbits absolute 0xBF880008;
sfr volatile typeC1CONBITS C1CONINVbits absolute 0xBF88000C;

typedef struct tagC1CFGBITS {
union {
  struct {
    unsigned BRP:6;
    unsigned SJW:2;
    unsigned PRSEG:3;
    unsigned SEG1PH:3;
    unsigned SAM:1;
    unsigned SEG2PHTS:1;
    unsigned SEG2PH:3;
    unsigned :3;
    unsigned WAKFIL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1CFGBITS;
sfr atomic volatile typeC1CFGBITS C1CFGbits absolute 0xBF880010;
sfr volatile typeC1CFGBITS C1CFGCLRbits absolute 0xBF880014;
sfr volatile typeC1CFGBITS C1CFGSETbits absolute 0xBF880018;
sfr volatile typeC1CFGBITS C1CFGINVbits absolute 0xBF88001C;

typedef struct tagC1INTBITS {
union {
  struct {
    unsigned TBIF:1;
    unsigned RBIF:1;
    unsigned CTMRIF:1;
    unsigned MODIF:1;
    unsigned :7;
    unsigned RBOVIF:1;
    unsigned SERRIF:1;
    unsigned CERRIF:1;
    unsigned WAKIF:1;
    unsigned IVRIF:1;
    unsigned TBIE:1;
    unsigned RBIE:1;
    unsigned CTMRIE:1;
    unsigned MODIE:1;
    unsigned :7;
    unsigned RBOVIE:1;
    unsigned SERRIE:1;
    unsigned CERRIE:1;
    unsigned WAKIE:1;
    unsigned IVRIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1INTBITS;
sfr atomic volatile typeC1INTBITS C1INTbits absolute 0xBF880020;
sfr volatile typeC1INTBITS C1INTCLRbits absolute 0xBF880024;
sfr volatile typeC1INTBITS C1INTSETbits absolute 0xBF880028;
sfr volatile typeC1INTBITS C1INTINVbits absolute 0xBF88002C;

typedef struct tagC1VECBITS {
union {
  struct {
    unsigned ICODE:7;
    unsigned :1;
    unsigned FILHIT:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1VECBITS;
sfr atomic volatile typeC1VECBITS C1VECbits absolute 0xBF880030;
sfr volatile typeC1VECBITS C1VECCLRbits absolute 0xBF880034;
sfr volatile typeC1VECBITS C1VECSETbits absolute 0xBF880038;
sfr volatile typeC1VECBITS C1VECINVbits absolute 0xBF88003C;

typedef struct tagC1TRECBITS {
union {
  struct {
    unsigned RERRCNT:8;
    unsigned TERRCNT:8;
    unsigned EWARN:1;
    unsigned RXWARN:1;
    unsigned TXWARN:1;
    unsigned RXBP:1;
    unsigned TXBP:1;
    unsigned TXBO:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1TRECBITS;
sfr atomic volatile typeC1TRECBITS C1TRECbits absolute 0xBF880040;
sfr volatile typeC1TRECBITS C1TRECCLRbits absolute 0xBF880044;
sfr volatile typeC1TRECBITS C1TRECSETbits absolute 0xBF880048;
sfr volatile typeC1TRECBITS C1TRECINVbits absolute 0xBF88004C;

typedef struct tagC1FSTATBITS {
union {
  struct {
    unsigned FIFOIP:32;
  };
  struct {
    unsigned FIFOIP0:1;
    unsigned FIFOIP1:1;
    unsigned FIFOIP2:1;
    unsigned FIFOIP3:1;
    unsigned FIFOIP4:1;
    unsigned FIFOIP5:1;
    unsigned FIFOIP6:1;
    unsigned FIFOIP7:1;
    unsigned FIFOIP8:1;
    unsigned FIFOIP9:1;
    unsigned FIFOIP10:1;
    unsigned FIFOIP11:1;
    unsigned FIFOIP12:1;
    unsigned FIFOIP13:1;
    unsigned FIFOIP14:1;
    unsigned FIFOIP15:1;
    unsigned FIFOIP16:1;
    unsigned FIFOIP17:1;
    unsigned FIFOIP18:1;
    unsigned FIFOIP19:1;
    unsigned FIFOIP20:1;
    unsigned FIFOIP21:1;
    unsigned FIFOIP22:1;
    unsigned FIFOIP23:1;
    unsigned FIFOIP24:1;
    unsigned FIFOIP25:1;
    unsigned FIFOIP26:1;
    unsigned FIFOIP27:1;
    unsigned FIFOIP28:1;
    unsigned FIFOIP29:1;
    unsigned FIFOIP30:1;
    unsigned FIFOIP31:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FSTATBITS;
sfr atomic volatile typeC1FSTATBITS C1FSTATbits absolute 0xBF880050;
sfr volatile typeC1FSTATBITS C1FSTATCLRbits absolute 0xBF880054;
sfr volatile typeC1FSTATBITS C1FSTATSETbits absolute 0xBF880058;
sfr volatile typeC1FSTATBITS C1FSTATINVbits absolute 0xBF88005C;

typedef struct tagC1RXOVFBITS {
union {
  struct {
    unsigned RXOVF:32;
  };
  struct {
    unsigned RXOVF0:1;
    unsigned RXOVF1:1;
    unsigned RXOVF2:1;
    unsigned RXOVF3:1;
    unsigned RXOVF4:1;
    unsigned RXOVF5:1;
    unsigned RXOVF6:1;
    unsigned RXOVF7:1;
    unsigned RXOVF8:1;
    unsigned RXOVF9:1;
    unsigned RXOVF10:1;
    unsigned RXOVF11:1;
    unsigned RXOVF12:1;
    unsigned RXOVF13:1;
    unsigned RXOVF14:1;
    unsigned RXOVF15:1;
    unsigned RXOVF16:1;
    unsigned RXOVF17:1;
    unsigned RXOVF18:1;
    unsigned RXOVF19:1;
    unsigned RXOVF20:1;
    unsigned RXOVF21:1;
    unsigned RXOVF22:1;
    unsigned RXOVF23:1;
    unsigned RXOVF24:1;
    unsigned RXOVF25:1;
    unsigned RXOVF26:1;
    unsigned RXOVF27:1;
    unsigned RXOVF28:1;
    unsigned RXOVF29:1;
    unsigned RXOVF30:1;
    unsigned RXOVF31:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXOVFBITS;
sfr atomic volatile typeC1RXOVFBITS C1RXOVFbits absolute 0xBF880060;
sfr volatile typeC1RXOVFBITS C1RXOVFCLRbits absolute 0xBF880064;
sfr volatile typeC1RXOVFBITS C1RXOVFSETbits absolute 0xBF880068;
sfr volatile typeC1RXOVFBITS C1RXOVFINVbits absolute 0xBF88006C;

typedef struct tagC1TMRBITS {
union {
  struct {
    unsigned CANTSPRE:16;
    unsigned CANTS:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1TMRBITS;
sfr atomic volatile typeC1TMRBITS C1TMRbits absolute 0xBF880070;
sfr volatile typeC1TMRBITS C1TMRCLRbits absolute 0xBF880074;
sfr volatile typeC1TMRBITS C1TMRSETbits absolute 0xBF880078;
sfr volatile typeC1TMRBITS C1TMRINVbits absolute 0xBF88007C;

typedef struct tagC1RXM0BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned MIDE:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXM0BITS;
sfr atomic volatile typeC1RXM0BITS C1RXM0bits absolute 0xBF880080;
sfr volatile typeC1RXM0BITS C1RXM0CLRbits absolute 0xBF880084;
sfr volatile typeC1RXM0BITS C1RXM0SETbits absolute 0xBF880088;
sfr volatile typeC1RXM0BITS C1RXM0INVbits absolute 0xBF88008C;

typedef struct tagC1RXM1BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned MIDE:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXM1BITS;
sfr atomic volatile typeC1RXM1BITS C1RXM1bits absolute 0xBF880090;
sfr volatile typeC1RXM1BITS C1RXM1CLRbits absolute 0xBF880094;
sfr volatile typeC1RXM1BITS C1RXM1SETbits absolute 0xBF880098;
sfr volatile typeC1RXM1BITS C1RXM1INVbits absolute 0xBF88009C;

typedef struct tagC1RXM2BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned MIDE:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXM2BITS;
sfr atomic volatile typeC1RXM2BITS C1RXM2bits absolute 0xBF8800A0;
sfr volatile typeC1RXM2BITS C1RXM2CLRbits absolute 0xBF8800A4;
sfr volatile typeC1RXM2BITS C1RXM2SETbits absolute 0xBF8800A8;
sfr volatile typeC1RXM2BITS C1RXM2INVbits absolute 0xBF8800AC;

typedef struct tagC1RXM3BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned MIDE:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXM3BITS;
sfr atomic volatile typeC1RXM3BITS C1RXM3bits absolute 0xBF8800B0;
sfr volatile typeC1RXM3BITS C1RXM3CLRbits absolute 0xBF8800B4;
sfr volatile typeC1RXM3BITS C1RXM3SETbits absolute 0xBF8800B8;
sfr volatile typeC1RXM3BITS C1RXM3INVbits absolute 0xBF8800BC;

typedef struct tagC1FLTCON0BITS {
union {
  struct {
    unsigned FSEL0:5;
    unsigned MSEL0:2;
    unsigned FLTEN0:1;
    unsigned FSEL1:5;
    unsigned MSEL1:2;
    unsigned FLTEN1:1;
    unsigned FSEL2:5;
    unsigned MSEL2:2;
    unsigned FLTEN2:1;
    unsigned FSEL3:5;
    unsigned MSEL3:2;
    unsigned FLTEN3:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FLTCON0BITS;
sfr atomic volatile typeC1FLTCON0BITS C1FLTCON0bits absolute 0xBF8800C0;
sfr volatile typeC1FLTCON0BITS C1FLTCON0CLRbits absolute 0xBF8800C4;
sfr volatile typeC1FLTCON0BITS C1FLTCON0SETbits absolute 0xBF8800C8;
sfr volatile typeC1FLTCON0BITS C1FLTCON0INVbits absolute 0xBF8800CC;

typedef struct tagC1FLTCON1BITS {
union {
  struct {
    unsigned FSEL4:5;
    unsigned MSEL4:2;
    unsigned FLTEN4:1;
    unsigned FSEL5:5;
    unsigned MSEL5:2;
    unsigned FLTEN5:1;
    unsigned FSEL6:5;
    unsigned MSEL6:2;
    unsigned FLTEN6:1;
    unsigned FSEL7:5;
    unsigned MSEL7:2;
    unsigned FLTEN7:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FLTCON1BITS;
sfr atomic volatile typeC1FLTCON1BITS C1FLTCON1bits absolute 0xBF8800D0;
sfr volatile typeC1FLTCON1BITS C1FLTCON1CLRbits absolute 0xBF8800D4;
sfr volatile typeC1FLTCON1BITS C1FLTCON1SETbits absolute 0xBF8800D8;
sfr volatile typeC1FLTCON1BITS C1FLTCON1INVbits absolute 0xBF8800DC;

typedef struct tagC1FLTCON2BITS {
union {
  struct {
    unsigned FSEL8:5;
    unsigned MSEL8:2;
    unsigned FLTEN8:1;
    unsigned FSEL9:5;
    unsigned MSEL9:2;
    unsigned FLTEN9:1;
    unsigned FSEL10:5;
    unsigned MSEL10:2;
    unsigned FLTEN10:1;
    unsigned FSEL11:5;
    unsigned MSEL11:2;
    unsigned FLTEN11:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FLTCON2BITS;
sfr atomic volatile typeC1FLTCON2BITS C1FLTCON2bits absolute 0xBF8800E0;
sfr volatile typeC1FLTCON2BITS C1FLTCON2CLRbits absolute 0xBF8800E4;
sfr volatile typeC1FLTCON2BITS C1FLTCON2SETbits absolute 0xBF8800E8;
sfr volatile typeC1FLTCON2BITS C1FLTCON2INVbits absolute 0xBF8800EC;

typedef struct tagC1FLTCON3BITS {
union {
  struct {
    unsigned FSEL12:5;
    unsigned MSEL12:2;
    unsigned FLTEN12:1;
    unsigned FSEL13:5;
    unsigned MSEL13:2;
    unsigned FLTEN13:1;
    unsigned FSEL14:5;
    unsigned MSEL14:2;
    unsigned FLTEN14:1;
    unsigned FSEL15:5;
    unsigned MSEL15:2;
    unsigned FLTEN15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FLTCON3BITS;
sfr atomic volatile typeC1FLTCON3BITS C1FLTCON3bits absolute 0xBF8800F0;
sfr volatile typeC1FLTCON3BITS C1FLTCON3CLRbits absolute 0xBF8800F4;
sfr volatile typeC1FLTCON3BITS C1FLTCON3SETbits absolute 0xBF8800F8;
sfr volatile typeC1FLTCON3BITS C1FLTCON3INVbits absolute 0xBF8800FC;

typedef struct tagC1FLTCON4BITS {
union {
  struct {
    unsigned FSEL16:5;
    unsigned MSEL16:2;
    unsigned FLTEN16:1;
    unsigned FSEL17:5;
    unsigned MSEL17:2;
    unsigned FLTEN17:1;
    unsigned FSEL18:5;
    unsigned MSEL18:2;
    unsigned FLTEN18:1;
    unsigned FSEL19:5;
    unsigned MSEL19:2;
    unsigned FLTEN19:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FLTCON4BITS;
sfr atomic volatile typeC1FLTCON4BITS C1FLTCON4bits absolute 0xBF880100;
sfr volatile typeC1FLTCON4BITS C1FLTCON4CLRbits absolute 0xBF880104;
sfr volatile typeC1FLTCON4BITS C1FLTCON4SETbits absolute 0xBF880108;
sfr volatile typeC1FLTCON4BITS C1FLTCON4INVbits absolute 0xBF88010C;

typedef struct tagC1FLTCON5BITS {
union {
  struct {
    unsigned FSEL20:5;
    unsigned MSEL20:2;
    unsigned FLTEN20:1;
    unsigned FSEL21:5;
    unsigned MSEL21:2;
    unsigned FLTEN21:1;
    unsigned FSEL22:5;
    unsigned MSEL22:2;
    unsigned FLTEN22:1;
    unsigned FSEL23:5;
    unsigned MSEL23:2;
    unsigned FLTEN23:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FLTCON5BITS;
sfr atomic volatile typeC1FLTCON5BITS C1FLTCON5bits absolute 0xBF880110;
sfr volatile typeC1FLTCON5BITS C1FLTCON5CLRbits absolute 0xBF880114;
sfr volatile typeC1FLTCON5BITS C1FLTCON5SETbits absolute 0xBF880118;
sfr volatile typeC1FLTCON5BITS C1FLTCON5INVbits absolute 0xBF88011C;

typedef struct tagC1FLTCON6BITS {
union {
  struct {
    unsigned FSEL24:5;
    unsigned MSEL24:2;
    unsigned FLTEN24:1;
    unsigned FSEL25:5;
    unsigned MSEL25:2;
    unsigned FLTEN25:1;
    unsigned FSEL26:5;
    unsigned MSEL26:2;
    unsigned FLTEN26:1;
    unsigned FSEL27:5;
    unsigned MSEL27:2;
    unsigned FLTEN27:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FLTCON6BITS;
sfr atomic volatile typeC1FLTCON6BITS C1FLTCON6bits absolute 0xBF880120;
sfr volatile typeC1FLTCON6BITS C1FLTCON6CLRbits absolute 0xBF880124;
sfr volatile typeC1FLTCON6BITS C1FLTCON6SETbits absolute 0xBF880128;
sfr volatile typeC1FLTCON6BITS C1FLTCON6INVbits absolute 0xBF88012C;

typedef struct tagC1FLTCON7BITS {
union {
  struct {
    unsigned FSEL28:5;
    unsigned MSEL28:2;
    unsigned FLTEN28:1;
    unsigned FSEL29:5;
    unsigned MSEL29:2;
    unsigned FLTEN29:1;
    unsigned FSEL30:5;
    unsigned MSEL30:2;
    unsigned FLTEN30:1;
    unsigned FSEL31:5;
    unsigned MSEL31:2;
    unsigned FLTEN31:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FLTCON7BITS;
sfr atomic volatile typeC1FLTCON7BITS C1FLTCON7bits absolute 0xBF880130;
sfr volatile typeC1FLTCON7BITS C1FLTCON7CLRbits absolute 0xBF880134;
sfr volatile typeC1FLTCON7BITS C1FLTCON7SETbits absolute 0xBF880138;
sfr volatile typeC1FLTCON7BITS C1FLTCON7INVbits absolute 0xBF88013C;

typedef struct tagC1RXF0BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF0BITS;
sfr atomic volatile typeC1RXF0BITS C1RXF0bits absolute 0xBF880140;
sfr volatile typeC1RXF0BITS C1RXF0CLRbits absolute 0xBF880144;
sfr volatile typeC1RXF0BITS C1RXF0SETbits absolute 0xBF880148;
sfr volatile typeC1RXF0BITS C1RXF0INVbits absolute 0xBF88014C;

typedef struct tagC1RXF1BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF1BITS;
sfr atomic volatile typeC1RXF1BITS C1RXF1bits absolute 0xBF880150;
sfr volatile typeC1RXF1BITS C1RXF1CLRbits absolute 0xBF880154;
sfr volatile typeC1RXF1BITS C1RXF1SETbits absolute 0xBF880158;
sfr volatile typeC1RXF1BITS C1RXF1INVbits absolute 0xBF88015C;

typedef struct tagC1RXF2BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF2BITS;
sfr atomic volatile typeC1RXF2BITS C1RXF2bits absolute 0xBF880160;
sfr volatile typeC1RXF2BITS C1RXF2CLRbits absolute 0xBF880164;
sfr volatile typeC1RXF2BITS C1RXF2SETbits absolute 0xBF880168;
sfr volatile typeC1RXF2BITS C1RXF2INVbits absolute 0xBF88016C;

typedef struct tagC1RXF3BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF3BITS;
sfr atomic volatile typeC1RXF3BITS C1RXF3bits absolute 0xBF880170;
sfr volatile typeC1RXF3BITS C1RXF3CLRbits absolute 0xBF880174;
sfr volatile typeC1RXF3BITS C1RXF3SETbits absolute 0xBF880178;
sfr volatile typeC1RXF3BITS C1RXF3INVbits absolute 0xBF88017C;

typedef struct tagC1RXF4BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF4BITS;
sfr atomic volatile typeC1RXF4BITS C1RXF4bits absolute 0xBF880180;
sfr volatile typeC1RXF4BITS C1RXF4CLRbits absolute 0xBF880184;
sfr volatile typeC1RXF4BITS C1RXF4SETbits absolute 0xBF880188;
sfr volatile typeC1RXF4BITS C1RXF4INVbits absolute 0xBF88018C;

typedef struct tagC1RXF5BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF5BITS;
sfr atomic volatile typeC1RXF5BITS C1RXF5bits absolute 0xBF880190;
sfr volatile typeC1RXF5BITS C1RXF5CLRbits absolute 0xBF880194;
sfr volatile typeC1RXF5BITS C1RXF5SETbits absolute 0xBF880198;
sfr volatile typeC1RXF5BITS C1RXF5INVbits absolute 0xBF88019C;

typedef struct tagC1RXF6BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF6BITS;
sfr atomic volatile typeC1RXF6BITS C1RXF6bits absolute 0xBF8801A0;
sfr volatile typeC1RXF6BITS C1RXF6CLRbits absolute 0xBF8801A4;
sfr volatile typeC1RXF6BITS C1RXF6SETbits absolute 0xBF8801A8;
sfr volatile typeC1RXF6BITS C1RXF6INVbits absolute 0xBF8801AC;

typedef struct tagC1RXF7BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF7BITS;
sfr atomic volatile typeC1RXF7BITS C1RXF7bits absolute 0xBF8801B0;
sfr volatile typeC1RXF7BITS C1RXF7CLRbits absolute 0xBF8801B4;
sfr volatile typeC1RXF7BITS C1RXF7SETbits absolute 0xBF8801B8;
sfr volatile typeC1RXF7BITS C1RXF7INVbits absolute 0xBF8801BC;

typedef struct tagC1RXF8BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF8BITS;
sfr atomic volatile typeC1RXF8BITS C1RXF8bits absolute 0xBF8801C0;
sfr volatile typeC1RXF8BITS C1RXF8CLRbits absolute 0xBF8801C4;
sfr volatile typeC1RXF8BITS C1RXF8SETbits absolute 0xBF8801C8;
sfr volatile typeC1RXF8BITS C1RXF8INVbits absolute 0xBF8801CC;

typedef struct tagC1RXF9BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF9BITS;
sfr atomic volatile typeC1RXF9BITS C1RXF9bits absolute 0xBF8801D0;
sfr volatile typeC1RXF9BITS C1RXF9CLRbits absolute 0xBF8801D4;
sfr volatile typeC1RXF9BITS C1RXF9SETbits absolute 0xBF8801D8;
sfr volatile typeC1RXF9BITS C1RXF9INVbits absolute 0xBF8801DC;

typedef struct tagC1RXF10BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF10BITS;
sfr atomic volatile typeC1RXF10BITS C1RXF10bits absolute 0xBF8801E0;
sfr volatile typeC1RXF10BITS C1RXF10CLRbits absolute 0xBF8801E4;
sfr volatile typeC1RXF10BITS C1RXF10SETbits absolute 0xBF8801E8;
sfr volatile typeC1RXF10BITS C1RXF10INVbits absolute 0xBF8801EC;

typedef struct tagC1RXF11BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF11BITS;
sfr atomic volatile typeC1RXF11BITS C1RXF11bits absolute 0xBF8801F0;
sfr volatile typeC1RXF11BITS C1RXF11CLRbits absolute 0xBF8801F4;
sfr volatile typeC1RXF11BITS C1RXF11SETbits absolute 0xBF8801F8;
sfr volatile typeC1RXF11BITS C1RXF11INVbits absolute 0xBF8801FC;

typedef struct tagC1RXF12BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF12BITS;
sfr atomic volatile typeC1RXF12BITS C1RXF12bits absolute 0xBF880200;
sfr volatile typeC1RXF12BITS C1RXF12CLRbits absolute 0xBF880204;
sfr volatile typeC1RXF12BITS C1RXF12SETbits absolute 0xBF880208;
sfr volatile typeC1RXF12BITS C1RXF12INVbits absolute 0xBF88020C;

typedef struct tagC1RXF13BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF13BITS;
sfr atomic volatile typeC1RXF13BITS C1RXF13bits absolute 0xBF880210;
sfr volatile typeC1RXF13BITS C1RXF13CLRbits absolute 0xBF880214;
sfr volatile typeC1RXF13BITS C1RXF13SETbits absolute 0xBF880218;
sfr volatile typeC1RXF13BITS C1RXF13INVbits absolute 0xBF88021C;

typedef struct tagC1RXF14BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF14BITS;
sfr atomic volatile typeC1RXF14BITS C1RXF14bits absolute 0xBF880220;
sfr volatile typeC1RXF14BITS C1RXF14CLRbits absolute 0xBF880224;
sfr volatile typeC1RXF14BITS C1RXF14SETbits absolute 0xBF880228;
sfr volatile typeC1RXF14BITS C1RXF14INVbits absolute 0xBF88022C;

typedef struct tagC1RXF15BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF15BITS;
sfr atomic volatile typeC1RXF15BITS C1RXF15bits absolute 0xBF880230;
sfr volatile typeC1RXF15BITS C1RXF15CLRbits absolute 0xBF880234;
sfr volatile typeC1RXF15BITS C1RXF15SETbits absolute 0xBF880238;
sfr volatile typeC1RXF15BITS C1RXF15INVbits absolute 0xBF88023C;

typedef struct tagC1RXF16BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF16BITS;
sfr atomic volatile typeC1RXF16BITS C1RXF16bits absolute 0xBF880240;
sfr volatile typeC1RXF16BITS C1RXF16CLRbits absolute 0xBF880244;
sfr volatile typeC1RXF16BITS C1RXF16SETbits absolute 0xBF880248;
sfr volatile typeC1RXF16BITS C1RXF16INVbits absolute 0xBF88024C;

typedef struct tagC1RXF17BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF17BITS;
sfr atomic volatile typeC1RXF17BITS C1RXF17bits absolute 0xBF880250;
sfr volatile typeC1RXF17BITS C1RXF17CLRbits absolute 0xBF880254;
sfr volatile typeC1RXF17BITS C1RXF17SETbits absolute 0xBF880258;
sfr volatile typeC1RXF17BITS C1RXF17INVbits absolute 0xBF88025C;

typedef struct tagC1RXF18BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF18BITS;
sfr atomic volatile typeC1RXF18BITS C1RXF18bits absolute 0xBF880260;
sfr volatile typeC1RXF18BITS C1RXF18CLRbits absolute 0xBF880264;
sfr volatile typeC1RXF18BITS C1RXF18SETbits absolute 0xBF880268;
sfr volatile typeC1RXF18BITS C1RXF18INVbits absolute 0xBF88026C;

typedef struct tagC1RXF19BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF19BITS;
sfr atomic volatile typeC1RXF19BITS C1RXF19bits absolute 0xBF880270;
sfr volatile typeC1RXF19BITS C1RXF19CLRbits absolute 0xBF880274;
sfr volatile typeC1RXF19BITS C1RXF19SETbits absolute 0xBF880278;
sfr volatile typeC1RXF19BITS C1RXF19INVbits absolute 0xBF88027C;

typedef struct tagC1RXF20BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF20BITS;
sfr atomic volatile typeC1RXF20BITS C1RXF20bits absolute 0xBF880280;
sfr volatile typeC1RXF20BITS C1RXF20CLRbits absolute 0xBF880284;
sfr volatile typeC1RXF20BITS C1RXF20SETbits absolute 0xBF880288;
sfr volatile typeC1RXF20BITS C1RXF20INVbits absolute 0xBF88028C;

typedef struct tagC1RXF21BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF21BITS;
sfr atomic volatile typeC1RXF21BITS C1RXF21bits absolute 0xBF880290;
sfr volatile typeC1RXF21BITS C1RXF21CLRbits absolute 0xBF880294;
sfr volatile typeC1RXF21BITS C1RXF21SETbits absolute 0xBF880298;
sfr volatile typeC1RXF21BITS C1RXF21INVbits absolute 0xBF88029C;

typedef struct tagC1RXF22BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF22BITS;
sfr atomic volatile typeC1RXF22BITS C1RXF22bits absolute 0xBF8802A0;
sfr volatile typeC1RXF22BITS C1RXF22CLRbits absolute 0xBF8802A4;
sfr volatile typeC1RXF22BITS C1RXF22SETbits absolute 0xBF8802A8;
sfr volatile typeC1RXF22BITS C1RXF22INVbits absolute 0xBF8802AC;

typedef struct tagC1RXF23BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF23BITS;
sfr atomic volatile typeC1RXF23BITS C1RXF23bits absolute 0xBF8802B0;
sfr volatile typeC1RXF23BITS C1RXF23CLRbits absolute 0xBF8802B4;
sfr volatile typeC1RXF23BITS C1RXF23SETbits absolute 0xBF8802B8;
sfr volatile typeC1RXF23BITS C1RXF23INVbits absolute 0xBF8802BC;

typedef struct tagC1RXF24BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF24BITS;
sfr atomic volatile typeC1RXF24BITS C1RXF24bits absolute 0xBF8802C0;
sfr volatile typeC1RXF24BITS C1RXF24CLRbits absolute 0xBF8802C4;
sfr volatile typeC1RXF24BITS C1RXF24SETbits absolute 0xBF8802C8;
sfr volatile typeC1RXF24BITS C1RXF24INVbits absolute 0xBF8802CC;

typedef struct tagC1RXF25BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF25BITS;
sfr atomic volatile typeC1RXF25BITS C1RXF25bits absolute 0xBF8802D0;
sfr volatile typeC1RXF25BITS C1RXF25CLRbits absolute 0xBF8802D4;
sfr volatile typeC1RXF25BITS C1RXF25SETbits absolute 0xBF8802D8;
sfr volatile typeC1RXF25BITS C1RXF25INVbits absolute 0xBF8802DC;

typedef struct tagC1RXF26BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF26BITS;
sfr atomic volatile typeC1RXF26BITS C1RXF26bits absolute 0xBF8802E0;
sfr volatile typeC1RXF26BITS C1RXF26CLRbits absolute 0xBF8802E4;
sfr volatile typeC1RXF26BITS C1RXF26SETbits absolute 0xBF8802E8;
sfr volatile typeC1RXF26BITS C1RXF26INVbits absolute 0xBF8802EC;

typedef struct tagC1RXF27BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF27BITS;
sfr atomic volatile typeC1RXF27BITS C1RXF27bits absolute 0xBF8802F0;
sfr volatile typeC1RXF27BITS C1RXF27CLRbits absolute 0xBF8802F4;
sfr volatile typeC1RXF27BITS C1RXF27SETbits absolute 0xBF8802F8;
sfr volatile typeC1RXF27BITS C1RXF27INVbits absolute 0xBF8802FC;

typedef struct tagC1RXF28BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF28BITS;
sfr atomic volatile typeC1RXF28BITS C1RXF28bits absolute 0xBF880300;
sfr volatile typeC1RXF28BITS C1RXF28CLRbits absolute 0xBF880304;
sfr volatile typeC1RXF28BITS C1RXF28SETbits absolute 0xBF880308;
sfr volatile typeC1RXF28BITS C1RXF28INVbits absolute 0xBF88030C;

typedef struct tagC1RXF29BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF29BITS;
sfr atomic volatile typeC1RXF29BITS C1RXF29bits absolute 0xBF880310;
sfr volatile typeC1RXF29BITS C1RXF29CLRbits absolute 0xBF880314;
sfr volatile typeC1RXF29BITS C1RXF29SETbits absolute 0xBF880318;
sfr volatile typeC1RXF29BITS C1RXF29INVbits absolute 0xBF88031C;

typedef struct tagC1RXF30BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF30BITS;
sfr atomic volatile typeC1RXF30BITS C1RXF30bits absolute 0xBF880320;
sfr volatile typeC1RXF30BITS C1RXF30CLRbits absolute 0xBF880324;
sfr volatile typeC1RXF30BITS C1RXF30SETbits absolute 0xBF880328;
sfr volatile typeC1RXF30BITS C1RXF30INVbits absolute 0xBF88032C;

typedef struct tagC1RXF31BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1RXF31BITS;
sfr atomic volatile typeC1RXF31BITS C1RXF31bits absolute 0xBF880330;
sfr volatile typeC1RXF31BITS C1RXF31CLRbits absolute 0xBF880334;
sfr volatile typeC1RXF31BITS C1RXF31SETbits absolute 0xBF880338;
sfr volatile typeC1RXF31BITS C1RXF31INVbits absolute 0xBF88033C;
sfr atomic volatile typeC1RXF31BITS C1FIFOBAbits absolute 0xBF880340;
sfr volatile typeC1RXF31BITS C1FIFOBACLRbits absolute 0xBF880344;
sfr volatile typeC1RXF31BITS C1FIFOBASETbits absolute 0xBF880348;
sfr volatile typeC1RXF31BITS C1FIFOBAINVbits absolute 0xBF88034C;

typedef struct tagC1FIFOCON0BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON0BITS;
sfr atomic volatile typeC1FIFOCON0BITS C1FIFOCON0bits absolute 0xBF880350;
sfr volatile typeC1FIFOCON0BITS C1FIFOCON0CLRbits absolute 0xBF880354;
sfr volatile typeC1FIFOCON0BITS C1FIFOCON0SETbits absolute 0xBF880358;
sfr volatile typeC1FIFOCON0BITS C1FIFOCON0INVbits absolute 0xBF88035C;

typedef struct tagC1FIFOINT0BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT0BITS;
sfr atomic volatile typeC1FIFOINT0BITS C1FIFOINT0bits absolute 0xBF880360;
sfr volatile typeC1FIFOINT0BITS C1FIFOINT0CLRbits absolute 0xBF880364;
sfr volatile typeC1FIFOINT0BITS C1FIFOINT0SETbits absolute 0xBF880368;
sfr volatile typeC1FIFOINT0BITS C1FIFOINT0INVbits absolute 0xBF88036C;
sfr atomic volatile typeC1FIFOINT0BITS C1FIFOUA0bits absolute 0xBF880370;
sfr volatile typeC1FIFOINT0BITS C1FIFOUA0CLRbits absolute 0xBF880374;
sfr volatile typeC1FIFOINT0BITS C1FIFOUA0SETbits absolute 0xBF880378;
sfr volatile typeC1FIFOINT0BITS C1FIFOUA0INVbits absolute 0xBF88037C;

typedef struct tagC1FIFOCI0BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI0BITS;
sfr atomic volatile typeC1FIFOCI0BITS C1FIFOCI0bits absolute 0xBF880380;
sfr volatile typeC1FIFOCI0BITS C1FIFOCI0CLRbits absolute 0xBF880384;
sfr volatile typeC1FIFOCI0BITS C1FIFOCI0SETbits absolute 0xBF880388;
sfr volatile typeC1FIFOCI0BITS C1FIFOCI0INVbits absolute 0xBF88038C;

typedef struct tagC1FIFOCON1BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON1BITS;
sfr atomic volatile typeC1FIFOCON1BITS C1FIFOCON1bits absolute 0xBF880390;
sfr volatile typeC1FIFOCON1BITS C1FIFOCON1CLRbits absolute 0xBF880394;
sfr volatile typeC1FIFOCON1BITS C1FIFOCON1SETbits absolute 0xBF880398;
sfr volatile typeC1FIFOCON1BITS C1FIFOCON1INVbits absolute 0xBF88039C;

typedef struct tagC1FIFOINT1BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT1BITS;
sfr atomic volatile typeC1FIFOINT1BITS C1FIFOINT1bits absolute 0xBF8803A0;
sfr volatile typeC1FIFOINT1BITS C1FIFOINT1CLRbits absolute 0xBF8803A4;
sfr volatile typeC1FIFOINT1BITS C1FIFOINT1SETbits absolute 0xBF8803A8;
sfr volatile typeC1FIFOINT1BITS C1FIFOINT1INVbits absolute 0xBF8803AC;
sfr atomic volatile typeC1FIFOINT1BITS C1FIFOUA1bits absolute 0xBF8803B0;
sfr volatile typeC1FIFOINT1BITS C1FIFOUA1CLRbits absolute 0xBF8803B4;
sfr volatile typeC1FIFOINT1BITS C1FIFOUA1SETbits absolute 0xBF8803B8;
sfr volatile typeC1FIFOINT1BITS C1FIFOUA1INVbits absolute 0xBF8803BC;

typedef struct tagC1FIFOCI1BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI1BITS;
sfr atomic volatile typeC1FIFOCI1BITS C1FIFOCI1bits absolute 0xBF8803C0;
sfr volatile typeC1FIFOCI1BITS C1FIFOCI1CLRbits absolute 0xBF8803C4;
sfr volatile typeC1FIFOCI1BITS C1FIFOCI1SETbits absolute 0xBF8803C8;
sfr volatile typeC1FIFOCI1BITS C1FIFOCI1INVbits absolute 0xBF8803CC;

typedef struct tagC1FIFOCON2BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON2BITS;
sfr atomic volatile typeC1FIFOCON2BITS C1FIFOCON2bits absolute 0xBF8803D0;
sfr volatile typeC1FIFOCON2BITS C1FIFOCON2CLRbits absolute 0xBF8803D4;
sfr volatile typeC1FIFOCON2BITS C1FIFOCON2SETbits absolute 0xBF8803D8;
sfr volatile typeC1FIFOCON2BITS C1FIFOCON2INVbits absolute 0xBF8803DC;

typedef struct tagC1FIFOINT2BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT2BITS;
sfr atomic volatile typeC1FIFOINT2BITS C1FIFOINT2bits absolute 0xBF8803E0;
sfr volatile typeC1FIFOINT2BITS C1FIFOINT2CLRbits absolute 0xBF8803E4;
sfr volatile typeC1FIFOINT2BITS C1FIFOINT2SETbits absolute 0xBF8803E8;
sfr volatile typeC1FIFOINT2BITS C1FIFOINT2INVbits absolute 0xBF8803EC;
sfr atomic volatile typeC1FIFOINT2BITS C1FIFOUA2bits absolute 0xBF8803F0;
sfr volatile typeC1FIFOINT2BITS C1FIFOUA2CLRbits absolute 0xBF8803F4;
sfr volatile typeC1FIFOINT2BITS C1FIFOUA2SETbits absolute 0xBF8803F8;
sfr volatile typeC1FIFOINT2BITS C1FIFOUA2INVbits absolute 0xBF8803FC;

typedef struct tagC1FIFOCI2BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI2BITS;
sfr atomic volatile typeC1FIFOCI2BITS C1FIFOCI2bits absolute 0xBF880400;
sfr volatile typeC1FIFOCI2BITS C1FIFOCI2CLRbits absolute 0xBF880404;
sfr volatile typeC1FIFOCI2BITS C1FIFOCI2SETbits absolute 0xBF880408;
sfr volatile typeC1FIFOCI2BITS C1FIFOCI2INVbits absolute 0xBF88040C;

typedef struct tagC1FIFOCON3BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON3BITS;
sfr atomic volatile typeC1FIFOCON3BITS C1FIFOCON3bits absolute 0xBF880410;
sfr volatile typeC1FIFOCON3BITS C1FIFOCON3CLRbits absolute 0xBF880414;
sfr volatile typeC1FIFOCON3BITS C1FIFOCON3SETbits absolute 0xBF880418;
sfr volatile typeC1FIFOCON3BITS C1FIFOCON3INVbits absolute 0xBF88041C;

typedef struct tagC1FIFOINT3BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT3BITS;
sfr atomic volatile typeC1FIFOINT3BITS C1FIFOINT3bits absolute 0xBF880420;
sfr volatile typeC1FIFOINT3BITS C1FIFOINT3CLRbits absolute 0xBF880424;
sfr volatile typeC1FIFOINT3BITS C1FIFOINT3SETbits absolute 0xBF880428;
sfr volatile typeC1FIFOINT3BITS C1FIFOINT3INVbits absolute 0xBF88042C;
sfr atomic volatile typeC1FIFOINT3BITS C1FIFOUA3bits absolute 0xBF880430;
sfr volatile typeC1FIFOINT3BITS C1FIFOUA3CLRbits absolute 0xBF880434;
sfr volatile typeC1FIFOINT3BITS C1FIFOUA3SETbits absolute 0xBF880438;
sfr volatile typeC1FIFOINT3BITS C1FIFOUA3INVbits absolute 0xBF88043C;

typedef struct tagC1FIFOCI3BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI3BITS;
sfr atomic volatile typeC1FIFOCI3BITS C1FIFOCI3bits absolute 0xBF880440;
sfr volatile typeC1FIFOCI3BITS C1FIFOCI3CLRbits absolute 0xBF880444;
sfr volatile typeC1FIFOCI3BITS C1FIFOCI3SETbits absolute 0xBF880448;
sfr volatile typeC1FIFOCI3BITS C1FIFOCI3INVbits absolute 0xBF88044C;

typedef struct tagC1FIFOCON4BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON4BITS;
sfr atomic volatile typeC1FIFOCON4BITS C1FIFOCON4bits absolute 0xBF880450;
sfr volatile typeC1FIFOCON4BITS C1FIFOCON4CLRbits absolute 0xBF880454;
sfr volatile typeC1FIFOCON4BITS C1FIFOCON4SETbits absolute 0xBF880458;
sfr volatile typeC1FIFOCON4BITS C1FIFOCON4INVbits absolute 0xBF88045C;

typedef struct tagC1FIFOINT4BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT4BITS;
sfr atomic volatile typeC1FIFOINT4BITS C1FIFOINT4bits absolute 0xBF880460;
sfr volatile typeC1FIFOINT4BITS C1FIFOINT4CLRbits absolute 0xBF880464;
sfr volatile typeC1FIFOINT4BITS C1FIFOINT4SETbits absolute 0xBF880468;
sfr volatile typeC1FIFOINT4BITS C1FIFOINT4INVbits absolute 0xBF88046C;
sfr atomic volatile typeC1FIFOINT4BITS C1FIFOUA4bits absolute 0xBF880470;
sfr volatile typeC1FIFOINT4BITS C1FIFOUA4CLRbits absolute 0xBF880474;
sfr volatile typeC1FIFOINT4BITS C1FIFOUA4SETbits absolute 0xBF880478;
sfr volatile typeC1FIFOINT4BITS C1FIFOUA4INVbits absolute 0xBF88047C;

typedef struct tagC1FIFOCI4BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI4BITS;
sfr atomic volatile typeC1FIFOCI4BITS C1FIFOCI4bits absolute 0xBF880480;
sfr volatile typeC1FIFOCI4BITS C1FIFOCI4CLRbits absolute 0xBF880484;
sfr volatile typeC1FIFOCI4BITS C1FIFOCI4SETbits absolute 0xBF880488;
sfr volatile typeC1FIFOCI4BITS C1FIFOCI4INVbits absolute 0xBF88048C;

typedef struct tagC1FIFOCON5BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON5BITS;
sfr atomic volatile typeC1FIFOCON5BITS C1FIFOCON5bits absolute 0xBF880490;
sfr volatile typeC1FIFOCON5BITS C1FIFOCON5CLRbits absolute 0xBF880494;
sfr volatile typeC1FIFOCON5BITS C1FIFOCON5SETbits absolute 0xBF880498;
sfr volatile typeC1FIFOCON5BITS C1FIFOCON5INVbits absolute 0xBF88049C;

typedef struct tagC1FIFOINT5BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT5BITS;
sfr atomic volatile typeC1FIFOINT5BITS C1FIFOINT5bits absolute 0xBF8804A0;
sfr volatile typeC1FIFOINT5BITS C1FIFOINT5CLRbits absolute 0xBF8804A4;
sfr volatile typeC1FIFOINT5BITS C1FIFOINT5SETbits absolute 0xBF8804A8;
sfr volatile typeC1FIFOINT5BITS C1FIFOINT5INVbits absolute 0xBF8804AC;
sfr atomic volatile typeC1FIFOINT5BITS C1FIFOUA5bits absolute 0xBF8804B0;
sfr volatile typeC1FIFOINT5BITS C1FIFOUA5CLRbits absolute 0xBF8804B4;
sfr volatile typeC1FIFOINT5BITS C1FIFOUA5SETbits absolute 0xBF8804B8;
sfr volatile typeC1FIFOINT5BITS C1FIFOUA5INVbits absolute 0xBF8804BC;

typedef struct tagC1FIFOCI5BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI5BITS;
sfr atomic volatile typeC1FIFOCI5BITS C1FIFOCI5bits absolute 0xBF8804C0;
sfr volatile typeC1FIFOCI5BITS C1FIFOCI5CLRbits absolute 0xBF8804C4;
sfr volatile typeC1FIFOCI5BITS C1FIFOCI5SETbits absolute 0xBF8804C8;
sfr volatile typeC1FIFOCI5BITS C1FIFOCI5INVbits absolute 0xBF8804CC;

typedef struct tagC1FIFOCON6BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON6BITS;
sfr atomic volatile typeC1FIFOCON6BITS C1FIFOCON6bits absolute 0xBF8804D0;
sfr volatile typeC1FIFOCON6BITS C1FIFOCON6CLRbits absolute 0xBF8804D4;
sfr volatile typeC1FIFOCON6BITS C1FIFOCON6SETbits absolute 0xBF8804D8;
sfr volatile typeC1FIFOCON6BITS C1FIFOCON6INVbits absolute 0xBF8804DC;

typedef struct tagC1FIFOINT6BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT6BITS;
sfr atomic volatile typeC1FIFOINT6BITS C1FIFOINT6bits absolute 0xBF8804E0;
sfr volatile typeC1FIFOINT6BITS C1FIFOINT6CLRbits absolute 0xBF8804E4;
sfr volatile typeC1FIFOINT6BITS C1FIFOINT6SETbits absolute 0xBF8804E8;
sfr volatile typeC1FIFOINT6BITS C1FIFOINT6INVbits absolute 0xBF8804EC;
sfr atomic volatile typeC1FIFOINT6BITS C1FIFOUA6bits absolute 0xBF8804F0;
sfr volatile typeC1FIFOINT6BITS C1FIFOUA6CLRbits absolute 0xBF8804F4;
sfr volatile typeC1FIFOINT6BITS C1FIFOUA6SETbits absolute 0xBF8804F8;
sfr volatile typeC1FIFOINT6BITS C1FIFOUA6INVbits absolute 0xBF8804FC;

typedef struct tagC1FIFOCI6BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI6BITS;
sfr atomic volatile typeC1FIFOCI6BITS C1FIFOCI6bits absolute 0xBF880500;
sfr volatile typeC1FIFOCI6BITS C1FIFOCI6CLRbits absolute 0xBF880504;
sfr volatile typeC1FIFOCI6BITS C1FIFOCI6SETbits absolute 0xBF880508;
sfr volatile typeC1FIFOCI6BITS C1FIFOCI6INVbits absolute 0xBF88050C;

typedef struct tagC1FIFOCON7BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON7BITS;
sfr atomic volatile typeC1FIFOCON7BITS C1FIFOCON7bits absolute 0xBF880510;
sfr volatile typeC1FIFOCON7BITS C1FIFOCON7CLRbits absolute 0xBF880514;
sfr volatile typeC1FIFOCON7BITS C1FIFOCON7SETbits absolute 0xBF880518;
sfr volatile typeC1FIFOCON7BITS C1FIFOCON7INVbits absolute 0xBF88051C;

typedef struct tagC1FIFOINT7BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT7BITS;
sfr atomic volatile typeC1FIFOINT7BITS C1FIFOINT7bits absolute 0xBF880520;
sfr volatile typeC1FIFOINT7BITS C1FIFOINT7CLRbits absolute 0xBF880524;
sfr volatile typeC1FIFOINT7BITS C1FIFOINT7SETbits absolute 0xBF880528;
sfr volatile typeC1FIFOINT7BITS C1FIFOINT7INVbits absolute 0xBF88052C;
sfr atomic volatile typeC1FIFOINT7BITS C1FIFOUA7bits absolute 0xBF880530;
sfr volatile typeC1FIFOINT7BITS C1FIFOUA7CLRbits absolute 0xBF880534;
sfr volatile typeC1FIFOINT7BITS C1FIFOUA7SETbits absolute 0xBF880538;
sfr volatile typeC1FIFOINT7BITS C1FIFOUA7INVbits absolute 0xBF88053C;

typedef struct tagC1FIFOCI7BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI7BITS;
sfr atomic volatile typeC1FIFOCI7BITS C1FIFOCI7bits absolute 0xBF880540;
sfr volatile typeC1FIFOCI7BITS C1FIFOCI7CLRbits absolute 0xBF880544;
sfr volatile typeC1FIFOCI7BITS C1FIFOCI7SETbits absolute 0xBF880548;
sfr volatile typeC1FIFOCI7BITS C1FIFOCI7INVbits absolute 0xBF88054C;

typedef struct tagC1FIFOCON8BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON8BITS;
sfr atomic volatile typeC1FIFOCON8BITS C1FIFOCON8bits absolute 0xBF880550;
sfr volatile typeC1FIFOCON8BITS C1FIFOCON8CLRbits absolute 0xBF880554;
sfr volatile typeC1FIFOCON8BITS C1FIFOCON8SETbits absolute 0xBF880558;
sfr volatile typeC1FIFOCON8BITS C1FIFOCON8INVbits absolute 0xBF88055C;

typedef struct tagC1FIFOINT8BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT8BITS;
sfr atomic volatile typeC1FIFOINT8BITS C1FIFOINT8bits absolute 0xBF880560;
sfr volatile typeC1FIFOINT8BITS C1FIFOINT8CLRbits absolute 0xBF880564;
sfr volatile typeC1FIFOINT8BITS C1FIFOINT8SETbits absolute 0xBF880568;
sfr volatile typeC1FIFOINT8BITS C1FIFOINT8INVbits absolute 0xBF88056C;
sfr atomic volatile typeC1FIFOINT8BITS C1FIFOUA8bits absolute 0xBF880570;
sfr volatile typeC1FIFOINT8BITS C1FIFOUA8CLRbits absolute 0xBF880574;
sfr volatile typeC1FIFOINT8BITS C1FIFOUA8SETbits absolute 0xBF880578;
sfr volatile typeC1FIFOINT8BITS C1FIFOUA8INVbits absolute 0xBF88057C;

typedef struct tagC1FIFOCI8BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI8BITS;
sfr atomic volatile typeC1FIFOCI8BITS C1FIFOCI8bits absolute 0xBF880580;
sfr volatile typeC1FIFOCI8BITS C1FIFOCI8CLRbits absolute 0xBF880584;
sfr volatile typeC1FIFOCI8BITS C1FIFOCI8SETbits absolute 0xBF880588;
sfr volatile typeC1FIFOCI8BITS C1FIFOCI8INVbits absolute 0xBF88058C;

typedef struct tagC1FIFOCON9BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON9BITS;
sfr atomic volatile typeC1FIFOCON9BITS C1FIFOCON9bits absolute 0xBF880590;
sfr volatile typeC1FIFOCON9BITS C1FIFOCON9CLRbits absolute 0xBF880594;
sfr volatile typeC1FIFOCON9BITS C1FIFOCON9SETbits absolute 0xBF880598;
sfr volatile typeC1FIFOCON9BITS C1FIFOCON9INVbits absolute 0xBF88059C;

typedef struct tagC1FIFOINT9BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT9BITS;
sfr atomic volatile typeC1FIFOINT9BITS C1FIFOINT9bits absolute 0xBF8805A0;
sfr volatile typeC1FIFOINT9BITS C1FIFOINT9CLRbits absolute 0xBF8805A4;
sfr volatile typeC1FIFOINT9BITS C1FIFOINT9SETbits absolute 0xBF8805A8;
sfr volatile typeC1FIFOINT9BITS C1FIFOINT9INVbits absolute 0xBF8805AC;
sfr atomic volatile typeC1FIFOINT9BITS C1FIFOUA9bits absolute 0xBF8805B0;
sfr volatile typeC1FIFOINT9BITS C1FIFOUA9CLRbits absolute 0xBF8805B4;
sfr volatile typeC1FIFOINT9BITS C1FIFOUA9SETbits absolute 0xBF8805B8;
sfr volatile typeC1FIFOINT9BITS C1FIFOUA9INVbits absolute 0xBF8805BC;

typedef struct tagC1FIFOCI9BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI9BITS;
sfr atomic volatile typeC1FIFOCI9BITS C1FIFOCI9bits absolute 0xBF8805C0;
sfr volatile typeC1FIFOCI9BITS C1FIFOCI9CLRbits absolute 0xBF8805C4;
sfr volatile typeC1FIFOCI9BITS C1FIFOCI9SETbits absolute 0xBF8805C8;
sfr volatile typeC1FIFOCI9BITS C1FIFOCI9INVbits absolute 0xBF8805CC;

typedef struct tagC1FIFOCON10BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON10BITS;
sfr atomic volatile typeC1FIFOCON10BITS C1FIFOCON10bits absolute 0xBF8805D0;
sfr volatile typeC1FIFOCON10BITS C1FIFOCON10CLRbits absolute 0xBF8805D4;
sfr volatile typeC1FIFOCON10BITS C1FIFOCON10SETbits absolute 0xBF8805D8;
sfr volatile typeC1FIFOCON10BITS C1FIFOCON10INVbits absolute 0xBF8805DC;

typedef struct tagC1FIFOINT10BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT10BITS;
sfr atomic volatile typeC1FIFOINT10BITS C1FIFOINT10bits absolute 0xBF8805E0;
sfr volatile typeC1FIFOINT10BITS C1FIFOINT10CLRbits absolute 0xBF8805E4;
sfr volatile typeC1FIFOINT10BITS C1FIFOINT10SETbits absolute 0xBF8805E8;
sfr volatile typeC1FIFOINT10BITS C1FIFOINT10INVbits absolute 0xBF8805EC;
sfr atomic volatile typeC1FIFOINT10BITS C1FIFOUA10bits absolute 0xBF8805F0;
sfr volatile typeC1FIFOINT10BITS C1FIFOUA10CLRbits absolute 0xBF8805F4;
sfr volatile typeC1FIFOINT10BITS C1FIFOUA10SETbits absolute 0xBF8805F8;
sfr volatile typeC1FIFOINT10BITS C1FIFOUA10INVbits absolute 0xBF8805FC;

typedef struct tagC1FIFOCI10BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI10BITS;
sfr atomic volatile typeC1FIFOCI10BITS C1FIFOCI10bits absolute 0xBF880600;
sfr volatile typeC1FIFOCI10BITS C1FIFOCI10CLRbits absolute 0xBF880604;
sfr volatile typeC1FIFOCI10BITS C1FIFOCI10SETbits absolute 0xBF880608;
sfr volatile typeC1FIFOCI10BITS C1FIFOCI10INVbits absolute 0xBF88060C;

typedef struct tagC1FIFOCON11BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON11BITS;
sfr atomic volatile typeC1FIFOCON11BITS C1FIFOCON11bits absolute 0xBF880610;
sfr volatile typeC1FIFOCON11BITS C1FIFOCON11CLRbits absolute 0xBF880614;
sfr volatile typeC1FIFOCON11BITS C1FIFOCON11SETbits absolute 0xBF880618;
sfr volatile typeC1FIFOCON11BITS C1FIFOCON11INVbits absolute 0xBF88061C;

typedef struct tagC1FIFOINT11BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT11BITS;
sfr atomic volatile typeC1FIFOINT11BITS C1FIFOINT11bits absolute 0xBF880620;
sfr volatile typeC1FIFOINT11BITS C1FIFOINT11CLRbits absolute 0xBF880624;
sfr volatile typeC1FIFOINT11BITS C1FIFOINT11SETbits absolute 0xBF880628;
sfr volatile typeC1FIFOINT11BITS C1FIFOINT11INVbits absolute 0xBF88062C;
sfr atomic volatile typeC1FIFOINT11BITS C1FIFOUA11bits absolute 0xBF880630;
sfr volatile typeC1FIFOINT11BITS C1FIFOUA11CLRbits absolute 0xBF880634;
sfr volatile typeC1FIFOINT11BITS C1FIFOUA11SETbits absolute 0xBF880638;
sfr volatile typeC1FIFOINT11BITS C1FIFOUA11INVbits absolute 0xBF88063C;

typedef struct tagC1FIFOCI11BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI11BITS;
sfr atomic volatile typeC1FIFOCI11BITS C1FIFOCI11bits absolute 0xBF880640;
sfr volatile typeC1FIFOCI11BITS C1FIFOCI11CLRbits absolute 0xBF880644;
sfr volatile typeC1FIFOCI11BITS C1FIFOCI11SETbits absolute 0xBF880648;
sfr volatile typeC1FIFOCI11BITS C1FIFOCI11INVbits absolute 0xBF88064C;

typedef struct tagC1FIFOCON12BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON12BITS;
sfr atomic volatile typeC1FIFOCON12BITS C1FIFOCON12bits absolute 0xBF880650;
sfr volatile typeC1FIFOCON12BITS C1FIFOCON12CLRbits absolute 0xBF880654;
sfr volatile typeC1FIFOCON12BITS C1FIFOCON12SETbits absolute 0xBF880658;
sfr volatile typeC1FIFOCON12BITS C1FIFOCON12INVbits absolute 0xBF88065C;

typedef struct tagC1FIFOINT12BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT12BITS;
sfr atomic volatile typeC1FIFOINT12BITS C1FIFOINT12bits absolute 0xBF880660;
sfr volatile typeC1FIFOINT12BITS C1FIFOINT12CLRbits absolute 0xBF880664;
sfr volatile typeC1FIFOINT12BITS C1FIFOINT12SETbits absolute 0xBF880668;
sfr volatile typeC1FIFOINT12BITS C1FIFOINT12INVbits absolute 0xBF88066C;
sfr atomic volatile typeC1FIFOINT12BITS C1FIFOUA12bits absolute 0xBF880670;
sfr volatile typeC1FIFOINT12BITS C1FIFOUA12CLRbits absolute 0xBF880674;
sfr volatile typeC1FIFOINT12BITS C1FIFOUA12SETbits absolute 0xBF880678;
sfr volatile typeC1FIFOINT12BITS C1FIFOUA12INVbits absolute 0xBF88067C;

typedef struct tagC1FIFOCI12BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI12BITS;
sfr atomic volatile typeC1FIFOCI12BITS C1FIFOCI12bits absolute 0xBF880680;
sfr volatile typeC1FIFOCI12BITS C1FIFOCI12CLRbits absolute 0xBF880684;
sfr volatile typeC1FIFOCI12BITS C1FIFOCI12SETbits absolute 0xBF880688;
sfr volatile typeC1FIFOCI12BITS C1FIFOCI12INVbits absolute 0xBF88068C;

typedef struct tagC1FIFOCON13BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON13BITS;
sfr atomic volatile typeC1FIFOCON13BITS C1FIFOCON13bits absolute 0xBF880690;
sfr volatile typeC1FIFOCON13BITS C1FIFOCON13CLRbits absolute 0xBF880694;
sfr volatile typeC1FIFOCON13BITS C1FIFOCON13SETbits absolute 0xBF880698;
sfr volatile typeC1FIFOCON13BITS C1FIFOCON13INVbits absolute 0xBF88069C;

typedef struct tagC1FIFOINT13BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT13BITS;
sfr atomic volatile typeC1FIFOINT13BITS C1FIFOINT13bits absolute 0xBF8806A0;
sfr volatile typeC1FIFOINT13BITS C1FIFOINT13CLRbits absolute 0xBF8806A4;
sfr volatile typeC1FIFOINT13BITS C1FIFOINT13SETbits absolute 0xBF8806A8;
sfr volatile typeC1FIFOINT13BITS C1FIFOINT13INVbits absolute 0xBF8806AC;
sfr atomic volatile typeC1FIFOINT13BITS C1FIFOUA13bits absolute 0xBF8806B0;
sfr volatile typeC1FIFOINT13BITS C1FIFOUA13CLRbits absolute 0xBF8806B4;
sfr volatile typeC1FIFOINT13BITS C1FIFOUA13SETbits absolute 0xBF8806B8;
sfr volatile typeC1FIFOINT13BITS C1FIFOUA13INVbits absolute 0xBF8806BC;

typedef struct tagC1FIFOCI13BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI13BITS;
sfr atomic volatile typeC1FIFOCI13BITS C1FIFOCI13bits absolute 0xBF8806C0;
sfr volatile typeC1FIFOCI13BITS C1FIFOCI13CLRbits absolute 0xBF8806C4;
sfr volatile typeC1FIFOCI13BITS C1FIFOCI13SETbits absolute 0xBF8806C8;
sfr volatile typeC1FIFOCI13BITS C1FIFOCI13INVbits absolute 0xBF8806CC;

typedef struct tagC1FIFOCON14BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON14BITS;
sfr atomic volatile typeC1FIFOCON14BITS C1FIFOCON14bits absolute 0xBF8806D0;
sfr volatile typeC1FIFOCON14BITS C1FIFOCON14CLRbits absolute 0xBF8806D4;
sfr volatile typeC1FIFOCON14BITS C1FIFOCON14SETbits absolute 0xBF8806D8;
sfr volatile typeC1FIFOCON14BITS C1FIFOCON14INVbits absolute 0xBF8806DC;

typedef struct tagC1FIFOINT14BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT14BITS;
sfr atomic volatile typeC1FIFOINT14BITS C1FIFOINT14bits absolute 0xBF8806E0;
sfr volatile typeC1FIFOINT14BITS C1FIFOINT14CLRbits absolute 0xBF8806E4;
sfr volatile typeC1FIFOINT14BITS C1FIFOINT14SETbits absolute 0xBF8806E8;
sfr volatile typeC1FIFOINT14BITS C1FIFOINT14INVbits absolute 0xBF8806EC;
sfr atomic volatile typeC1FIFOINT14BITS C1FIFOUA14bits absolute 0xBF8806F0;
sfr volatile typeC1FIFOINT14BITS C1FIFOUA14CLRbits absolute 0xBF8806F4;
sfr volatile typeC1FIFOINT14BITS C1FIFOUA14SETbits absolute 0xBF8806F8;
sfr volatile typeC1FIFOINT14BITS C1FIFOUA14INVbits absolute 0xBF8806FC;

typedef struct tagC1FIFOCI14BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI14BITS;
sfr atomic volatile typeC1FIFOCI14BITS C1FIFOCI14bits absolute 0xBF880700;
sfr volatile typeC1FIFOCI14BITS C1FIFOCI14CLRbits absolute 0xBF880704;
sfr volatile typeC1FIFOCI14BITS C1FIFOCI14SETbits absolute 0xBF880708;
sfr volatile typeC1FIFOCI14BITS C1FIFOCI14INVbits absolute 0xBF88070C;

typedef struct tagC1FIFOCON15BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON15BITS;
sfr atomic volatile typeC1FIFOCON15BITS C1FIFOCON15bits absolute 0xBF880710;
sfr volatile typeC1FIFOCON15BITS C1FIFOCON15CLRbits absolute 0xBF880714;
sfr volatile typeC1FIFOCON15BITS C1FIFOCON15SETbits absolute 0xBF880718;
sfr volatile typeC1FIFOCON15BITS C1FIFOCON15INVbits absolute 0xBF88071C;

typedef struct tagC1FIFOINT15BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT15BITS;
sfr atomic volatile typeC1FIFOINT15BITS C1FIFOINT15bits absolute 0xBF880720;
sfr volatile typeC1FIFOINT15BITS C1FIFOINT15CLRbits absolute 0xBF880724;
sfr volatile typeC1FIFOINT15BITS C1FIFOINT15SETbits absolute 0xBF880728;
sfr volatile typeC1FIFOINT15BITS C1FIFOINT15INVbits absolute 0xBF88072C;
sfr atomic volatile typeC1FIFOINT15BITS C1FIFOUA15bits absolute 0xBF880730;
sfr volatile typeC1FIFOINT15BITS C1FIFOUA15CLRbits absolute 0xBF880734;
sfr volatile typeC1FIFOINT15BITS C1FIFOUA15SETbits absolute 0xBF880738;
sfr volatile typeC1FIFOINT15BITS C1FIFOUA15INVbits absolute 0xBF88073C;

typedef struct tagC1FIFOCI15BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI15BITS;
sfr atomic volatile typeC1FIFOCI15BITS C1FIFOCI15bits absolute 0xBF880740;
sfr volatile typeC1FIFOCI15BITS C1FIFOCI15CLRbits absolute 0xBF880744;
sfr volatile typeC1FIFOCI15BITS C1FIFOCI15SETbits absolute 0xBF880748;
sfr volatile typeC1FIFOCI15BITS C1FIFOCI15INVbits absolute 0xBF88074C;

typedef struct tagC1FIFOCON16BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON16BITS;
sfr atomic volatile typeC1FIFOCON16BITS C1FIFOCON16bits absolute 0xBF880750;
sfr volatile typeC1FIFOCON16BITS C1FIFOCON16CLRbits absolute 0xBF880754;
sfr volatile typeC1FIFOCON16BITS C1FIFOCON16SETbits absolute 0xBF880758;
sfr volatile typeC1FIFOCON16BITS C1FIFOCON16INVbits absolute 0xBF88075C;

typedef struct tagC1FIFOINT16BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT16BITS;
sfr atomic volatile typeC1FIFOINT16BITS C1FIFOINT16bits absolute 0xBF880760;
sfr volatile typeC1FIFOINT16BITS C1FIFOINT16CLRbits absolute 0xBF880764;
sfr volatile typeC1FIFOINT16BITS C1FIFOINT16SETbits absolute 0xBF880768;
sfr volatile typeC1FIFOINT16BITS C1FIFOINT16INVbits absolute 0xBF88076C;
sfr atomic volatile typeC1FIFOINT16BITS C1FIFOUA16bits absolute 0xBF880770;
sfr volatile typeC1FIFOINT16BITS C1FIFOUA16CLRbits absolute 0xBF880774;
sfr volatile typeC1FIFOINT16BITS C1FIFOUA16SETbits absolute 0xBF880778;
sfr volatile typeC1FIFOINT16BITS C1FIFOUA16INVbits absolute 0xBF88077C;

typedef struct tagC1FIFOCI16BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI16BITS;
sfr atomic volatile typeC1FIFOCI16BITS C1FIFOCI16bits absolute 0xBF880780;
sfr volatile typeC1FIFOCI16BITS C1FIFOCI16CLRbits absolute 0xBF880784;
sfr volatile typeC1FIFOCI16BITS C1FIFOCI16SETbits absolute 0xBF880788;
sfr volatile typeC1FIFOCI16BITS C1FIFOCI16INVbits absolute 0xBF88078C;

typedef struct tagC1FIFOCON17BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON17BITS;
sfr atomic volatile typeC1FIFOCON17BITS C1FIFOCON17bits absolute 0xBF880790;
sfr volatile typeC1FIFOCON17BITS C1FIFOCON17CLRbits absolute 0xBF880794;
sfr volatile typeC1FIFOCON17BITS C1FIFOCON17SETbits absolute 0xBF880798;
sfr volatile typeC1FIFOCON17BITS C1FIFOCON17INVbits absolute 0xBF88079C;

typedef struct tagC1FIFOINT17BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT17BITS;
sfr atomic volatile typeC1FIFOINT17BITS C1FIFOINT17bits absolute 0xBF8807A0;
sfr volatile typeC1FIFOINT17BITS C1FIFOINT17CLRbits absolute 0xBF8807A4;
sfr volatile typeC1FIFOINT17BITS C1FIFOINT17SETbits absolute 0xBF8807A8;
sfr volatile typeC1FIFOINT17BITS C1FIFOINT17INVbits absolute 0xBF8807AC;
sfr atomic volatile typeC1FIFOINT17BITS C1FIFOUA17bits absolute 0xBF8807B0;
sfr volatile typeC1FIFOINT17BITS C1FIFOUA17CLRbits absolute 0xBF8807B4;
sfr volatile typeC1FIFOINT17BITS C1FIFOUA17SETbits absolute 0xBF8807B8;
sfr volatile typeC1FIFOINT17BITS C1FIFOUA17INVbits absolute 0xBF8807BC;

typedef struct tagC1FIFOCI17BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI17BITS;
sfr atomic volatile typeC1FIFOCI17BITS C1FIFOCI17bits absolute 0xBF8807C0;
sfr volatile typeC1FIFOCI17BITS C1FIFOCI17CLRbits absolute 0xBF8807C4;
sfr volatile typeC1FIFOCI17BITS C1FIFOCI17SETbits absolute 0xBF8807C8;
sfr volatile typeC1FIFOCI17BITS C1FIFOCI17INVbits absolute 0xBF8807CC;

typedef struct tagC1FIFOCON18BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON18BITS;
sfr atomic volatile typeC1FIFOCON18BITS C1FIFOCON18bits absolute 0xBF8807D0;
sfr volatile typeC1FIFOCON18BITS C1FIFOCON18CLRbits absolute 0xBF8807D4;
sfr volatile typeC1FIFOCON18BITS C1FIFOCON18SETbits absolute 0xBF8807D8;
sfr volatile typeC1FIFOCON18BITS C1FIFOCON18INVbits absolute 0xBF8807DC;

typedef struct tagC1FIFOINT18BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT18BITS;
sfr atomic volatile typeC1FIFOINT18BITS C1FIFOINT18bits absolute 0xBF8807E0;
sfr volatile typeC1FIFOINT18BITS C1FIFOINT18CLRbits absolute 0xBF8807E4;
sfr volatile typeC1FIFOINT18BITS C1FIFOINT18SETbits absolute 0xBF8807E8;
sfr volatile typeC1FIFOINT18BITS C1FIFOINT18INVbits absolute 0xBF8807EC;
sfr atomic volatile typeC1FIFOINT18BITS C1FIFOUA18bits absolute 0xBF8807F0;
sfr volatile typeC1FIFOINT18BITS C1FIFOUA18CLRbits absolute 0xBF8807F4;
sfr volatile typeC1FIFOINT18BITS C1FIFOUA18SETbits absolute 0xBF8807F8;
sfr volatile typeC1FIFOINT18BITS C1FIFOUA18INVbits absolute 0xBF8807FC;

typedef struct tagC1FIFOCI18BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI18BITS;
sfr atomic volatile typeC1FIFOCI18BITS C1FIFOCI18bits absolute 0xBF880800;
sfr volatile typeC1FIFOCI18BITS C1FIFOCI18CLRbits absolute 0xBF880804;
sfr volatile typeC1FIFOCI18BITS C1FIFOCI18SETbits absolute 0xBF880808;
sfr volatile typeC1FIFOCI18BITS C1FIFOCI18INVbits absolute 0xBF88080C;

typedef struct tagC1FIFOCON19BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON19BITS;
sfr atomic volatile typeC1FIFOCON19BITS C1FIFOCON19bits absolute 0xBF880810;
sfr volatile typeC1FIFOCON19BITS C1FIFOCON19CLRbits absolute 0xBF880814;
sfr volatile typeC1FIFOCON19BITS C1FIFOCON19SETbits absolute 0xBF880818;
sfr volatile typeC1FIFOCON19BITS C1FIFOCON19INVbits absolute 0xBF88081C;

typedef struct tagC1FIFOINT19BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT19BITS;
sfr atomic volatile typeC1FIFOINT19BITS C1FIFOINT19bits absolute 0xBF880820;
sfr volatile typeC1FIFOINT19BITS C1FIFOINT19CLRbits absolute 0xBF880824;
sfr volatile typeC1FIFOINT19BITS C1FIFOINT19SETbits absolute 0xBF880828;
sfr volatile typeC1FIFOINT19BITS C1FIFOINT19INVbits absolute 0xBF88082C;
sfr atomic volatile typeC1FIFOINT19BITS C1FIFOUA19bits absolute 0xBF880830;
sfr volatile typeC1FIFOINT19BITS C1FIFOUA19CLRbits absolute 0xBF880834;
sfr volatile typeC1FIFOINT19BITS C1FIFOUA19SETbits absolute 0xBF880838;
sfr volatile typeC1FIFOINT19BITS C1FIFOUA19INVbits absolute 0xBF88083C;

typedef struct tagC1FIFOCI19BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI19BITS;
sfr atomic volatile typeC1FIFOCI19BITS C1FIFOCI19bits absolute 0xBF880840;
sfr volatile typeC1FIFOCI19BITS C1FIFOCI19CLRbits absolute 0xBF880844;
sfr volatile typeC1FIFOCI19BITS C1FIFOCI19SETbits absolute 0xBF880848;
sfr volatile typeC1FIFOCI19BITS C1FIFOCI19INVbits absolute 0xBF88084C;

typedef struct tagC1FIFOCON20BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON20BITS;
sfr atomic volatile typeC1FIFOCON20BITS C1FIFOCON20bits absolute 0xBF880850;
sfr volatile typeC1FIFOCON20BITS C1FIFOCON20CLRbits absolute 0xBF880854;
sfr volatile typeC1FIFOCON20BITS C1FIFOCON20SETbits absolute 0xBF880858;
sfr volatile typeC1FIFOCON20BITS C1FIFOCON20INVbits absolute 0xBF88085C;

typedef struct tagC1FIFOINT20BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT20BITS;
sfr atomic volatile typeC1FIFOINT20BITS C1FIFOINT20bits absolute 0xBF880860;
sfr volatile typeC1FIFOINT20BITS C1FIFOINT20CLRbits absolute 0xBF880864;
sfr volatile typeC1FIFOINT20BITS C1FIFOINT20SETbits absolute 0xBF880868;
sfr volatile typeC1FIFOINT20BITS C1FIFOINT20INVbits absolute 0xBF88086C;
sfr atomic volatile typeC1FIFOINT20BITS C1FIFOUA20bits absolute 0xBF880870;
sfr volatile typeC1FIFOINT20BITS C1FIFOUA20CLRbits absolute 0xBF880874;
sfr volatile typeC1FIFOINT20BITS C1FIFOUA20SETbits absolute 0xBF880878;
sfr volatile typeC1FIFOINT20BITS C1FIFOUA20INVbits absolute 0xBF88087C;

typedef struct tagC1FIFOCI20BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI20BITS;
sfr atomic volatile typeC1FIFOCI20BITS C1FIFOCI20bits absolute 0xBF880880;
sfr volatile typeC1FIFOCI20BITS C1FIFOCI20CLRbits absolute 0xBF880884;
sfr volatile typeC1FIFOCI20BITS C1FIFOCI20SETbits absolute 0xBF880888;
sfr volatile typeC1FIFOCI20BITS C1FIFOCI20INVbits absolute 0xBF88088C;

typedef struct tagC1FIFOCON21BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON21BITS;
sfr atomic volatile typeC1FIFOCON21BITS C1FIFOCON21bits absolute 0xBF880890;
sfr volatile typeC1FIFOCON21BITS C1FIFOCON21CLRbits absolute 0xBF880894;
sfr volatile typeC1FIFOCON21BITS C1FIFOCON21SETbits absolute 0xBF880898;
sfr volatile typeC1FIFOCON21BITS C1FIFOCON21INVbits absolute 0xBF88089C;

typedef struct tagC1FIFOINT21BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT21BITS;
sfr atomic volatile typeC1FIFOINT21BITS C1FIFOINT21bits absolute 0xBF8808A0;
sfr volatile typeC1FIFOINT21BITS C1FIFOINT21CLRbits absolute 0xBF8808A4;
sfr volatile typeC1FIFOINT21BITS C1FIFOINT21SETbits absolute 0xBF8808A8;
sfr volatile typeC1FIFOINT21BITS C1FIFOINT21INVbits absolute 0xBF8808AC;
sfr atomic volatile typeC1FIFOINT21BITS C1FIFOUA21bits absolute 0xBF8808B0;
sfr volatile typeC1FIFOINT21BITS C1FIFOUA21CLRbits absolute 0xBF8808B4;
sfr volatile typeC1FIFOINT21BITS C1FIFOUA21SETbits absolute 0xBF8808B8;
sfr volatile typeC1FIFOINT21BITS C1FIFOUA21INVbits absolute 0xBF8808BC;

typedef struct tagC1FIFOCI21BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI21BITS;
sfr atomic volatile typeC1FIFOCI21BITS C1FIFOCI21bits absolute 0xBF8808C0;
sfr volatile typeC1FIFOCI21BITS C1FIFOCI21CLRbits absolute 0xBF8808C4;
sfr volatile typeC1FIFOCI21BITS C1FIFOCI21SETbits absolute 0xBF8808C8;
sfr volatile typeC1FIFOCI21BITS C1FIFOCI21INVbits absolute 0xBF8808CC;

typedef struct tagC1FIFOCON22BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON22BITS;
sfr atomic volatile typeC1FIFOCON22BITS C1FIFOCON22bits absolute 0xBF8808D0;
sfr volatile typeC1FIFOCON22BITS C1FIFOCON22CLRbits absolute 0xBF8808D4;
sfr volatile typeC1FIFOCON22BITS C1FIFOCON22SETbits absolute 0xBF8808D8;
sfr volatile typeC1FIFOCON22BITS C1FIFOCON22INVbits absolute 0xBF8808DC;

typedef struct tagC1FIFOINT22BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT22BITS;
sfr atomic volatile typeC1FIFOINT22BITS C1FIFOINT22bits absolute 0xBF8808E0;
sfr volatile typeC1FIFOINT22BITS C1FIFOINT22CLRbits absolute 0xBF8808E4;
sfr volatile typeC1FIFOINT22BITS C1FIFOINT22SETbits absolute 0xBF8808E8;
sfr volatile typeC1FIFOINT22BITS C1FIFOINT22INVbits absolute 0xBF8808EC;
sfr atomic volatile typeC1FIFOINT22BITS C1FIFOUA22bits absolute 0xBF8808F0;
sfr volatile typeC1FIFOINT22BITS C1FIFOUA22CLRbits absolute 0xBF8808F4;
sfr volatile typeC1FIFOINT22BITS C1FIFOUA22SETbits absolute 0xBF8808F8;
sfr volatile typeC1FIFOINT22BITS C1FIFOUA22INVbits absolute 0xBF8808FC;

typedef struct tagC1FIFOCI22BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI22BITS;
sfr atomic volatile typeC1FIFOCI22BITS C1FIFOCI22bits absolute 0xBF880900;
sfr volatile typeC1FIFOCI22BITS C1FIFOCI22CLRbits absolute 0xBF880904;
sfr volatile typeC1FIFOCI22BITS C1FIFOCI22SETbits absolute 0xBF880908;
sfr volatile typeC1FIFOCI22BITS C1FIFOCI22INVbits absolute 0xBF88090C;

typedef struct tagC1FIFOCON23BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON23BITS;
sfr atomic volatile typeC1FIFOCON23BITS C1FIFOCON23bits absolute 0xBF880910;
sfr volatile typeC1FIFOCON23BITS C1FIFOCON23CLRbits absolute 0xBF880914;
sfr volatile typeC1FIFOCON23BITS C1FIFOCON23SETbits absolute 0xBF880918;
sfr volatile typeC1FIFOCON23BITS C1FIFOCON23INVbits absolute 0xBF88091C;

typedef struct tagC1FIFOINT23BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT23BITS;
sfr atomic volatile typeC1FIFOINT23BITS C1FIFOINT23bits absolute 0xBF880920;
sfr volatile typeC1FIFOINT23BITS C1FIFOINT23CLRbits absolute 0xBF880924;
sfr volatile typeC1FIFOINT23BITS C1FIFOINT23SETbits absolute 0xBF880928;
sfr volatile typeC1FIFOINT23BITS C1FIFOINT23INVbits absolute 0xBF88092C;
sfr atomic volatile typeC1FIFOINT23BITS C1FIFOUA23bits absolute 0xBF880930;
sfr volatile typeC1FIFOINT23BITS C1FIFOUA23CLRbits absolute 0xBF880934;
sfr volatile typeC1FIFOINT23BITS C1FIFOUA23SETbits absolute 0xBF880938;
sfr volatile typeC1FIFOINT23BITS C1FIFOUA23INVbits absolute 0xBF88093C;

typedef struct tagC1FIFOCI23BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI23BITS;
sfr atomic volatile typeC1FIFOCI23BITS C1FIFOCI23bits absolute 0xBF880940;
sfr volatile typeC1FIFOCI23BITS C1FIFOCI23CLRbits absolute 0xBF880944;
sfr volatile typeC1FIFOCI23BITS C1FIFOCI23SETbits absolute 0xBF880948;
sfr volatile typeC1FIFOCI23BITS C1FIFOCI23INVbits absolute 0xBF88094C;

typedef struct tagC1FIFOCON24BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON24BITS;
sfr atomic volatile typeC1FIFOCON24BITS C1FIFOCON24bits absolute 0xBF880950;
sfr volatile typeC1FIFOCON24BITS C1FIFOCON24CLRbits absolute 0xBF880954;
sfr volatile typeC1FIFOCON24BITS C1FIFOCON24SETbits absolute 0xBF880958;
sfr volatile typeC1FIFOCON24BITS C1FIFOCON24INVbits absolute 0xBF88095C;

typedef struct tagC1FIFOINT24BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT24BITS;
sfr atomic volatile typeC1FIFOINT24BITS C1FIFOINT24bits absolute 0xBF880960;
sfr volatile typeC1FIFOINT24BITS C1FIFOINT24CLRbits absolute 0xBF880964;
sfr volatile typeC1FIFOINT24BITS C1FIFOINT24SETbits absolute 0xBF880968;
sfr volatile typeC1FIFOINT24BITS C1FIFOINT24INVbits absolute 0xBF88096C;
sfr atomic volatile typeC1FIFOINT24BITS C1FIFOUA24bits absolute 0xBF880970;
sfr volatile typeC1FIFOINT24BITS C1FIFOUA24CLRbits absolute 0xBF880974;
sfr volatile typeC1FIFOINT24BITS C1FIFOUA24SETbits absolute 0xBF880978;
sfr volatile typeC1FIFOINT24BITS C1FIFOUA24INVbits absolute 0xBF88097C;

typedef struct tagC1FIFOCI24BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI24BITS;
sfr atomic volatile typeC1FIFOCI24BITS C1FIFOCI24bits absolute 0xBF880980;
sfr volatile typeC1FIFOCI24BITS C1FIFOCI24CLRbits absolute 0xBF880984;
sfr volatile typeC1FIFOCI24BITS C1FIFOCI24SETbits absolute 0xBF880988;
sfr volatile typeC1FIFOCI24BITS C1FIFOCI24INVbits absolute 0xBF88098C;

typedef struct tagC1FIFOCON25BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON25BITS;
sfr atomic volatile typeC1FIFOCON25BITS C1FIFOCON25bits absolute 0xBF880990;
sfr volatile typeC1FIFOCON25BITS C1FIFOCON25CLRbits absolute 0xBF880994;
sfr volatile typeC1FIFOCON25BITS C1FIFOCON25SETbits absolute 0xBF880998;
sfr volatile typeC1FIFOCON25BITS C1FIFOCON25INVbits absolute 0xBF88099C;

typedef struct tagC1FIFOINT25BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT25BITS;
sfr atomic volatile typeC1FIFOINT25BITS C1FIFOINT25bits absolute 0xBF8809A0;
sfr volatile typeC1FIFOINT25BITS C1FIFOINT25CLRbits absolute 0xBF8809A4;
sfr volatile typeC1FIFOINT25BITS C1FIFOINT25SETbits absolute 0xBF8809A8;
sfr volatile typeC1FIFOINT25BITS C1FIFOINT25INVbits absolute 0xBF8809AC;
sfr atomic volatile typeC1FIFOINT25BITS C1FIFOUA25bits absolute 0xBF8809B0;
sfr volatile typeC1FIFOINT25BITS C1FIFOUA25CLRbits absolute 0xBF8809B4;
sfr volatile typeC1FIFOINT25BITS C1FIFOUA25SETbits absolute 0xBF8809B8;
sfr volatile typeC1FIFOINT25BITS C1FIFOUA25INVbits absolute 0xBF8809BC;

typedef struct tagC1FIFOCI25BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI25BITS;
sfr atomic volatile typeC1FIFOCI25BITS C1FIFOCI25bits absolute 0xBF8809C0;
sfr volatile typeC1FIFOCI25BITS C1FIFOCI25CLRbits absolute 0xBF8809C4;
sfr volatile typeC1FIFOCI25BITS C1FIFOCI25SETbits absolute 0xBF8809C8;
sfr volatile typeC1FIFOCI25BITS C1FIFOCI25INVbits absolute 0xBF8809CC;

typedef struct tagC1FIFOCON26BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON26BITS;
sfr atomic volatile typeC1FIFOCON26BITS C1FIFOCON26bits absolute 0xBF8809D0;
sfr volatile typeC1FIFOCON26BITS C1FIFOCON26CLRbits absolute 0xBF8809D4;
sfr volatile typeC1FIFOCON26BITS C1FIFOCON26SETbits absolute 0xBF8809D8;
sfr volatile typeC1FIFOCON26BITS C1FIFOCON26INVbits absolute 0xBF8809DC;

typedef struct tagC1FIFOINT26BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT26BITS;
sfr atomic volatile typeC1FIFOINT26BITS C1FIFOINT26bits absolute 0xBF8809E0;
sfr volatile typeC1FIFOINT26BITS C1FIFOINT26CLRbits absolute 0xBF8809E4;
sfr volatile typeC1FIFOINT26BITS C1FIFOINT26SETbits absolute 0xBF8809E8;
sfr volatile typeC1FIFOINT26BITS C1FIFOINT26INVbits absolute 0xBF8809EC;
sfr atomic volatile typeC1FIFOINT26BITS C1FIFOUA26bits absolute 0xBF8809F0;
sfr volatile typeC1FIFOINT26BITS C1FIFOUA26CLRbits absolute 0xBF8809F4;
sfr volatile typeC1FIFOINT26BITS C1FIFOUA26SETbits absolute 0xBF8809F8;
sfr volatile typeC1FIFOINT26BITS C1FIFOUA26INVbits absolute 0xBF8809FC;

typedef struct tagC1FIFOCI26BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI26BITS;
sfr atomic volatile typeC1FIFOCI26BITS C1FIFOCI26bits absolute 0xBF880A00;
sfr volatile typeC1FIFOCI26BITS C1FIFOCI26CLRbits absolute 0xBF880A04;
sfr volatile typeC1FIFOCI26BITS C1FIFOCI26SETbits absolute 0xBF880A08;
sfr volatile typeC1FIFOCI26BITS C1FIFOCI26INVbits absolute 0xBF880A0C;

typedef struct tagC1FIFOCON27BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON27BITS;
sfr atomic volatile typeC1FIFOCON27BITS C1FIFOCON27bits absolute 0xBF880A10;
sfr volatile typeC1FIFOCON27BITS C1FIFOCON27CLRbits absolute 0xBF880A14;
sfr volatile typeC1FIFOCON27BITS C1FIFOCON27SETbits absolute 0xBF880A18;
sfr volatile typeC1FIFOCON27BITS C1FIFOCON27INVbits absolute 0xBF880A1C;

typedef struct tagC1FIFOINT27BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT27BITS;
sfr atomic volatile typeC1FIFOINT27BITS C1FIFOINT27bits absolute 0xBF880A20;
sfr volatile typeC1FIFOINT27BITS C1FIFOINT27CLRbits absolute 0xBF880A24;
sfr volatile typeC1FIFOINT27BITS C1FIFOINT27SETbits absolute 0xBF880A28;
sfr volatile typeC1FIFOINT27BITS C1FIFOINT27INVbits absolute 0xBF880A2C;
sfr atomic volatile typeC1FIFOINT27BITS C1FIFOUA27bits absolute 0xBF880A30;
sfr volatile typeC1FIFOINT27BITS C1FIFOUA27CLRbits absolute 0xBF880A34;
sfr volatile typeC1FIFOINT27BITS C1FIFOUA27SETbits absolute 0xBF880A38;
sfr volatile typeC1FIFOINT27BITS C1FIFOUA27INVbits absolute 0xBF880A3C;

typedef struct tagC1FIFOCI27BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI27BITS;
sfr atomic volatile typeC1FIFOCI27BITS C1FIFOCI27bits absolute 0xBF880A40;
sfr volatile typeC1FIFOCI27BITS C1FIFOCI27CLRbits absolute 0xBF880A44;
sfr volatile typeC1FIFOCI27BITS C1FIFOCI27SETbits absolute 0xBF880A48;
sfr volatile typeC1FIFOCI27BITS C1FIFOCI27INVbits absolute 0xBF880A4C;

typedef struct tagC1FIFOCON28BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON28BITS;
sfr atomic volatile typeC1FIFOCON28BITS C1FIFOCON28bits absolute 0xBF880A50;
sfr volatile typeC1FIFOCON28BITS C1FIFOCON28CLRbits absolute 0xBF880A54;
sfr volatile typeC1FIFOCON28BITS C1FIFOCON28SETbits absolute 0xBF880A58;
sfr volatile typeC1FIFOCON28BITS C1FIFOCON28INVbits absolute 0xBF880A5C;

typedef struct tagC1FIFOINT28BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT28BITS;
sfr atomic volatile typeC1FIFOINT28BITS C1FIFOINT28bits absolute 0xBF880A60;
sfr volatile typeC1FIFOINT28BITS C1FIFOINT28CLRbits absolute 0xBF880A64;
sfr volatile typeC1FIFOINT28BITS C1FIFOINT28SETbits absolute 0xBF880A68;
sfr volatile typeC1FIFOINT28BITS C1FIFOINT28INVbits absolute 0xBF880A6C;
sfr atomic volatile typeC1FIFOINT28BITS C1FIFOUA28bits absolute 0xBF880A70;
sfr volatile typeC1FIFOINT28BITS C1FIFOUA28CLRbits absolute 0xBF880A74;
sfr volatile typeC1FIFOINT28BITS C1FIFOUA28SETbits absolute 0xBF880A78;
sfr volatile typeC1FIFOINT28BITS C1FIFOUA28INVbits absolute 0xBF880A7C;

typedef struct tagC1FIFOCI28BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI28BITS;
sfr atomic volatile typeC1FIFOCI28BITS C1FIFOCI28bits absolute 0xBF880A80;
sfr volatile typeC1FIFOCI28BITS C1FIFOCI28CLRbits absolute 0xBF880A84;
sfr volatile typeC1FIFOCI28BITS C1FIFOCI28SETbits absolute 0xBF880A88;
sfr volatile typeC1FIFOCI28BITS C1FIFOCI28INVbits absolute 0xBF880A8C;

typedef struct tagC1FIFOCON29BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON29BITS;
sfr atomic volatile typeC1FIFOCON29BITS C1FIFOCON29bits absolute 0xBF880A90;
sfr volatile typeC1FIFOCON29BITS C1FIFOCON29CLRbits absolute 0xBF880A94;
sfr volatile typeC1FIFOCON29BITS C1FIFOCON29SETbits absolute 0xBF880A98;
sfr volatile typeC1FIFOCON29BITS C1FIFOCON29INVbits absolute 0xBF880A9C;

typedef struct tagC1FIFOINT29BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT29BITS;
sfr atomic volatile typeC1FIFOINT29BITS C1FIFOINT29bits absolute 0xBF880AA0;
sfr volatile typeC1FIFOINT29BITS C1FIFOINT29CLRbits absolute 0xBF880AA4;
sfr volatile typeC1FIFOINT29BITS C1FIFOINT29SETbits absolute 0xBF880AA8;
sfr volatile typeC1FIFOINT29BITS C1FIFOINT29INVbits absolute 0xBF880AAC;
sfr atomic volatile typeC1FIFOINT29BITS C1FIFOUA29bits absolute 0xBF880AB0;
sfr volatile typeC1FIFOINT29BITS C1FIFOUA29CLRbits absolute 0xBF880AB4;
sfr volatile typeC1FIFOINT29BITS C1FIFOUA29SETbits absolute 0xBF880AB8;
sfr volatile typeC1FIFOINT29BITS C1FIFOUA29INVbits absolute 0xBF880ABC;

typedef struct tagC1FIFOCI29BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI29BITS;
sfr atomic volatile typeC1FIFOCI29BITS C1FIFOCI29bits absolute 0xBF880AC0;
sfr volatile typeC1FIFOCI29BITS C1FIFOCI29CLRbits absolute 0xBF880AC4;
sfr volatile typeC1FIFOCI29BITS C1FIFOCI29SETbits absolute 0xBF880AC8;
sfr volatile typeC1FIFOCI29BITS C1FIFOCI29INVbits absolute 0xBF880ACC;

typedef struct tagC1FIFOCON30BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON30BITS;
sfr atomic volatile typeC1FIFOCON30BITS C1FIFOCON30bits absolute 0xBF880AD0;
sfr volatile typeC1FIFOCON30BITS C1FIFOCON30CLRbits absolute 0xBF880AD4;
sfr volatile typeC1FIFOCON30BITS C1FIFOCON30SETbits absolute 0xBF880AD8;
sfr volatile typeC1FIFOCON30BITS C1FIFOCON30INVbits absolute 0xBF880ADC;

typedef struct tagC1FIFOINT30BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT30BITS;
sfr atomic volatile typeC1FIFOINT30BITS C1FIFOINT30bits absolute 0xBF880AE0;
sfr volatile typeC1FIFOINT30BITS C1FIFOINT30CLRbits absolute 0xBF880AE4;
sfr volatile typeC1FIFOINT30BITS C1FIFOINT30SETbits absolute 0xBF880AE8;
sfr volatile typeC1FIFOINT30BITS C1FIFOINT30INVbits absolute 0xBF880AEC;
sfr atomic volatile typeC1FIFOINT30BITS C1FIFOUA30bits absolute 0xBF880AF0;
sfr volatile typeC1FIFOINT30BITS C1FIFOUA30CLRbits absolute 0xBF880AF4;
sfr volatile typeC1FIFOINT30BITS C1FIFOUA30SETbits absolute 0xBF880AF8;
sfr volatile typeC1FIFOINT30BITS C1FIFOUA30INVbits absolute 0xBF880AFC;

typedef struct tagC1FIFOCI30BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI30BITS;
sfr atomic volatile typeC1FIFOCI30BITS C1FIFOCI30bits absolute 0xBF880B00;
sfr volatile typeC1FIFOCI30BITS C1FIFOCI30CLRbits absolute 0xBF880B04;
sfr volatile typeC1FIFOCI30BITS C1FIFOCI30SETbits absolute 0xBF880B08;
sfr volatile typeC1FIFOCI30BITS C1FIFOCI30INVbits absolute 0xBF880B0C;

typedef struct tagC1FIFOCON31BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCON31BITS;
sfr atomic volatile typeC1FIFOCON31BITS C1FIFOCON31bits absolute 0xBF880B10;
sfr volatile typeC1FIFOCON31BITS C1FIFOCON31CLRbits absolute 0xBF880B14;
sfr volatile typeC1FIFOCON31BITS C1FIFOCON31SETbits absolute 0xBF880B18;
sfr volatile typeC1FIFOCON31BITS C1FIFOCON31INVbits absolute 0xBF880B1C;

typedef struct tagC1FIFOINT31BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOINT31BITS;
sfr atomic volatile typeC1FIFOINT31BITS C1FIFOINT31bits absolute 0xBF880B20;
sfr volatile typeC1FIFOINT31BITS C1FIFOINT31CLRbits absolute 0xBF880B24;
sfr volatile typeC1FIFOINT31BITS C1FIFOINT31SETbits absolute 0xBF880B28;
sfr volatile typeC1FIFOINT31BITS C1FIFOINT31INVbits absolute 0xBF880B2C;
sfr atomic volatile typeC1FIFOINT31BITS C1FIFOUA31bits absolute 0xBF880B30;
sfr volatile typeC1FIFOINT31BITS C1FIFOUA31CLRbits absolute 0xBF880B34;
sfr volatile typeC1FIFOINT31BITS C1FIFOUA31SETbits absolute 0xBF880B38;
sfr volatile typeC1FIFOINT31BITS C1FIFOUA31INVbits absolute 0xBF880B3C;

typedef struct tagC1FIFOCI31BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC1FIFOCI31BITS;
sfr atomic volatile typeC1FIFOCI31BITS C1FIFOCI31bits absolute 0xBF880B40;
sfr volatile typeC1FIFOCI31BITS C1FIFOCI31CLRbits absolute 0xBF880B44;
sfr volatile typeC1FIFOCI31BITS C1FIFOCI31SETbits absolute 0xBF880B48;
sfr volatile typeC1FIFOCI31BITS C1FIFOCI31INVbits absolute 0xBF880B4C;

typedef struct tagC2CONBITS {
union {
  struct {
    unsigned DNCNT:5;
    unsigned :6;
    unsigned CANBUSY:1;
    unsigned :1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned :4;
    unsigned CANCAP:1;
    unsigned OPMOD:3;
    unsigned REQOP:3;
    unsigned ABAT:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2CONBITS;
sfr atomic volatile typeC2CONBITS C2CONbits absolute 0xBF881000;
sfr volatile typeC2CONBITS C2CONCLRbits absolute 0xBF881004;
sfr volatile typeC2CONBITS C2CONSETbits absolute 0xBF881008;
sfr volatile typeC2CONBITS C2CONINVbits absolute 0xBF88100C;

typedef struct tagC2CFGBITS {
union {
  struct {
    unsigned BRP:6;
    unsigned SJW:2;
    unsigned PRSEG:3;
    unsigned SEG1PH:3;
    unsigned SAM:1;
    unsigned SEG2PHTS:1;
    unsigned SEG2PH:3;
    unsigned :3;
    unsigned WAKFIL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2CFGBITS;
sfr atomic volatile typeC2CFGBITS C2CFGbits absolute 0xBF881010;
sfr volatile typeC2CFGBITS C2CFGCLRbits absolute 0xBF881014;
sfr volatile typeC2CFGBITS C2CFGSETbits absolute 0xBF881018;
sfr volatile typeC2CFGBITS C2CFGINVbits absolute 0xBF88101C;

typedef struct tagC2INTBITS {
union {
  struct {
    unsigned TBIF:1;
    unsigned RBIF:1;
    unsigned CTMRIF:1;
    unsigned MODIF:1;
    unsigned :7;
    unsigned RBOVIF:1;
    unsigned SERRIF:1;
    unsigned CERRIF:1;
    unsigned WAKIF:1;
    unsigned IVRIF:1;
    unsigned TBIE:1;
    unsigned RBIE:1;
    unsigned CTMRIE:1;
    unsigned MODIE:1;
    unsigned :7;
    unsigned RBOVIE:1;
    unsigned SERRIE:1;
    unsigned CERRIE:1;
    unsigned WAKIE:1;
    unsigned IVRIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2INTBITS;
sfr atomic volatile typeC2INTBITS C2INTbits absolute 0xBF881020;
sfr volatile typeC2INTBITS C2INTCLRbits absolute 0xBF881024;
sfr volatile typeC2INTBITS C2INTSETbits absolute 0xBF881028;
sfr volatile typeC2INTBITS C2INTINVbits absolute 0xBF88102C;

typedef struct tagC2VECBITS {
union {
  struct {
    unsigned ICODE:7;
    unsigned :1;
    unsigned FILHIT:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2VECBITS;
sfr atomic volatile typeC2VECBITS C2VECbits absolute 0xBF881030;
sfr volatile typeC2VECBITS C2VECCLRbits absolute 0xBF881034;
sfr volatile typeC2VECBITS C2VECSETbits absolute 0xBF881038;
sfr volatile typeC2VECBITS C2VECINVbits absolute 0xBF88103C;

typedef struct tagC2TRECBITS {
union {
  struct {
    unsigned RERRCNT:8;
    unsigned TERRCNT:8;
    unsigned EWARN:1;
    unsigned RXWARN:1;
    unsigned TXWARN:1;
    unsigned RXBP:1;
    unsigned TXBP:1;
    unsigned TXBO:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2TRECBITS;
sfr atomic volatile typeC2TRECBITS C2TRECbits absolute 0xBF881040;
sfr volatile typeC2TRECBITS C2TRECCLRbits absolute 0xBF881044;
sfr volatile typeC2TRECBITS C2TRECSETbits absolute 0xBF881048;
sfr volatile typeC2TRECBITS C2TRECINVbits absolute 0xBF88104C;

typedef struct tagC2FSTATBITS {
union {
  struct {
    unsigned FIFOIP:32;
  };
  struct {
    unsigned FIFOIP0:1;
    unsigned FIFOIP1:1;
    unsigned FIFOIP2:1;
    unsigned FIFOIP3:1;
    unsigned FIFOIP4:1;
    unsigned FIFOIP5:1;
    unsigned FIFOIP6:1;
    unsigned FIFOIP7:1;
    unsigned FIFOIP8:1;
    unsigned FIFOIP9:1;
    unsigned FIFOIP10:1;
    unsigned FIFOIP11:1;
    unsigned FIFOIP12:1;
    unsigned FIFOIP13:1;
    unsigned FIFOIP14:1;
    unsigned FIFOIP15:1;
    unsigned FIFOIP16:1;
    unsigned FIFOIP17:1;
    unsigned FIFOIP18:1;
    unsigned FIFOIP19:1;
    unsigned FIFOIP20:1;
    unsigned FIFOIP21:1;
    unsigned FIFOIP22:1;
    unsigned FIFOIP23:1;
    unsigned FIFOIP24:1;
    unsigned FIFOIP25:1;
    unsigned FIFOIP26:1;
    unsigned FIFOIP27:1;
    unsigned FIFOIP28:1;
    unsigned FIFOIP29:1;
    unsigned FIFOIP30:1;
    unsigned FIFOIP31:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FSTATBITS;
sfr atomic volatile typeC2FSTATBITS C2FSTATbits absolute 0xBF881050;
sfr volatile typeC2FSTATBITS C2FSTATCLRbits absolute 0xBF881054;
sfr volatile typeC2FSTATBITS C2FSTATSETbits absolute 0xBF881058;
sfr volatile typeC2FSTATBITS C2FSTATINVbits absolute 0xBF88105C;

typedef struct tagC2RXOVFBITS {
union {
  struct {
    unsigned RXOVF:32;
  };
  struct {
    unsigned RXOVF0:1;
    unsigned RXOVF1:1;
    unsigned RXOVF2:1;
    unsigned RXOVF3:1;
    unsigned RXOVF4:1;
    unsigned RXOVF5:1;
    unsigned RXOVF6:1;
    unsigned RXOVF7:1;
    unsigned RXOVF8:1;
    unsigned RXOVF9:1;
    unsigned RXOVF10:1;
    unsigned RXOVF11:1;
    unsigned RXOVF12:1;
    unsigned RXOVF13:1;
    unsigned RXOVF14:1;
    unsigned RXOVF15:1;
    unsigned RXOVF16:1;
    unsigned RXOVF17:1;
    unsigned RXOVF18:1;
    unsigned RXOVF19:1;
    unsigned RXOVF20:1;
    unsigned RXOVF21:1;
    unsigned RXOVF22:1;
    unsigned RXOVF23:1;
    unsigned RXOVF24:1;
    unsigned RXOVF25:1;
    unsigned RXOVF26:1;
    unsigned RXOVF27:1;
    unsigned RXOVF28:1;
    unsigned RXOVF29:1;
    unsigned RXOVF30:1;
    unsigned RXOVF31:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXOVFBITS;
sfr atomic volatile typeC2RXOVFBITS C2RXOVFbits absolute 0xBF881060;
sfr volatile typeC2RXOVFBITS C2RXOVFCLRbits absolute 0xBF881064;
sfr volatile typeC2RXOVFBITS C2RXOVFSETbits absolute 0xBF881068;
sfr volatile typeC2RXOVFBITS C2RXOVFINVbits absolute 0xBF88106C;

typedef struct tagC2TMRBITS {
union {
  struct {
    unsigned CANTSPRE:16;
    unsigned CANTS:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2TMRBITS;
sfr atomic volatile typeC2TMRBITS C2TMRbits absolute 0xBF881070;
sfr volatile typeC2TMRBITS C2TMRCLRbits absolute 0xBF881074;
sfr volatile typeC2TMRBITS C2TMRSETbits absolute 0xBF881078;
sfr volatile typeC2TMRBITS C2TMRINVbits absolute 0xBF88107C;

typedef struct tagC2RXM0BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned MIDE:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXM0BITS;
sfr atomic volatile typeC2RXM0BITS C2RXM0bits absolute 0xBF881080;
sfr volatile typeC2RXM0BITS C2RXM0CLRbits absolute 0xBF881084;
sfr volatile typeC2RXM0BITS C2RXM0SETbits absolute 0xBF881088;
sfr volatile typeC2RXM0BITS C2RXM0INVbits absolute 0xBF88108C;

typedef struct tagC2RXM1BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned MIDE:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXM1BITS;
sfr atomic volatile typeC2RXM1BITS C2RXM1bits absolute 0xBF881090;
sfr volatile typeC2RXM1BITS C2RXM1CLRbits absolute 0xBF881094;
sfr volatile typeC2RXM1BITS C2RXM1SETbits absolute 0xBF881098;
sfr volatile typeC2RXM1BITS C2RXM1INVbits absolute 0xBF88109C;

typedef struct tagC2RXM2BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned MIDE:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXM2BITS;
sfr atomic volatile typeC2RXM2BITS C2RXM2bits absolute 0xBF8810A0;
sfr volatile typeC2RXM2BITS C2RXM2CLRbits absolute 0xBF8810A4;
sfr volatile typeC2RXM2BITS C2RXM2SETbits absolute 0xBF8810A8;
sfr volatile typeC2RXM2BITS C2RXM2INVbits absolute 0xBF8810AC;

typedef struct tagC2RXM3BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned MIDE:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXM3BITS;
sfr atomic volatile typeC2RXM3BITS C2RXM3bits absolute 0xBF8810B0;
sfr volatile typeC2RXM3BITS C2RXM3CLRbits absolute 0xBF8810B4;
sfr volatile typeC2RXM3BITS C2RXM3SETbits absolute 0xBF8810B8;
sfr volatile typeC2RXM3BITS C2RXM3INVbits absolute 0xBF8810BC;

typedef struct tagC2FLTCON0BITS {
union {
  struct {
    unsigned FSEL0:5;
    unsigned MSEL0:2;
    unsigned FLTEN0:1;
    unsigned FSEL1:5;
    unsigned MSEL1:2;
    unsigned FLTEN1:1;
    unsigned FSEL2:5;
    unsigned MSEL2:2;
    unsigned FLTEN2:1;
    unsigned FSEL3:5;
    unsigned MSEL3:2;
    unsigned FLTEN3:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FLTCON0BITS;
sfr atomic volatile typeC2FLTCON0BITS C2FLTCON0bits absolute 0xBF8810C0;
sfr volatile typeC2FLTCON0BITS C2FLTCON0CLRbits absolute 0xBF8810C4;
sfr volatile typeC2FLTCON0BITS C2FLTCON0SETbits absolute 0xBF8810C8;
sfr volatile typeC2FLTCON0BITS C2FLTCON0INVbits absolute 0xBF8810CC;

typedef struct tagC2FLTCON1BITS {
union {
  struct {
    unsigned FSEL4:5;
    unsigned MSEL4:2;
    unsigned FLTEN4:1;
    unsigned FSEL5:5;
    unsigned MSEL5:2;
    unsigned FLTEN5:1;
    unsigned FSEL6:5;
    unsigned MSEL6:2;
    unsigned FLTEN6:1;
    unsigned FSEL7:5;
    unsigned MSEL7:2;
    unsigned FLTEN7:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FLTCON1BITS;
sfr atomic volatile typeC2FLTCON1BITS C2FLTCON1bits absolute 0xBF8810D0;
sfr volatile typeC2FLTCON1BITS C2FLTCON1CLRbits absolute 0xBF8810D4;
sfr volatile typeC2FLTCON1BITS C2FLTCON1SETbits absolute 0xBF8810D8;
sfr volatile typeC2FLTCON1BITS C2FLTCON1INVbits absolute 0xBF8810DC;

typedef struct tagC2FLTCON2BITS {
union {
  struct {
    unsigned FSEL8:5;
    unsigned MSEL8:2;
    unsigned FLTEN8:1;
    unsigned FSEL9:5;
    unsigned MSEL9:2;
    unsigned FLTEN9:1;
    unsigned FSEL10:5;
    unsigned MSEL10:2;
    unsigned FLTEN10:1;
    unsigned FSEL11:5;
    unsigned MSEL11:2;
    unsigned FLTEN11:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FLTCON2BITS;
sfr atomic volatile typeC2FLTCON2BITS C2FLTCON2bits absolute 0xBF8810E0;
sfr volatile typeC2FLTCON2BITS C2FLTCON2CLRbits absolute 0xBF8810E4;
sfr volatile typeC2FLTCON2BITS C2FLTCON2SETbits absolute 0xBF8810E8;
sfr volatile typeC2FLTCON2BITS C2FLTCON2INVbits absolute 0xBF8810EC;

typedef struct tagC2FLTCON3BITS {
union {
  struct {
    unsigned FSEL12:5;
    unsigned MSEL12:2;
    unsigned FLTEN12:1;
    unsigned FSEL13:5;
    unsigned MSEL13:2;
    unsigned FLTEN13:1;
    unsigned FSEL14:5;
    unsigned MSEL14:2;
    unsigned FLTEN14:1;
    unsigned FSEL15:5;
    unsigned MSEL15:2;
    unsigned FLTEN15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FLTCON3BITS;
sfr atomic volatile typeC2FLTCON3BITS C2FLTCON3bits absolute 0xBF8810F0;
sfr volatile typeC2FLTCON3BITS C2FLTCON3CLRbits absolute 0xBF8810F4;
sfr volatile typeC2FLTCON3BITS C2FLTCON3SETbits absolute 0xBF8810F8;
sfr volatile typeC2FLTCON3BITS C2FLTCON3INVbits absolute 0xBF8810FC;

typedef struct tagC2FLTCON4BITS {
union {
  struct {
    unsigned FSEL16:5;
    unsigned MSEL16:2;
    unsigned FLTEN16:1;
    unsigned FSEL17:5;
    unsigned MSEL17:2;
    unsigned FLTEN17:1;
    unsigned FSEL18:5;
    unsigned MSEL18:2;
    unsigned FLTEN18:1;
    unsigned FSEL19:5;
    unsigned MSEL19:2;
    unsigned FLTEN19:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FLTCON4BITS;
sfr atomic volatile typeC2FLTCON4BITS C2FLTCON4bits absolute 0xBF881100;
sfr volatile typeC2FLTCON4BITS C2FLTCON4CLRbits absolute 0xBF881104;
sfr volatile typeC2FLTCON4BITS C2FLTCON4SETbits absolute 0xBF881108;
sfr volatile typeC2FLTCON4BITS C2FLTCON4INVbits absolute 0xBF88110C;

typedef struct tagC2FLTCON5BITS {
union {
  struct {
    unsigned FSEL20:5;
    unsigned MSEL20:2;
    unsigned FLTEN20:1;
    unsigned FSEL21:5;
    unsigned MSEL21:2;
    unsigned FLTEN21:1;
    unsigned FSEL22:5;
    unsigned MSEL22:2;
    unsigned FLTEN22:1;
    unsigned FSEL23:5;
    unsigned MSEL23:2;
    unsigned FLTEN23:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FLTCON5BITS;
sfr atomic volatile typeC2FLTCON5BITS C2FLTCON5bits absolute 0xBF881110;
sfr volatile typeC2FLTCON5BITS C2FLTCON5CLRbits absolute 0xBF881114;
sfr volatile typeC2FLTCON5BITS C2FLTCON5SETbits absolute 0xBF881118;
sfr volatile typeC2FLTCON5BITS C2FLTCON5INVbits absolute 0xBF88111C;

typedef struct tagC2FLTCON6BITS {
union {
  struct {
    unsigned FSEL24:5;
    unsigned MSEL24:2;
    unsigned FLTEN24:1;
    unsigned FSEL25:5;
    unsigned MSEL25:2;
    unsigned FLTEN25:1;
    unsigned FSEL26:5;
    unsigned MSEL26:2;
    unsigned FLTEN26:1;
    unsigned FSEL27:5;
    unsigned MSEL27:2;
    unsigned FLTEN27:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FLTCON6BITS;
sfr atomic volatile typeC2FLTCON6BITS C2FLTCON6bits absolute 0xBF881120;
sfr volatile typeC2FLTCON6BITS C2FLTCON6CLRbits absolute 0xBF881124;
sfr volatile typeC2FLTCON6BITS C2FLTCON6SETbits absolute 0xBF881128;
sfr volatile typeC2FLTCON6BITS C2FLTCON6INVbits absolute 0xBF88112C;

typedef struct tagC2FLTCON7BITS {
union {
  struct {
    unsigned FSEL28:5;
    unsigned MSEL28:2;
    unsigned FLTEN28:1;
    unsigned FSEL29:5;
    unsigned MSEL29:2;
    unsigned FLTEN29:1;
    unsigned FSEL30:5;
    unsigned MSEL30:2;
    unsigned FLTEN30:1;
    unsigned FSEL31:5;
    unsigned MSEL31:2;
    unsigned FLTEN31:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FLTCON7BITS;
sfr atomic volatile typeC2FLTCON7BITS C2FLTCON7bits absolute 0xBF881130;
sfr volatile typeC2FLTCON7BITS C2FLTCON7CLRbits absolute 0xBF881134;
sfr volatile typeC2FLTCON7BITS C2FLTCON7SETbits absolute 0xBF881138;
sfr volatile typeC2FLTCON7BITS C2FLTCON7INVbits absolute 0xBF88113C;

typedef struct tagC2RXF0BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF0BITS;
sfr atomic volatile typeC2RXF0BITS C2RXF0bits absolute 0xBF881140;
sfr volatile typeC2RXF0BITS C2RXF0CLRbits absolute 0xBF881144;
sfr volatile typeC2RXF0BITS C2RXF0SETbits absolute 0xBF881148;
sfr volatile typeC2RXF0BITS C2RXF0INVbits absolute 0xBF88114C;

typedef struct tagC2RXF1BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF1BITS;
sfr atomic volatile typeC2RXF1BITS C2RXF1bits absolute 0xBF881150;
sfr volatile typeC2RXF1BITS C2RXF1CLRbits absolute 0xBF881154;
sfr volatile typeC2RXF1BITS C2RXF1SETbits absolute 0xBF881158;
sfr volatile typeC2RXF1BITS C2RXF1INVbits absolute 0xBF88115C;

typedef struct tagC2RXF2BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF2BITS;
sfr atomic volatile typeC2RXF2BITS C2RXF2bits absolute 0xBF881160;
sfr volatile typeC2RXF2BITS C2RXF2CLRbits absolute 0xBF881164;
sfr volatile typeC2RXF2BITS C2RXF2SETbits absolute 0xBF881168;
sfr volatile typeC2RXF2BITS C2RXF2INVbits absolute 0xBF88116C;

typedef struct tagC2RXF3BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF3BITS;
sfr atomic volatile typeC2RXF3BITS C2RXF3bits absolute 0xBF881170;
sfr volatile typeC2RXF3BITS C2RXF3CLRbits absolute 0xBF881174;
sfr volatile typeC2RXF3BITS C2RXF3SETbits absolute 0xBF881178;
sfr volatile typeC2RXF3BITS C2RXF3INVbits absolute 0xBF88117C;

typedef struct tagC2RXF4BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF4BITS;
sfr atomic volatile typeC2RXF4BITS C2RXF4bits absolute 0xBF881180;
sfr volatile typeC2RXF4BITS C2RXF4CLRbits absolute 0xBF881184;
sfr volatile typeC2RXF4BITS C2RXF4SETbits absolute 0xBF881188;
sfr volatile typeC2RXF4BITS C2RXF4INVbits absolute 0xBF88118C;

typedef struct tagC2RXF5BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF5BITS;
sfr atomic volatile typeC2RXF5BITS C2RXF5bits absolute 0xBF881190;
sfr volatile typeC2RXF5BITS C2RXF5CLRbits absolute 0xBF881194;
sfr volatile typeC2RXF5BITS C2RXF5SETbits absolute 0xBF881198;
sfr volatile typeC2RXF5BITS C2RXF5INVbits absolute 0xBF88119C;

typedef struct tagC2RXF6BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF6BITS;
sfr atomic volatile typeC2RXF6BITS C2RXF6bits absolute 0xBF8811A0;
sfr volatile typeC2RXF6BITS C2RXF6CLRbits absolute 0xBF8811A4;
sfr volatile typeC2RXF6BITS C2RXF6SETbits absolute 0xBF8811A8;
sfr volatile typeC2RXF6BITS C2RXF6INVbits absolute 0xBF8811AC;

typedef struct tagC2RXF7BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF7BITS;
sfr atomic volatile typeC2RXF7BITS C2RXF7bits absolute 0xBF8811B0;
sfr volatile typeC2RXF7BITS C2RXF7CLRbits absolute 0xBF8811B4;
sfr volatile typeC2RXF7BITS C2RXF7SETbits absolute 0xBF8811B8;
sfr volatile typeC2RXF7BITS C2RXF7INVbits absolute 0xBF8811BC;

typedef struct tagC2RXF8BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF8BITS;
sfr atomic volatile typeC2RXF8BITS C2RXF8bits absolute 0xBF8811C0;
sfr volatile typeC2RXF8BITS C2RXF8CLRbits absolute 0xBF8811C4;
sfr volatile typeC2RXF8BITS C2RXF8SETbits absolute 0xBF8811C8;
sfr volatile typeC2RXF8BITS C2RXF8INVbits absolute 0xBF8811CC;

typedef struct tagC2RXF9BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF9BITS;
sfr atomic volatile typeC2RXF9BITS C2RXF9bits absolute 0xBF8811D0;
sfr volatile typeC2RXF9BITS C2RXF9CLRbits absolute 0xBF8811D4;
sfr volatile typeC2RXF9BITS C2RXF9SETbits absolute 0xBF8811D8;
sfr volatile typeC2RXF9BITS C2RXF9INVbits absolute 0xBF8811DC;

typedef struct tagC2RXF10BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF10BITS;
sfr atomic volatile typeC2RXF10BITS C2RXF10bits absolute 0xBF8811E0;
sfr volatile typeC2RXF10BITS C2RXF10CLRbits absolute 0xBF8811E4;
sfr volatile typeC2RXF10BITS C2RXF10SETbits absolute 0xBF8811E8;
sfr volatile typeC2RXF10BITS C2RXF10INVbits absolute 0xBF8811EC;

typedef struct tagC2RXF11BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF11BITS;
sfr atomic volatile typeC2RXF11BITS C2RXF11bits absolute 0xBF8811F0;
sfr volatile typeC2RXF11BITS C2RXF11CLRbits absolute 0xBF8811F4;
sfr volatile typeC2RXF11BITS C2RXF11SETbits absolute 0xBF8811F8;
sfr volatile typeC2RXF11BITS C2RXF11INVbits absolute 0xBF8811FC;

typedef struct tagC2RXF12BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF12BITS;
sfr atomic volatile typeC2RXF12BITS C2RXF12bits absolute 0xBF881200;
sfr volatile typeC2RXF12BITS C2RXF12CLRbits absolute 0xBF881204;
sfr volatile typeC2RXF12BITS C2RXF12SETbits absolute 0xBF881208;
sfr volatile typeC2RXF12BITS C2RXF12INVbits absolute 0xBF88120C;

typedef struct tagC2RXF13BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF13BITS;
sfr atomic volatile typeC2RXF13BITS C2RXF13bits absolute 0xBF881210;
sfr volatile typeC2RXF13BITS C2RXF13CLRbits absolute 0xBF881214;
sfr volatile typeC2RXF13BITS C2RXF13SETbits absolute 0xBF881218;
sfr volatile typeC2RXF13BITS C2RXF13INVbits absolute 0xBF88121C;

typedef struct tagC2RXF14BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF14BITS;
sfr atomic volatile typeC2RXF14BITS C2RXF14bits absolute 0xBF881220;
sfr volatile typeC2RXF14BITS C2RXF14CLRbits absolute 0xBF881224;
sfr volatile typeC2RXF14BITS C2RXF14SETbits absolute 0xBF881228;
sfr volatile typeC2RXF14BITS C2RXF14INVbits absolute 0xBF88122C;

typedef struct tagC2RXF15BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF15BITS;
sfr atomic volatile typeC2RXF15BITS C2RXF15bits absolute 0xBF881230;
sfr volatile typeC2RXF15BITS C2RXF15CLRbits absolute 0xBF881234;
sfr volatile typeC2RXF15BITS C2RXF15SETbits absolute 0xBF881238;
sfr volatile typeC2RXF15BITS C2RXF15INVbits absolute 0xBF88123C;

typedef struct tagC2RXF16BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF16BITS;
sfr atomic volatile typeC2RXF16BITS C2RXF16bits absolute 0xBF881240;
sfr volatile typeC2RXF16BITS C2RXF16CLRbits absolute 0xBF881244;
sfr volatile typeC2RXF16BITS C2RXF16SETbits absolute 0xBF881248;
sfr volatile typeC2RXF16BITS C2RXF16INVbits absolute 0xBF88124C;

typedef struct tagC2RXF17BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF17BITS;
sfr atomic volatile typeC2RXF17BITS C2RXF17bits absolute 0xBF881250;
sfr volatile typeC2RXF17BITS C2RXF17CLRbits absolute 0xBF881254;
sfr volatile typeC2RXF17BITS C2RXF17SETbits absolute 0xBF881258;
sfr volatile typeC2RXF17BITS C2RXF17INVbits absolute 0xBF88125C;

typedef struct tagC2RXF18BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF18BITS;
sfr atomic volatile typeC2RXF18BITS C2RXF18bits absolute 0xBF881260;
sfr volatile typeC2RXF18BITS C2RXF18CLRbits absolute 0xBF881264;
sfr volatile typeC2RXF18BITS C2RXF18SETbits absolute 0xBF881268;
sfr volatile typeC2RXF18BITS C2RXF18INVbits absolute 0xBF88126C;

typedef struct tagC2RXF19BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF19BITS;
sfr atomic volatile typeC2RXF19BITS C2RXF19bits absolute 0xBF881270;
sfr volatile typeC2RXF19BITS C2RXF19CLRbits absolute 0xBF881274;
sfr volatile typeC2RXF19BITS C2RXF19SETbits absolute 0xBF881278;
sfr volatile typeC2RXF19BITS C2RXF19INVbits absolute 0xBF88127C;

typedef struct tagC2RXF20BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF20BITS;
sfr atomic volatile typeC2RXF20BITS C2RXF20bits absolute 0xBF881280;
sfr volatile typeC2RXF20BITS C2RXF20CLRbits absolute 0xBF881284;
sfr volatile typeC2RXF20BITS C2RXF20SETbits absolute 0xBF881288;
sfr volatile typeC2RXF20BITS C2RXF20INVbits absolute 0xBF88128C;

typedef struct tagC2RXF21BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF21BITS;
sfr atomic volatile typeC2RXF21BITS C2RXF21bits absolute 0xBF881290;
sfr volatile typeC2RXF21BITS C2RXF21CLRbits absolute 0xBF881294;
sfr volatile typeC2RXF21BITS C2RXF21SETbits absolute 0xBF881298;
sfr volatile typeC2RXF21BITS C2RXF21INVbits absolute 0xBF88129C;

typedef struct tagC2RXF22BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF22BITS;
sfr atomic volatile typeC2RXF22BITS C2RXF22bits absolute 0xBF8812A0;
sfr volatile typeC2RXF22BITS C2RXF22CLRbits absolute 0xBF8812A4;
sfr volatile typeC2RXF22BITS C2RXF22SETbits absolute 0xBF8812A8;
sfr volatile typeC2RXF22BITS C2RXF22INVbits absolute 0xBF8812AC;

typedef struct tagC2RXF23BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF23BITS;
sfr atomic volatile typeC2RXF23BITS C2RXF23bits absolute 0xBF8812B0;
sfr volatile typeC2RXF23BITS C2RXF23CLRbits absolute 0xBF8812B4;
sfr volatile typeC2RXF23BITS C2RXF23SETbits absolute 0xBF8812B8;
sfr volatile typeC2RXF23BITS C2RXF23INVbits absolute 0xBF8812BC;

typedef struct tagC2RXF24BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF24BITS;
sfr atomic volatile typeC2RXF24BITS C2RXF24bits absolute 0xBF8812C0;
sfr volatile typeC2RXF24BITS C2RXF24CLRbits absolute 0xBF8812C4;
sfr volatile typeC2RXF24BITS C2RXF24SETbits absolute 0xBF8812C8;
sfr volatile typeC2RXF24BITS C2RXF24INVbits absolute 0xBF8812CC;

typedef struct tagC2RXF25BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF25BITS;
sfr atomic volatile typeC2RXF25BITS C2RXF25bits absolute 0xBF8812D0;
sfr volatile typeC2RXF25BITS C2RXF25CLRbits absolute 0xBF8812D4;
sfr volatile typeC2RXF25BITS C2RXF25SETbits absolute 0xBF8812D8;
sfr volatile typeC2RXF25BITS C2RXF25INVbits absolute 0xBF8812DC;

typedef struct tagC2RXF26BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF26BITS;
sfr atomic volatile typeC2RXF26BITS C2RXF26bits absolute 0xBF8812E0;
sfr volatile typeC2RXF26BITS C2RXF26CLRbits absolute 0xBF8812E4;
sfr volatile typeC2RXF26BITS C2RXF26SETbits absolute 0xBF8812E8;
sfr volatile typeC2RXF26BITS C2RXF26INVbits absolute 0xBF8812EC;

typedef struct tagC2RXF27BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF27BITS;
sfr atomic volatile typeC2RXF27BITS C2RXF27bits absolute 0xBF8812F0;
sfr volatile typeC2RXF27BITS C2RXF27CLRbits absolute 0xBF8812F4;
sfr volatile typeC2RXF27BITS C2RXF27SETbits absolute 0xBF8812F8;
sfr volatile typeC2RXF27BITS C2RXF27INVbits absolute 0xBF8812FC;

typedef struct tagC2RXF28BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF28BITS;
sfr atomic volatile typeC2RXF28BITS C2RXF28bits absolute 0xBF881300;
sfr volatile typeC2RXF28BITS C2RXF28CLRbits absolute 0xBF881304;
sfr volatile typeC2RXF28BITS C2RXF28SETbits absolute 0xBF881308;
sfr volatile typeC2RXF28BITS C2RXF28INVbits absolute 0xBF88130C;

typedef struct tagC2RXF29BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF29BITS;
sfr atomic volatile typeC2RXF29BITS C2RXF29bits absolute 0xBF881310;
sfr volatile typeC2RXF29BITS C2RXF29CLRbits absolute 0xBF881314;
sfr volatile typeC2RXF29BITS C2RXF29SETbits absolute 0xBF881318;
sfr volatile typeC2RXF29BITS C2RXF29INVbits absolute 0xBF88131C;

typedef struct tagC2RXF30BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF30BITS;
sfr atomic volatile typeC2RXF30BITS C2RXF30bits absolute 0xBF881320;
sfr volatile typeC2RXF30BITS C2RXF30CLRbits absolute 0xBF881324;
sfr volatile typeC2RXF30BITS C2RXF30SETbits absolute 0xBF881328;
sfr volatile typeC2RXF30BITS C2RXF30INVbits absolute 0xBF88132C;

typedef struct tagC2RXF31BITS {
union {
  struct {
    unsigned EID:18;
    unsigned :1;
    unsigned EXID:1;
    unsigned :1;
    unsigned SID:11;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2RXF31BITS;
sfr atomic volatile typeC2RXF31BITS C2RXF31bits absolute 0xBF881330;
sfr volatile typeC2RXF31BITS C2RXF31CLRbits absolute 0xBF881334;
sfr volatile typeC2RXF31BITS C2RXF31SETbits absolute 0xBF881338;
sfr volatile typeC2RXF31BITS C2RXF31INVbits absolute 0xBF88133C;
sfr atomic volatile typeC2RXF31BITS C2FIFOBAbits absolute 0xBF881340;
sfr volatile typeC2RXF31BITS C2FIFOBACLRbits absolute 0xBF881344;
sfr volatile typeC2RXF31BITS C2FIFOBASETbits absolute 0xBF881348;
sfr volatile typeC2RXF31BITS C2FIFOBAINVbits absolute 0xBF88134C;

typedef struct tagC2FIFOCON0BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON0BITS;
sfr atomic volatile typeC2FIFOCON0BITS C2FIFOCON0bits absolute 0xBF881350;
sfr volatile typeC2FIFOCON0BITS C2FIFOCON0CLRbits absolute 0xBF881354;
sfr volatile typeC2FIFOCON0BITS C2FIFOCON0SETbits absolute 0xBF881358;
sfr volatile typeC2FIFOCON0BITS C2FIFOCON0INVbits absolute 0xBF88135C;

typedef struct tagC2FIFOINT0BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT0BITS;
sfr atomic volatile typeC2FIFOINT0BITS C2FIFOINT0bits absolute 0xBF881360;
sfr volatile typeC2FIFOINT0BITS C2FIFOINT0CLRbits absolute 0xBF881364;
sfr volatile typeC2FIFOINT0BITS C2FIFOINT0SETbits absolute 0xBF881368;
sfr volatile typeC2FIFOINT0BITS C2FIFOINT0INVbits absolute 0xBF88136C;
sfr atomic volatile typeC2FIFOINT0BITS C2FIFOUA0bits absolute 0xBF881370;
sfr volatile typeC2FIFOINT0BITS C2FIFOUA0CLRbits absolute 0xBF881374;
sfr volatile typeC2FIFOINT0BITS C2FIFOUA0SETbits absolute 0xBF881378;
sfr volatile typeC2FIFOINT0BITS C2FIFOUA0INVbits absolute 0xBF88137C;

typedef struct tagC2FIFOCI0BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI0BITS;
sfr atomic volatile typeC2FIFOCI0BITS C2FIFOCI0bits absolute 0xBF881380;
sfr volatile typeC2FIFOCI0BITS C2FIFOCI0CLRbits absolute 0xBF881384;
sfr volatile typeC2FIFOCI0BITS C2FIFOCI0SETbits absolute 0xBF881388;
sfr volatile typeC2FIFOCI0BITS C2FIFOCI0INVbits absolute 0xBF88138C;

typedef struct tagC2FIFOCON1BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON1BITS;
sfr atomic volatile typeC2FIFOCON1BITS C2FIFOCON1bits absolute 0xBF881390;
sfr volatile typeC2FIFOCON1BITS C2FIFOCON1CLRbits absolute 0xBF881394;
sfr volatile typeC2FIFOCON1BITS C2FIFOCON1SETbits absolute 0xBF881398;
sfr volatile typeC2FIFOCON1BITS C2FIFOCON1INVbits absolute 0xBF88139C;

typedef struct tagC2FIFOINT1BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT1BITS;
sfr atomic volatile typeC2FIFOINT1BITS C2FIFOINT1bits absolute 0xBF8813A0;
sfr volatile typeC2FIFOINT1BITS C2FIFOINT1CLRbits absolute 0xBF8813A4;
sfr volatile typeC2FIFOINT1BITS C2FIFOINT1SETbits absolute 0xBF8813A8;
sfr volatile typeC2FIFOINT1BITS C2FIFOINT1INVbits absolute 0xBF8813AC;
sfr atomic volatile typeC2FIFOINT1BITS C2FIFOUA1bits absolute 0xBF8813B0;
sfr volatile typeC2FIFOINT1BITS C2FIFOUA1CLRbits absolute 0xBF8813B4;
sfr volatile typeC2FIFOINT1BITS C2FIFOUA1SETbits absolute 0xBF8813B8;
sfr volatile typeC2FIFOINT1BITS C2FIFOUA1INVbits absolute 0xBF8813BC;

typedef struct tagC2FIFOCI1BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI1BITS;
sfr atomic volatile typeC2FIFOCI1BITS C2FIFOCI1bits absolute 0xBF8813C0;
sfr volatile typeC2FIFOCI1BITS C2FIFOCI1CLRbits absolute 0xBF8813C4;
sfr volatile typeC2FIFOCI1BITS C2FIFOCI1SETbits absolute 0xBF8813C8;
sfr volatile typeC2FIFOCI1BITS C2FIFOCI1INVbits absolute 0xBF8813CC;

typedef struct tagC2FIFOCON2BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON2BITS;
sfr atomic volatile typeC2FIFOCON2BITS C2FIFOCON2bits absolute 0xBF8813D0;
sfr volatile typeC2FIFOCON2BITS C2FIFOCON2CLRbits absolute 0xBF8813D4;
sfr volatile typeC2FIFOCON2BITS C2FIFOCON2SETbits absolute 0xBF8813D8;
sfr volatile typeC2FIFOCON2BITS C2FIFOCON2INVbits absolute 0xBF8813DC;

typedef struct tagC2FIFOINT2BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT2BITS;
sfr atomic volatile typeC2FIFOINT2BITS C2FIFOINT2bits absolute 0xBF8813E0;
sfr volatile typeC2FIFOINT2BITS C2FIFOINT2CLRbits absolute 0xBF8813E4;
sfr volatile typeC2FIFOINT2BITS C2FIFOINT2SETbits absolute 0xBF8813E8;
sfr volatile typeC2FIFOINT2BITS C2FIFOINT2INVbits absolute 0xBF8813EC;
sfr atomic volatile typeC2FIFOINT2BITS C2FIFOUA2bits absolute 0xBF8813F0;
sfr volatile typeC2FIFOINT2BITS C2FIFOUA2CLRbits absolute 0xBF8813F4;
sfr volatile typeC2FIFOINT2BITS C2FIFOUA2SETbits absolute 0xBF8813F8;
sfr volatile typeC2FIFOINT2BITS C2FIFOUA2INVbits absolute 0xBF8813FC;

typedef struct tagC2FIFOCI2BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI2BITS;
sfr atomic volatile typeC2FIFOCI2BITS C2FIFOCI2bits absolute 0xBF881400;
sfr volatile typeC2FIFOCI2BITS C2FIFOCI2CLRbits absolute 0xBF881404;
sfr volatile typeC2FIFOCI2BITS C2FIFOCI2SETbits absolute 0xBF881408;
sfr volatile typeC2FIFOCI2BITS C2FIFOCI2INVbits absolute 0xBF88140C;

typedef struct tagC2FIFOCON3BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON3BITS;
sfr atomic volatile typeC2FIFOCON3BITS C2FIFOCON3bits absolute 0xBF881410;
sfr volatile typeC2FIFOCON3BITS C2FIFOCON3CLRbits absolute 0xBF881414;
sfr volatile typeC2FIFOCON3BITS C2FIFOCON3SETbits absolute 0xBF881418;
sfr volatile typeC2FIFOCON3BITS C2FIFOCON3INVbits absolute 0xBF88141C;

typedef struct tagC2FIFOINT3BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT3BITS;
sfr atomic volatile typeC2FIFOINT3BITS C2FIFOINT3bits absolute 0xBF881420;
sfr volatile typeC2FIFOINT3BITS C2FIFOINT3CLRbits absolute 0xBF881424;
sfr volatile typeC2FIFOINT3BITS C2FIFOINT3SETbits absolute 0xBF881428;
sfr volatile typeC2FIFOINT3BITS C2FIFOINT3INVbits absolute 0xBF88142C;
sfr atomic volatile typeC2FIFOINT3BITS C2FIFOUA3bits absolute 0xBF881430;
sfr volatile typeC2FIFOINT3BITS C2FIFOUA3CLRbits absolute 0xBF881434;
sfr volatile typeC2FIFOINT3BITS C2FIFOUA3SETbits absolute 0xBF881438;
sfr volatile typeC2FIFOINT3BITS C2FIFOUA3INVbits absolute 0xBF88143C;

typedef struct tagC2FIFOCI3BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI3BITS;
sfr atomic volatile typeC2FIFOCI3BITS C2FIFOCI3bits absolute 0xBF881440;
sfr volatile typeC2FIFOCI3BITS C2FIFOCI3CLRbits absolute 0xBF881444;
sfr volatile typeC2FIFOCI3BITS C2FIFOCI3SETbits absolute 0xBF881448;
sfr volatile typeC2FIFOCI3BITS C2FIFOCI3INVbits absolute 0xBF88144C;

typedef struct tagC2FIFOCON4BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON4BITS;
sfr atomic volatile typeC2FIFOCON4BITS C2FIFOCON4bits absolute 0xBF881450;
sfr volatile typeC2FIFOCON4BITS C2FIFOCON4CLRbits absolute 0xBF881454;
sfr volatile typeC2FIFOCON4BITS C2FIFOCON4SETbits absolute 0xBF881458;
sfr volatile typeC2FIFOCON4BITS C2FIFOCON4INVbits absolute 0xBF88145C;

typedef struct tagC2FIFOINT4BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT4BITS;
sfr atomic volatile typeC2FIFOINT4BITS C2FIFOINT4bits absolute 0xBF881460;
sfr volatile typeC2FIFOINT4BITS C2FIFOINT4CLRbits absolute 0xBF881464;
sfr volatile typeC2FIFOINT4BITS C2FIFOINT4SETbits absolute 0xBF881468;
sfr volatile typeC2FIFOINT4BITS C2FIFOINT4INVbits absolute 0xBF88146C;
sfr atomic volatile typeC2FIFOINT4BITS C2FIFOUA4bits absolute 0xBF881470;
sfr volatile typeC2FIFOINT4BITS C2FIFOUA4CLRbits absolute 0xBF881474;
sfr volatile typeC2FIFOINT4BITS C2FIFOUA4SETbits absolute 0xBF881478;
sfr volatile typeC2FIFOINT4BITS C2FIFOUA4INVbits absolute 0xBF88147C;

typedef struct tagC2FIFOCI4BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI4BITS;
sfr atomic volatile typeC2FIFOCI4BITS C2FIFOCI4bits absolute 0xBF881480;
sfr volatile typeC2FIFOCI4BITS C2FIFOCI4CLRbits absolute 0xBF881484;
sfr volatile typeC2FIFOCI4BITS C2FIFOCI4SETbits absolute 0xBF881488;
sfr volatile typeC2FIFOCI4BITS C2FIFOCI4INVbits absolute 0xBF88148C;

typedef struct tagC2FIFOCON5BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON5BITS;
sfr atomic volatile typeC2FIFOCON5BITS C2FIFOCON5bits absolute 0xBF881490;
sfr volatile typeC2FIFOCON5BITS C2FIFOCON5CLRbits absolute 0xBF881494;
sfr volatile typeC2FIFOCON5BITS C2FIFOCON5SETbits absolute 0xBF881498;
sfr volatile typeC2FIFOCON5BITS C2FIFOCON5INVbits absolute 0xBF88149C;

typedef struct tagC2FIFOINT5BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT5BITS;
sfr atomic volatile typeC2FIFOINT5BITS C2FIFOINT5bits absolute 0xBF8814A0;
sfr volatile typeC2FIFOINT5BITS C2FIFOINT5CLRbits absolute 0xBF8814A4;
sfr volatile typeC2FIFOINT5BITS C2FIFOINT5SETbits absolute 0xBF8814A8;
sfr volatile typeC2FIFOINT5BITS C2FIFOINT5INVbits absolute 0xBF8814AC;
sfr atomic volatile typeC2FIFOINT5BITS C2FIFOUA5bits absolute 0xBF8814B0;
sfr volatile typeC2FIFOINT5BITS C2FIFOUA5CLRbits absolute 0xBF8814B4;
sfr volatile typeC2FIFOINT5BITS C2FIFOUA5SETbits absolute 0xBF8814B8;
sfr volatile typeC2FIFOINT5BITS C2FIFOUA5INVbits absolute 0xBF8814BC;

typedef struct tagC2FIFOCI5BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI5BITS;
sfr atomic volatile typeC2FIFOCI5BITS C2FIFOCI5bits absolute 0xBF8814C0;
sfr volatile typeC2FIFOCI5BITS C2FIFOCI5CLRbits absolute 0xBF8814C4;
sfr volatile typeC2FIFOCI5BITS C2FIFOCI5SETbits absolute 0xBF8814C8;
sfr volatile typeC2FIFOCI5BITS C2FIFOCI5INVbits absolute 0xBF8814CC;

typedef struct tagC2FIFOCON6BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON6BITS;
sfr atomic volatile typeC2FIFOCON6BITS C2FIFOCON6bits absolute 0xBF8814D0;
sfr volatile typeC2FIFOCON6BITS C2FIFOCON6CLRbits absolute 0xBF8814D4;
sfr volatile typeC2FIFOCON6BITS C2FIFOCON6SETbits absolute 0xBF8814D8;
sfr volatile typeC2FIFOCON6BITS C2FIFOCON6INVbits absolute 0xBF8814DC;

typedef struct tagC2FIFOINT6BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT6BITS;
sfr atomic volatile typeC2FIFOINT6BITS C2FIFOINT6bits absolute 0xBF8814E0;
sfr volatile typeC2FIFOINT6BITS C2FIFOINT6CLRbits absolute 0xBF8814E4;
sfr volatile typeC2FIFOINT6BITS C2FIFOINT6SETbits absolute 0xBF8814E8;
sfr volatile typeC2FIFOINT6BITS C2FIFOINT6INVbits absolute 0xBF8814EC;
sfr atomic volatile typeC2FIFOINT6BITS C2FIFOUA6bits absolute 0xBF8814F0;
sfr volatile typeC2FIFOINT6BITS C2FIFOUA6CLRbits absolute 0xBF8814F4;
sfr volatile typeC2FIFOINT6BITS C2FIFOUA6SETbits absolute 0xBF8814F8;
sfr volatile typeC2FIFOINT6BITS C2FIFOUA6INVbits absolute 0xBF8814FC;

typedef struct tagC2FIFOCI6BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI6BITS;
sfr atomic volatile typeC2FIFOCI6BITS C2FIFOCI6bits absolute 0xBF881500;
sfr volatile typeC2FIFOCI6BITS C2FIFOCI6CLRbits absolute 0xBF881504;
sfr volatile typeC2FIFOCI6BITS C2FIFOCI6SETbits absolute 0xBF881508;
sfr volatile typeC2FIFOCI6BITS C2FIFOCI6INVbits absolute 0xBF88150C;

typedef struct tagC2FIFOCON7BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON7BITS;
sfr atomic volatile typeC2FIFOCON7BITS C2FIFOCON7bits absolute 0xBF881510;
sfr volatile typeC2FIFOCON7BITS C2FIFOCON7CLRbits absolute 0xBF881514;
sfr volatile typeC2FIFOCON7BITS C2FIFOCON7SETbits absolute 0xBF881518;
sfr volatile typeC2FIFOCON7BITS C2FIFOCON7INVbits absolute 0xBF88151C;

typedef struct tagC2FIFOINT7BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT7BITS;
sfr atomic volatile typeC2FIFOINT7BITS C2FIFOINT7bits absolute 0xBF881520;
sfr volatile typeC2FIFOINT7BITS C2FIFOINT7CLRbits absolute 0xBF881524;
sfr volatile typeC2FIFOINT7BITS C2FIFOINT7SETbits absolute 0xBF881528;
sfr volatile typeC2FIFOINT7BITS C2FIFOINT7INVbits absolute 0xBF88152C;
sfr atomic volatile typeC2FIFOINT7BITS C2FIFOUA7bits absolute 0xBF881530;
sfr volatile typeC2FIFOINT7BITS C2FIFOUA7CLRbits absolute 0xBF881534;
sfr volatile typeC2FIFOINT7BITS C2FIFOUA7SETbits absolute 0xBF881538;
sfr volatile typeC2FIFOINT7BITS C2FIFOUA7INVbits absolute 0xBF88153C;

typedef struct tagC2FIFOCI7BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI7BITS;
sfr atomic volatile typeC2FIFOCI7BITS C2FIFOCI7bits absolute 0xBF881540;
sfr volatile typeC2FIFOCI7BITS C2FIFOCI7CLRbits absolute 0xBF881544;
sfr volatile typeC2FIFOCI7BITS C2FIFOCI7SETbits absolute 0xBF881548;
sfr volatile typeC2FIFOCI7BITS C2FIFOCI7INVbits absolute 0xBF88154C;

typedef struct tagC2FIFOCON8BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON8BITS;
sfr atomic volatile typeC2FIFOCON8BITS C2FIFOCON8bits absolute 0xBF881550;
sfr volatile typeC2FIFOCON8BITS C2FIFOCON8CLRbits absolute 0xBF881554;
sfr volatile typeC2FIFOCON8BITS C2FIFOCON8SETbits absolute 0xBF881558;
sfr volatile typeC2FIFOCON8BITS C2FIFOCON8INVbits absolute 0xBF88155C;

typedef struct tagC2FIFOINT8BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT8BITS;
sfr atomic volatile typeC2FIFOINT8BITS C2FIFOINT8bits absolute 0xBF881560;
sfr volatile typeC2FIFOINT8BITS C2FIFOINT8CLRbits absolute 0xBF881564;
sfr volatile typeC2FIFOINT8BITS C2FIFOINT8SETbits absolute 0xBF881568;
sfr volatile typeC2FIFOINT8BITS C2FIFOINT8INVbits absolute 0xBF88156C;
sfr atomic volatile typeC2FIFOINT8BITS C2FIFOUA8bits absolute 0xBF881570;
sfr volatile typeC2FIFOINT8BITS C2FIFOUA8CLRbits absolute 0xBF881574;
sfr volatile typeC2FIFOINT8BITS C2FIFOUA8SETbits absolute 0xBF881578;
sfr volatile typeC2FIFOINT8BITS C2FIFOUA8INVbits absolute 0xBF88157C;

typedef struct tagC2FIFOCI8BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI8BITS;
sfr atomic volatile typeC2FIFOCI8BITS C2FIFOCI8bits absolute 0xBF881580;
sfr volatile typeC2FIFOCI8BITS C2FIFOCI8CLRbits absolute 0xBF881584;
sfr volatile typeC2FIFOCI8BITS C2FIFOCI8SETbits absolute 0xBF881588;
sfr volatile typeC2FIFOCI8BITS C2FIFOCI8INVbits absolute 0xBF88158C;

typedef struct tagC2FIFOCON9BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON9BITS;
sfr atomic volatile typeC2FIFOCON9BITS C2FIFOCON9bits absolute 0xBF881590;
sfr volatile typeC2FIFOCON9BITS C2FIFOCON9CLRbits absolute 0xBF881594;
sfr volatile typeC2FIFOCON9BITS C2FIFOCON9SETbits absolute 0xBF881598;
sfr volatile typeC2FIFOCON9BITS C2FIFOCON9INVbits absolute 0xBF88159C;

typedef struct tagC2FIFOINT9BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT9BITS;
sfr atomic volatile typeC2FIFOINT9BITS C2FIFOINT9bits absolute 0xBF8815A0;
sfr volatile typeC2FIFOINT9BITS C2FIFOINT9CLRbits absolute 0xBF8815A4;
sfr volatile typeC2FIFOINT9BITS C2FIFOINT9SETbits absolute 0xBF8815A8;
sfr volatile typeC2FIFOINT9BITS C2FIFOINT9INVbits absolute 0xBF8815AC;
sfr atomic volatile typeC2FIFOINT9BITS C2FIFOUA9bits absolute 0xBF8815B0;
sfr volatile typeC2FIFOINT9BITS C2FIFOUA9CLRbits absolute 0xBF8815B4;
sfr volatile typeC2FIFOINT9BITS C2FIFOUA9SETbits absolute 0xBF8815B8;
sfr volatile typeC2FIFOINT9BITS C2FIFOUA9INVbits absolute 0xBF8815BC;

typedef struct tagC2FIFOCI9BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI9BITS;
sfr atomic volatile typeC2FIFOCI9BITS C2FIFOCI9bits absolute 0xBF8815C0;
sfr volatile typeC2FIFOCI9BITS C2FIFOCI9CLRbits absolute 0xBF8815C4;
sfr volatile typeC2FIFOCI9BITS C2FIFOCI9SETbits absolute 0xBF8815C8;
sfr volatile typeC2FIFOCI9BITS C2FIFOCI9INVbits absolute 0xBF8815CC;

typedef struct tagC2FIFOCON10BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON10BITS;
sfr atomic volatile typeC2FIFOCON10BITS C2FIFOCON10bits absolute 0xBF8815D0;
sfr volatile typeC2FIFOCON10BITS C2FIFOCON10CLRbits absolute 0xBF8815D4;
sfr volatile typeC2FIFOCON10BITS C2FIFOCON10SETbits absolute 0xBF8815D8;
sfr volatile typeC2FIFOCON10BITS C2FIFOCON10INVbits absolute 0xBF8815DC;

typedef struct tagC2FIFOINT10BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT10BITS;
sfr atomic volatile typeC2FIFOINT10BITS C2FIFOINT10bits absolute 0xBF8815E0;
sfr volatile typeC2FIFOINT10BITS C2FIFOINT10CLRbits absolute 0xBF8815E4;
sfr volatile typeC2FIFOINT10BITS C2FIFOINT10SETbits absolute 0xBF8815E8;
sfr volatile typeC2FIFOINT10BITS C2FIFOINT10INVbits absolute 0xBF8815EC;
sfr atomic volatile typeC2FIFOINT10BITS C2FIFOUA10bits absolute 0xBF8815F0;
sfr volatile typeC2FIFOINT10BITS C2FIFOUA10CLRbits absolute 0xBF8815F4;
sfr volatile typeC2FIFOINT10BITS C2FIFOUA10SETbits absolute 0xBF8815F8;
sfr volatile typeC2FIFOINT10BITS C2FIFOUA10INVbits absolute 0xBF8815FC;

typedef struct tagC2FIFOCI10BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI10BITS;
sfr atomic volatile typeC2FIFOCI10BITS C2FIFOCI10bits absolute 0xBF881600;
sfr volatile typeC2FIFOCI10BITS C2FIFOCI10CLRbits absolute 0xBF881604;
sfr volatile typeC2FIFOCI10BITS C2FIFOCI10SETbits absolute 0xBF881608;
sfr volatile typeC2FIFOCI10BITS C2FIFOCI10INVbits absolute 0xBF88160C;

typedef struct tagC2FIFOCON11BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON11BITS;
sfr atomic volatile typeC2FIFOCON11BITS C2FIFOCON11bits absolute 0xBF881610;
sfr volatile typeC2FIFOCON11BITS C2FIFOCON11CLRbits absolute 0xBF881614;
sfr volatile typeC2FIFOCON11BITS C2FIFOCON11SETbits absolute 0xBF881618;
sfr volatile typeC2FIFOCON11BITS C2FIFOCON11INVbits absolute 0xBF88161C;

typedef struct tagC2FIFOINT11BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT11BITS;
sfr atomic volatile typeC2FIFOINT11BITS C2FIFOINT11bits absolute 0xBF881620;
sfr volatile typeC2FIFOINT11BITS C2FIFOINT11CLRbits absolute 0xBF881624;
sfr volatile typeC2FIFOINT11BITS C2FIFOINT11SETbits absolute 0xBF881628;
sfr volatile typeC2FIFOINT11BITS C2FIFOINT11INVbits absolute 0xBF88162C;
sfr atomic volatile typeC2FIFOINT11BITS C2FIFOUA11bits absolute 0xBF881630;
sfr volatile typeC2FIFOINT11BITS C2FIFOUA11CLRbits absolute 0xBF881634;
sfr volatile typeC2FIFOINT11BITS C2FIFOUA11SETbits absolute 0xBF881638;
sfr volatile typeC2FIFOINT11BITS C2FIFOUA11INVbits absolute 0xBF88163C;

typedef struct tagC2FIFOCI11BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI11BITS;
sfr atomic volatile typeC2FIFOCI11BITS C2FIFOCI11bits absolute 0xBF881640;
sfr volatile typeC2FIFOCI11BITS C2FIFOCI11CLRbits absolute 0xBF881644;
sfr volatile typeC2FIFOCI11BITS C2FIFOCI11SETbits absolute 0xBF881648;
sfr volatile typeC2FIFOCI11BITS C2FIFOCI11INVbits absolute 0xBF88164C;

typedef struct tagC2FIFOCON12BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON12BITS;
sfr atomic volatile typeC2FIFOCON12BITS C2FIFOCON12bits absolute 0xBF881650;
sfr volatile typeC2FIFOCON12BITS C2FIFOCON12CLRbits absolute 0xBF881654;
sfr volatile typeC2FIFOCON12BITS C2FIFOCON12SETbits absolute 0xBF881658;
sfr volatile typeC2FIFOCON12BITS C2FIFOCON12INVbits absolute 0xBF88165C;

typedef struct tagC2FIFOINT12BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT12BITS;
sfr atomic volatile typeC2FIFOINT12BITS C2FIFOINT12bits absolute 0xBF881660;
sfr volatile typeC2FIFOINT12BITS C2FIFOINT12CLRbits absolute 0xBF881664;
sfr volatile typeC2FIFOINT12BITS C2FIFOINT12SETbits absolute 0xBF881668;
sfr volatile typeC2FIFOINT12BITS C2FIFOINT12INVbits absolute 0xBF88166C;
sfr atomic volatile typeC2FIFOINT12BITS C2FIFOUA12bits absolute 0xBF881670;
sfr volatile typeC2FIFOINT12BITS C2FIFOUA12CLRbits absolute 0xBF881674;
sfr volatile typeC2FIFOINT12BITS C2FIFOUA12SETbits absolute 0xBF881678;
sfr volatile typeC2FIFOINT12BITS C2FIFOUA12INVbits absolute 0xBF88167C;

typedef struct tagC2FIFOCI12BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI12BITS;
sfr atomic volatile typeC2FIFOCI12BITS C2FIFOCI12bits absolute 0xBF881680;
sfr volatile typeC2FIFOCI12BITS C2FIFOCI12CLRbits absolute 0xBF881684;
sfr volatile typeC2FIFOCI12BITS C2FIFOCI12SETbits absolute 0xBF881688;
sfr volatile typeC2FIFOCI12BITS C2FIFOCI12INVbits absolute 0xBF88168C;

typedef struct tagC2FIFOCON13BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON13BITS;
sfr atomic volatile typeC2FIFOCON13BITS C2FIFOCON13bits absolute 0xBF881690;
sfr volatile typeC2FIFOCON13BITS C2FIFOCON13CLRbits absolute 0xBF881694;
sfr volatile typeC2FIFOCON13BITS C2FIFOCON13SETbits absolute 0xBF881698;
sfr volatile typeC2FIFOCON13BITS C2FIFOCON13INVbits absolute 0xBF88169C;

typedef struct tagC2FIFOINT13BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT13BITS;
sfr atomic volatile typeC2FIFOINT13BITS C2FIFOINT13bits absolute 0xBF8816A0;
sfr volatile typeC2FIFOINT13BITS C2FIFOINT13CLRbits absolute 0xBF8816A4;
sfr volatile typeC2FIFOINT13BITS C2FIFOINT13SETbits absolute 0xBF8816A8;
sfr volatile typeC2FIFOINT13BITS C2FIFOINT13INVbits absolute 0xBF8816AC;
sfr atomic volatile typeC2FIFOINT13BITS C2FIFOUA13bits absolute 0xBF8816B0;
sfr volatile typeC2FIFOINT13BITS C2FIFOUA13CLRbits absolute 0xBF8816B4;
sfr volatile typeC2FIFOINT13BITS C2FIFOUA13SETbits absolute 0xBF8816B8;
sfr volatile typeC2FIFOINT13BITS C2FIFOUA13INVbits absolute 0xBF8816BC;

typedef struct tagC2FIFOCI13BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI13BITS;
sfr atomic volatile typeC2FIFOCI13BITS C2FIFOCI13bits absolute 0xBF8816C0;
sfr volatile typeC2FIFOCI13BITS C2FIFOCI13CLRbits absolute 0xBF8816C4;
sfr volatile typeC2FIFOCI13BITS C2FIFOCI13SETbits absolute 0xBF8816C8;
sfr volatile typeC2FIFOCI13BITS C2FIFOCI13INVbits absolute 0xBF8816CC;

typedef struct tagC2FIFOCON14BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON14BITS;
sfr atomic volatile typeC2FIFOCON14BITS C2FIFOCON14bits absolute 0xBF8816D0;
sfr volatile typeC2FIFOCON14BITS C2FIFOCON14CLRbits absolute 0xBF8816D4;
sfr volatile typeC2FIFOCON14BITS C2FIFOCON14SETbits absolute 0xBF8816D8;
sfr volatile typeC2FIFOCON14BITS C2FIFOCON14INVbits absolute 0xBF8816DC;

typedef struct tagC2FIFOINT14BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT14BITS;
sfr atomic volatile typeC2FIFOINT14BITS C2FIFOINT14bits absolute 0xBF8816E0;
sfr volatile typeC2FIFOINT14BITS C2FIFOINT14CLRbits absolute 0xBF8816E4;
sfr volatile typeC2FIFOINT14BITS C2FIFOINT14SETbits absolute 0xBF8816E8;
sfr volatile typeC2FIFOINT14BITS C2FIFOINT14INVbits absolute 0xBF8816EC;
sfr atomic volatile typeC2FIFOINT14BITS C2FIFOUA14bits absolute 0xBF8816F0;
sfr volatile typeC2FIFOINT14BITS C2FIFOUA14CLRbits absolute 0xBF8816F4;
sfr volatile typeC2FIFOINT14BITS C2FIFOUA14SETbits absolute 0xBF8816F8;
sfr volatile typeC2FIFOINT14BITS C2FIFOUA14INVbits absolute 0xBF8816FC;

typedef struct tagC2FIFOCI14BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI14BITS;
sfr atomic volatile typeC2FIFOCI14BITS C2FIFOCI14bits absolute 0xBF881700;
sfr volatile typeC2FIFOCI14BITS C2FIFOCI14CLRbits absolute 0xBF881704;
sfr volatile typeC2FIFOCI14BITS C2FIFOCI14SETbits absolute 0xBF881708;
sfr volatile typeC2FIFOCI14BITS C2FIFOCI14INVbits absolute 0xBF88170C;

typedef struct tagC2FIFOCON15BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON15BITS;
sfr atomic volatile typeC2FIFOCON15BITS C2FIFOCON15bits absolute 0xBF881710;
sfr volatile typeC2FIFOCON15BITS C2FIFOCON15CLRbits absolute 0xBF881714;
sfr volatile typeC2FIFOCON15BITS C2FIFOCON15SETbits absolute 0xBF881718;
sfr volatile typeC2FIFOCON15BITS C2FIFOCON15INVbits absolute 0xBF88171C;

typedef struct tagC2FIFOINT15BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT15BITS;
sfr atomic volatile typeC2FIFOINT15BITS C2FIFOINT15bits absolute 0xBF881720;
sfr volatile typeC2FIFOINT15BITS C2FIFOINT15CLRbits absolute 0xBF881724;
sfr volatile typeC2FIFOINT15BITS C2FIFOINT15SETbits absolute 0xBF881728;
sfr volatile typeC2FIFOINT15BITS C2FIFOINT15INVbits absolute 0xBF88172C;
sfr atomic volatile typeC2FIFOINT15BITS C2FIFOUA15bits absolute 0xBF881730;
sfr volatile typeC2FIFOINT15BITS C2FIFOUA15CLRbits absolute 0xBF881734;
sfr volatile typeC2FIFOINT15BITS C2FIFOUA15SETbits absolute 0xBF881738;
sfr volatile typeC2FIFOINT15BITS C2FIFOUA15INVbits absolute 0xBF88173C;

typedef struct tagC2FIFOCI15BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI15BITS;
sfr atomic volatile typeC2FIFOCI15BITS C2FIFOCI15bits absolute 0xBF881740;
sfr volatile typeC2FIFOCI15BITS C2FIFOCI15CLRbits absolute 0xBF881744;
sfr volatile typeC2FIFOCI15BITS C2FIFOCI15SETbits absolute 0xBF881748;
sfr volatile typeC2FIFOCI15BITS C2FIFOCI15INVbits absolute 0xBF88174C;

typedef struct tagC2FIFOCON16BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON16BITS;
sfr atomic volatile typeC2FIFOCON16BITS C2FIFOCON16bits absolute 0xBF881750;
sfr volatile typeC2FIFOCON16BITS C2FIFOCON16CLRbits absolute 0xBF881754;
sfr volatile typeC2FIFOCON16BITS C2FIFOCON16SETbits absolute 0xBF881758;
sfr volatile typeC2FIFOCON16BITS C2FIFOCON16INVbits absolute 0xBF88175C;

typedef struct tagC2FIFOINT16BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT16BITS;
sfr atomic volatile typeC2FIFOINT16BITS C2FIFOINT16bits absolute 0xBF881760;
sfr volatile typeC2FIFOINT16BITS C2FIFOINT16CLRbits absolute 0xBF881764;
sfr volatile typeC2FIFOINT16BITS C2FIFOINT16SETbits absolute 0xBF881768;
sfr volatile typeC2FIFOINT16BITS C2FIFOINT16INVbits absolute 0xBF88176C;
sfr atomic volatile typeC2FIFOINT16BITS C2FIFOUA16bits absolute 0xBF881770;
sfr volatile typeC2FIFOINT16BITS C2FIFOUA16CLRbits absolute 0xBF881774;
sfr volatile typeC2FIFOINT16BITS C2FIFOUA16SETbits absolute 0xBF881778;
sfr volatile typeC2FIFOINT16BITS C2FIFOUA16INVbits absolute 0xBF88177C;

typedef struct tagC2FIFOCI16BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI16BITS;
sfr atomic volatile typeC2FIFOCI16BITS C2FIFOCI16bits absolute 0xBF881780;
sfr volatile typeC2FIFOCI16BITS C2FIFOCI16CLRbits absolute 0xBF881784;
sfr volatile typeC2FIFOCI16BITS C2FIFOCI16SETbits absolute 0xBF881788;
sfr volatile typeC2FIFOCI16BITS C2FIFOCI16INVbits absolute 0xBF88178C;

typedef struct tagC2FIFOCON17BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON17BITS;
sfr atomic volatile typeC2FIFOCON17BITS C2FIFOCON17bits absolute 0xBF881790;
sfr volatile typeC2FIFOCON17BITS C2FIFOCON17CLRbits absolute 0xBF881794;
sfr volatile typeC2FIFOCON17BITS C2FIFOCON17SETbits absolute 0xBF881798;
sfr volatile typeC2FIFOCON17BITS C2FIFOCON17INVbits absolute 0xBF88179C;

typedef struct tagC2FIFOINT17BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT17BITS;
sfr atomic volatile typeC2FIFOINT17BITS C2FIFOINT17bits absolute 0xBF8817A0;
sfr volatile typeC2FIFOINT17BITS C2FIFOINT17CLRbits absolute 0xBF8817A4;
sfr volatile typeC2FIFOINT17BITS C2FIFOINT17SETbits absolute 0xBF8817A8;
sfr volatile typeC2FIFOINT17BITS C2FIFOINT17INVbits absolute 0xBF8817AC;
sfr atomic volatile typeC2FIFOINT17BITS C2FIFOUA17bits absolute 0xBF8817B0;
sfr volatile typeC2FIFOINT17BITS C2FIFOUA17CLRbits absolute 0xBF8817B4;
sfr volatile typeC2FIFOINT17BITS C2FIFOUA17SETbits absolute 0xBF8817B8;
sfr volatile typeC2FIFOINT17BITS C2FIFOUA17INVbits absolute 0xBF8817BC;

typedef struct tagC2FIFOCI17BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI17BITS;
sfr atomic volatile typeC2FIFOCI17BITS C2FIFOCI17bits absolute 0xBF8817C0;
sfr volatile typeC2FIFOCI17BITS C2FIFOCI17CLRbits absolute 0xBF8817C4;
sfr volatile typeC2FIFOCI17BITS C2FIFOCI17SETbits absolute 0xBF8817C8;
sfr volatile typeC2FIFOCI17BITS C2FIFOCI17INVbits absolute 0xBF8817CC;

typedef struct tagC2FIFOCON18BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON18BITS;
sfr atomic volatile typeC2FIFOCON18BITS C2FIFOCON18bits absolute 0xBF8817D0;
sfr volatile typeC2FIFOCON18BITS C2FIFOCON18CLRbits absolute 0xBF8817D4;
sfr volatile typeC2FIFOCON18BITS C2FIFOCON18SETbits absolute 0xBF8817D8;
sfr volatile typeC2FIFOCON18BITS C2FIFOCON18INVbits absolute 0xBF8817DC;

typedef struct tagC2FIFOINT18BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT18BITS;
sfr atomic volatile typeC2FIFOINT18BITS C2FIFOINT18bits absolute 0xBF8817E0;
sfr volatile typeC2FIFOINT18BITS C2FIFOINT18CLRbits absolute 0xBF8817E4;
sfr volatile typeC2FIFOINT18BITS C2FIFOINT18SETbits absolute 0xBF8817E8;
sfr volatile typeC2FIFOINT18BITS C2FIFOINT18INVbits absolute 0xBF8817EC;
sfr atomic volatile typeC2FIFOINT18BITS C2FIFOUA18bits absolute 0xBF8817F0;
sfr volatile typeC2FIFOINT18BITS C2FIFOUA18CLRbits absolute 0xBF8817F4;
sfr volatile typeC2FIFOINT18BITS C2FIFOUA18SETbits absolute 0xBF8817F8;
sfr volatile typeC2FIFOINT18BITS C2FIFOUA18INVbits absolute 0xBF8817FC;

typedef struct tagC2FIFOCI18BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI18BITS;
sfr atomic volatile typeC2FIFOCI18BITS C2FIFOCI18bits absolute 0xBF881800;
sfr volatile typeC2FIFOCI18BITS C2FIFOCI18CLRbits absolute 0xBF881804;
sfr volatile typeC2FIFOCI18BITS C2FIFOCI18SETbits absolute 0xBF881808;
sfr volatile typeC2FIFOCI18BITS C2FIFOCI18INVbits absolute 0xBF88180C;

typedef struct tagC2FIFOCON19BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON19BITS;
sfr atomic volatile typeC2FIFOCON19BITS C2FIFOCON19bits absolute 0xBF881810;
sfr volatile typeC2FIFOCON19BITS C2FIFOCON19CLRbits absolute 0xBF881814;
sfr volatile typeC2FIFOCON19BITS C2FIFOCON19SETbits absolute 0xBF881818;
sfr volatile typeC2FIFOCON19BITS C2FIFOCON19INVbits absolute 0xBF88181C;

typedef struct tagC2FIFOINT19BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT19BITS;
sfr atomic volatile typeC2FIFOINT19BITS C2FIFOINT19bits absolute 0xBF881820;
sfr volatile typeC2FIFOINT19BITS C2FIFOINT19CLRbits absolute 0xBF881824;
sfr volatile typeC2FIFOINT19BITS C2FIFOINT19SETbits absolute 0xBF881828;
sfr volatile typeC2FIFOINT19BITS C2FIFOINT19INVbits absolute 0xBF88182C;
sfr atomic volatile typeC2FIFOINT19BITS C2FIFOUA19bits absolute 0xBF881830;
sfr volatile typeC2FIFOINT19BITS C2FIFOUA19CLRbits absolute 0xBF881834;
sfr volatile typeC2FIFOINT19BITS C2FIFOUA19SETbits absolute 0xBF881838;
sfr volatile typeC2FIFOINT19BITS C2FIFOUA19INVbits absolute 0xBF88183C;

typedef struct tagC2FIFOCI19BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI19BITS;
sfr atomic volatile typeC2FIFOCI19BITS C2FIFOCI19bits absolute 0xBF881840;
sfr volatile typeC2FIFOCI19BITS C2FIFOCI19CLRbits absolute 0xBF881844;
sfr volatile typeC2FIFOCI19BITS C2FIFOCI19SETbits absolute 0xBF881848;
sfr volatile typeC2FIFOCI19BITS C2FIFOCI19INVbits absolute 0xBF88184C;

typedef struct tagC2FIFOCON20BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON20BITS;
sfr atomic volatile typeC2FIFOCON20BITS C2FIFOCON20bits absolute 0xBF881850;
sfr volatile typeC2FIFOCON20BITS C2FIFOCON20CLRbits absolute 0xBF881854;
sfr volatile typeC2FIFOCON20BITS C2FIFOCON20SETbits absolute 0xBF881858;
sfr volatile typeC2FIFOCON20BITS C2FIFOCON20INVbits absolute 0xBF88185C;

typedef struct tagC2FIFOINT20BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT20BITS;
sfr atomic volatile typeC2FIFOINT20BITS C2FIFOINT20bits absolute 0xBF881860;
sfr volatile typeC2FIFOINT20BITS C2FIFOINT20CLRbits absolute 0xBF881864;
sfr volatile typeC2FIFOINT20BITS C2FIFOINT20SETbits absolute 0xBF881868;
sfr volatile typeC2FIFOINT20BITS C2FIFOINT20INVbits absolute 0xBF88186C;
sfr atomic volatile typeC2FIFOINT20BITS C2FIFOUA20bits absolute 0xBF881870;
sfr volatile typeC2FIFOINT20BITS C2FIFOUA20CLRbits absolute 0xBF881874;
sfr volatile typeC2FIFOINT20BITS C2FIFOUA20SETbits absolute 0xBF881878;
sfr volatile typeC2FIFOINT20BITS C2FIFOUA20INVbits absolute 0xBF88187C;

typedef struct tagC2FIFOCI20BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI20BITS;
sfr atomic volatile typeC2FIFOCI20BITS C2FIFOCI20bits absolute 0xBF881880;
sfr volatile typeC2FIFOCI20BITS C2FIFOCI20CLRbits absolute 0xBF881884;
sfr volatile typeC2FIFOCI20BITS C2FIFOCI20SETbits absolute 0xBF881888;
sfr volatile typeC2FIFOCI20BITS C2FIFOCI20INVbits absolute 0xBF88188C;

typedef struct tagC2FIFOCON21BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON21BITS;
sfr atomic volatile typeC2FIFOCON21BITS C2FIFOCON21bits absolute 0xBF881890;
sfr volatile typeC2FIFOCON21BITS C2FIFOCON21CLRbits absolute 0xBF881894;
sfr volatile typeC2FIFOCON21BITS C2FIFOCON21SETbits absolute 0xBF881898;
sfr volatile typeC2FIFOCON21BITS C2FIFOCON21INVbits absolute 0xBF88189C;

typedef struct tagC2FIFOINT21BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT21BITS;
sfr atomic volatile typeC2FIFOINT21BITS C2FIFOINT21bits absolute 0xBF8818A0;
sfr volatile typeC2FIFOINT21BITS C2FIFOINT21CLRbits absolute 0xBF8818A4;
sfr volatile typeC2FIFOINT21BITS C2FIFOINT21SETbits absolute 0xBF8818A8;
sfr volatile typeC2FIFOINT21BITS C2FIFOINT21INVbits absolute 0xBF8818AC;
sfr atomic volatile typeC2FIFOINT21BITS C2FIFOUA21bits absolute 0xBF8818B0;
sfr volatile typeC2FIFOINT21BITS C2FIFOUA21CLRbits absolute 0xBF8818B4;
sfr volatile typeC2FIFOINT21BITS C2FIFOUA21SETbits absolute 0xBF8818B8;
sfr volatile typeC2FIFOINT21BITS C2FIFOUA21INVbits absolute 0xBF8818BC;

typedef struct tagC2FIFOCI21BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI21BITS;
sfr atomic volatile typeC2FIFOCI21BITS C2FIFOCI21bits absolute 0xBF8818C0;
sfr volatile typeC2FIFOCI21BITS C2FIFOCI21CLRbits absolute 0xBF8818C4;
sfr volatile typeC2FIFOCI21BITS C2FIFOCI21SETbits absolute 0xBF8818C8;
sfr volatile typeC2FIFOCI21BITS C2FIFOCI21INVbits absolute 0xBF8818CC;

typedef struct tagC2FIFOCON22BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON22BITS;
sfr atomic volatile typeC2FIFOCON22BITS C2FIFOCON22bits absolute 0xBF8818D0;
sfr volatile typeC2FIFOCON22BITS C2FIFOCON22CLRbits absolute 0xBF8818D4;
sfr volatile typeC2FIFOCON22BITS C2FIFOCON22SETbits absolute 0xBF8818D8;
sfr volatile typeC2FIFOCON22BITS C2FIFOCON22INVbits absolute 0xBF8818DC;

typedef struct tagC2FIFOINT22BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT22BITS;
sfr atomic volatile typeC2FIFOINT22BITS C2FIFOINT22bits absolute 0xBF8818E0;
sfr volatile typeC2FIFOINT22BITS C2FIFOINT22CLRbits absolute 0xBF8818E4;
sfr volatile typeC2FIFOINT22BITS C2FIFOINT22SETbits absolute 0xBF8818E8;
sfr volatile typeC2FIFOINT22BITS C2FIFOINT22INVbits absolute 0xBF8818EC;
sfr atomic volatile typeC2FIFOINT22BITS C2FIFOUA22bits absolute 0xBF8818F0;
sfr volatile typeC2FIFOINT22BITS C2FIFOUA22CLRbits absolute 0xBF8818F4;
sfr volatile typeC2FIFOINT22BITS C2FIFOUA22SETbits absolute 0xBF8818F8;
sfr volatile typeC2FIFOINT22BITS C2FIFOUA22INVbits absolute 0xBF8818FC;

typedef struct tagC2FIFOCI22BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI22BITS;
sfr atomic volatile typeC2FIFOCI22BITS C2FIFOCI22bits absolute 0xBF881900;
sfr volatile typeC2FIFOCI22BITS C2FIFOCI22CLRbits absolute 0xBF881904;
sfr volatile typeC2FIFOCI22BITS C2FIFOCI22SETbits absolute 0xBF881908;
sfr volatile typeC2FIFOCI22BITS C2FIFOCI22INVbits absolute 0xBF88190C;

typedef struct tagC2FIFOCON23BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON23BITS;
sfr atomic volatile typeC2FIFOCON23BITS C2FIFOCON23bits absolute 0xBF881910;
sfr volatile typeC2FIFOCON23BITS C2FIFOCON23CLRbits absolute 0xBF881914;
sfr volatile typeC2FIFOCON23BITS C2FIFOCON23SETbits absolute 0xBF881918;
sfr volatile typeC2FIFOCON23BITS C2FIFOCON23INVbits absolute 0xBF88191C;

typedef struct tagC2FIFOINT23BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT23BITS;
sfr atomic volatile typeC2FIFOINT23BITS C2FIFOINT23bits absolute 0xBF881920;
sfr volatile typeC2FIFOINT23BITS C2FIFOINT23CLRbits absolute 0xBF881924;
sfr volatile typeC2FIFOINT23BITS C2FIFOINT23SETbits absolute 0xBF881928;
sfr volatile typeC2FIFOINT23BITS C2FIFOINT23INVbits absolute 0xBF88192C;
sfr atomic volatile typeC2FIFOINT23BITS C2FIFOUA23bits absolute 0xBF881930;
sfr volatile typeC2FIFOINT23BITS C2FIFOUA23CLRbits absolute 0xBF881934;
sfr volatile typeC2FIFOINT23BITS C2FIFOUA23SETbits absolute 0xBF881938;
sfr volatile typeC2FIFOINT23BITS C2FIFOUA23INVbits absolute 0xBF88193C;

typedef struct tagC2FIFOCI23BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI23BITS;
sfr atomic volatile typeC2FIFOCI23BITS C2FIFOCI23bits absolute 0xBF881940;
sfr volatile typeC2FIFOCI23BITS C2FIFOCI23CLRbits absolute 0xBF881944;
sfr volatile typeC2FIFOCI23BITS C2FIFOCI23SETbits absolute 0xBF881948;
sfr volatile typeC2FIFOCI23BITS C2FIFOCI23INVbits absolute 0xBF88194C;

typedef struct tagC2FIFOCON24BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON24BITS;
sfr atomic volatile typeC2FIFOCON24BITS C2FIFOCON24bits absolute 0xBF881950;
sfr volatile typeC2FIFOCON24BITS C2FIFOCON24CLRbits absolute 0xBF881954;
sfr volatile typeC2FIFOCON24BITS C2FIFOCON24SETbits absolute 0xBF881958;
sfr volatile typeC2FIFOCON24BITS C2FIFOCON24INVbits absolute 0xBF88195C;

typedef struct tagC2FIFOINT24BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT24BITS;
sfr atomic volatile typeC2FIFOINT24BITS C2FIFOINT24bits absolute 0xBF881960;
sfr volatile typeC2FIFOINT24BITS C2FIFOINT24CLRbits absolute 0xBF881964;
sfr volatile typeC2FIFOINT24BITS C2FIFOINT24SETbits absolute 0xBF881968;
sfr volatile typeC2FIFOINT24BITS C2FIFOINT24INVbits absolute 0xBF88196C;
sfr atomic volatile typeC2FIFOINT24BITS C2FIFOUA24bits absolute 0xBF881970;
sfr volatile typeC2FIFOINT24BITS C2FIFOUA24CLRbits absolute 0xBF881974;
sfr volatile typeC2FIFOINT24BITS C2FIFOUA24SETbits absolute 0xBF881978;
sfr volatile typeC2FIFOINT24BITS C2FIFOUA24INVbits absolute 0xBF88197C;

typedef struct tagC2FIFOCI24BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI24BITS;
sfr atomic volatile typeC2FIFOCI24BITS C2FIFOCI24bits absolute 0xBF881980;
sfr volatile typeC2FIFOCI24BITS C2FIFOCI24CLRbits absolute 0xBF881984;
sfr volatile typeC2FIFOCI24BITS C2FIFOCI24SETbits absolute 0xBF881988;
sfr volatile typeC2FIFOCI24BITS C2FIFOCI24INVbits absolute 0xBF88198C;

typedef struct tagC2FIFOCON25BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON25BITS;
sfr atomic volatile typeC2FIFOCON25BITS C2FIFOCON25bits absolute 0xBF881990;
sfr volatile typeC2FIFOCON25BITS C2FIFOCON25CLRbits absolute 0xBF881994;
sfr volatile typeC2FIFOCON25BITS C2FIFOCON25SETbits absolute 0xBF881998;
sfr volatile typeC2FIFOCON25BITS C2FIFOCON25INVbits absolute 0xBF88199C;

typedef struct tagC2FIFOINT25BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT25BITS;
sfr atomic volatile typeC2FIFOINT25BITS C2FIFOINT25bits absolute 0xBF8819A0;
sfr volatile typeC2FIFOINT25BITS C2FIFOINT25CLRbits absolute 0xBF8819A4;
sfr volatile typeC2FIFOINT25BITS C2FIFOINT25SETbits absolute 0xBF8819A8;
sfr volatile typeC2FIFOINT25BITS C2FIFOINT25INVbits absolute 0xBF8819AC;
sfr atomic volatile typeC2FIFOINT25BITS C2FIFOUA25bits absolute 0xBF8819B0;
sfr volatile typeC2FIFOINT25BITS C2FIFOUA25CLRbits absolute 0xBF8819B4;
sfr volatile typeC2FIFOINT25BITS C2FIFOUA25SETbits absolute 0xBF8819B8;
sfr volatile typeC2FIFOINT25BITS C2FIFOUA25INVbits absolute 0xBF8819BC;

typedef struct tagC2FIFOCI25BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI25BITS;
sfr atomic volatile typeC2FIFOCI25BITS C2FIFOCI25bits absolute 0xBF8819C0;
sfr volatile typeC2FIFOCI25BITS C2FIFOCI25CLRbits absolute 0xBF8819C4;
sfr volatile typeC2FIFOCI25BITS C2FIFOCI25SETbits absolute 0xBF8819C8;
sfr volatile typeC2FIFOCI25BITS C2FIFOCI25INVbits absolute 0xBF8819CC;

typedef struct tagC2FIFOCON26BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON26BITS;
sfr atomic volatile typeC2FIFOCON26BITS C2FIFOCON26bits absolute 0xBF8819D0;
sfr volatile typeC2FIFOCON26BITS C2FIFOCON26CLRbits absolute 0xBF8819D4;
sfr volatile typeC2FIFOCON26BITS C2FIFOCON26SETbits absolute 0xBF8819D8;
sfr volatile typeC2FIFOCON26BITS C2FIFOCON26INVbits absolute 0xBF8819DC;

typedef struct tagC2FIFOINT26BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT26BITS;
sfr atomic volatile typeC2FIFOINT26BITS C2FIFOINT26bits absolute 0xBF8819E0;
sfr volatile typeC2FIFOINT26BITS C2FIFOINT26CLRbits absolute 0xBF8819E4;
sfr volatile typeC2FIFOINT26BITS C2FIFOINT26SETbits absolute 0xBF8819E8;
sfr volatile typeC2FIFOINT26BITS C2FIFOINT26INVbits absolute 0xBF8819EC;
sfr atomic volatile typeC2FIFOINT26BITS C2FIFOUA26bits absolute 0xBF8819F0;
sfr volatile typeC2FIFOINT26BITS C2FIFOUA26CLRbits absolute 0xBF8819F4;
sfr volatile typeC2FIFOINT26BITS C2FIFOUA26SETbits absolute 0xBF8819F8;
sfr volatile typeC2FIFOINT26BITS C2FIFOUA26INVbits absolute 0xBF8819FC;

typedef struct tagC2FIFOCI26BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI26BITS;
sfr atomic volatile typeC2FIFOCI26BITS C2FIFOCI26bits absolute 0xBF881A00;
sfr volatile typeC2FIFOCI26BITS C2FIFOCI26CLRbits absolute 0xBF881A04;
sfr volatile typeC2FIFOCI26BITS C2FIFOCI26SETbits absolute 0xBF881A08;
sfr volatile typeC2FIFOCI26BITS C2FIFOCI26INVbits absolute 0xBF881A0C;

typedef struct tagC2FIFOCON27BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON27BITS;
sfr atomic volatile typeC2FIFOCON27BITS C2FIFOCON27bits absolute 0xBF881A10;
sfr volatile typeC2FIFOCON27BITS C2FIFOCON27CLRbits absolute 0xBF881A14;
sfr volatile typeC2FIFOCON27BITS C2FIFOCON27SETbits absolute 0xBF881A18;
sfr volatile typeC2FIFOCON27BITS C2FIFOCON27INVbits absolute 0xBF881A1C;

typedef struct tagC2FIFOINT27BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT27BITS;
sfr atomic volatile typeC2FIFOINT27BITS C2FIFOINT27bits absolute 0xBF881A20;
sfr volatile typeC2FIFOINT27BITS C2FIFOINT27CLRbits absolute 0xBF881A24;
sfr volatile typeC2FIFOINT27BITS C2FIFOINT27SETbits absolute 0xBF881A28;
sfr volatile typeC2FIFOINT27BITS C2FIFOINT27INVbits absolute 0xBF881A2C;
sfr atomic volatile typeC2FIFOINT27BITS C2FIFOUA27bits absolute 0xBF881A30;
sfr volatile typeC2FIFOINT27BITS C2FIFOUA27CLRbits absolute 0xBF881A34;
sfr volatile typeC2FIFOINT27BITS C2FIFOUA27SETbits absolute 0xBF881A38;
sfr volatile typeC2FIFOINT27BITS C2FIFOUA27INVbits absolute 0xBF881A3C;

typedef struct tagC2FIFOCI27BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI27BITS;
sfr atomic volatile typeC2FIFOCI27BITS C2FIFOCI27bits absolute 0xBF881A40;
sfr volatile typeC2FIFOCI27BITS C2FIFOCI27CLRbits absolute 0xBF881A44;
sfr volatile typeC2FIFOCI27BITS C2FIFOCI27SETbits absolute 0xBF881A48;
sfr volatile typeC2FIFOCI27BITS C2FIFOCI27INVbits absolute 0xBF881A4C;

typedef struct tagC2FIFOCON28BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON28BITS;
sfr atomic volatile typeC2FIFOCON28BITS C2FIFOCON28bits absolute 0xBF881A50;
sfr volatile typeC2FIFOCON28BITS C2FIFOCON28CLRbits absolute 0xBF881A54;
sfr volatile typeC2FIFOCON28BITS C2FIFOCON28SETbits absolute 0xBF881A58;
sfr volatile typeC2FIFOCON28BITS C2FIFOCON28INVbits absolute 0xBF881A5C;

typedef struct tagC2FIFOINT28BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT28BITS;
sfr atomic volatile typeC2FIFOINT28BITS C2FIFOINT28bits absolute 0xBF881A60;
sfr volatile typeC2FIFOINT28BITS C2FIFOINT28CLRbits absolute 0xBF881A64;
sfr volatile typeC2FIFOINT28BITS C2FIFOINT28SETbits absolute 0xBF881A68;
sfr volatile typeC2FIFOINT28BITS C2FIFOINT28INVbits absolute 0xBF881A6C;
sfr atomic volatile typeC2FIFOINT28BITS C2FIFOUA28bits absolute 0xBF881A70;
sfr volatile typeC2FIFOINT28BITS C2FIFOUA28CLRbits absolute 0xBF881A74;
sfr volatile typeC2FIFOINT28BITS C2FIFOUA28SETbits absolute 0xBF881A78;
sfr volatile typeC2FIFOINT28BITS C2FIFOUA28INVbits absolute 0xBF881A7C;

typedef struct tagC2FIFOCI28BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI28BITS;
sfr atomic volatile typeC2FIFOCI28BITS C2FIFOCI28bits absolute 0xBF881A80;
sfr volatile typeC2FIFOCI28BITS C2FIFOCI28CLRbits absolute 0xBF881A84;
sfr volatile typeC2FIFOCI28BITS C2FIFOCI28SETbits absolute 0xBF881A88;
sfr volatile typeC2FIFOCI28BITS C2FIFOCI28INVbits absolute 0xBF881A8C;

typedef struct tagC2FIFOCON29BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON29BITS;
sfr atomic volatile typeC2FIFOCON29BITS C2FIFOCON29bits absolute 0xBF881A90;
sfr volatile typeC2FIFOCON29BITS C2FIFOCON29CLRbits absolute 0xBF881A94;
sfr volatile typeC2FIFOCON29BITS C2FIFOCON29SETbits absolute 0xBF881A98;
sfr volatile typeC2FIFOCON29BITS C2FIFOCON29INVbits absolute 0xBF881A9C;

typedef struct tagC2FIFOINT29BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT29BITS;
sfr atomic volatile typeC2FIFOINT29BITS C2FIFOINT29bits absolute 0xBF881AA0;
sfr volatile typeC2FIFOINT29BITS C2FIFOINT29CLRbits absolute 0xBF881AA4;
sfr volatile typeC2FIFOINT29BITS C2FIFOINT29SETbits absolute 0xBF881AA8;
sfr volatile typeC2FIFOINT29BITS C2FIFOINT29INVbits absolute 0xBF881AAC;
sfr atomic volatile typeC2FIFOINT29BITS C2FIFOUA29bits absolute 0xBF881AB0;
sfr volatile typeC2FIFOINT29BITS C2FIFOUA29CLRbits absolute 0xBF881AB4;
sfr volatile typeC2FIFOINT29BITS C2FIFOUA29SETbits absolute 0xBF881AB8;
sfr volatile typeC2FIFOINT29BITS C2FIFOUA29INVbits absolute 0xBF881ABC;

typedef struct tagC2FIFOCI29BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI29BITS;
sfr atomic volatile typeC2FIFOCI29BITS C2FIFOCI29bits absolute 0xBF881AC0;
sfr volatile typeC2FIFOCI29BITS C2FIFOCI29CLRbits absolute 0xBF881AC4;
sfr volatile typeC2FIFOCI29BITS C2FIFOCI29SETbits absolute 0xBF881AC8;
sfr volatile typeC2FIFOCI29BITS C2FIFOCI29INVbits absolute 0xBF881ACC;

typedef struct tagC2FIFOCON30BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON30BITS;
sfr atomic volatile typeC2FIFOCON30BITS C2FIFOCON30bits absolute 0xBF881AD0;
sfr volatile typeC2FIFOCON30BITS C2FIFOCON30CLRbits absolute 0xBF881AD4;
sfr volatile typeC2FIFOCON30BITS C2FIFOCON30SETbits absolute 0xBF881AD8;
sfr volatile typeC2FIFOCON30BITS C2FIFOCON30INVbits absolute 0xBF881ADC;

typedef struct tagC2FIFOINT30BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT30BITS;
sfr atomic volatile typeC2FIFOINT30BITS C2FIFOINT30bits absolute 0xBF881AE0;
sfr volatile typeC2FIFOINT30BITS C2FIFOINT30CLRbits absolute 0xBF881AE4;
sfr volatile typeC2FIFOINT30BITS C2FIFOINT30SETbits absolute 0xBF881AE8;
sfr volatile typeC2FIFOINT30BITS C2FIFOINT30INVbits absolute 0xBF881AEC;
sfr atomic volatile typeC2FIFOINT30BITS C2FIFOUA30bits absolute 0xBF881AF0;
sfr volatile typeC2FIFOINT30BITS C2FIFOUA30CLRbits absolute 0xBF881AF4;
sfr volatile typeC2FIFOINT30BITS C2FIFOUA30SETbits absolute 0xBF881AF8;
sfr volatile typeC2FIFOINT30BITS C2FIFOUA30INVbits absolute 0xBF881AFC;

typedef struct tagC2FIFOCI30BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI30BITS;
sfr atomic volatile typeC2FIFOCI30BITS C2FIFOCI30bits absolute 0xBF881B00;
sfr volatile typeC2FIFOCI30BITS C2FIFOCI30CLRbits absolute 0xBF881B04;
sfr volatile typeC2FIFOCI30BITS C2FIFOCI30SETbits absolute 0xBF881B08;
sfr volatile typeC2FIFOCI30BITS C2FIFOCI30INVbits absolute 0xBF881B0C;

typedef struct tagC2FIFOCON31BITS {
union {
  struct {
    unsigned TXPRI:2;
    unsigned RTREN:1;
    unsigned TXREQ:1;
    unsigned TXERR:1;
    unsigned TXLARB:1;
    unsigned TXABAT:1;
    unsigned TXEN:1;
    unsigned :4;
    unsigned DONLY:1;
    unsigned UINC:1;
    unsigned FRESET:1;
    unsigned :1;
    unsigned FSIZE:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCON31BITS;
sfr atomic volatile typeC2FIFOCON31BITS C2FIFOCON31bits absolute 0xBF881B10;
sfr volatile typeC2FIFOCON31BITS C2FIFOCON31CLRbits absolute 0xBF881B14;
sfr volatile typeC2FIFOCON31BITS C2FIFOCON31SETbits absolute 0xBF881B18;
sfr volatile typeC2FIFOCON31BITS C2FIFOCON31INVbits absolute 0xBF881B1C;

typedef struct tagC2FIFOINT31BITS {
union {
  struct {
    unsigned RXNEMPTYIF:1;
    unsigned RXHALFIF:1;
    unsigned RXFULLIF:1;
    unsigned RXOVFLIF:1;
    unsigned :4;
    unsigned TXEMPTYIF:1;
    unsigned TXHALFIF:1;
    unsigned TXNFULLIF:1;
    unsigned :5;
    unsigned RXNEMPTYIE:1;
    unsigned RXHALFIE:1;
    unsigned RXFULLIE:1;
    unsigned RXOVFLIE:1;
    unsigned :4;
    unsigned TXEMPTYIE:1;
    unsigned TXHALFIE:1;
    unsigned TXNFULLIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOINT31BITS;
sfr atomic volatile typeC2FIFOINT31BITS C2FIFOINT31bits absolute 0xBF881B20;
sfr volatile typeC2FIFOINT31BITS C2FIFOINT31CLRbits absolute 0xBF881B24;
sfr volatile typeC2FIFOINT31BITS C2FIFOINT31SETbits absolute 0xBF881B28;
sfr volatile typeC2FIFOINT31BITS C2FIFOINT31INVbits absolute 0xBF881B2C;
sfr atomic volatile typeC2FIFOINT31BITS C2FIFOUA31bits absolute 0xBF881B30;
sfr volatile typeC2FIFOINT31BITS C2FIFOUA31CLRbits absolute 0xBF881B34;
sfr volatile typeC2FIFOINT31BITS C2FIFOUA31SETbits absolute 0xBF881B38;
sfr volatile typeC2FIFOINT31BITS C2FIFOUA31INVbits absolute 0xBF881B3C;

typedef struct tagC2FIFOCI31BITS {
union {
  struct {
    unsigned CFIFOCI:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeC2FIFOCI31BITS;
sfr atomic volatile typeC2FIFOCI31BITS C2FIFOCI31bits absolute 0xBF881B40;
sfr volatile typeC2FIFOCI31BITS C2FIFOCI31CLRbits absolute 0xBF881B44;
sfr volatile typeC2FIFOCI31BITS C2FIFOCI31SETbits absolute 0xBF881B48;
sfr volatile typeC2FIFOCI31BITS C2FIFOCI31INVbits absolute 0xBF881B4C;

typedef struct tagETHCON1BITS {
union {
  struct {
    unsigned BUFCDEC:1;
    unsigned :3;
    unsigned MANFC:1;
    unsigned :2;
    unsigned AUTOFC:1;
    unsigned RXEN:1;
    unsigned TXRTS:1;
    unsigned :3;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned PTV:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeETHCON1BITS;
sfr atomic volatile typeETHCON1BITS ETHCON1bits absolute 0xBF882000;
sfr volatile typeETHCON1BITS ETHCON1CLRbits absolute 0xBF882004;
sfr volatile typeETHCON1BITS ETHCON1SETbits absolute 0xBF882008;
sfr volatile typeETHCON1BITS ETHCON1INVbits absolute 0xBF88200C;

typedef struct tagETHCON2BITS {
union {
  struct {
    unsigned :4;
    unsigned RXBUF_SZ:7;
  };
  struct {
    unsigned w:32;
  };
};
} typeETHCON2BITS;
sfr atomic volatile typeETHCON2BITS ETHCON2bits absolute 0xBF882010;
sfr volatile typeETHCON2BITS ETHCON2CLRbits absolute 0xBF882014;
sfr volatile typeETHCON2BITS ETHCON2SETbits absolute 0xBF882018;
sfr volatile typeETHCON2BITS ETHCON2INVbits absolute 0xBF88201C;

typedef struct tagETHTXSTBITS {
union {
  struct {
    unsigned :2;
    unsigned TXSTADDR:30;
  };
  struct {
    unsigned w:32;
  };
};
} typeETHTXSTBITS;
sfr atomic volatile typeETHTXSTBITS ETHTXSTbits absolute 0xBF882020;
sfr volatile typeETHTXSTBITS ETHTXSTCLRbits absolute 0xBF882024;
sfr volatile typeETHTXSTBITS ETHTXSTSETbits absolute 0xBF882028;
sfr volatile typeETHTXSTBITS ETHTXSTINVbits absolute 0xBF88202C;

typedef struct tagETHRXSTBITS {
union {
  struct {
    unsigned :2;
    unsigned RXSTADDR:30;
  };
  struct {
    unsigned w:32;
  };
};
} typeETHRXSTBITS;
sfr atomic volatile typeETHRXSTBITS ETHRXSTbits absolute 0xBF882030;
sfr volatile typeETHRXSTBITS ETHRXSTCLRbits absolute 0xBF882034;
sfr volatile typeETHRXSTBITS ETHRXSTSETbits absolute 0xBF882038;
sfr volatile typeETHRXSTBITS ETHRXSTINVbits absolute 0xBF88203C;

typedef struct tagETHHT0BITS {
union {
  struct {
    unsigned w:32;
  };
  struct {
    unsigned HTLOWER:32;
  };
};
} typeETHHT0BITS;
sfr atomic volatile typeETHHT0BITS ETHHT0bits absolute 0xBF882040;
sfr volatile typeETHHT0BITS ETHHT0CLRbits absolute 0xBF882044;
sfr volatile typeETHHT0BITS ETHHT0SETbits absolute 0xBF882048;
sfr volatile typeETHHT0BITS ETHHT0INVbits absolute 0xBF88204C;

typedef struct tagETHHT1BITS {
union {
  struct {
    unsigned w:32;
  };
  struct {
    unsigned HTUPPER:32;
  };
};
} typeETHHT1BITS;
sfr atomic volatile typeETHHT1BITS ETHHT1bits absolute 0xBF882050;
sfr volatile typeETHHT1BITS ETHHT1CLRbits absolute 0xBF882054;
sfr volatile typeETHHT1BITS ETHHT1SETbits absolute 0xBF882058;
sfr volatile typeETHHT1BITS ETHHT1INVbits absolute 0xBF88205C;

typedef struct tagETHPMM0BITS {
union {
  struct {
    unsigned w:32;
  };
  struct {
    unsigned PMMLOWER:32;
  };
};
} typeETHPMM0BITS;
sfr atomic volatile typeETHPMM0BITS ETHPMM0bits absolute 0xBF882060;
sfr volatile typeETHPMM0BITS ETHPMM0CLRbits absolute 0xBF882064;
sfr volatile typeETHPMM0BITS ETHPMM0SETbits absolute 0xBF882068;
sfr volatile typeETHPMM0BITS ETHPMM0INVbits absolute 0xBF88206C;

typedef struct tagETHPMM1BITS {
union {
  struct {
    unsigned w:32;
  };
  struct {
    unsigned PMMUPPER:32;
  };
};
} typeETHPMM1BITS;
sfr atomic volatile typeETHPMM1BITS ETHPMM1bits absolute 0xBF882070;
sfr volatile typeETHPMM1BITS ETHPMM1CLRbits absolute 0xBF882074;
sfr volatile typeETHPMM1BITS ETHPMM1SETbits absolute 0xBF882078;
sfr volatile typeETHPMM1BITS ETHPMM1INVbits absolute 0xBF88207C;

typedef struct tagETHPMCSBITS {
union {
  struct {
    unsigned PMCS:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeETHPMCSBITS;
sfr atomic volatile typeETHPMCSBITS ETHPMCSbits absolute 0xBF882080;
sfr volatile typeETHPMCSBITS ETHPMCSCLRbits absolute 0xBF882084;
sfr volatile typeETHPMCSBITS ETHPMCSSETbits absolute 0xBF882088;
sfr volatile typeETHPMCSBITS ETHPMCSINVbits absolute 0xBF88208C;

typedef struct tagETHPMOBITS {
union {
  struct {
    unsigned PMO:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeETHPMOBITS;
sfr atomic volatile typeETHPMOBITS ETHPMObits absolute 0xBF882090;
sfr volatile typeETHPMOBITS ETHPMOCLRbits absolute 0xBF882094;
sfr volatile typeETHPMOBITS ETHPMOSETbits absolute 0xBF882098;
sfr volatile typeETHPMOBITS ETHPMOINVbits absolute 0xBF88209C;

typedef struct tagETHRXFCBITS {
union {
  struct {
    unsigned BCEN:1;
    unsigned MCEN:1;
    unsigned NOTMEEN:1;
    unsigned UCEN:1;
    unsigned RUNTEN:1;
    unsigned RUNTERREN:1;
    unsigned CRCOKEN:1;
    unsigned CRCERREN:1;
    unsigned PMMODE:4;
    unsigned NOTPM:1;
    unsigned :1;
    unsigned MPEN:1;
    unsigned HTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeETHRXFCBITS;
sfr atomic volatile typeETHRXFCBITS ETHRXFCbits absolute 0xBF8820A0;
sfr volatile typeETHRXFCBITS ETHRXFCCLRbits absolute 0xBF8820A4;
sfr volatile typeETHRXFCBITS ETHRXFCSETbits absolute 0xBF8820A8;
sfr volatile typeETHRXFCBITS ETHRXFCINVbits absolute 0xBF8820AC;

typedef struct tagETHRXWMBITS {
union {
  struct {
    unsigned RXEWM:8;
    unsigned :8;
    unsigned RXFWM:8;
  };
  struct {
    unsigned w:32;
  };
};
} typeETHRXWMBITS;
sfr atomic volatile typeETHRXWMBITS ETHRXWMbits absolute 0xBF8820B0;
sfr volatile typeETHRXWMBITS ETHRXWMCLRbits absolute 0xBF8820B4;
sfr volatile typeETHRXWMBITS ETHRXWMSETbits absolute 0xBF8820B8;
sfr volatile typeETHRXWMBITS ETHRXWMINVbits absolute 0xBF8820BC;

typedef struct tagETHIENBITS {
union {
  struct {
    unsigned RXOVFLWIE:1;
    unsigned RXBUFNAIE:1;
    unsigned TXABORTIE:1;
    unsigned TXDONEIE:1;
    unsigned :1;
    unsigned RXACTIE:1;
    unsigned PKTPENDIE:1;
    unsigned RXDONEIE:1;
    unsigned FWMARKIE:1;
    unsigned EWMARKIE:1;
    unsigned :3;
    unsigned RXBUSEIE:1;
    unsigned TXBUSEIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeETHIENBITS;
sfr atomic volatile typeETHIENBITS ETHIENbits absolute 0xBF8820C0;
sfr volatile typeETHIENBITS ETHIENCLRbits absolute 0xBF8820C4;
sfr volatile typeETHIENBITS ETHIENSETbits absolute 0xBF8820C8;
sfr volatile typeETHIENBITS ETHIENINVbits absolute 0xBF8820CC;

typedef struct tagETHIRQBITS {
union {
  struct {
    unsigned RXOVFLW:1;
    unsigned RXBUFNA:1;
    unsigned TXABORT:1;
    unsigned TXDONE:1;
    unsigned :1;
    unsigned RXACT:1;
    unsigned PKTPEND:1;
    unsigned RXDONE:1;
    unsigned FWMARK:1;
    unsigned EWMARK:1;
    unsigned :3;
    unsigned RXBUSE:1;
    unsigned TXBUSE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeETHIRQBITS;
sfr atomic volatile typeETHIRQBITS ETHIRQbits absolute 0xBF8820D0;
sfr volatile typeETHIRQBITS ETHIRQCLRbits absolute 0xBF8820D4;
sfr volatile typeETHIRQBITS ETHIRQSETbits absolute 0xBF8820D8;
sfr volatile typeETHIRQBITS ETHIRQINVbits absolute 0xBF8820DC;

typedef struct tagETHSTATBITS {
union {
  struct {
    unsigned :5;
    unsigned RXBUSY:1;
    unsigned TXBUSY:1;
    unsigned BUSY:1;
    unsigned :8;
    unsigned BUFCNT:8;
  };
  struct {
    unsigned :7;
    unsigned ETHBUSY:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeETHSTATBITS;
sfr atomic volatile typeETHSTATBITS ETHSTATbits absolute 0xBF8820E0;
sfr volatile typeETHSTATBITS ETHSTATCLRbits absolute 0xBF8820E4;
sfr volatile typeETHSTATBITS ETHSTATSETbits absolute 0xBF8820E8;
sfr volatile typeETHSTATBITS ETHSTATINVbits absolute 0xBF8820EC;

typedef struct tagETHRXOVFLOWBITS {
union {
  struct {
    unsigned RXOVFLWCNT:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeETHRXOVFLOWBITS;
sfr atomic volatile typeETHRXOVFLOWBITS ETHRXOVFLOWbits absolute 0xBF882100;
sfr volatile typeETHRXOVFLOWBITS ETHRXOVFLOWCLRbits absolute 0xBF882104;
sfr volatile typeETHRXOVFLOWBITS ETHRXOVFLOWSETbits absolute 0xBF882108;
sfr volatile typeETHRXOVFLOWBITS ETHRXOVFLOWINVbits absolute 0xBF88210C;

typedef struct tagETHFRMTXOKBITS {
union {
  struct {
    unsigned FRMTXOKCNT:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeETHFRMTXOKBITS;
sfr atomic volatile typeETHFRMTXOKBITS ETHFRMTXOKbits absolute 0xBF882110;
sfr volatile typeETHFRMTXOKBITS ETHFRMTXOKCLRbits absolute 0xBF882114;
sfr volatile typeETHFRMTXOKBITS ETHFRMTXOKSETbits absolute 0xBF882118;
sfr volatile typeETHFRMTXOKBITS ETHFRMTXOKINVbits absolute 0xBF88211C;

typedef struct tagETHSCOLFRMBITS {
union {
  struct {
    unsigned SCOLFRMCNT:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeETHSCOLFRMBITS;
sfr atomic volatile typeETHSCOLFRMBITS ETHSCOLFRMbits absolute 0xBF882120;
sfr volatile typeETHSCOLFRMBITS ETHSCOLFRMCLRbits absolute 0xBF882124;
sfr volatile typeETHSCOLFRMBITS ETHSCOLFRMSETbits absolute 0xBF882128;
sfr volatile typeETHSCOLFRMBITS ETHSCOLFRMINVbits absolute 0xBF88212C;

typedef struct tagETHMCOLFRMBITS {
union {
  struct {
    unsigned MCOLFRMCNT:16;
  };
  struct {
    unsigned MCOLFRM_CNT:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeETHMCOLFRMBITS;
sfr atomic volatile typeETHMCOLFRMBITS ETHMCOLFRMbits absolute 0xBF882130;
sfr volatile typeETHMCOLFRMBITS ETHMCOLFRMCLRbits absolute 0xBF882134;
sfr volatile typeETHMCOLFRMBITS ETHMCOLFRMSETbits absolute 0xBF882138;
sfr volatile typeETHMCOLFRMBITS ETHMCOLFRMINVbits absolute 0xBF88213C;

typedef struct tagETHFRMRXOKBITS {
union {
  struct {
    unsigned FRMRXOKCNT:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeETHFRMRXOKBITS;
sfr atomic volatile typeETHFRMRXOKBITS ETHFRMRXOKbits absolute 0xBF882140;
sfr volatile typeETHFRMRXOKBITS ETHFRMRXOKCLRbits absolute 0xBF882144;
sfr volatile typeETHFRMRXOKBITS ETHFRMRXOKSETbits absolute 0xBF882148;
sfr volatile typeETHFRMRXOKBITS ETHFRMRXOKINVbits absolute 0xBF88214C;

typedef struct tagETHFCSERRBITS {
union {
  struct {
    unsigned FCSERRCNT:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeETHFCSERRBITS;
sfr atomic volatile typeETHFCSERRBITS ETHFCSERRbits absolute 0xBF882150;
sfr volatile typeETHFCSERRBITS ETHFCSERRCLRbits absolute 0xBF882154;
sfr volatile typeETHFCSERRBITS ETHFCSERRSETbits absolute 0xBF882158;
sfr volatile typeETHFCSERRBITS ETHFCSERRINVbits absolute 0xBF88215C;

typedef struct tagETHALGNERRBITS {
union {
  struct {
    unsigned ALGNERRCNT:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeETHALGNERRBITS;
sfr atomic volatile typeETHALGNERRBITS ETHALGNERRbits absolute 0xBF882160;
sfr volatile typeETHALGNERRBITS ETHALGNERRCLRbits absolute 0xBF882164;
sfr volatile typeETHALGNERRBITS ETHALGNERRSETbits absolute 0xBF882168;
sfr volatile typeETHALGNERRBITS ETHALGNERRINVbits absolute 0xBF88216C;

typedef struct tagEMAC1CFG1BITS {
union {
  struct {
    unsigned RXENABLE:1;
    unsigned PASSALL:1;
    unsigned RXPAUSE:1;
    unsigned TXPAUSE:1;
    unsigned LOOPBACK:1;
    unsigned :3;
    unsigned RESETTFUN:1;
    unsigned RESETTMCS:1;
    unsigned RESETRFUN:1;
    unsigned RESETRMCS:1;
    unsigned :2;
    unsigned SIMRESET:1;
    unsigned SOFTRESET:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMAC1CFG1BITS;
sfr atomic volatile typeEMAC1CFG1BITS EMAC1CFG1bits absolute 0xBF882200;

typedef struct tagEMACxCFG1BITS {
union {
  struct {
    unsigned RXENABLE:1;
    unsigned PASSALL:1;
    unsigned RXPAUSE:1;
    unsigned TXPAUSE:1;
    unsigned LOOPBACK:1;
    unsigned :3;
    unsigned RESETTFUN:1;
    unsigned RESETTMCS:1;
    unsigned RESETRFUN:1;
    unsigned RESETRMCS:1;
    unsigned :2;
    unsigned SIMRESET:1;
    unsigned SOFTRESET:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMACxCFG1BITS;
sfr atomic volatile typeEMACxCFG1BITS EMACxCFG1bits absolute 0xBF882200;
sfr volatile typeEMACxCFG1BITS EMAC1CFG1CLRbits absolute 0xBF882204;
sfr volatile typeEMACxCFG1BITS EMAC1CFG1SETbits absolute 0xBF882208;
sfr volatile typeEMACxCFG1BITS EMAC1CFG1INVbits absolute 0xBF88220C;

typedef struct tagEMAC1CFG2BITS {
union {
  struct {
    unsigned FULLDPLX:1;
    unsigned LENGTHCK:1;
    unsigned HUGEFRM:1;
    unsigned DELAYCRC:1;
    unsigned CRCENABLE:1;
    unsigned PADENABLE:1;
    unsigned VLANPAD:1;
    unsigned AUTOPAD:1;
    unsigned PUREPRE:1;
    unsigned LONGPRE:1;
    unsigned :2;
    unsigned NOBKOFF:1;
    unsigned BPNOBKOFF:1;
    unsigned EXCESSDFR:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMAC1CFG2BITS;
sfr atomic volatile typeEMAC1CFG2BITS EMAC1CFG2bits absolute 0xBF882210;

typedef struct tagEMACxCFG2BITS {
union {
  struct {
    unsigned FULLDPLX:1;
    unsigned LENGTHCK:1;
    unsigned HUGEFRM:1;
    unsigned DELAYCRC:1;
    unsigned CRCENABLE:1;
    unsigned PADENABLE:1;
    unsigned VLANPAD:1;
    unsigned AUTOPAD:1;
    unsigned PUREPRE:1;
    unsigned LONGPRE:1;
    unsigned :2;
    unsigned NOBKOFF:1;
    unsigned BPNOBKOFF:1;
    unsigned EXCESSDFR:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMACxCFG2BITS;
sfr atomic volatile typeEMACxCFG2BITS EMACxCFG2bits absolute 0xBF882210;
sfr volatile typeEMACxCFG2BITS EMAC1CFG2CLRbits absolute 0xBF882214;
sfr volatile typeEMACxCFG2BITS EMAC1CFG2SETbits absolute 0xBF882218;
sfr volatile typeEMACxCFG2BITS EMAC1CFG2INVbits absolute 0xBF88221C;

typedef struct tagEMAC1IPGTBITS {
union {
  struct {
    unsigned B2BIPKTGP:7;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMAC1IPGTBITS;
sfr atomic volatile typeEMAC1IPGTBITS EMAC1IPGTbits absolute 0xBF882220;

typedef struct tagEMACxIPGTBITS {
union {
  struct {
    unsigned B2BIPKTGP:7;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMACxIPGTBITS;
sfr atomic volatile typeEMACxIPGTBITS EMACxIPGTbits absolute 0xBF882220;
sfr volatile typeEMACxIPGTBITS EMAC1IPGTCLRbits absolute 0xBF882224;
sfr volatile typeEMACxIPGTBITS EMAC1IPGTSETbits absolute 0xBF882228;
sfr volatile typeEMACxIPGTBITS EMAC1IPGTINVbits absolute 0xBF88222C;

typedef struct tagEMAC1IPGRBITS {
union {
  struct {
    unsigned NB2BIPKTGP2:7;
    unsigned :1;
    unsigned NB2BIPKTGP1:7;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMAC1IPGRBITS;
sfr atomic volatile typeEMAC1IPGRBITS EMAC1IPGRbits absolute 0xBF882230;

typedef struct tagEMACxIPGRBITS {
union {
  struct {
    unsigned NB2BIPKTGP2:7;
    unsigned :1;
    unsigned NB2BIPKTGP1:7;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMACxIPGRBITS;
sfr atomic volatile typeEMACxIPGRBITS EMACxIPGRbits absolute 0xBF882230;
sfr volatile typeEMACxIPGRBITS EMAC1IPGRCLRbits absolute 0xBF882234;
sfr volatile typeEMACxIPGRBITS EMAC1IPGRSETbits absolute 0xBF882238;
sfr volatile typeEMACxIPGRBITS EMAC1IPGRINVbits absolute 0xBF88223C;

typedef struct tagEMAC1CLRTBITS {
union {
  struct {
    unsigned RETX:4;
    unsigned :4;
    unsigned CWINDOW:6;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMAC1CLRTBITS;
sfr atomic volatile typeEMAC1CLRTBITS EMAC1CLRTbits absolute 0xBF882240;

typedef struct tagEMACxCLRTBITS {
union {
  struct {
    unsigned RETX:4;
    unsigned :4;
    unsigned CWINDOW:6;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMACxCLRTBITS;
sfr atomic volatile typeEMACxCLRTBITS EMACxCLRTbits absolute 0xBF882240;
sfr volatile typeEMACxCLRTBITS EMAC1CLRTCLRbits absolute 0xBF882244;
sfr volatile typeEMACxCLRTBITS EMAC1CLRTSETbits absolute 0xBF882248;
sfr volatile typeEMACxCLRTBITS EMAC1CLRTINVbits absolute 0xBF88224C;

typedef struct tagEMAC1MAXFBITS {
union {
  struct {
    unsigned MACMAXF:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMAC1MAXFBITS;
sfr atomic volatile typeEMAC1MAXFBITS EMAC1MAXFbits absolute 0xBF882250;

typedef struct tagEMACxMAXFBITS {
union {
  struct {
    unsigned MACMAXF:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMACxMAXFBITS;
sfr atomic volatile typeEMACxMAXFBITS EMACxMAXFbits absolute 0xBF882250;
sfr volatile typeEMACxMAXFBITS EMAC1MAXFCLRbits absolute 0xBF882254;
sfr volatile typeEMACxMAXFBITS EMAC1MAXFSETbits absolute 0xBF882258;
sfr volatile typeEMACxMAXFBITS EMAC1MAXFINVbits absolute 0xBF88225C;

typedef struct tagEMAC1SUPPBITS {
union {
  struct {
    unsigned :8;
    unsigned SPEEDRMII:1;
    unsigned :2;
    unsigned RESETRMII:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMAC1SUPPBITS;
sfr atomic volatile typeEMAC1SUPPBITS EMAC1SUPPbits absolute 0xBF882260;

typedef struct tagEMACxSUPPBITS {
union {
  struct {
    unsigned :8;
    unsigned SPEEDRMII:1;
    unsigned :2;
    unsigned RESETRMII:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMACxSUPPBITS;
sfr atomic volatile typeEMACxSUPPBITS EMACxSUPPbits absolute 0xBF882260;
sfr volatile typeEMACxSUPPBITS EMAC1SUPPCLRbits absolute 0xBF882264;
sfr volatile typeEMACxSUPPBITS EMAC1SUPPSETbits absolute 0xBF882268;
sfr volatile typeEMACxSUPPBITS EMAC1SUPPINVbits absolute 0xBF88226C;

typedef struct tagEMAC1TESTBITS {
union {
  struct {
    unsigned SHRTQNTA:1;
    unsigned TESTPAUSE:1;
    unsigned TESTBP:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMAC1TESTBITS;
sfr atomic volatile typeEMAC1TESTBITS EMAC1TESTbits absolute 0xBF882270;

typedef struct tagEMACxTESTBITS {
union {
  struct {
    unsigned SHRTQNTA:1;
    unsigned TESTPAUSE:1;
    unsigned TESTBP:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMACxTESTBITS;
sfr atomic volatile typeEMACxTESTBITS EMACxTESTbits absolute 0xBF882270;
sfr volatile typeEMACxTESTBITS EMAC1TESTCLRbits absolute 0xBF882274;
sfr volatile typeEMACxTESTBITS EMAC1TESTSETbits absolute 0xBF882278;
sfr volatile typeEMACxTESTBITS EMAC1TESTINVbits absolute 0xBF88227C;

typedef struct tagEMAC1MCFGBITS {
union {
  struct {
    unsigned SCANINC:1;
    unsigned NOPRE:1;
    unsigned CLKSEL:4;
    unsigned :9;
    unsigned RESETMGMT:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMAC1MCFGBITS;
sfr atomic volatile typeEMAC1MCFGBITS EMAC1MCFGbits absolute 0xBF882280;

typedef struct tagEMACxMCFGBITS {
union {
  struct {
    unsigned SCANINC:1;
    unsigned NOPRE:1;
    unsigned CLKSEL:4;
    unsigned :9;
    unsigned RESETMGMT:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMACxMCFGBITS;
sfr atomic volatile typeEMACxMCFGBITS EMACxMCFGbits absolute 0xBF882280;
sfr volatile typeEMACxMCFGBITS EMAC1MCFGCLRbits absolute 0xBF882284;
sfr volatile typeEMACxMCFGBITS EMAC1MCFGSETbits absolute 0xBF882288;
sfr volatile typeEMACxMCFGBITS EMAC1MCFGINVbits absolute 0xBF88228C;

typedef struct tagEMAC1MCMDBITS {
union {
  struct {
    unsigned READ:1;
    unsigned SCAN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMAC1MCMDBITS;
sfr atomic volatile typeEMAC1MCMDBITS EMAC1MCMDbits absolute 0xBF882290;

typedef struct tagEMACxMCMDBITS {
union {
  struct {
    unsigned READ:1;
    unsigned SCAN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMACxMCMDBITS;
sfr atomic volatile typeEMACxMCMDBITS EMACxMCMDbits absolute 0xBF882290;
sfr volatile typeEMACxMCMDBITS EMAC1MCMDCLRbits absolute 0xBF882294;
sfr volatile typeEMACxMCMDBITS EMAC1MCMDSETbits absolute 0xBF882298;
sfr volatile typeEMACxMCMDBITS EMAC1MCMDINVbits absolute 0xBF88229C;

typedef struct tagEMAC1MADRBITS {
union {
  struct {
    unsigned REGADDR:5;
    unsigned :3;
    unsigned PHYADDR:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMAC1MADRBITS;
sfr atomic volatile typeEMAC1MADRBITS EMAC1MADRbits absolute 0xBF8822A0;

typedef struct tagEMACxMADRBITS {
union {
  struct {
    unsigned REGADDR:5;
    unsigned :3;
    unsigned PHYADDR:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMACxMADRBITS;
sfr atomic volatile typeEMACxMADRBITS EMACxMADRbits absolute 0xBF8822A0;
sfr volatile typeEMACxMADRBITS EMAC1MADRCLRbits absolute 0xBF8822A4;
sfr volatile typeEMACxMADRBITS EMAC1MADRSETbits absolute 0xBF8822A8;
sfr volatile typeEMACxMADRBITS EMAC1MADRINVbits absolute 0xBF8822AC;

typedef struct tagEMAC1MWTDBITS {
union {
  struct {
    unsigned MWTD:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMAC1MWTDBITS;
sfr atomic volatile typeEMAC1MWTDBITS EMAC1MWTDbits absolute 0xBF8822B0;

typedef struct tagEMACxMWTDBITS {
union {
  struct {
    unsigned MWTD:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMACxMWTDBITS;
sfr atomic volatile typeEMACxMWTDBITS EMACxMWTDbits absolute 0xBF8822B0;
sfr volatile typeEMACxMWTDBITS EMAC1MWTDCLRbits absolute 0xBF8822B4;
sfr volatile typeEMACxMWTDBITS EMAC1MWTDSETbits absolute 0xBF8822B8;
sfr volatile typeEMACxMWTDBITS EMAC1MWTDINVbits absolute 0xBF8822BC;

typedef struct tagEMAC1MRDDBITS {
union {
  struct {
    unsigned MRDD:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMAC1MRDDBITS;
sfr atomic volatile typeEMAC1MRDDBITS EMAC1MRDDbits absolute 0xBF8822C0;

typedef struct tagEMACxMRDDBITS {
union {
  struct {
    unsigned MRDD:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMACxMRDDBITS;
sfr atomic volatile typeEMACxMRDDBITS EMACxMRDDbits absolute 0xBF8822C0;
sfr volatile typeEMACxMRDDBITS EMAC1MRDDCLRbits absolute 0xBF8822C4;
sfr volatile typeEMACxMRDDBITS EMAC1MRDDSETbits absolute 0xBF8822C8;
sfr volatile typeEMACxMRDDBITS EMAC1MRDDINVbits absolute 0xBF8822CC;

typedef struct tagEMAC1MINDBITS {
union {
  struct {
    unsigned MIIMBUSY:1;
    unsigned SCAN:1;
    unsigned NOTVALID:1;
    unsigned LINKFAIL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMAC1MINDBITS;
sfr atomic volatile typeEMAC1MINDBITS EMAC1MINDbits absolute 0xBF8822D0;

typedef struct tagEMACxMINDBITS {
union {
  struct {
    unsigned MIIMBUSY:1;
    unsigned SCAN:1;
    unsigned NOTVALID:1;
    unsigned LINKFAIL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMACxMINDBITS;
sfr atomic volatile typeEMACxMINDBITS EMACxMINDbits absolute 0xBF8822D0;
sfr volatile typeEMACxMINDBITS EMAC1MINDCLRbits absolute 0xBF8822D4;
sfr volatile typeEMACxMINDBITS EMAC1MINDSETbits absolute 0xBF8822D8;
sfr volatile typeEMACxMINDBITS EMAC1MINDINVbits absolute 0xBF8822DC;

typedef struct tagEMAC1SA0BITS {
union {
  struct {
    unsigned STNADDR5:8;
    unsigned STNADDR6:8;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMAC1SA0BITS;
sfr atomic volatile typeEMAC1SA0BITS EMAC1SA0bits absolute 0xBF882300;

typedef struct tagEMACxSA0BITS {
union {
  struct {
    unsigned STNADDR5:8;
    unsigned STNADDR6:8;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMACxSA0BITS;
sfr atomic volatile typeEMACxSA0BITS EMACxSA0bits absolute 0xBF882300;
sfr volatile typeEMACxSA0BITS EMAC1SA0CLRbits absolute 0xBF882304;
sfr volatile typeEMACxSA0BITS EMAC1SA0SETbits absolute 0xBF882308;
sfr volatile typeEMACxSA0BITS EMAC1SA0INVbits absolute 0xBF88230C;

typedef struct tagEMAC1SA1BITS {
union {
  struct {
    unsigned STNADDR3:8;
    unsigned STNADDR4:8;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMAC1SA1BITS;
sfr atomic volatile typeEMAC1SA1BITS EMAC1SA1bits absolute 0xBF882310;

typedef struct tagEMACxSA1BITS {
union {
  struct {
    unsigned STNADDR3:8;
    unsigned STNADDR4:8;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMACxSA1BITS;
sfr atomic volatile typeEMACxSA1BITS EMACxSA1bits absolute 0xBF882310;
sfr volatile typeEMACxSA1BITS EMAC1SA1CLRbits absolute 0xBF882314;
sfr volatile typeEMACxSA1BITS EMAC1SA1SETbits absolute 0xBF882318;
sfr volatile typeEMACxSA1BITS EMAC1SA1INVbits absolute 0xBF88231C;

typedef struct tagEMAC1SA2BITS {
union {
  struct {
    unsigned STNADDR1:8;
    unsigned STNADDR2:8;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMAC1SA2BITS;
sfr atomic volatile typeEMAC1SA2BITS EMAC1SA2bits absolute 0xBF882320;

typedef struct tagEMACxSA2BITS {
union {
  struct {
    unsigned STNADDR1:8;
    unsigned STNADDR2:8;
  };
  struct {
    unsigned w:32;
  };
};
} typeEMACxSA2BITS;
sfr atomic volatile typeEMACxSA2BITS EMACxSA2bits absolute 0xBF882320;
sfr volatile typeEMACxSA2BITS EMAC1SA2CLRbits absolute 0xBF882324;
sfr volatile typeEMACxSA2BITS EMAC1SA2SETbits absolute 0xBF882328;
sfr volatile typeEMACxSA2BITS EMAC1SA2INVbits absolute 0xBF88232C;

typedef struct tagPRECONBITS {
union {
  unsigned PFMWS:3;
  unsigned :1;
  unsigned PREFEN:2;
  unsigned :20;
  unsigned PFMSECEN:1;
};
} typePRECONBITS;
sfr atomic volatile typePRECONBITS PRECONbits absolute 0xBF8E0000;
sfr volatile typePRECONBITS PRECONCLRbits absolute 0xBF8E0004;
sfr volatile typePRECONBITS PRECONSETbits absolute 0xBF8E0008;
sfr volatile typePRECONBITS PRECONINVbits absolute 0xBF8E000C;

typedef struct tagPRESTATBITS {
union {
  unsigned PFMSECCNT:8;
  unsigned :18;
  unsigned PFMSEC:1;
  unsigned PFMDED:1;
};
} typePRESTATBITS;
sfr atomic volatile typePRESTATBITS PRESTATbits absolute 0xBF8E0010;
sfr volatile typePRESTATBITS PRESTATCLRbits absolute 0xBF8E0014;
sfr volatile typePRESTATBITS PRESTATSETbits absolute 0xBF8E0018;
sfr volatile typePRESTATBITS PRESTATINVbits absolute 0xBF8E001C;

typedef struct tagEBICS0BITS {
union {
  unsigned :16;
  unsigned CSADDR:16;
};
} typeEBICS0BITS;
sfr volatile typeEBICS0BITS EBICS0bits absolute 0xBF8E1014;

typedef struct tagEBIMSK0BITS {
union {
  unsigned MEMSIZE:5;
  unsigned MEMTYPE:3;
  unsigned REGSEL:3;
};
} typeEBIMSK0BITS;
sfr volatile typeEBIMSK0BITS EBIMSK0bits absolute 0xBF8E1054;

typedef struct tagEBISMT0BITS {
union {
  unsigned TRC:6;
  unsigned TAS:2;
  unsigned TWR:2;
  unsigned TWP:6;
  unsigned TBTA:3;
  unsigned TPRC:4;
  unsigned PAGEMODE:1;
  unsigned PAGESIZE:2;
  unsigned RDYMODE:1;
};
} typeEBISMT0BITS;
sfr volatile typeEBISMT0BITS EBISMT0bits absolute 0xBF8E1094;

typedef struct tagEBISMT1BITS {
union {
  unsigned TRC:6;
  unsigned TAS:2;
  unsigned TWR:2;
  unsigned TWP:6;
  unsigned TBTA:3;
  unsigned TPRC:4;
  unsigned PAGEMODE:1;
  unsigned PAGESIZE:2;
  unsigned RDYMODE:1;
};
} typeEBISMT1BITS;
sfr volatile typeEBISMT1BITS EBISMT1bits absolute 0xBF8E1098;

typedef struct tagEBISMT2BITS {
union {
  unsigned TRC:6;
  unsigned TAS:2;
  unsigned TWR:2;
  unsigned TWP:6;
  unsigned TBTA:3;
  unsigned TPRC:4;
  unsigned PAGEMODE:1;
  unsigned PAGESIZE:2;
  unsigned RDYMODE:1;
};
} typeEBISMT2BITS;
sfr volatile typeEBISMT2BITS EBISMT2bits absolute 0xBF8E109C;

typedef struct tagEBIFTRPDBITS {
union {
  unsigned TRPD:32;
};
} typeEBIFTRPDBITS;
sfr volatile typeEBIFTRPDBITS EBIFTRPDbits absolute 0xBF8E10A0;

typedef struct tagEBISMCONBITS {
union {
  unsigned SMRP:1;
  unsigned :6;
  unsigned SMDWIDTH0:3;
  unsigned SMDWIDTH1:3;
  unsigned SMDWIDTH2:3;
};
} typeEBISMCONBITS;
sfr volatile typeEBISMCONBITS EBISMCONbits absolute 0xBF8E10A4;

typedef struct tagSQI1XCON1BITS {
union {
  unsigned TYPECMD:2;
  unsigned TYPEADDR:2;
  unsigned TYPEMODE:2;
  unsigned TYPEDUMMY:2;
  unsigned TYPEDATA:2;
  unsigned READOPCODE:8;
  unsigned ADDRBYTES:3;
  unsigned DUMMYBYTES:3;
};
} typeSQI1XCON1BITS;
sfr volatile typeSQI1XCON1BITS SQI1XCON1bits absolute 0xBF8E2000;

typedef struct tagSQI1XCON2BITS {
union {
  unsigned MODECODE:8;
  unsigned MODEBYTES:2;
  unsigned DEVSEL:2;
};
} typeSQI1XCON2BITS;
sfr volatile typeSQI1XCON2BITS SQI1XCON2bits absolute 0xBF8E2004;

typedef struct tagSQI1CFGBITS {
union {
  unsigned MODE:3;
  unsigned CPHA:1;
  unsigned CPOL:1;
  unsigned LSBF:1;
  unsigned :1;
  unsigned RXLATCH:1;
  unsigned :1;
  unsigned WP:1;
  unsigned HOLD:1;
  unsigned :1;
  unsigned BURSTEN:1;
  unsigned :3;
  unsigned RESET:1;
  unsigned :3;
  unsigned DATAEN:2;
  unsigned :2;
  unsigned CSEN:2;
  unsigned :5;
  unsigned SQIEN:1;
};
} typeSQI1CFGBITS;
sfr volatile typeSQI1CFGBITS SQI1CFGbits absolute 0xBF8E2008;

typedef struct tagSQI1CONBITS {
union {
  unsigned TXRXCOUNT:16;
  unsigned CMDINIT:2;
  unsigned LANEMODE:2;
  unsigned DEVSEL:2;
  unsigned DASSERT:1;
};
} typeSQI1CONBITS;
sfr volatile typeSQI1CONBITS SQI1CONbits absolute 0xBF8E200C;

typedef struct tagSQI1CLKCONBITS {
union {
  unsigned EN:1;
  unsigned STABLE:1;
  unsigned :6;
  unsigned CLKDIV:8;
};
} typeSQI1CLKCONBITS;
sfr volatile typeSQI1CLKCONBITS SQI1CLKCONbits absolute 0xBF8E2010;

typedef struct tagSQI1CMDTHRBITS {
union {
  unsigned RXCMDTHR:5;
  unsigned :3;
  unsigned TXCMDTHR:5;
};
} typeSQI1CMDTHRBITS;
sfr volatile typeSQI1CMDTHRBITS SQI1CMDTHRbits absolute 0xBF8E2014;

typedef struct tagSQI1INTTHRBITS {
union {
  unsigned RXINTTHR:5;
  unsigned :3;
  unsigned TXINTTHR:5;
};
} typeSQI1INTTHRBITS;
sfr volatile typeSQI1INTTHRBITS SQI1INTTHRbits absolute 0xBF8E2018;

typedef struct tagSQI1INTENBITS {
union {
  unsigned TXEMPTYIE:1;
  unsigned TXFULLIE:1;
  unsigned TXTHRIE:1;
  unsigned RXEMPTYIE:1;
  unsigned RXFULLIE:1;
  unsigned RXTHRIE:1;
  unsigned CONFULLIE:1;
  unsigned CONEMPTYIE:1;
  unsigned CONTHRIE:1;
  unsigned BDDONEIE:1;
  unsigned PKTCOMPIE:1;
};
} typeSQI1INTENBITS;
sfr volatile typeSQI1INTENBITS SQI1INTENbits absolute 0xBF8E201C;

typedef struct tagSQI1INTSTATBITS {
union {
  unsigned TXEMPTYIF:1;
  unsigned TXFULLIF:1;
  unsigned TXTHRIF:1;
  unsigned RXEMPTYIF:1;
  unsigned RXFULLIF:1;
  unsigned RXTHRIF:1;
  unsigned CONFULLIF:1;
  unsigned CONEMPTYIF:1;
  unsigned CONTHRIF:1;
  unsigned BDDONEIF:1;
  unsigned PKTCOMPIF:1;
};
} typeSQI1INTSTATBITS;
sfr volatile typeSQI1INTSTATBITS SQI1INTSTATbits absolute 0xBF8E2020;

typedef struct tagSQI1TXBUFBITS {
union {
  unsigned TXDATA:32;
};
} typeSQI1TXBUFBITS;
sfr volatile typeSQI1TXBUFBITS SQI1TXBUFbits absolute 0xBF8E2024;

typedef struct tagSQI1RXBUFBITS {
union {
  unsigned RXDATA:32;
};
} typeSQI1RXBUFBITS;
sfr volatile typeSQI1RXBUFBITS SQI1RXBUFbits absolute 0xBF8E2028;

typedef struct tagSQI1STAT1BITS {
union {
  unsigned RXBUFCNT:8;
  unsigned :8;
  unsigned TXBUFFREE:8;
};
} typeSQI1STAT1BITS;
sfr volatile typeSQI1STAT1BITS SQI1STAT1bits absolute 0xBF8E202C;

typedef struct tagSQI1STAT2BITS {
union {
  unsigned TXOV:1;
  unsigned RXUN:1;
  unsigned :1;
  unsigned SQID0:1;
  unsigned SQID1:1;
  unsigned SQID2:1;
  unsigned SQID3:1;
};
} typeSQI1STAT2BITS;
sfr volatile typeSQI1STAT2BITS SQI1STAT2bits absolute 0xBF8E2030;

typedef struct tagSQI1BDCONBITS {
union {
  unsigned DMAEN:1;
  unsigned POLLEN:1;
  unsigned START:1;
};
} typeSQI1BDCONBITS;
sfr volatile typeSQI1BDCONBITS SQI1BDCONbits absolute 0xBF8E2034;

typedef struct tagSQI1BDCURADDBITS {
union {
  unsigned BDCURRADDR:32;
};
} typeSQI1BDCURADDBITS;
sfr volatile typeSQI1BDCURADDBITS SQI1BDCURADDbits absolute 0xBF8E2038;

typedef struct tagSQI1BDBASEADDRBITS {
union {
  unsigned BDADDR:32;
};
} typeSQI1BDBASEADDRBITS;
sfr volatile typeSQI1BDBASEADDRBITS SQI1BDBASEADDRbits absolute 0xBF8E2040;

typedef struct tagSQI1BDSTATBITS {
union {
  unsigned BDCON:16;
  unsigned DMAACTV:1;
  unsigned DMASTART:1;
  unsigned BDSTATE:4;
};
} typeSQI1BDSTATBITS;
sfr volatile typeSQI1BDSTATBITS SQI1BDSTATbits absolute 0xBF8E2044;

typedef struct tagSQI1BDPOLLCONBITS {
union {
  unsigned POLLCON:16;
};
} typeSQI1BDPOLLCONBITS;
sfr volatile typeSQI1BDPOLLCONBITS SQI1BDPOLLCONbits absolute 0xBF8E2048;

typedef struct tagSQI1BDTXDSTATBITS {
union {
  unsigned TXCURBUFLEN:8;
  unsigned :8;
  unsigned TXBUFCNT:5;
  unsigned :4;
  unsigned TXSTATE:4;
};
} typeSQI1BDTXDSTATBITS;
sfr volatile typeSQI1BDTXDSTATBITS SQI1BDTXDSTATbits absolute 0xBF8E204C;

typedef struct tagSQI1BDRXDSTATBITS {
union {
  unsigned RXCURBUFLEN:8;
  unsigned :8;
  unsigned RXBUFCNT:5;
  unsigned :4;
  unsigned RXSTATE:4;
};
} typeSQI1BDRXDSTATBITS;
sfr volatile typeSQI1BDRXDSTATBITS SQI1BDRXDSTATbits absolute 0xBF8E2050;

typedef struct tagSQI1THRBITS {
union {
  unsigned THRES:7;
};
} typeSQI1THRBITS;
sfr volatile typeSQI1THRBITS SQI1THRbits absolute 0xBF8E2054;

typedef struct tagSQI1INTSENBITS {
union {
  unsigned TXEMPTYISE:1;
  unsigned TXFULLISE:1;
  unsigned TXTHRISE:1;
  unsigned RXEMPTYISE:1;
  unsigned RXFULLISE:1;
  unsigned RXTHRISE:1;
  unsigned CONFULLISE:1;
  unsigned CONEMPTYISE:1;
  unsigned CONTHRISE:1;
  unsigned BDDONEISE:1;
  unsigned PKTCOMPISE:1;
};
} typeSQI1INTSENBITS;
sfr volatile typeSQI1INTSENBITS SQI1INTSENbits absolute 0xBF8E2058;

typedef struct tagUSBCSR0BITS {
union {
  unsigned FUNC:7;
  unsigned :1;
  unsigned SUSPEN:1;
  unsigned SUSPMODE:1;
  unsigned RESUME:1;
  unsigned RESET:1;
  unsigned HSMODE:1;
  unsigned HSEN:1;
  unsigned SOFTCONN:1;
  unsigned ISOUPD:1;
  unsigned EP0IF:1;
  unsigned EP1TXIF:1;
  unsigned EP2TXIF:1;
  unsigned EP3TXIF:1;
  unsigned EP4TXIF:1;
  unsigned EP5TXIF:1;
  unsigned EP6TXIF:1;
  unsigned EP7TXIF:1;
};
} typeUSBCSR0BITS;
sfr volatile typeUSBCSR0BITS USBCSR0bits absolute 0xBF8E3000;

typedef struct tagUSBCSR1BITS {
union {
  unsigned :1;
  unsigned EP1RXIF:1;
  unsigned EP2RXIF:1;
  unsigned EP3RXIF:1;
  unsigned EP4RXIF:1;
  unsigned EP5RXIF:1;
  unsigned EP6RXIF:1;
  unsigned EP7RXIF:1;
  unsigned :8;
  unsigned EP0IE:1;
  unsigned EP1TXIE:1;
  unsigned EP2TXIE:1;
  unsigned EP3TXIE:1;
  unsigned EP4TXIE:1;
  unsigned EP5TXIE:1;
  unsigned EP6TXIE:1;
  unsigned EP7TXIE:1;
};
} typeUSBCSR1BITS;
sfr volatile typeUSBCSR1BITS USBCSR1bits absolute 0xBF8E3004;

typedef struct tagUSBCSR2BITS {
union {
  unsigned :1;
  unsigned EP1RXIE:1;
  unsigned EP2RXIE:1;
  unsigned EP3RXIE:1;
  unsigned EP4RXIE:1;
  unsigned EP5RXIE:1;
  unsigned EP6RXIE:1;
  unsigned EP7RXIE:1;
  unsigned :8;
  unsigned SUSPIF:1;
  unsigned RESUMEIF:1;
  unsigned RESETIF:1;
  unsigned SOFIF:1;
  unsigned CONNIF:1;
  unsigned DISCONIF:1;
  unsigned SESSRQIF:1;
  unsigned VBUSERRIF:1;
  unsigned SUSPIE:1;
  unsigned RESUMEIE:1;
  unsigned RESETIE:1;
  unsigned SOFIE:1;
  unsigned CONNIE:1;
  unsigned DISCONIE:1;
  unsigned SESSRQIE:1;
  unsigned VBUSERRIE:1;
};
} typeUSBCSR2BITS;
sfr volatile typeUSBCSR2BITS USBCSR2bits absolute 0xBF8E3008;

typedef struct tagUSBCSR3BITS {
union {
  unsigned RFRMNUM:11;
  unsigned :5;
  unsigned ENDPOINT:4;
  unsigned :4;
  unsigned NAK:1;
  unsigned TESTJ:1;
  unsigned TESTK:1;
  unsigned PACKET:1;
  unsigned FORCEHS:1;
  unsigned FORCEFS:1;
  unsigned FIFOACC:1;
  unsigned FORCEHST:1;
};
} typeUSBCSR3BITS;
sfr volatile typeUSBCSR3BITS USBCSR3bits absolute 0xBF8E300C;

typedef struct tagUSBIENCSR0BITS {
union {
  struct {
    unsigned TXMAXP:11;
    unsigned MULT:5;
    unsigned TXPKTRDY:1;
    unsigned FIFONE:1;
    unsigned ERROR:1;
    unsigned FLUSH:1;
    unsigned SETUPPKT:1;
    unsigned RXSTALL:1;
    unsigned CLRDT:1;
    unsigned NAKTMOUT:1;
    unsigned DATATGGL:1;
    unsigned DTWREN:1;
    unsigned DMAREQMD:1;
    unsigned FRCDATTG:1;
    unsigned DMAREQEN:1;
    unsigned MODE:1;
    unsigned :1;
    unsigned AUTOSET:1;
  };
  struct {
    unsigned :18;
    unsigned UNDERRUN:1;
    unsigned :1;
    unsigned SENDSTALL:1;
    unsigned SENTSTALL:1;
    unsigned :1;
    unsigned INCOMPTX:1;
    unsigned :6;
    unsigned ISO:1;
  };
};
} typeUSBIENCSR0BITS;
sfr volatile typeUSBIENCSR0BITS USBIENCSR0bits absolute 0xBF8E3010;

typedef struct tagUSBIENCSR1BITS {
union {
  struct {
    unsigned RXMAXP:11;
    unsigned MULT:5;
    unsigned RXPKTRDY:1;
    unsigned FIFOFULL:1;
    unsigned ERROR:1;
    unsigned DERRNAKT:1;
    unsigned FLUSH:1;
    unsigned REQPKT:1;
    unsigned RXSTALL:1;
    unsigned CLRDT:1;
    unsigned INCOMPRX:1;
    unsigned DATATGGL:1;
    unsigned DATATWEN:1;
    unsigned DMAREQMD:1;
    unsigned PIDERR:1;
    unsigned DMAREQEN:1;
    unsigned AUTORQ:1;
    unsigned AUTOCLR:1;
  };
  struct {
    unsigned :18;
    unsigned OVERRUN:1;
    unsigned DATAERR:1;
    unsigned :1;
    unsigned SENDSTALL:1;
    unsigned SENTSTALL:1;
    unsigned :5;
    unsigned DISNYET:1;
    unsigned :1;
    unsigned ISO:1;
  };
};
} typeUSBIENCSR1BITS;
sfr volatile typeUSBIENCSR1BITS USBIENCSR1bits absolute 0xBF8E3014;

typedef struct tagUSBIENCSR2BITS {
union {
  unsigned RXCNT:14;
  unsigned :2;
  unsigned TEP:4;
  unsigned PROTOCOL:2;
  unsigned SPEED:2;
  unsigned TXINTERV:8;
};
} typeUSBIENCSR2BITS;
sfr volatile typeUSBIENCSR2BITS USBIENCSR2bits absolute 0xBF8E3018;

typedef struct tagUSBIENCSR3BITS {
union {
  unsigned TEP:4;
  unsigned PROTOCOL:2;
  unsigned SPEED:2;
  unsigned RXINTERV:8;
  unsigned :8;
  unsigned TXFIFOSZ:4;
  unsigned RXFIFOSZ:4;
};
} typeUSBIENCSR3BITS;
sfr volatile typeUSBIENCSR3BITS USBIENCSR3bits absolute 0xBF8E301C;

typedef struct tagUSBFIFO0BITS {
union {
  unsigned DATA:32;
};
} typeUSBFIFO0BITS;
sfr volatile typeUSBFIFO0BITS USBFIFO0bits absolute 0xBF8E3020;

typedef struct tagUSBFIFO1BITS {
union {
  unsigned DATA:32;
};
} typeUSBFIFO1BITS;
sfr volatile typeUSBFIFO1BITS USBFIFO1bits absolute 0xBF8E3024;

typedef struct tagUSBFIFO2BITS {
union {
  unsigned DATA:32;
};
} typeUSBFIFO2BITS;
sfr volatile typeUSBFIFO2BITS USBFIFO2bits absolute 0xBF8E3028;

typedef struct tagUSBFIFO3BITS {
union {
  unsigned DATA:32;
};
} typeUSBFIFO3BITS;
sfr volatile typeUSBFIFO3BITS USBFIFO3bits absolute 0xBF8E302C;

typedef struct tagUSBFIFO4BITS {
union {
  unsigned DATA:32;
};
} typeUSBFIFO4BITS;
sfr volatile typeUSBFIFO4BITS USBFIFO4bits absolute 0xBF8E3030;

typedef struct tagUSBFIFO5BITS {
union {
  unsigned DATA:32;
};
} typeUSBFIFO5BITS;
sfr volatile typeUSBFIFO5BITS USBFIFO5bits absolute 0xBF8E3034;

typedef struct tagUSBFIFO6BITS {
union {
  unsigned DATA:32;
};
} typeUSBFIFO6BITS;
sfr volatile typeUSBFIFO6BITS USBFIFO6bits absolute 0xBF8E3038;

typedef struct tagUSBFIFO7BITS {
union {
  unsigned DATA:32;
};
} typeUSBFIFO7BITS;
sfr volatile typeUSBFIFO7BITS USBFIFO7bits absolute 0xBF8E303C;

typedef struct tagUSBOTGBITS {
union {
  unsigned SESSION:1;
  unsigned HOSTREQ:1;
  unsigned HOSTMODE:1;
  unsigned VBUS:2;
  unsigned LSDEV:1;
  unsigned FSDEV:1;
  unsigned BDEV:1;
  unsigned RXEDMA:1;
  unsigned TXEDMA:1;
  unsigned :6;
  unsigned TXFIFOSZ:4;
  unsigned TXDPB:1;
  unsigned :3;
  unsigned RXFIFOSZ:4;
  unsigned RXDPB:1;
};
} typeUSBOTGBITS;
sfr volatile typeUSBOTGBITS USBOTGbits absolute 0xBF8E3060;

typedef struct tagUSBFIFOABITS {
union {
  unsigned TXFIFOAD:13;
  unsigned :3;
  unsigned RXFIFOAD:13;
};
} typeUSBFIFOABITS;
sfr volatile typeUSBFIFOABITS USBFIFOAbits absolute 0xBF8E3064;

typedef struct tagUSBHWVERBITS {
union {
  unsigned VERMINOR:10;
  unsigned VERMAJOR:5;
  unsigned RC:1;
};
} typeUSBHWVERBITS;
sfr volatile typeUSBHWVERBITS USBHWVERbits absolute 0xBF8E306C;

typedef struct tagUSBINFOBITS {
union {
  unsigned TXENDPTS:4;
  unsigned RXENDPTS:4;
  unsigned RAMBITS:4;
  unsigned DMACHANS:4;
  unsigned WTID:4;
  unsigned WTCON:4;
  unsigned VPLEN:8;
};
} typeUSBINFOBITS;
sfr volatile typeUSBINFOBITS USBINFObits absolute 0xBF8E3078;

typedef struct tagUSBEOFRSTBITS {
union {
  unsigned HSEOF:8;
  unsigned FSEOF:8;
  unsigned LSEOF:8;
  unsigned SOFRST:8;
};
} typeUSBEOFRSTBITS;
sfr volatile typeUSBEOFRSTBITS USBEOFRSTbits absolute 0xBF8E307C;

typedef struct tagUSBE0TXABITS {
union {
  unsigned TXFADDR:7;
  unsigned :9;
  unsigned TXHUBADD:7;
  unsigned MULTTRAN:1;
  unsigned TXHUBPRT:7;
};
} typeUSBE0TXABITS;
sfr volatile typeUSBE0TXABITS USBE0TXAbits absolute 0xBF8E3080;

typedef struct tagUSBE0RXABITS {
union {
  unsigned :16;
  unsigned RXHUBADD:7;
  unsigned MULTTRAN:1;
  unsigned RXHUBPRT:7;
};
} typeUSBE0RXABITS;
sfr volatile typeUSBE0RXABITS USBE0RXAbits absolute 0xBF8E3084;

typedef struct tagUSBE1TXABITS {
union {
  unsigned TXFADDR:7;
  unsigned :9;
  unsigned TXHUBADD:7;
  unsigned MULTTRAN:1;
  unsigned TXHUBPRT:7;
};
} typeUSBE1TXABITS;
sfr volatile typeUSBE1TXABITS USBE1TXAbits absolute 0xBF8E3088;

typedef struct tagUSBE1RXABITS {
union {
  unsigned RXFADDR:7;
  unsigned :9;
  unsigned RXHUBADD:7;
  unsigned MULTTRAN:1;
  unsigned RXHUBPRT:7;
};
} typeUSBE1RXABITS;
sfr volatile typeUSBE1RXABITS USBE1RXAbits absolute 0xBF8E308C;

typedef struct tagUSBE2TXABITS {
union {
  unsigned TXFADDR:7;
  unsigned :9;
  unsigned TXHUBADD:7;
  unsigned MULTTRAN:1;
  unsigned TXHUBPRT:7;
};
} typeUSBE2TXABITS;
sfr volatile typeUSBE2TXABITS USBE2TXAbits absolute 0xBF8E3090;

typedef struct tagUSBE2RXABITS {
union {
  unsigned RXFADDR:7;
  unsigned :9;
  unsigned RXHUBADD:7;
  unsigned MULTTRAN:1;
  unsigned RXHUBPRT:7;
};
} typeUSBE2RXABITS;
sfr volatile typeUSBE2RXABITS USBE2RXAbits absolute 0xBF8E3094;

typedef struct tagUSBE3TXABITS {
union {
  unsigned TXFADDR:7;
  unsigned :9;
  unsigned TXHUBADD:7;
  unsigned MULTTRAN:1;
  unsigned TXHUBPRT:7;
};
} typeUSBE3TXABITS;
sfr volatile typeUSBE3TXABITS USBE3TXAbits absolute 0xBF8E3098;

typedef struct tagUSBE3RXABITS {
union {
  unsigned RXFADDR:7;
  unsigned :9;
  unsigned RXHUBADD:7;
  unsigned MULTTRAN:1;
  unsigned RXHUBPRT:7;
};
} typeUSBE3RXABITS;
sfr volatile typeUSBE3RXABITS USBE3RXAbits absolute 0xBF8E309C;

typedef struct tagUSBE4TXABITS {
union {
  unsigned TXFADDR:7;
  unsigned :9;
  unsigned TXHUBADD:7;
  unsigned MULTTRAN:1;
  unsigned TXHUBPRT:7;
};
} typeUSBE4TXABITS;
sfr volatile typeUSBE4TXABITS USBE4TXAbits absolute 0xBF8E30A0;

typedef struct tagUSBE4RXABITS {
union {
  unsigned RXFADDR:7;
  unsigned :9;
  unsigned RXHUBADD:7;
  unsigned MULTTRAN:1;
  unsigned RXHUBPRT:7;
};
} typeUSBE4RXABITS;
sfr volatile typeUSBE4RXABITS USBE4RXAbits absolute 0xBF8E30A4;

typedef struct tagUSBE5TXABITS {
union {
  unsigned TXFADDR:7;
  unsigned :9;
  unsigned TXHUBADD:7;
  unsigned MULTTRAN:1;
  unsigned TXHUBPRT:7;
};
} typeUSBE5TXABITS;
sfr volatile typeUSBE5TXABITS USBE5TXAbits absolute 0xBF8E30A8;

typedef struct tagUSBE5RXABITS {
union {
  unsigned RXFADDR:7;
  unsigned :9;
  unsigned RXHUBADD:7;
  unsigned MULTTRAN:1;
  unsigned RXHUBPRT:7;
};
} typeUSBE5RXABITS;
sfr volatile typeUSBE5RXABITS USBE5RXAbits absolute 0xBF8E30AC;

typedef struct tagUSBE6TXABITS {
union {
  unsigned TXFADDR:7;
  unsigned :9;
  unsigned TXHUBADD:7;
  unsigned MULTTRAN:1;
  unsigned TXHUBPRT:7;
};
} typeUSBE6TXABITS;
sfr volatile typeUSBE6TXABITS USBE6TXAbits absolute 0xBF8E30B0;

typedef struct tagUSBE6RXABITS {
union {
  unsigned RXFADDR:7;
  unsigned :9;
  unsigned RXHUBADD:7;
  unsigned MULTTRAN:1;
  unsigned RXHUBPRT:7;
};
} typeUSBE6RXABITS;
sfr volatile typeUSBE6RXABITS USBE6RXAbits absolute 0xBF8E30B4;

typedef struct tagUSBE7TXABITS {
union {
  unsigned TXFADDR:7;
  unsigned :9;
  unsigned TXHUBADD:7;
  unsigned MULTTRAN:1;
  unsigned TXHUBPRT:7;
};
} typeUSBE7TXABITS;
sfr volatile typeUSBE7TXABITS USBE7TXAbits absolute 0xBF8E30B8;

typedef struct tagUSBE7RXABITS {
union {
  unsigned RXFADDR:7;
  unsigned :9;
  unsigned RXHUBADD:7;
  unsigned MULTTRAN:1;
  unsigned RXHUBPRT:7;
};
} typeUSBE7RXABITS;
sfr volatile typeUSBE7RXABITS USBE7RXAbits absolute 0xBF8E30BC;

typedef struct tagUSBE0CSR0BITS {
union {
  struct {
    unsigned TXMAXP:11;
    unsigned :5;
    unsigned RXRDY:1;
    unsigned TXRDY:1;
    unsigned STALLED:1;
    unsigned SETUP:1;
    unsigned ERROR:1;
    unsigned REQPKT:1;
    unsigned STATUS:1;
    unsigned NAKTO:1;
    unsigned FLUSH:1;
    unsigned DT:1;
    unsigned DTWE:1;
  };
  struct {
    unsigned :19;
    unsigned DATAEND:1;
    unsigned SETEND:1;
    unsigned STALL:1;
    unsigned RXRDYC:1;
    unsigned SETENDC:1;
  };
};
} typeUSBE0CSR0BITS;
sfr volatile typeUSBE0CSR0BITS USBE0CSR0bits absolute 0xBF8E3100;

typedef struct tagUSBE0CSR2BITS {
union {
  unsigned RXCNT:7;
  unsigned :15;
  unsigned SPEED:2;
  unsigned NAKLIM:4;
};
} typeUSBE0CSR2BITS;
sfr volatile typeUSBE0CSR2BITS USBE0CSR2bits absolute 0xBF8E3108;

typedef struct tagUSBE0CSR3BITS {
union {
  unsigned :24;
  unsigned UTMIDWID:1;
  unsigned SOFTCONE:1;
  unsigned DYNFIFOS:1;
  unsigned HBTXEN:1;
  unsigned HBRXEN:1;
  unsigned BIGEND:1;
  unsigned MPTXEN:1;
  unsigned MPRXEN:1;
};
} typeUSBE0CSR3BITS;
sfr volatile typeUSBE0CSR3BITS USBE0CSR3bits absolute 0xBF8E310C;

typedef struct tagUSBE1CSR0BITS {
union {
  struct {
    unsigned TXMAXP:11;
    unsigned MULT:5;
    unsigned TXPKTRDY:1;
    unsigned FIFONE:1;
    unsigned ERROR:1;
    unsigned FLUSH:1;
    unsigned SETUPPKT:1;
    unsigned RXSTALL:1;
    unsigned CLRDT:1;
    unsigned NAKTMOUT:1;
    unsigned DATATGGL:1;
    unsigned DTWREN:1;
    unsigned DMAREQMD:1;
    unsigned FRCDATTG:1;
    unsigned DMAREQEN:1;
    unsigned MODE:1;
    unsigned :1;
    unsigned AUTOSET:1;
  };
  struct {
    unsigned :18;
    unsigned UNDERRUN:1;
    unsigned :1;
    unsigned SENDSTALL:1;
    unsigned SENTSTALL:1;
    unsigned :1;
    unsigned INCOMPTX:1;
    unsigned :6;
    unsigned ISO:1;
  };
};
} typeUSBE1CSR0BITS;
sfr volatile typeUSBE1CSR0BITS USBE1CSR0bits absolute 0xBF8E3110;

typedef struct tagUSBE1CSR1BITS {
union {
  struct {
    unsigned RXMAXP:11;
    unsigned MULT:5;
    unsigned RXPKTRDY:1;
    unsigned FIFOFULL:1;
    unsigned ERROR:1;
    unsigned DERRNAKT:1;
    unsigned FLUSH:1;
    unsigned REQPKT:1;
    unsigned RXSTALL:1;
    unsigned CLRDT:1;
    unsigned INCOMPRX:1;
    unsigned DATATGGL:1;
    unsigned DATATWEN:1;
    unsigned DMAREQMD:1;
    unsigned PIDERR:1;
    unsigned DMAREQEN:1;
    unsigned AUTORQ:1;
    unsigned AUTOCLR:1;
  };
  struct {
    unsigned :18;
    unsigned UNDERRUN:1;
    unsigned :1;
    unsigned SENDSTALL:1;
    unsigned SENTSTALL:1;
    unsigned :1;
    unsigned INCOMPTX:1;
    unsigned :6;
    unsigned ISO:1;
  };
};
} typeUSBE1CSR1BITS;
sfr volatile typeUSBE1CSR1BITS USBE1CSR1bits absolute 0xBF8E3114;

typedef struct tagUSBE1CSR2BITS {
union {
  unsigned RXCNT:14;
  unsigned :2;
  unsigned TEP:4;
  unsigned PROTOCOL:2;
  unsigned SPEED:2;
  unsigned TXINTERV:8;
};
} typeUSBE1CSR2BITS;
sfr volatile typeUSBE1CSR2BITS USBE1CSR2bits absolute 0xBF8E3118;

typedef struct tagUSBE1CSR3BITS {
union {
  unsigned TEP:4;
  unsigned PROTOCOL:2;
  unsigned SPEED:2;
  unsigned RXINTERV:8;
  unsigned :8;
  unsigned TXFIFOSZ:4;
  unsigned RXFIFOSZ:4;
};
} typeUSBE1CSR3BITS;
sfr volatile typeUSBE1CSR3BITS USBE1CSR3bits absolute 0xBF8E311C;

typedef struct tagUSBE2CSR0BITS {
union {
  struct {
    unsigned TXMAXP:11;
    unsigned MULT:5;
    unsigned TXPKTRDY:1;
    unsigned FIFONE:1;
    unsigned ERROR:1;
    unsigned FLUSH:1;
    unsigned SETUPPKT:1;
    unsigned RXSTALL:1;
    unsigned CLRDT:1;
    unsigned NAKTMOUT:1;
    unsigned DATATGGL:1;
    unsigned DTWREN:1;
    unsigned DMAREQMD:1;
    unsigned FRCDATTG:1;
    unsigned DMAREQEN:1;
    unsigned MODE:1;
    unsigned :1;
    unsigned AUTOSET:1;
  };
  struct {
    unsigned :18;
    unsigned UNDERRUN:1;
    unsigned :1;
    unsigned SENDSTALL:1;
    unsigned SENTSTALL:1;
    unsigned :1;
    unsigned INCOMPTX:1;
    unsigned :6;
    unsigned ISO:1;
  };
};
} typeUSBE2CSR0BITS;
sfr volatile typeUSBE2CSR0BITS USBE2CSR0bits absolute 0xBF8E3120;

typedef struct tagUSBE2CSR1BITS {
union {
  struct {
    unsigned RXMAXP:11;
    unsigned MULT:5;
    unsigned RXPKTRDY:1;
    unsigned FIFOFULL:1;
    unsigned ERROR:1;
    unsigned DERRNAKT:1;
    unsigned FLUSH:1;
    unsigned REQPKT:1;
    unsigned RXSTALL:1;
    unsigned CLRDT:1;
    unsigned INCOMPRX:1;
    unsigned DATATGGL:1;
    unsigned DATATWEN:1;
    unsigned DMAREQMD:1;
    unsigned PIDERR:1;
    unsigned DMAREQEN:1;
    unsigned AUTORQ:1;
    unsigned AUTOCLR:1;
  };
  struct {
    unsigned :18;
    unsigned UNDERRUN:1;
    unsigned :1;
    unsigned SENDSTALL:1;
    unsigned SENTSTALL:1;
    unsigned :1;
    unsigned INCOMPTX:1;
    unsigned :6;
    unsigned ISO:1;
  };
};
} typeUSBE2CSR1BITS;
sfr volatile typeUSBE2CSR1BITS USBE2CSR1bits absolute 0xBF8E3124;

typedef struct tagUSBE2CSR2BITS {
union {
  unsigned RXCNT:14;
  unsigned :2;
  unsigned TEP:4;
  unsigned PROTOCOL:2;
  unsigned SPEED:2;
  unsigned TXINTERV:8;
};
} typeUSBE2CSR2BITS;
sfr volatile typeUSBE2CSR2BITS USBE2CSR2bits absolute 0xBF8E3128;

typedef struct tagUSBE2CSR3BITS {
union {
  unsigned TEP:4;
  unsigned PROTOCOL:2;
  unsigned SPEED:2;
  unsigned RXINTERV:8;
  unsigned :8;
  unsigned TXFIFOSZ:4;
  unsigned RXFIFOSZ:4;
};
} typeUSBE2CSR3BITS;
sfr volatile typeUSBE2CSR3BITS USBE2CSR3bits absolute 0xBF8E312C;

typedef struct tagUSBE3CSR0BITS {
union {
  struct {
    unsigned TXMAXP:11;
    unsigned MULT:5;
    unsigned TXPKTRDY:1;
    unsigned FIFONE:1;
    unsigned ERROR:1;
    unsigned FLUSH:1;
    unsigned SETUPPKT:1;
    unsigned RXSTALL:1;
    unsigned CLRDT:1;
    unsigned NAKTMOUT:1;
    unsigned DATATGGL:1;
    unsigned DTWREN:1;
    unsigned DMAREQMD:1;
    unsigned FRCDATTG:1;
    unsigned DMAREQEN:1;
    unsigned MODE:1;
    unsigned :1;
    unsigned AUTOSET:1;
  };
  struct {
    unsigned :18;
    unsigned UNDERRUN:1;
    unsigned :1;
    unsigned SENDSTALL:1;
    unsigned SENTSTALL:1;
    unsigned :1;
    unsigned INCOMPTX:1;
    unsigned :6;
    unsigned ISO:1;
  };
};
} typeUSBE3CSR0BITS;
sfr volatile typeUSBE3CSR0BITS USBE3CSR0bits absolute 0xBF8E3130;

typedef struct tagUSBE3CSR1BITS {
union {
  struct {
    unsigned RXMAXP:11;
    unsigned MULT:5;
    unsigned RXPKTRDY:1;
    unsigned FIFOFULL:1;
    unsigned ERROR:1;
    unsigned DERRNAKT:1;
    unsigned FLUSH:1;
    unsigned REQPKT:1;
    unsigned RXSTALL:1;
    unsigned CLRDT:1;
    unsigned INCOMPRX:1;
    unsigned DATATGGL:1;
    unsigned DATATWEN:1;
    unsigned DMAREQMD:1;
    unsigned PIDERR:1;
    unsigned DMAREQEN:1;
    unsigned AUTORQ:1;
    unsigned AUTOCLR:1;
  };
  struct {
    unsigned :18;
    unsigned UNDERRUN:1;
    unsigned :1;
    unsigned SENDSTALL:1;
    unsigned SENTSTALL:1;
    unsigned :1;
    unsigned INCOMPTX:1;
    unsigned :6;
    unsigned ISO:1;
  };
};
} typeUSBE3CSR1BITS;
sfr volatile typeUSBE3CSR1BITS USBE3CSR1bits absolute 0xBF8E3134;

typedef struct tagUSBE3CSR2BITS {
union {
  unsigned RXCNT:14;
  unsigned :2;
  unsigned TEP:4;
  unsigned PROTOCOL:2;
  unsigned SPEED:2;
  unsigned TXINTERV:8;
};
} typeUSBE3CSR2BITS;
sfr volatile typeUSBE3CSR2BITS USBE3CSR2bits absolute 0xBF8E3138;

typedef struct tagUSBE3CSR3BITS {
union {
  unsigned TEP:4;
  unsigned PROTOCOL:2;
  unsigned SPEED:2;
  unsigned RXINTERV:8;
  unsigned :8;
  unsigned TXFIFOSZ:4;
  unsigned RXFIFOSZ:4;
};
} typeUSBE3CSR3BITS;
sfr volatile typeUSBE3CSR3BITS USBE3CSR3bits absolute 0xBF8E313C;

typedef struct tagUSBE4CSR0BITS {
union {
  struct {
    unsigned TXMAXP:11;
    unsigned MULT:5;
    unsigned TXPKTRDY:1;
    unsigned FIFONE:1;
    unsigned ERROR:1;
    unsigned FLUSH:1;
    unsigned SETUPPKT:1;
    unsigned RXSTALL:1;
    unsigned CLRDT:1;
    unsigned NAKTMOUT:1;
    unsigned DATATGGL:1;
    unsigned DTWREN:1;
    unsigned DMAREQMD:1;
    unsigned FRCDATTG:1;
    unsigned DMAREQEN:1;
    unsigned MODE:1;
    unsigned :1;
    unsigned AUTOSET:1;
  };
  struct {
    unsigned :18;
    unsigned UNDERRUN:1;
    unsigned :1;
    unsigned SENDSTALL:1;
    unsigned SENTSTALL:1;
    unsigned :1;
    unsigned INCOMPTX:1;
    unsigned :6;
    unsigned ISO:1;
  };
};
} typeUSBE4CSR0BITS;
sfr volatile typeUSBE4CSR0BITS USBE4CSR0bits absolute 0xBF8E3140;

typedef struct tagUSBE4CSR1BITS {
union {
  struct {
    unsigned RXMAXP:11;
    unsigned MULT:5;
    unsigned RXPKTRDY:1;
    unsigned FIFOFULL:1;
    unsigned ERROR:1;
    unsigned DERRNAKT:1;
    unsigned FLUSH:1;
    unsigned REQPKT:1;
    unsigned RXSTALL:1;
    unsigned CLRDT:1;
    unsigned INCOMPRX:1;
    unsigned DATATGGL:1;
    unsigned DATATWEN:1;
    unsigned DMAREQMD:1;
    unsigned PIDERR:1;
    unsigned DMAREQEN:1;
    unsigned AUTORQ:1;
    unsigned AUTOCLR:1;
  };
  struct {
    unsigned :18;
    unsigned UNDERRUN:1;
    unsigned :1;
    unsigned SENDSTALL:1;
    unsigned SENTSTALL:1;
    unsigned :1;
    unsigned INCOMPTX:1;
    unsigned :6;
    unsigned ISO:1;
  };
};
} typeUSBE4CSR1BITS;
sfr volatile typeUSBE4CSR1BITS USBE4CSR1bits absolute 0xBF8E3144;

typedef struct tagUSBE4CSR2BITS {
union {
  unsigned RXCNT:14;
  unsigned :2;
  unsigned TEP:4;
  unsigned PROTOCOL:2;
  unsigned SPEED:2;
  unsigned TXINTERV:8;
};
} typeUSBE4CSR2BITS;
sfr volatile typeUSBE4CSR2BITS USBE4CSR2bits absolute 0xBF8E3148;

typedef struct tagUSBE4CSR3BITS {
union {
  unsigned TEP:4;
  unsigned PROTOCOL:2;
  unsigned SPEED:2;
  unsigned RXINTERV:8;
  unsigned :8;
  unsigned TXFIFOSZ:4;
  unsigned RXFIFOSZ:4;
};
} typeUSBE4CSR3BITS;
sfr volatile typeUSBE4CSR3BITS USBE4CSR3bits absolute 0xBF8E314C;

typedef struct tagUSBE5CSR0BITS {
union {
  struct {
    unsigned TXMAXP:11;
    unsigned MULT:5;
    unsigned TXPKTRDY:1;
    unsigned FIFONE:1;
    unsigned ERROR:1;
    unsigned FLUSH:1;
    unsigned SETUPPKT:1;
    unsigned RXSTALL:1;
    unsigned CLRDT:1;
    unsigned NAKTMOUT:1;
    unsigned DATATGGL:1;
    unsigned DTWREN:1;
    unsigned DMAREQMD:1;
    unsigned FRCDATTG:1;
    unsigned DMAREQEN:1;
    unsigned MODE:1;
    unsigned :1;
    unsigned AUTOSET:1;
  };
  struct {
    unsigned :18;
    unsigned UNDERRUN:1;
    unsigned :1;
    unsigned SENDSTALL:1;
    unsigned SENTSTALL:1;
    unsigned :1;
    unsigned INCOMPTX:1;
    unsigned :6;
    unsigned ISO:1;
  };
};
} typeUSBE5CSR0BITS;
sfr volatile typeUSBE5CSR0BITS USBE5CSR0bits absolute 0xBF8E3150;

typedef struct tagUSBE5CSR1BITS {
union {
  struct {
    unsigned RXMAXP:11;
    unsigned MULT:5;
    unsigned RXPKTRDY:1;
    unsigned FIFOFULL:1;
    unsigned ERROR:1;
    unsigned DERRNAKT:1;
    unsigned FLUSH:1;
    unsigned REQPKT:1;
    unsigned RXSTALL:1;
    unsigned CLRDT:1;
    unsigned INCOMPRX:1;
    unsigned DATATGGL:1;
    unsigned DATATWEN:1;
    unsigned DMAREQMD:1;
    unsigned PIDERR:1;
    unsigned DMAREQEN:1;
    unsigned AUTORQ:1;
    unsigned AUTOCLR:1;
  };
  struct {
    unsigned :18;
    unsigned UNDERRUN:1;
    unsigned :1;
    unsigned SENDSTALL:1;
    unsigned SENTSTALL:1;
    unsigned :1;
    unsigned INCOMPTX:1;
    unsigned :6;
    unsigned ISO:1;
  };
};
} typeUSBE5CSR1BITS;
sfr volatile typeUSBE5CSR1BITS USBE5CSR1bits absolute 0xBF8E3154;

typedef struct tagUSBE5CSR2BITS {
union {
  unsigned RXCNT:14;
  unsigned :2;
  unsigned TEP:4;
  unsigned PROTOCOL:2;
  unsigned SPEED:2;
  unsigned TXINTERV:8;
};
} typeUSBE5CSR2BITS;
sfr volatile typeUSBE5CSR2BITS USBE5CSR2bits absolute 0xBF8E3158;

typedef struct tagUSBE5CSR3BITS {
union {
  unsigned TEP:4;
  unsigned PROTOCOL:2;
  unsigned SPEED:2;
  unsigned RXINTERV:8;
  unsigned :8;
  unsigned TXFIFOSZ:4;
  unsigned RXFIFOSZ:4;
};
} typeUSBE5CSR3BITS;
sfr volatile typeUSBE5CSR3BITS USBE5CSR3bits absolute 0xBF8E315C;

typedef struct tagUSBE6CSR0BITS {
union {
  struct {
    unsigned TXMAXP:11;
    unsigned MULT:5;
    unsigned TXPKTRDY:1;
    unsigned FIFONE:1;
    unsigned ERROR:1;
    unsigned FLUSH:1;
    unsigned SETUPPKT:1;
    unsigned RXSTALL:1;
    unsigned CLRDT:1;
    unsigned NAKTMOUT:1;
    unsigned DATATGGL:1;
    unsigned DTWREN:1;
    unsigned DMAREQMD:1;
    unsigned FRCDATTG:1;
    unsigned DMAREQEN:1;
    unsigned MODE:1;
    unsigned :1;
    unsigned AUTOSET:1;
  };
  struct {
    unsigned :18;
    unsigned UNDERRUN:1;
    unsigned :1;
    unsigned SENDSTALL:1;
    unsigned SENTSTALL:1;
    unsigned :1;
    unsigned INCOMPTX:1;
    unsigned :6;
    unsigned ISO:1;
  };
};
} typeUSBE6CSR0BITS;
sfr volatile typeUSBE6CSR0BITS USBE6CSR0bits absolute 0xBF8E3160;

typedef struct tagUSBE6CSR1BITS {
union {
  struct {
    unsigned RXMAXP:11;
    unsigned MULT:5;
    unsigned RXPKTRDY:1;
    unsigned FIFOFULL:1;
    unsigned ERROR:1;
    unsigned DERRNAKT:1;
    unsigned FLUSH:1;
    unsigned REQPKT:1;
    unsigned RXSTALL:1;
    unsigned CLRDT:1;
    unsigned INCOMPRX:1;
    unsigned DATATGGL:1;
    unsigned DATATWEN:1;
    unsigned DMAREQMD:1;
    unsigned PIDERR:1;
    unsigned DMAREQEN:1;
    unsigned AUTORQ:1;
    unsigned AUTOCLR:1;
  };
  struct {
    unsigned :18;
    unsigned UNDERRUN:1;
    unsigned :1;
    unsigned SENDSTALL:1;
    unsigned SENTSTALL:1;
    unsigned :1;
    unsigned INCOMPTX:1;
    unsigned :6;
    unsigned ISO:1;
  };
};
} typeUSBE6CSR1BITS;
sfr volatile typeUSBE6CSR1BITS USBE6CSR1bits absolute 0xBF8E3164;

typedef struct tagUSBE6CSR2BITS {
union {
  unsigned RXCNT:14;
  unsigned :2;
  unsigned TEP:4;
  unsigned PROTOCOL:2;
  unsigned SPEED:2;
  unsigned TXINTERV:8;
};
} typeUSBE6CSR2BITS;
sfr volatile typeUSBE6CSR2BITS USBE6CSR2bits absolute 0xBF8E3168;

typedef struct tagUSBE6CSR3BITS {
union {
  unsigned TEP:4;
  unsigned PROTOCOL:2;
  unsigned SPEED:2;
  unsigned RXINTERV:8;
  unsigned :8;
  unsigned TXFIFOSZ:4;
  unsigned RXFIFOSZ:4;
};
} typeUSBE6CSR3BITS;
sfr volatile typeUSBE6CSR3BITS USBE6CSR3bits absolute 0xBF8E316C;

typedef struct tagUSBE7CSR0BITS {
union {
  struct {
    unsigned TXMAXP:11;
    unsigned MULT:5;
    unsigned TXPKTRDY:1;
    unsigned FIFONE:1;
    unsigned ERROR:1;
    unsigned FLUSH:1;
    unsigned SETUPPKT:1;
    unsigned RXSTALL:1;
    unsigned CLRDT:1;
    unsigned NAKTMOUT:1;
    unsigned DATATGGL:1;
    unsigned DTWREN:1;
    unsigned DMAREQMD:1;
    unsigned FRCDATTG:1;
    unsigned DMAREQEN:1;
    unsigned MODE:1;
    unsigned :1;
    unsigned AUTOSET:1;
  };
  struct {
    unsigned :18;
    unsigned UNDERRUN:1;
    unsigned :1;
    unsigned SENDSTALL:1;
    unsigned SENTSTALL:1;
    unsigned :1;
    unsigned INCOMPTX:1;
    unsigned :6;
    unsigned ISO:1;
  };
};
} typeUSBE7CSR0BITS;
sfr volatile typeUSBE7CSR0BITS USBE7CSR0bits absolute 0xBF8E3170;

typedef struct tagUSBE7CSR1BITS {
union {
  struct {
    unsigned RXMAXP:11;
    unsigned MULT:5;
    unsigned RXPKTRDY:1;
    unsigned FIFOFULL:1;
    unsigned ERROR:1;
    unsigned DERRNAKT:1;
    unsigned FLUSH:1;
    unsigned REQPKT:1;
    unsigned RXSTALL:1;
    unsigned CLRDT:1;
    unsigned INCOMPRX:1;
    unsigned DATATGGL:1;
    unsigned DATATWEN:1;
    unsigned DMAREQMD:1;
    unsigned PIDERR:1;
    unsigned DMAREQEN:1;
    unsigned AUTORQ:1;
    unsigned AUTOCLR:1;
  };
  struct {
    unsigned :18;
    unsigned UNDERRUN:1;
    unsigned :1;
    unsigned SENDSTALL:1;
    unsigned SENTSTALL:1;
    unsigned :1;
    unsigned INCOMPTX:1;
    unsigned :6;
    unsigned ISO:1;
  };
};
} typeUSBE7CSR1BITS;
sfr volatile typeUSBE7CSR1BITS USBE7CSR1bits absolute 0xBF8E3174;

typedef struct tagUSBE7CSR2BITS {
union {
  unsigned RXCNT:14;
  unsigned :2;
  unsigned TEP:4;
  unsigned PROTOCOL:2;
  unsigned SPEED:2;
  unsigned TXINTERV:8;
};
} typeUSBE7CSR2BITS;
sfr volatile typeUSBE7CSR2BITS USBE7CSR2bits absolute 0xBF8E3178;

typedef struct tagUSBE7CSR3BITS {
union {
  unsigned TEP:4;
  unsigned PROTOCOL:2;
  unsigned SPEED:2;
  unsigned RXINTERV:8;
  unsigned :8;
  unsigned TXFIFOSZ:4;
  unsigned RXFIFOSZ:4;
};
} typeUSBE7CSR3BITS;
sfr volatile typeUSBE7CSR3BITS USBE7CSR3bits absolute 0xBF8E317C;

typedef struct tagUSBDMAINTBITS {
union {
  unsigned DMA1IF:1;
  unsigned DMA2IF:1;
  unsigned DMA3IF:1;
  unsigned DMA4IF:1;
  unsigned DMA5IF:1;
  unsigned DMA6IF:1;
  unsigned DMA7IF:1;
  unsigned DMA8IF:1;
};
} typeUSBDMAINTBITS;
sfr volatile typeUSBDMAINTBITS USBDMAINTbits absolute 0xBF8E3200;

typedef struct tagUSBDMA1CBITS {
union {
  unsigned DMAEN:1;
  unsigned DMADIR:1;
  unsigned DMAMODE:1;
  unsigned DMAIE:1;
  unsigned DMAEP:4;
  unsigned DMAERR:1;
  unsigned DMABRSTM:2;
};
} typeUSBDMA1CBITS;
sfr volatile typeUSBDMA1CBITS USBDMA1Cbits absolute 0xBF8E3204;

typedef struct tagUSBDMA1ABITS {
union {
  unsigned DMAADDR:32;
};
} typeUSBDMA1ABITS;
sfr volatile typeUSBDMA1ABITS USBDMA1Abits absolute 0xBF8E3208;

typedef struct tagUSBDMA1NBITS {
union {
  unsigned DMACOUNT:32;
};
} typeUSBDMA1NBITS;
sfr volatile typeUSBDMA1NBITS USBDMA1Nbits absolute 0xBF8E320C;

typedef struct tagUSBDMA2CBITS {
union {
  unsigned DMAEN:1;
  unsigned DMADIR:1;
  unsigned DMAMODE:1;
  unsigned DMAIE:1;
  unsigned DMAEP:4;
  unsigned DMAERR:1;
  unsigned DMABRSTM:2;
};
} typeUSBDMA2CBITS;
sfr volatile typeUSBDMA2CBITS USBDMA2Cbits absolute 0xBF8E3214;

typedef struct tagUSBDMA2ABITS {
union {
  unsigned DMAADDR:32;
};
} typeUSBDMA2ABITS;
sfr volatile typeUSBDMA2ABITS USBDMA2Abits absolute 0xBF8E3218;

typedef struct tagUSBDMA2NBITS {
union {
  unsigned DMACOUNT:32;
};
} typeUSBDMA2NBITS;
sfr volatile typeUSBDMA2NBITS USBDMA2Nbits absolute 0xBF8E321C;

typedef struct tagUSBDMA3CBITS {
union {
  unsigned DMAEN:1;
  unsigned DMADIR:1;
  unsigned DMAMODE:1;
  unsigned DMAIE:1;
  unsigned DMAEP:4;
  unsigned DMAERR:1;
  unsigned DMABRSTM:2;
};
} typeUSBDMA3CBITS;
sfr volatile typeUSBDMA3CBITS USBDMA3Cbits absolute 0xBF8E3224;

typedef struct tagUSBDMA3ABITS {
union {
  unsigned DMAADDR:32;
};
} typeUSBDMA3ABITS;
sfr volatile typeUSBDMA3ABITS USBDMA3Abits absolute 0xBF8E3228;

typedef struct tagUSBDMA3NBITS {
union {
  unsigned DMACOUNT:32;
};
} typeUSBDMA3NBITS;
sfr volatile typeUSBDMA3NBITS USBDMA3Nbits absolute 0xBF8E322C;

typedef struct tagUSBDMA4CBITS {
union {
  unsigned DMAEN:1;
  unsigned DMADIR:1;
  unsigned DMAMODE:1;
  unsigned DMAIE:1;
  unsigned DMAEP:4;
  unsigned DMAERR:1;
  unsigned DMABRSTM:2;
};
} typeUSBDMA4CBITS;
sfr volatile typeUSBDMA4CBITS USBDMA4Cbits absolute 0xBF8E3234;

typedef struct tagUSBDMA4ABITS {
union {
  unsigned DMAADDR:32;
};
} typeUSBDMA4ABITS;
sfr volatile typeUSBDMA4ABITS USBDMA4Abits absolute 0xBF8E3238;

typedef struct tagUSBDMA4NBITS {
union {
  unsigned DMACOUNT:32;
};
} typeUSBDMA4NBITS;
sfr volatile typeUSBDMA4NBITS USBDMA4Nbits absolute 0xBF8E323C;

typedef struct tagUSBDMA5CBITS {
union {
  unsigned DMAEN:1;
  unsigned DMADIR:1;
  unsigned DMAMODE:1;
  unsigned DMAIE:1;
  unsigned DMAEP:4;
  unsigned DMAERR:1;
  unsigned DMABRSTM:2;
};
} typeUSBDMA5CBITS;
sfr volatile typeUSBDMA5CBITS USBDMA5Cbits absolute 0xBF8E3244;

typedef struct tagUSBDMA5ABITS {
union {
  unsigned DMAADDR:32;
};
} typeUSBDMA5ABITS;
sfr volatile typeUSBDMA5ABITS USBDMA5Abits absolute 0xBF8E3248;

typedef struct tagUSBDMA5NBITS {
union {
  unsigned DMACOUNT:32;
};
} typeUSBDMA5NBITS;
sfr volatile typeUSBDMA5NBITS USBDMA5Nbits absolute 0xBF8E324C;

typedef struct tagUSBDMA6CBITS {
union {
  unsigned DMAEN:1;
  unsigned DMADIR:1;
  unsigned DMAMODE:1;
  unsigned DMAIE:1;
  unsigned DMAEP:4;
  unsigned DMAERR:1;
  unsigned DMABRSTM:2;
};
} typeUSBDMA6CBITS;
sfr volatile typeUSBDMA6CBITS USBDMA6Cbits absolute 0xBF8E3254;

typedef struct tagUSBDMA6ABITS {
union {
  unsigned DMAADDR:32;
};
} typeUSBDMA6ABITS;
sfr volatile typeUSBDMA6ABITS USBDMA6Abits absolute 0xBF8E3258;

typedef struct tagUSBDMA6NBITS {
union {
  unsigned DMACOUNT:32;
};
} typeUSBDMA6NBITS;
sfr volatile typeUSBDMA6NBITS USBDMA6Nbits absolute 0xBF8E325C;

typedef struct tagUSBDMA7CBITS {
union {
  unsigned DMAEN:1;
  unsigned DMADIR:1;
  unsigned DMAMODE:1;
  unsigned DMAIE:1;
  unsigned DMAEP:4;
  unsigned DMAERR:1;
  unsigned DMABRSTM:2;
};
} typeUSBDMA7CBITS;
sfr volatile typeUSBDMA7CBITS USBDMA7Cbits absolute 0xBF8E3264;

typedef struct tagUSBDMA7ABITS {
union {
  unsigned DMAADDR:32;
};
} typeUSBDMA7ABITS;
sfr volatile typeUSBDMA7ABITS USBDMA7Abits absolute 0xBF8E3268;

typedef struct tagUSBDMA7NBITS {
union {
  unsigned DMACOUNT:32;
};
} typeUSBDMA7NBITS;
sfr volatile typeUSBDMA7NBITS USBDMA7Nbits absolute 0xBF8E326C;

typedef struct tagUSBDMA8CBITS {
union {
  unsigned DMAEN:1;
  unsigned DMADIR:1;
  unsigned DMAMODE:1;
  unsigned DMAIE:1;
  unsigned DMAEP:4;
  unsigned DMAERR:1;
  unsigned DMABRSTM:2;
};
} typeUSBDMA8CBITS;
sfr volatile typeUSBDMA8CBITS USBDMA8Cbits absolute 0xBF8E3274;

typedef struct tagUSBDMA8ABITS {
union {
  unsigned DMAADDR:32;
};
} typeUSBDMA8ABITS;
sfr volatile typeUSBDMA8ABITS USBDMA8Abits absolute 0xBF8E3278;

typedef struct tagUSBDMA8NBITS {
union {
  unsigned DMACOUNT:32;
};
} typeUSBDMA8NBITS;
sfr volatile typeUSBDMA8NBITS USBDMA8Nbits absolute 0xBF8E327C;

typedef struct tagUSBE1RPCBITS {
union {
  unsigned RQPKTCNT:16;
};
} typeUSBE1RPCBITS;
sfr volatile typeUSBE1RPCBITS USBE1RPCbits absolute 0xBF8E3304;

typedef struct tagUSBE2RPCBITS {
union {
  unsigned RQPKTCNT:16;
};
} typeUSBE2RPCBITS;
sfr volatile typeUSBE2RPCBITS USBE2RPCbits absolute 0xBF8E3308;

typedef struct tagUSBE3RPCBITS {
union {
  unsigned RQPKTCNT:16;
};
} typeUSBE3RPCBITS;
sfr volatile typeUSBE3RPCBITS USBE3RPCbits absolute 0xBF8E330C;

typedef struct tagUSBE4RPCBITS {
union {
  unsigned RQPKTCNT:16;
};
} typeUSBE4RPCBITS;
sfr volatile typeUSBE4RPCBITS USBE4RPCbits absolute 0xBF8E3310;

typedef struct tagUSBE5RPCBITS {
union {
  unsigned RQPKTCNT:16;
};
} typeUSBE5RPCBITS;
sfr volatile typeUSBE5RPCBITS USBE5RPCbits absolute 0xBF8E3314;

typedef struct tagUSBE6RPCBITS {
union {
  unsigned RQPKTCNT:16;
};
} typeUSBE6RPCBITS;
sfr volatile typeUSBE6RPCBITS USBE6RPCbits absolute 0xBF8E3318;

typedef struct tagUSBE7RPCBITS {
union {
  unsigned RQPKTCNT:16;
};
} typeUSBE7RPCBITS;
sfr volatile typeUSBE7RPCBITS USBE7RPCbits absolute 0xBF8E331C;

typedef struct tagUSBDPBFDBITS {
union {
  unsigned :1;
  unsigned EP1RXD:1;
  unsigned EP2RXD:1;
  unsigned EP3RXD:1;
  unsigned EP4RXD:1;
  unsigned EP5RXD:1;
  unsigned EP6RXD:1;
  unsigned EP7RXD:1;
  unsigned :9;
  unsigned EP1TXD:1;
  unsigned EP2TXD:1;
  unsigned EP3TXD:1;
  unsigned EP4TXD:1;
  unsigned EP5TXD:1;
  unsigned EP6TXD:1;
  unsigned EP7TXD:1;
};
} typeUSBDPBFDBITS;
sfr volatile typeUSBDPBFDBITS USBDPBFDbits absolute 0xBF8E3340;

typedef struct tagUSBTMCON1BITS {
union {
  unsigned TUCH:16;
  unsigned THHSRTN:16;
};
} typeUSBTMCON1BITS;
sfr volatile typeUSBTMCON1BITS USBTMCON1bits absolute 0xBF8E3344;

typedef struct tagUSBTMCON2BITS {
union {
  unsigned THSBT:4;
};
} typeUSBTMCON2BITS;
sfr volatile typeUSBTMCON2BITS USBTMCON2bits absolute 0xBF8E3348;

typedef struct tagUSBLPMR1BITS {
union {
  unsigned LNKSTATE:4;
  unsigned HIRD:4;
  unsigned RMTWAK:1;
  unsigned :3;
  unsigned ENDPOINT:4;
  unsigned LPMXMT:1;
  unsigned LPMRES:1;
  unsigned LPMEN:2;
  unsigned LPMNAK:1;
  unsigned :3;
  unsigned LPMTOIE:1;
  unsigned LPMSTIE:1;
  unsigned LPMNYIE:1;
  unsigned LPMACKIE:1;
  unsigned LPMRESIE:1;
  unsigned LPMERRIE:1;
};
} typeUSBLPMR1BITS;
sfr volatile typeUSBLPMR1BITS USBLPMR1bits absolute 0xBF8E3360;

typedef struct tagUSBLMPR2BITS {
union {
  unsigned LPMST:1;
  unsigned LPMNY:1;
  unsigned LPMACK:1;
  unsigned LPMNC:1;
  unsigned LPMRES:1;
  unsigned LPMERR:1;
  unsigned :2;
  unsigned LPMFADDR:7;
};
} typeUSBLMPR2BITS;
sfr volatile typeUSBLMPR2BITS USBLMPR2bits absolute 0xBF8E3364;

typedef struct tagUSBLPMP2BITS {
union {
  unsigned LPMST:1;
  unsigned LPMNY:1;
  unsigned LPMACK:1;
  unsigned LPMNC:1;
  unsigned LPMRES:1;
  unsigned LPMERR:1;
  unsigned :2;
  unsigned LPMFADDR:7;
};
} typeUSBLPMP2BITS;
sfr volatile typeUSBLPMP2BITS USBLPMP2bits absolute 0xBF8E3364;

typedef struct tagRNGVERBITS {
union {
  unsigned REVISION:7;
  unsigned VERSION:9;
  unsigned ID:16;
};
} typeRNGVERBITS;
sfr volatile typeRNGVERBITS RNGVERbits absolute 0xBF8E6000;

typedef struct tagRNGCONBITS {
union {
  unsigned PLEN:8;
  unsigned TRNGEN:1;
  unsigned PRNGEN:1;
  unsigned CONT:1;
  unsigned :1;
  unsigned LOAD:1;
};
} typeRNGCONBITS;
sfr volatile typeRNGCONBITS RNGCONbits absolute 0xBF8E6004;

typedef struct tagRNGPOLY1BITS {
union {
  unsigned POLY:32;
};
} typeRNGPOLY1BITS;
sfr volatile typeRNGPOLY1BITS RNGPOLY1bits absolute 0xBF8E6008;

typedef struct tagRNGPOLY2BITS {
union {
  unsigned POLY:32;
};
} typeRNGPOLY2BITS;
sfr volatile typeRNGPOLY2BITS RNGPOLY2bits absolute 0xBF8E600C;

typedef struct tagRNGNUMGEN1BITS {
union {
  unsigned RNG:32;
};
} typeRNGNUMGEN1BITS;
sfr volatile typeRNGNUMGEN1BITS RNGNUMGEN1bits absolute 0xBF8E6010;

typedef struct tagRNGNUMGEN2BITS {
union {
  unsigned RNG:32;
};
} typeRNGNUMGEN2BITS;
sfr volatile typeRNGNUMGEN2BITS RNGNUMGEN2bits absolute 0xBF8E6014;

typedef struct tagRNGSEED1BITS {
union {
  unsigned SEED:32;
};
} typeRNGSEED1BITS;
sfr volatile typeRNGSEED1BITS RNGSEED1bits absolute 0xBF8E6018;

typedef struct tagRNGSEED2BITS {
union {
  unsigned SEED:32;
};
} typeRNGSEED2BITS;
sfr volatile typeRNGSEED2BITS RNGSEED2bits absolute 0xBF8E601C;

typedef struct tagRNGCNTBITS {
union {
  unsigned RCNT:7;
};
} typeRNGCNTBITS;
sfr volatile typeRNGCNTBITS RNGCNTbits absolute 0xBF8E6020;

typedef struct tagSBFLAGBITS {
union {
  unsigned T0PGV:1;
  unsigned T1PGV:1;
  unsigned T2PGV:1;
  unsigned T3PGV:1;
  unsigned T4PGV:1;
  unsigned T5PGV:1;
  unsigned T6PGV:1;
  unsigned T7PGV:1;
  unsigned T8PGV:1;
  unsigned T9PGV:1;
  unsigned T10PGV:1;
  unsigned T11PGV:1;
  unsigned T12PGV:1;
  unsigned T13PGV:1;
};
} typeSBFLAGBITS;
sfr volatile typeSBFLAGBITS SBFLAGbits absolute 0xBF8F0510;

typedef struct tagSBT0ELOG1BITS {
union {
  unsigned CMD:3;
  unsigned :1;
  unsigned REGION:4;
  unsigned INITID:8;
  unsigned :8;
  unsigned CODE:4;
  unsigned :3;
  unsigned MULTI:1;
};
} typeSBT0ELOG1BITS;
sfr volatile typeSBT0ELOG1BITS SBT0ELOG1bits absolute 0xBF8F8020;

typedef struct tagSBT0ELOG2BITS {
union {
  unsigned GROUP:2;
};
} typeSBT0ELOG2BITS;
sfr volatile typeSBT0ELOG2BITS SBT0ELOG2bits absolute 0xBF8F8024;

typedef struct tagSBT0ECONBITS {
union {
  unsigned :24;
  unsigned ERRP:1;
};
} typeSBT0ECONBITS;
sfr volatile typeSBT0ECONBITS SBT0ECONbits absolute 0xBF8F8028;

typedef struct tagSBT0ECLRSBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT0ECLRSBITS;
sfr volatile typeSBT0ECLRSBITS SBT0ECLRSbits absolute 0xBF8F8030;

typedef struct tagSBT0ECLRMBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT0ECLRMBITS;
sfr volatile typeSBT0ECLRMBITS SBT0ECLRMbits absolute 0xBF8F8038;

typedef struct tagSBT0REG0BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT0REG0BITS;
sfr volatile typeSBT0REG0BITS SBT0REG0bits absolute 0xBF8F8040;

typedef struct tagSBT0RD0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT0RD0BITS;
sfr volatile typeSBT0RD0BITS SBT0RD0bits absolute 0xBF8F8050;

typedef struct tagSBT0WR0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT0WR0BITS;
sfr volatile typeSBT0WR0BITS SBT0WR0bits absolute 0xBF8F8058;

typedef struct tagSBT0REG1BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT0REG1BITS;
sfr volatile typeSBT0REG1BITS SBT0REG1bits absolute 0xBF8F8060;

typedef struct tagSBT0RD1BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT0RD1BITS;
sfr volatile typeSBT0RD1BITS SBT0RD1bits absolute 0xBF8F8070;

typedef struct tagSBT0WR1BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT0WR1BITS;
sfr volatile typeSBT0WR1BITS SBT0WR1bits absolute 0xBF8F8078;

typedef struct tagSBT1ELOG1BITS {
union {
  unsigned CMD:3;
  unsigned :1;
  unsigned REGION:4;
  unsigned INITID:8;
  unsigned :8;
  unsigned CODE:4;
  unsigned :3;
  unsigned MULTI:1;
};
} typeSBT1ELOG1BITS;
sfr volatile typeSBT1ELOG1BITS SBT1ELOG1bits absolute 0xBF8F8420;

typedef struct tagSBT1ELOG2BITS {
union {
  unsigned GROUP:2;
};
} typeSBT1ELOG2BITS;
sfr volatile typeSBT1ELOG2BITS SBT1ELOG2bits absolute 0xBF8F8424;

typedef struct tagSBT1ECONBITS {
union {
  unsigned :24;
  unsigned ERRP:1;
};
} typeSBT1ECONBITS;
sfr volatile typeSBT1ECONBITS SBT1ECONbits absolute 0xBF8F8428;

typedef struct tagSBT1ECLRSBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT1ECLRSBITS;
sfr volatile typeSBT1ECLRSBITS SBT1ECLRSbits absolute 0xBF8F8430;

typedef struct tagSBT1ECLRMBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT1ECLRMBITS;
sfr volatile typeSBT1ECLRMBITS SBT1ECLRMbits absolute 0xBF8F8438;

typedef struct tagSBT1REG0BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT1REG0BITS;
sfr volatile typeSBT1REG0BITS SBT1REG0bits absolute 0xBF8F8440;

typedef struct tagSBT1RD0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT1RD0BITS;
sfr volatile typeSBT1RD0BITS SBT1RD0bits absolute 0xBF8F8450;

typedef struct tagSBT1WR0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT1WR0BITS;
sfr volatile typeSBT1WR0BITS SBT1WR0bits absolute 0xBF8F8458;

typedef struct tagSBT1REG2BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT1REG2BITS;
sfr volatile typeSBT1REG2BITS SBT1REG2bits absolute 0xBF8F8480;

typedef struct tagSBT1RD2BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT1RD2BITS;
sfr volatile typeSBT1RD2BITS SBT1RD2bits absolute 0xBF8F8490;

typedef struct tagSBT1WR2BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT1WR2BITS;
sfr volatile typeSBT1WR2BITS SBT1WR2bits absolute 0xBF8F8498;

typedef struct tagSBT1REG3BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT1REG3BITS;
sfr volatile typeSBT1REG3BITS SBT1REG3bits absolute 0xBF8F84A0;

typedef struct tagSBT1RD3BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT1RD3BITS;
sfr volatile typeSBT1RD3BITS SBT1RD3bits absolute 0xBF8F84B0;

typedef struct tagSBT1WR3BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT1WR3BITS;
sfr volatile typeSBT1WR3BITS SBT1WR3bits absolute 0xBF8F84B8;

typedef struct tagSBT1REG4BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT1REG4BITS;
sfr volatile typeSBT1REG4BITS SBT1REG4bits absolute 0xBF8F84C0;

typedef struct tagSBT1RD4BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT1RD4BITS;
sfr volatile typeSBT1RD4BITS SBT1RD4bits absolute 0xBF8F84D0;

typedef struct tagSBT1WR4BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT1WR4BITS;
sfr volatile typeSBT1WR4BITS SBT1WR4bits absolute 0xBF8F84D8;

typedef struct tagSBT1REG5BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT1REG5BITS;
sfr volatile typeSBT1REG5BITS SBT1REG5bits absolute 0xBF8F84E0;

typedef struct tagSBT1RD5BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT1RD5BITS;
sfr volatile typeSBT1RD5BITS SBT1RD5bits absolute 0xBF8F84F0;

typedef struct tagSBT1WR5BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT1WR5BITS;
sfr volatile typeSBT1WR5BITS SBT1WR5bits absolute 0xBF8F84F8;

typedef struct tagSBT1REG6BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT1REG6BITS;
sfr volatile typeSBT1REG6BITS SBT1REG6bits absolute 0xBF8F8500;

typedef struct tagSBT1RD6BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT1RD6BITS;
sfr volatile typeSBT1RD6BITS SBT1RD6bits absolute 0xBF8F8510;

typedef struct tagSBT1WR6BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT1WR6BITS;
sfr volatile typeSBT1WR6BITS SBT1WR6bits absolute 0xBF8F8518;

typedef struct tagSBT1REG7BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT1REG7BITS;
sfr volatile typeSBT1REG7BITS SBT1REG7bits absolute 0xBF8F8520;

typedef struct tagSBT1RD7BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT1RD7BITS;
sfr volatile typeSBT1RD7BITS SBT1RD7bits absolute 0xBF8F8530;

typedef struct tagSBT1WR7BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT1WR7BITS;
sfr volatile typeSBT1WR7BITS SBT1WR7bits absolute 0xBF8F8538;

typedef struct tagSBT1REG8BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT1REG8BITS;
sfr volatile typeSBT1REG8BITS SBT1REG8bits absolute 0xBF8F8540;

typedef struct tagSBT1RD8BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT1RD8BITS;
sfr volatile typeSBT1RD8BITS SBT1RD8bits absolute 0xBF8F8550;

typedef struct tagSBT1WR8BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT1WR8BITS;
sfr volatile typeSBT1WR8BITS SBT1WR8bits absolute 0xBF8F8558;

typedef struct tagSBT2ELOG1BITS {
union {
  unsigned CMD:3;
  unsigned :1;
  unsigned REGION:4;
  unsigned INITID:8;
  unsigned :8;
  unsigned CODE:4;
  unsigned :3;
  unsigned MULTI:1;
};
} typeSBT2ELOG1BITS;
sfr volatile typeSBT2ELOG1BITS SBT2ELOG1bits absolute 0xBF8F8820;

typedef struct tagSBT2ELOG2BITS {
union {
  unsigned GROUP:2;
};
} typeSBT2ELOG2BITS;
sfr volatile typeSBT2ELOG2BITS SBT2ELOG2bits absolute 0xBF8F8824;

typedef struct tagSBT2ECONBITS {
union {
  unsigned :24;
  unsigned ERRP:1;
};
} typeSBT2ECONBITS;
sfr volatile typeSBT2ECONBITS SBT2ECONbits absolute 0xBF8F8828;

typedef struct tagSBT2ECLRSBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT2ECLRSBITS;
sfr volatile typeSBT2ECLRSBITS SBT2ECLRSbits absolute 0xBF8F8830;

typedef struct tagSBT2ECLRMBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT2ECLRMBITS;
sfr volatile typeSBT2ECLRMBITS SBT2ECLRMbits absolute 0xBF8F8838;

typedef struct tagSBT2REG0BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT2REG0BITS;
sfr volatile typeSBT2REG0BITS SBT2REG0bits absolute 0xBF8F8840;

typedef struct tagSBT2RD0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT2RD0BITS;
sfr volatile typeSBT2RD0BITS SBT2RD0bits absolute 0xBF8F8850;

typedef struct tagSBT2WR0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT2WR0BITS;
sfr volatile typeSBT2WR0BITS SBT2WR0bits absolute 0xBF8F8858;

typedef struct tagSBT2REG1BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT2REG1BITS;
sfr volatile typeSBT2REG1BITS SBT2REG1bits absolute 0xBF8F8860;

typedef struct tagSBT2RD1BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT2RD1BITS;
sfr volatile typeSBT2RD1BITS SBT2RD1bits absolute 0xBF8F8870;

typedef struct tagSBT2WR1BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT2WR1BITS;
sfr volatile typeSBT2WR1BITS SBT2WR1bits absolute 0xBF8F8878;

typedef struct tagSBT2REG2BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT2REG2BITS;
sfr volatile typeSBT2REG2BITS SBT2REG2bits absolute 0xBF8F8880;

typedef struct tagSBT2RD2BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT2RD2BITS;
sfr volatile typeSBT2RD2BITS SBT2RD2bits absolute 0xBF8F8890;

typedef struct tagSBT2WR2BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT2WR2BITS;
sfr volatile typeSBT2WR2BITS SBT2WR2bits absolute 0xBF8F8898;

typedef struct tagSBT3ELOG1BITS {
union {
  unsigned CMD:3;
  unsigned :1;
  unsigned REGION:4;
  unsigned INITID:8;
  unsigned :8;
  unsigned CODE:4;
  unsigned :3;
  unsigned MULTI:1;
};
} typeSBT3ELOG1BITS;
sfr volatile typeSBT3ELOG1BITS SBT3ELOG1bits absolute 0xBF8F8C20;

typedef struct tagSBT3ELOG2BITS {
union {
  unsigned GROUP:2;
};
} typeSBT3ELOG2BITS;
sfr volatile typeSBT3ELOG2BITS SBT3ELOG2bits absolute 0xBF8F8C24;

typedef struct tagSBT3ECONBITS {
union {
  unsigned :24;
  unsigned ERRP:1;
};
} typeSBT3ECONBITS;
sfr volatile typeSBT3ECONBITS SBT3ECONbits absolute 0xBF8F8C28;

typedef struct tagSBT3ECLRSBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT3ECLRSBITS;
sfr volatile typeSBT3ECLRSBITS SBT3ECLRSbits absolute 0xBF8F8C30;

typedef struct tagSBT3ECLRMBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT3ECLRMBITS;
sfr volatile typeSBT3ECLRMBITS SBT3ECLRMbits absolute 0xBF8F8C38;

typedef struct tagSBT3REG0BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT3REG0BITS;
sfr volatile typeSBT3REG0BITS SBT3REG0bits absolute 0xBF8F8C40;

typedef struct tagSBT3RD0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT3RD0BITS;
sfr volatile typeSBT3RD0BITS SBT3RD0bits absolute 0xBF8F8C50;

typedef struct tagSBT3WR0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT3WR0BITS;
sfr volatile typeSBT3WR0BITS SBT3WR0bits absolute 0xBF8F8C58;

typedef struct tagSBT3REG1BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT3REG1BITS;
sfr volatile typeSBT3REG1BITS SBT3REG1bits absolute 0xBF8F8C60;

typedef struct tagSBT3RD1BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT3RD1BITS;
sfr volatile typeSBT3RD1BITS SBT3RD1bits absolute 0xBF8F8C70;

typedef struct tagSBT3WR1BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT3WR1BITS;
sfr volatile typeSBT3WR1BITS SBT3WR1bits absolute 0xBF8F8C78;

typedef struct tagSBT3REG2BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT3REG2BITS;
sfr volatile typeSBT3REG2BITS SBT3REG2bits absolute 0xBF8F8C80;

typedef struct tagSBT3RD2BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT3RD2BITS;
sfr volatile typeSBT3RD2BITS SBT3RD2bits absolute 0xBF8F8C90;

typedef struct tagSBT3WR2BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT3WR2BITS;
sfr volatile typeSBT3WR2BITS SBT3WR2bits absolute 0xBF8F8C98;

typedef struct tagSBT4ELOG1BITS {
union {
  unsigned CMD:3;
  unsigned :1;
  unsigned REGION:4;
  unsigned INITID:8;
  unsigned :8;
  unsigned CODE:4;
  unsigned :3;
  unsigned MULTI:1;
};
} typeSBT4ELOG1BITS;
sfr volatile typeSBT4ELOG1BITS SBT4ELOG1bits absolute 0xBF8F9020;

typedef struct tagSBT4ELOG2BITS {
union {
  unsigned GROUP:2;
};
} typeSBT4ELOG2BITS;
sfr volatile typeSBT4ELOG2BITS SBT4ELOG2bits absolute 0xBF8F9024;

typedef struct tagSBT4ECONBITS {
union {
  unsigned :24;
  unsigned ERRP:1;
};
} typeSBT4ECONBITS;
sfr volatile typeSBT4ECONBITS SBT4ECONbits absolute 0xBF8F9028;

typedef struct tagSBT4ECLRSBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT4ECLRSBITS;
sfr volatile typeSBT4ECLRSBITS SBT4ECLRSbits absolute 0xBF8F9030;

typedef struct tagSBT4ECLRMBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT4ECLRMBITS;
sfr volatile typeSBT4ECLRMBITS SBT4ECLRMbits absolute 0xBF8F9038;

typedef struct tagSBT4REG0BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT4REG0BITS;
sfr volatile typeSBT4REG0BITS SBT4REG0bits absolute 0xBF8F9040;

typedef struct tagSBT4RD0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT4RD0BITS;
sfr volatile typeSBT4RD0BITS SBT4RD0bits absolute 0xBF8F9050;

typedef struct tagSBT4WR0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT4WR0BITS;
sfr volatile typeSBT4WR0BITS SBT4WR0bits absolute 0xBF8F9058;

typedef struct tagSBT4REG2BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT4REG2BITS;
sfr volatile typeSBT4REG2BITS SBT4REG2bits absolute 0xBF8F9080;

typedef struct tagSBT4RD2BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT4RD2BITS;
sfr volatile typeSBT4RD2BITS SBT4RD2bits absolute 0xBF8F9090;

typedef struct tagSBT4WR2BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT4WR2BITS;
sfr volatile typeSBT4WR2BITS SBT4WR2bits absolute 0xBF8F9098;

typedef struct tagSBT5ELOG1BITS {
union {
  unsigned CMD:3;
  unsigned :1;
  unsigned REGION:4;
  unsigned INITID:8;
  unsigned :8;
  unsigned CODE:4;
  unsigned :3;
  unsigned MULTI:1;
};
} typeSBT5ELOG1BITS;
sfr volatile typeSBT5ELOG1BITS SBT5ELOG1bits absolute 0xBF8F9420;

typedef struct tagSBT5ELOG2BITS {
union {
  unsigned GROUP:2;
};
} typeSBT5ELOG2BITS;
sfr volatile typeSBT5ELOG2BITS SBT5ELOG2bits absolute 0xBF8F9424;

typedef struct tagSBT5ECONBITS {
union {
  unsigned :24;
  unsigned ERRP:1;
};
} typeSBT5ECONBITS;
sfr volatile typeSBT5ECONBITS SBT5ECONbits absolute 0xBF8F9428;

typedef struct tagSBT5ECLRSBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT5ECLRSBITS;
sfr volatile typeSBT5ECLRSBITS SBT5ECLRSbits absolute 0xBF8F9430;

typedef struct tagSBT5ECLRMBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT5ECLRMBITS;
sfr volatile typeSBT5ECLRMBITS SBT5ECLRMbits absolute 0xBF8F9438;

typedef struct tagSBT5REG0BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT5REG0BITS;
sfr volatile typeSBT5REG0BITS SBT5REG0bits absolute 0xBF8F9440;

typedef struct tagSBT5RD0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT5RD0BITS;
sfr volatile typeSBT5RD0BITS SBT5RD0bits absolute 0xBF8F9450;

typedef struct tagSBT5WR0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT5WR0BITS;
sfr volatile typeSBT5WR0BITS SBT5WR0bits absolute 0xBF8F9458;

typedef struct tagSBT5REG1BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT5REG1BITS;
sfr volatile typeSBT5REG1BITS SBT5REG1bits absolute 0xBF8F9460;

typedef struct tagSBT5RD1BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT5RD1BITS;
sfr volatile typeSBT5RD1BITS SBT5RD1bits absolute 0xBF8F9470;

typedef struct tagSBT5WR1BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT5WR1BITS;
sfr volatile typeSBT5WR1BITS SBT5WR1bits absolute 0xBF8F9478;

typedef struct tagSBT5REG2BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT5REG2BITS;
sfr volatile typeSBT5REG2BITS SBT5REG2bits absolute 0xBF8F9480;

typedef struct tagSBT5RD2BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT5RD2BITS;
sfr volatile typeSBT5RD2BITS SBT5RD2bits absolute 0xBF8F9490;

typedef struct tagSBT5WR2BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT5WR2BITS;
sfr volatile typeSBT5WR2BITS SBT5WR2bits absolute 0xBF8F9498;

typedef struct tagSBT6ELOG1BITS {
union {
  unsigned CMD:3;
  unsigned :1;
  unsigned REGION:4;
  unsigned INITID:8;
  unsigned :8;
  unsigned CODE:4;
  unsigned :3;
  unsigned MULTI:1;
};
} typeSBT6ELOG1BITS;
sfr volatile typeSBT6ELOG1BITS SBT6ELOG1bits absolute 0xBF8F9820;

typedef struct tagSBT6ELOG2BITS {
union {
  unsigned GROUP:2;
};
} typeSBT6ELOG2BITS;
sfr volatile typeSBT6ELOG2BITS SBT6ELOG2bits absolute 0xBF8F9824;

typedef struct tagSBT6ECONBITS {
union {
  unsigned :24;
  unsigned ERRP:1;
};
} typeSBT6ECONBITS;
sfr volatile typeSBT6ECONBITS SBT6ECONbits absolute 0xBF8F9828;

typedef struct tagSBT6ECLRSBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT6ECLRSBITS;
sfr volatile typeSBT6ECLRSBITS SBT6ECLRSbits absolute 0xBF8F9830;

typedef struct tagSBT6ECLRMBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT6ECLRMBITS;
sfr volatile typeSBT6ECLRMBITS SBT6ECLRMbits absolute 0xBF8F9838;

typedef struct tagSBT6REG0BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT6REG0BITS;
sfr volatile typeSBT6REG0BITS SBT6REG0bits absolute 0xBF8F9840;

typedef struct tagSBT6RD0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT6RD0BITS;
sfr volatile typeSBT6RD0BITS SBT6RD0bits absolute 0xBF8F9850;

typedef struct tagSBT6WR0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT6WR0BITS;
sfr volatile typeSBT6WR0BITS SBT6WR0bits absolute 0xBF8F9858;

typedef struct tagSBT6REG1BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT6REG1BITS;
sfr volatile typeSBT6REG1BITS SBT6REG1bits absolute 0xBF8F9860;

typedef struct tagSBT6RD1BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT6RD1BITS;
sfr volatile typeSBT6RD1BITS SBT6RD1bits absolute 0xBF8F9870;

typedef struct tagSBT6WR1BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT6WR1BITS;
sfr volatile typeSBT6WR1BITS SBT6WR1bits absolute 0xBF8F9878;

typedef struct tagSBT7ELOG1BITS {
union {
  unsigned CMD:3;
  unsigned :1;
  unsigned REGION:4;
  unsigned INITID:8;
  unsigned :8;
  unsigned CODE:4;
  unsigned :3;
  unsigned MULTI:1;
};
} typeSBT7ELOG1BITS;
sfr volatile typeSBT7ELOG1BITS SBT7ELOG1bits absolute 0xBF8F9C20;

typedef struct tagSBT7ELOG2BITS {
union {
  unsigned GROUP:2;
};
} typeSBT7ELOG2BITS;
sfr volatile typeSBT7ELOG2BITS SBT7ELOG2bits absolute 0xBF8F9C24;

typedef struct tagSBT7ECONBITS {
union {
  unsigned :24;
  unsigned ERRP:1;
};
} typeSBT7ECONBITS;
sfr volatile typeSBT7ECONBITS SBT7ECONbits absolute 0xBF8F9C28;

typedef struct tagSBT7ECLRSBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT7ECLRSBITS;
sfr volatile typeSBT7ECLRSBITS SBT7ECLRSbits absolute 0xBF8F9C30;

typedef struct tagSBT7ECLRMBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT7ECLRMBITS;
sfr volatile typeSBT7ECLRMBITS SBT7ECLRMbits absolute 0xBF8F9C38;

typedef struct tagSBT7REG0BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT7REG0BITS;
sfr volatile typeSBT7REG0BITS SBT7REG0bits absolute 0xBF8F9C40;

typedef struct tagSBT7RD0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT7RD0BITS;
sfr volatile typeSBT7RD0BITS SBT7RD0bits absolute 0xBF8F9C50;

typedef struct tagSBT7WR0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT7WR0BITS;
sfr volatile typeSBT7WR0BITS SBT7WR0bits absolute 0xBF8F9C58;

typedef struct tagSBT7REG1BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT7REG1BITS;
sfr volatile typeSBT7REG1BITS SBT7REG1bits absolute 0xBF8F9C60;

typedef struct tagSBT7RD1BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT7RD1BITS;
sfr volatile typeSBT7RD1BITS SBT7RD1bits absolute 0xBF8F9C70;

typedef struct tagSBT7WR1BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT7WR1BITS;
sfr volatile typeSBT7WR1BITS SBT7WR1bits absolute 0xBF8F9C78;

typedef struct tagSBT8ELOG1BITS {
union {
  unsigned CMD:3;
  unsigned :1;
  unsigned REGION:4;
  unsigned INITID:8;
  unsigned :8;
  unsigned CODE:4;
  unsigned :3;
  unsigned MULTI:1;
};
} typeSBT8ELOG1BITS;
sfr volatile typeSBT8ELOG1BITS SBT8ELOG1bits absolute 0xBF8FA020;

typedef struct tagSBT8ELOG2BITS {
union {
  unsigned GROUP:2;
};
} typeSBT8ELOG2BITS;
sfr volatile typeSBT8ELOG2BITS SBT8ELOG2bits absolute 0xBF8FA024;

typedef struct tagSBT8ECONBITS {
union {
  unsigned :24;
  unsigned ERRP:1;
};
} typeSBT8ECONBITS;
sfr volatile typeSBT8ECONBITS SBT8ECONbits absolute 0xBF8FA028;

typedef struct tagSBT8ECLRSBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT8ECLRSBITS;
sfr volatile typeSBT8ECLRSBITS SBT8ECLRSbits absolute 0xBF8FA030;

typedef struct tagSBT8ECLRMBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT8ECLRMBITS;
sfr volatile typeSBT8ECLRMBITS SBT8ECLRMbits absolute 0xBF8FA038;

typedef struct tagSBT8REG0BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT8REG0BITS;
sfr volatile typeSBT8REG0BITS SBT8REG0bits absolute 0xBF8FA040;

typedef struct tagSBT8RD0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT8RD0BITS;
sfr volatile typeSBT8RD0BITS SBT8RD0bits absolute 0xBF8FA050;

typedef struct tagSBT8WR0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT8WR0BITS;
sfr volatile typeSBT8WR0BITS SBT8WR0bits absolute 0xBF8FA058;

typedef struct tagSBT8REG1BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT8REG1BITS;
sfr volatile typeSBT8REG1BITS SBT8REG1bits absolute 0xBF8FA060;

typedef struct tagSBT8RD1BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT8RD1BITS;
sfr volatile typeSBT8RD1BITS SBT8RD1bits absolute 0xBF8FA070;

typedef struct tagSBT8WR1BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT8WR1BITS;
sfr volatile typeSBT8WR1BITS SBT8WR1bits absolute 0xBF8FA078;

typedef struct tagSBT9ELOG1BITS {
union {
  unsigned CMD:3;
  unsigned :1;
  unsigned REGION:4;
  unsigned INITID:8;
  unsigned :8;
  unsigned CODE:4;
  unsigned :3;
  unsigned MULTI:1;
};
} typeSBT9ELOG1BITS;
sfr volatile typeSBT9ELOG1BITS SBT9ELOG1bits absolute 0xBF8FA420;

typedef struct tagSBT9ELOG2BITS {
union {
  unsigned GROUP:2;
};
} typeSBT9ELOG2BITS;
sfr volatile typeSBT9ELOG2BITS SBT9ELOG2bits absolute 0xBF8FA424;

typedef struct tagSBT9ECONBITS {
union {
  unsigned :24;
  unsigned ERRP:1;
};
} typeSBT9ECONBITS;
sfr volatile typeSBT9ECONBITS SBT9ECONbits absolute 0xBF8FA428;

typedef struct tagSBT9ECLRSBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT9ECLRSBITS;
sfr volatile typeSBT9ECLRSBITS SBT9ECLRSbits absolute 0xBF8FA430;

typedef struct tagSBT9ECLRMBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT9ECLRMBITS;
sfr volatile typeSBT9ECLRMBITS SBT9ECLRMbits absolute 0xBF8FA438;

typedef struct tagSBT9REG0BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT9REG0BITS;
sfr volatile typeSBT9REG0BITS SBT9REG0bits absolute 0xBF8FA440;

typedef struct tagSBT9RD0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT9RD0BITS;
sfr volatile typeSBT9RD0BITS SBT9RD0bits absolute 0xBF8FA450;

typedef struct tagSBT9WR0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT9WR0BITS;
sfr volatile typeSBT9WR0BITS SBT9WR0bits absolute 0xBF8FA458;

typedef struct tagSBT9REG1BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT9REG1BITS;
sfr volatile typeSBT9REG1BITS SBT9REG1bits absolute 0xBF8FA460;

typedef struct tagSBT9RD1BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT9RD1BITS;
sfr volatile typeSBT9RD1BITS SBT9RD1bits absolute 0xBF8FA470;

typedef struct tagSBT9WR1BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT9WR1BITS;
sfr volatile typeSBT9WR1BITS SBT9WR1bits absolute 0xBF8FA478;

typedef struct tagSBT10ELOG1BITS {
union {
  unsigned CMD:3;
  unsigned :1;
  unsigned REGION:4;
  unsigned INITID:8;
  unsigned :8;
  unsigned CODE:4;
  unsigned :3;
  unsigned MULTI:1;
};
} typeSBT10ELOG1BITS;
sfr volatile typeSBT10ELOG1BITS SBT10ELOG1bits absolute 0xBF8FA820;

typedef struct tagSBT10ELOG2BITS {
union {
  unsigned GROUP:2;
};
} typeSBT10ELOG2BITS;
sfr volatile typeSBT10ELOG2BITS SBT10ELOG2bits absolute 0xBF8FA824;

typedef struct tagSBT10ECONBITS {
union {
  unsigned :24;
  unsigned ERRP:1;
};
} typeSBT10ECONBITS;
sfr volatile typeSBT10ECONBITS SBT10ECONbits absolute 0xBF8FA828;

typedef struct tagSBT10ECLRSBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT10ECLRSBITS;
sfr volatile typeSBT10ECLRSBITS SBT10ECLRSbits absolute 0xBF8FA830;

typedef struct tagSBT10ECLRMBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT10ECLRMBITS;
sfr volatile typeSBT10ECLRMBITS SBT10ECLRMbits absolute 0xBF8FA838;

typedef struct tagSBT10REG0BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT10REG0BITS;
sfr volatile typeSBT10REG0BITS SBT10REG0bits absolute 0xBF8FA840;

typedef struct tagSBT10RD0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT10RD0BITS;
sfr volatile typeSBT10RD0BITS SBT10RD0bits absolute 0xBF8FA850;

typedef struct tagSBT10WR0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT10WR0BITS;
sfr volatile typeSBT10WR0BITS SBT10WR0bits absolute 0xBF8FA858;

typedef struct tagSBT11ELOG1BITS {
union {
  unsigned CMD:3;
  unsigned :1;
  unsigned REGION:4;
  unsigned INITID:8;
  unsigned :8;
  unsigned CODE:4;
  unsigned :3;
  unsigned MULTI:1;
};
} typeSBT11ELOG1BITS;
sfr volatile typeSBT11ELOG1BITS SBT11ELOG1bits absolute 0xBF8FAC20;

typedef struct tagSBT11ELOG2BITS {
union {
  unsigned GROUP:2;
};
} typeSBT11ELOG2BITS;
sfr volatile typeSBT11ELOG2BITS SBT11ELOG2bits absolute 0xBF8FAC24;

typedef struct tagSBT11ECONBITS {
union {
  unsigned :24;
  unsigned ERRP:1;
};
} typeSBT11ECONBITS;
sfr volatile typeSBT11ECONBITS SBT11ECONbits absolute 0xBF8FAC28;

typedef struct tagSBT11ECLRSBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT11ECLRSBITS;
sfr volatile typeSBT11ECLRSBITS SBT11ECLRSbits absolute 0xBF8FAC30;

typedef struct tagSBT11ECLRMBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT11ECLRMBITS;
sfr volatile typeSBT11ECLRMBITS SBT11ECLRMbits absolute 0xBF8FAC38;

typedef struct tagSBT11REG0BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT11REG0BITS;
sfr volatile typeSBT11REG0BITS SBT11REG0bits absolute 0xBF8FAC40;

typedef struct tagSBT11RD0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT11RD0BITS;
sfr volatile typeSBT11RD0BITS SBT11RD0bits absolute 0xBF8FAC50;

typedef struct tagSBT11WR0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT11WR0BITS;
sfr volatile typeSBT11WR0BITS SBT11WR0bits absolute 0xBF8FAC58;

typedef struct tagSBT11REG1BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT11REG1BITS;
sfr volatile typeSBT11REG1BITS SBT11REG1bits absolute 0xBF8FAC60;

typedef struct tagSBT11RD1BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT11RD1BITS;
sfr volatile typeSBT11RD1BITS SBT11RD1bits absolute 0xBF8FAC70;

typedef struct tagSBT11WR1BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT11WR1BITS;
sfr volatile typeSBT11WR1BITS SBT11WR1bits absolute 0xBF8FAC78;

typedef struct tagSBT12ELOG1BITS {
union {
  unsigned CMD:3;
  unsigned :1;
  unsigned REGION:4;
  unsigned INITID:8;
  unsigned :8;
  unsigned CODE:4;
  unsigned :3;
  unsigned MULTI:1;
};
} typeSBT12ELOG1BITS;
sfr volatile typeSBT12ELOG1BITS SBT12ELOG1bits absolute 0xBF8FB020;

typedef struct tagSBT12ELOG2BITS {
union {
  unsigned GROUP:2;
};
} typeSBT12ELOG2BITS;
sfr volatile typeSBT12ELOG2BITS SBT12ELOG2bits absolute 0xBF8FB024;

typedef struct tagSBT12ECONBITS {
union {
  unsigned :24;
  unsigned ERRP:1;
};
} typeSBT12ECONBITS;
sfr volatile typeSBT12ECONBITS SBT12ECONbits absolute 0xBF8FB028;

typedef struct tagSBT12ECLRSBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT12ECLRSBITS;
sfr volatile typeSBT12ECLRSBITS SBT12ECLRSbits absolute 0xBF8FB030;

typedef struct tagSBT12ECLRMBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT12ECLRMBITS;
sfr volatile typeSBT12ECLRMBITS SBT12ECLRMbits absolute 0xBF8FB038;

typedef struct tagSBT12REG0BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT12REG0BITS;
sfr volatile typeSBT12REG0BITS SBT12REG0bits absolute 0xBF8FB040;

typedef struct tagSBT12RD0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT12RD0BITS;
sfr volatile typeSBT12RD0BITS SBT12RD0bits absolute 0xBF8FB050;

typedef struct tagSBT12WR0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT12WR0BITS;
sfr volatile typeSBT12WR0BITS SBT12WR0bits absolute 0xBF8FB058;

typedef struct tagSBT13ELOG1BITS {
union {
  unsigned CMD:3;
  unsigned :1;
  unsigned REGION:4;
  unsigned INITID:8;
  unsigned :8;
  unsigned CODE:4;
  unsigned :3;
  unsigned MULTI:1;
};
} typeSBT13ELOG1BITS;
sfr volatile typeSBT13ELOG1BITS SBT13ELOG1bits absolute 0xBF8FB420;

typedef struct tagSBT13ELOG2BITS {
union {
  unsigned GROUP:2;
};
} typeSBT13ELOG2BITS;
sfr volatile typeSBT13ELOG2BITS SBT13ELOG2bits absolute 0xBF8FB424;

typedef struct tagSBT13ECONBITS {
union {
  unsigned :24;
  unsigned ERRP:1;
};
} typeSBT13ECONBITS;
sfr volatile typeSBT13ECONBITS SBT13ECONbits absolute 0xBF8FB428;

typedef struct tagSBT13ECLRSBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT13ECLRSBITS;
sfr volatile typeSBT13ECLRSBITS SBT13ECLRSbits absolute 0xBF8FB430;

typedef struct tagSBT13ECLRMBITS {
union {
  unsigned CLEAR:1;
};
} typeSBT13ECLRMBITS;
sfr volatile typeSBT13ECLRMBITS SBT13ECLRMbits absolute 0xBF8FB438;

typedef struct tagSBT13REG0BITS {
union {
  unsigned :3;
  unsigned SIZE:5;
  unsigned :1;
  unsigned PRI:1;
  unsigned BASE:22;
};
} typeSBT13REG0BITS;
sfr volatile typeSBT13REG0BITS SBT13REG0bits absolute 0xBF8FB440;

typedef struct tagSBT13RD0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT13RD0BITS;
sfr volatile typeSBT13RD0BITS SBT13RD0bits absolute 0xBF8FB450;

typedef struct tagSBT13WR0BITS {
union {
  unsigned GROUP0:1;
  unsigned GROUP1:1;
  unsigned GROUP2:1;
  unsigned GROUP3:1;
};
} typeSBT13WR0BITS;
sfr volatile typeSBT13WR0BITS SBT13WR0bits absolute 0xBF8FB458;

typedef struct tagDEVCFG3BITS {
union {
  struct {
    unsigned USERID:16;
    unsigned :8;
    unsigned FMIIEN:1;
    unsigned FETHIO:1;
    unsigned :1;
    unsigned PGL1WAY:1;
    unsigned PMDL1WAY:1;
    unsigned IOL1WAY:1;
    unsigned FUSBIDIO:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeDEVCFG3BITS;
sfr volatile typeDEVCFG3BITS DEVCFG3bits absolute 0xBFC0FFC0;

typedef struct tagDEVCFG2BITS {
union {
  struct {
    unsigned FPLLIDIV:3;
    unsigned :1;
    unsigned FPLLRNG:3;
    unsigned FPLLICLK:1;
    unsigned FPLLMULT:7;
    unsigned :1;
    unsigned FPLLODIV:3;
    unsigned :11;
    unsigned UPLLFSEL:1;
    unsigned UPLLEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeDEVCFG2BITS;
sfr volatile typeDEVCFG2BITS DEVCFG2bits absolute 0xBFC0FFC4;

typedef struct tagDEVCFG1BITS {
union {
  struct {
    unsigned FNOSC:3;
    unsigned DMTINTV:3;
    unsigned FSOSCEN:1;
    unsigned IESO:1;
    unsigned POSCMOD:2;
    unsigned OSCIOFNC:1;
    unsigned :3;
    unsigned FCKSM:2;
    unsigned WDTPS:5;
    unsigned WDTSPGM:1;
    unsigned WINDIS:1;
    unsigned FWDTEN:1;
    unsigned FWDTWINSZ:2;
    unsigned DMTCNT:5;
    unsigned FDMTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeDEVCFG1BITS;
sfr volatile typeDEVCFG1BITS DEVCFG1bits absolute 0xBFC0FFC8;

typedef struct tagDEVCFG0BITS {
union {
  struct {
    unsigned DEBUG:2;
    unsigned JTAGEN:1;
    unsigned ICESEL:2;
    unsigned TRCEN:1;
    unsigned BOOTISA:1;
    unsigned :1;
    unsigned FECCCON:2;
    unsigned FSLEEP:1;
    unsigned :1;
    unsigned DBGPER:3;
    unsigned :15;
    unsigned EJTAGBEN:1;
  };
  struct {
    unsigned FDEBUG:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeDEVCFG0BITS;
sfr volatile typeDEVCFG0BITS DEVCFG0bits absolute 0xBFC0FFCC;
sfr volatile typeDEVCFG0BITS DEVCP3bits absolute 0xBFC0FFD0;
sfr volatile typeDEVCFG0BITS DEVCP2bits absolute 0xBFC0FFD4;
sfr volatile typeDEVCFG0BITS DEVCP1bits absolute 0xBFC0FFD8;

typedef struct tagDEVCP0BITS {
union {
  struct {
    unsigned :28;
    unsigned CP:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeDEVCP0BITS;
sfr volatile typeDEVCP0BITS DEVCP0bits absolute 0xBFC0FFDC;
sfr volatile typeDEVCP0BITS DEVSIGN3bits absolute 0xBFC0FFE0;
sfr volatile typeDEVCP0BITS DEVSIGN2bits absolute 0xBFC0FFE4;
sfr volatile typeDEVCP0BITS DEVSIGN1bits absolute 0xBFC0FFE8;
sfr volatile typeDEVCP0BITS DEVSIGN0bits absolute 0xBFC0FFEC;
sfr volatile typeDEVCP0BITS SEQ3bits absolute 0xBFC0FFF0;
sfr volatile typeDEVCP0BITS SEQ2bits absolute 0xBFC0FFF4;
sfr volatile typeDEVCP0BITS SEQ1bits absolute 0xBFC0FFF8;

typedef struct tagSEQ0BITS {
union {
  struct {
    unsigned TSEQ:16;
    unsigned CSEQ:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeSEQ0BITS;
sfr volatile typeSEQ0BITS SEQ0bits absolute 0xBFC0FFFC;

typedef struct tagDEVADC1BITS {
union {
  struct {
    unsigned ADCCALDATA:32;
  };
  struct {
    unsigned w:32;
  };
};
} typeDEVADC1BITS;
sfr volatile typeDEVADC1BITS DEVADC1bits absolute 0xBFC54000;

typedef struct tagDEVADC2BITS {
union {
  struct {
    unsigned ADCCALDATA:32;
  };
  struct {
    unsigned w:32;
  };
};
} typeDEVADC2BITS;
sfr volatile typeDEVADC2BITS DEVADC2bits absolute 0xBFC54004;

typedef struct tagDEVADC3BITS {
union {
  struct {
    unsigned ADCCALDATA:32;
  };
  struct {
    unsigned w:32;
  };
};
} typeDEVADC3BITS;
sfr volatile typeDEVADC3BITS DEVADC3bits absolute 0xBFC54008;

typedef struct tagDEVADC4BITS {
union {
  struct {
    unsigned ADCCALDATA:32;
  };
  struct {
    unsigned w:32;
  };
};
} typeDEVADC4BITS;
sfr volatile typeDEVADC4BITS DEVADC4bits absolute 0xBFC5400C;

typedef struct tagDEVADC5BITS {
union {
  struct {
    unsigned ADCCALDATA:32;
  };
  struct {
    unsigned w:32;
  };
};
} typeDEVADC5BITS;
sfr volatile typeDEVADC5BITS DEVADC5bits absolute 0xBFC54010;

typedef struct tagDEVSN0BITS {
union {
  struct {
    unsigned SN:32;
  };
  struct {
    unsigned w:32;
  };
};
} typeDEVSN0BITS;
sfr volatile typeDEVSN0BITS DEVSN0bits absolute 0xBFC54020;

typedef struct tagDEVSN1BITS {
union {
  struct {
    unsigned SN:32;
  };
  struct {
    unsigned w:32;
  };
};
} typeDEVSN1BITS;
sfr volatile typeDEVSN1BITS DEVSN1bits absolute 0xBFC54024;

typedef struct tagADEVCFG3BITS {
union {
  struct {
    unsigned USERID:16;
    unsigned :8;
    unsigned FMIIEN:1;
    unsigned FETHIO:1;
    unsigned :1;
    unsigned PGL1WAY:1;
    unsigned PMDL1WAY:1;
    unsigned IOL1WAY:1;
    unsigned FUSBIDIO:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeADEVCFG3BITS;
sfr volatile typeADEVCFG3BITS ADEVCFG3bits absolute 0xBFC0FF40;

typedef struct tagADEVCFG2BITS {
union {
  struct {
    unsigned FPLLIDIV:3;
    unsigned :1;
    unsigned FPLLRNG:3;
    unsigned FPLLICLK:1;
    unsigned FPLLMULT:7;
    unsigned :1;
    unsigned FPLLODIV:3;
    unsigned :11;
    unsigned UPLLFSEL:1;
    unsigned UPLLEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeADEVCFG2BITS;
sfr volatile typeADEVCFG2BITS ADEVCFG2bits absolute 0xBFC0FF44;

typedef struct tagADEVCFG1BITS {
union {
  struct {
    unsigned FNOSC:3;
    unsigned DMTINTV:3;
    unsigned FSOSCEN:1;
    unsigned IESO:1;
    unsigned POSCMOD:2;
    unsigned OSCIOFNC:1;
    unsigned :3;
    unsigned FCKSM:2;
    unsigned WDTPS:5;
    unsigned WDTSPGM:1;
    unsigned WINDIS:1;
    unsigned FWDTEN:1;
    unsigned FWDTWINSZ:2;
    unsigned DMTCNT:5;
    unsigned FDMTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeADEVCFG1BITS;
sfr volatile typeADEVCFG1BITS ADEVCFG1bits absolute 0xBFC0FF48;

typedef struct tagADEVCFG0BITS {
union {
  struct {
    unsigned DEBUG:2;
    unsigned JTAGEN:1;
    unsigned ICESEL:2;
    unsigned TRCEN:1;
    unsigned BOOTISA:1;
    unsigned :1;
    unsigned FECCCON:2;
    unsigned FSLEEP:1;
    unsigned :1;
    unsigned DBGPER:3;
    unsigned :15;
    unsigned EJTAGBEN:1;
  };
  struct {
    unsigned FDEBUG:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeADEVCFG0BITS;
sfr volatile typeADEVCFG0BITS ADEVCFG0bits absolute 0xBFC0FF4C;
sfr volatile typeADEVCFG0BITS ADEVCP3bits absolute 0xBFC0FF50;
sfr volatile typeADEVCFG0BITS ADEVCP2bits absolute 0xBFC0FF54;
sfr volatile typeADEVCFG0BITS ADEVCP1bits absolute 0xBFC0FF58;

typedef struct tagADEVCP0BITS {
union {
  struct {
    unsigned :28;
    unsigned CP:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeADEVCP0BITS;
sfr volatile typeADEVCP0BITS ADEVCP0bits absolute 0xBFC0FF5C;
sfr volatile typeADEVCP0BITS ADEVSIGN3bits absolute 0xBFC0FF60;
sfr volatile typeADEVCP0BITS ADEVSIGN2bits absolute 0xBFC0FF64;
sfr volatile typeADEVCP0BITS ADEVSIGN1bits absolute 0xBFC0FF68;
sfr volatile typeADEVCP0BITS ADEVSIGN0bits absolute 0xBFC0FF6C;
sfr volatile typeADEVCP0BITS ASEQ3bits absolute 0xBFC0FF70;
sfr volatile typeADEVCP0BITS ASEQ2bits absolute 0xBFC0FF74;
sfr volatile typeADEVCP0BITS ASEQ1bits absolute 0xBFC0FF78;

typedef struct tagASEQ0BITS {
union {
  struct {
    unsigned TSEQ:16;
    unsigned CSEQ:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeASEQ0BITS;
sfr volatile typeASEQ0BITS ASEQ0bits absolute 0xBFC0FF7C;

typedef struct tagAUBADEVCFG3BITS {
union {
  struct {
    unsigned USERID:16;
    unsigned :8;
    unsigned FMIIEN:1;
    unsigned FETHIO:1;
    unsigned :1;
    unsigned PGL1WAY:1;
    unsigned PMDL1WAY:1;
    unsigned IOL1WAY:1;
    unsigned FUSBIDIO:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeAUBADEVCFG3BITS;
sfr volatile typeAUBADEVCFG3BITS AUBADEVCFG3bits absolute 0xBFC2FF40;

typedef struct tagAUBADEVCFG2BITS {
union {
  struct {
    unsigned FPLLIDIV:3;
    unsigned :1;
    unsigned FPLLRNG:3;
    unsigned FPLLICLK:1;
    unsigned FPLLMULT:7;
    unsigned :1;
    unsigned FPLLODIV:3;
    unsigned :11;
    unsigned UPLLFSEL:1;
    unsigned UPLLEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeAUBADEVCFG2BITS;
sfr volatile typeAUBADEVCFG2BITS AUBADEVCFG2bits absolute 0xBFC2FF44;

typedef struct tagAUBADEVCFG1BITS {
union {
  struct {
    unsigned FNOSC:3;
    unsigned DMTINTV:3;
    unsigned FSOSCEN:1;
    unsigned IESO:1;
    unsigned POSCMOD:2;
    unsigned OSCIOFNC:1;
    unsigned :3;
    unsigned FCKSM:2;
    unsigned WDTPS:5;
    unsigned WDTSPGM:1;
    unsigned WINDIS:1;
    unsigned FWDTEN:1;
    unsigned FWDTWINSZ:2;
    unsigned DMTCNT:5;
    unsigned FDMTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeAUBADEVCFG1BITS;
sfr volatile typeAUBADEVCFG1BITS AUBADEVCFG1bits absolute 0xBFC2FF48;

typedef struct tagAUBADEVCFG0BITS {
union {
  struct {
    unsigned DEBUG:2;
    unsigned JTAGEN:1;
    unsigned ICESEL:2;
    unsigned TRCEN:1;
    unsigned BOOTISA:1;
    unsigned :1;
    unsigned FECCCON:2;
    unsigned FSLEEP:1;
    unsigned :1;
    unsigned DBGPER:3;
    unsigned :15;
    unsigned EJTAGBEN:1;
  };
  struct {
    unsigned FDEBUG:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeAUBADEVCFG0BITS;
sfr volatile typeAUBADEVCFG0BITS AUBADEVCFG0bits absolute 0xBFC2FF4C;
sfr volatile typeAUBADEVCFG0BITS AUBADEVCP3bits absolute 0xBFC2FF50;
sfr volatile typeAUBADEVCFG0BITS AUBADEVCP2bits absolute 0xBFC2FF54;
sfr volatile typeAUBADEVCFG0BITS AUBADEVCP1bits absolute 0xBFC2FF58;

typedef struct tagAUBADEVCP0BITS {
union {
  struct {
    unsigned :28;
    unsigned CP:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeAUBADEVCP0BITS;
sfr volatile typeAUBADEVCP0BITS AUBADEVCP0bits absolute 0xBFC2FF5C;
sfr volatile typeAUBADEVCP0BITS AUBADEVSIGN3bits absolute 0xBFC2FF60;
sfr volatile typeAUBADEVCP0BITS AUBADEVSIGN2bits absolute 0xBFC2FF64;
sfr volatile typeAUBADEVCP0BITS AUBADEVSIGN1bits absolute 0xBFC2FF68;
sfr volatile typeAUBADEVCP0BITS AUBADEVSIGN0bits absolute 0xBFC2FF6C;
sfr volatile typeAUBADEVCP0BITS AUBASEQ3bits absolute 0xBFC2FF70;
sfr volatile typeAUBADEVCP0BITS AUBASEQ2bits absolute 0xBFC2FF74;
sfr volatile typeAUBADEVCP0BITS AUBASEQ1bits absolute 0xBFC2FF78;

typedef struct tagAUBASEQ0BITS {
union {
  struct {
    unsigned TSEQ:16;
    unsigned CSEQ:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeAUBASEQ0BITS;
sfr volatile typeAUBASEQ0BITS AUBASEQ0bits absolute 0xBFC2FF7C;

typedef struct tagUBADEVCFG3BITS {
union {
  struct {
    unsigned USERID:16;
    unsigned :8;
    unsigned FMIIEN:1;
    unsigned FETHIO:1;
    unsigned :1;
    unsigned PGL1WAY:1;
    unsigned PMDL1WAY:1;
    unsigned IOL1WAY:1;
    unsigned FUSBIDIO:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeUBADEVCFG3BITS;
sfr volatile typeUBADEVCFG3BITS UBADEVCFG3bits absolute 0xBFC2FFC0;

typedef struct tagUBADEVCFG2BITS {
union {
  struct {
    unsigned FPLLIDIV:3;
    unsigned :1;
    unsigned FPLLRNG:3;
    unsigned FPLLICLK:1;
    unsigned FPLLMULT:7;
    unsigned :1;
    unsigned FPLLODIV:3;
    unsigned :11;
    unsigned UPLLFSEL:1;
    unsigned UPLLEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeUBADEVCFG2BITS;
sfr volatile typeUBADEVCFG2BITS UBADEVCFG2bits absolute 0xBFC2FFC4;

typedef struct tagUBADEVCFG1BITS {
union {
  struct {
    unsigned FNOSC:3;
    unsigned DMTINTV:3;
    unsigned FSOSCEN:1;
    unsigned IESO:1;
    unsigned POSCMOD:2;
    unsigned OSCIOFNC:1;
    unsigned :3;
    unsigned FCKSM:2;
    unsigned WDTPS:5;
    unsigned WDTSPGM:1;
    unsigned WINDIS:1;
    unsigned FWDTEN:1;
    unsigned FWDTWINSZ:2;
    unsigned DMTCNT:5;
    unsigned FDMTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeUBADEVCFG1BITS;
sfr volatile typeUBADEVCFG1BITS UBADEVCFG1bits absolute 0xBFC2FFC8;

typedef struct tagUBADEVCFG0BITS {
union {
  struct {
    unsigned DEBUG:2;
    unsigned JTAGEN:1;
    unsigned ICESEL:2;
    unsigned TRCEN:1;
    unsigned BOOTISA:1;
    unsigned :1;
    unsigned FECCCON:2;
    unsigned FSLEEP:1;
    unsigned :1;
    unsigned DBGPER:3;
    unsigned :15;
    unsigned EJTAGBEN:1;
  };
  struct {
    unsigned FDEBUG:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeUBADEVCFG0BITS;
sfr volatile typeUBADEVCFG0BITS UBADEVCFG0bits absolute 0xBFC2FFCC;
sfr volatile typeUBADEVCFG0BITS UBADEVCP3bits absolute 0xBFC2FFD0;
sfr volatile typeUBADEVCFG0BITS UBADEVCP2bits absolute 0xBFC2FFD4;
sfr volatile typeUBADEVCFG0BITS UBADEVCP1bits absolute 0xBFC2FFD8;

typedef struct tagUBADEVCP0BITS {
union {
  struct {
    unsigned :28;
    unsigned CP:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeUBADEVCP0BITS;
sfr volatile typeUBADEVCP0BITS UBADEVCP0bits absolute 0xBFC2FFDC;
sfr volatile typeUBADEVCP0BITS UBADEVSIGN3bits absolute 0xBFC2FFE0;
sfr volatile typeUBADEVCP0BITS UBADEVSIGN2bits absolute 0xBFC2FFE4;
sfr volatile typeUBADEVCP0BITS UBADEVSIGN1bits absolute 0xBFC2FFE8;
sfr volatile typeUBADEVCP0BITS UBADEVSIGN0bits absolute 0xBFC2FFEC;
sfr volatile typeUBADEVCP0BITS UBASEQ3bits absolute 0xBFC2FFF0;
sfr volatile typeUBADEVCP0BITS UBASEQ2bits absolute 0xBFC2FFF4;
sfr volatile typeUBADEVCP0BITS UBASEQ1bits absolute 0xBFC2FFF8;

typedef struct tagUBASEQ0BITS {
union {
  struct {
    unsigned TSEQ:16;
    unsigned CSEQ:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeUBASEQ0BITS;
sfr volatile typeUBASEQ0BITS UBASEQ0bits absolute 0xBFC2FFFC;

typedef struct tagABF1DEVCFG3BITS {
union {
  struct {
    unsigned USERID:16;
    unsigned :8;
    unsigned FMIIEN:1;
    unsigned FETHIO:1;
    unsigned :1;
    unsigned PGL1WAY:1;
    unsigned PMDL1WAY:1;
    unsigned IOL1WAY:1;
    unsigned FUSBIDIO:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeABF1DEVCFG3BITS;
sfr volatile typeABF1DEVCFG3BITS ABF1DEVCFG3bits absolute 0xBFC4FF40;

typedef struct tagABF1DEVCFG2BITS {
union {
  struct {
    unsigned FPLLIDIV:3;
    unsigned :1;
    unsigned FPLLRNG:3;
    unsigned FPLLICLK:1;
    unsigned FPLLMULT:7;
    unsigned :1;
    unsigned FPLLODIV:3;
    unsigned :11;
    unsigned UPLLFSEL:1;
    unsigned UPLLEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeABF1DEVCFG2BITS;
sfr volatile typeABF1DEVCFG2BITS ABF1DEVCFG2bits absolute 0xBFC4FF44;

typedef struct tagABF1DEVCFG1BITS {
union {
  struct {
    unsigned FNOSC:3;
    unsigned DMTINTV:3;
    unsigned FSOSCEN:1;
    unsigned IESO:1;
    unsigned POSCMOD:2;
    unsigned OSCIOFNC:1;
    unsigned :3;
    unsigned FCKSM:2;
    unsigned WDTPS:5;
    unsigned WDTSPGM:1;
    unsigned WINDIS:1;
    unsigned FWDTEN:1;
    unsigned FWDTWINSZ:2;
    unsigned DMTCNT:5;
    unsigned FDMTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeABF1DEVCFG1BITS;
sfr volatile typeABF1DEVCFG1BITS ABF1DEVCFG1bits absolute 0xBFC4FF48;

typedef struct tagABF1DEVCFG0BITS {
union {
  struct {
    unsigned DEBUG:2;
    unsigned JTAGEN:1;
    unsigned ICESEL:2;
    unsigned TRCEN:1;
    unsigned BOOTISA:1;
    unsigned :1;
    unsigned FECCCON:2;
    unsigned FSLEEP:1;
    unsigned :1;
    unsigned DBGPER:3;
    unsigned :15;
    unsigned EJTAGBEN:1;
  };
  struct {
    unsigned FDEBUG:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeABF1DEVCFG0BITS;
sfr volatile typeABF1DEVCFG0BITS ABF1DEVCFG0bits absolute 0xBFC4FF4C;
sfr volatile typeABF1DEVCFG0BITS ABF1DEVCP3bits absolute 0xBFC4FF50;
sfr volatile typeABF1DEVCFG0BITS ABF1DEVCP2bits absolute 0xBFC4FF54;
sfr volatile typeABF1DEVCFG0BITS ABF1DEVCP1bits absolute 0xBFC4FF58;

typedef struct tagABF1DEVCP0BITS {
union {
  struct {
    unsigned :28;
    unsigned CP:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeABF1DEVCP0BITS;
sfr volatile typeABF1DEVCP0BITS ABF1DEVCP0bits absolute 0xBFC4FF5C;
sfr volatile typeABF1DEVCP0BITS ABF1DEVSIGN3bits absolute 0xBFC4FF60;
sfr volatile typeABF1DEVCP0BITS ABF1DEVSIGN2bits absolute 0xBFC4FF64;
sfr volatile typeABF1DEVCP0BITS ABF1DEVSIGN1bits absolute 0xBFC4FF68;
sfr volatile typeABF1DEVCP0BITS ABF1DEVSIGN0bits absolute 0xBFC4FF6C;
sfr volatile typeABF1DEVCP0BITS ABF1SEQ3bits absolute 0xBFC4FF70;
sfr volatile typeABF1DEVCP0BITS ABF1SEQ2bits absolute 0xBFC4FF74;
sfr volatile typeABF1DEVCP0BITS ABF1SEQ1bits absolute 0xBFC4FF78;

typedef struct tagABF1SEQ0BITS {
union {
  struct {
    unsigned TSEQ:16;
    unsigned CSEQ:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeABF1SEQ0BITS;
sfr volatile typeABF1SEQ0BITS ABF1SEQ0bits absolute 0xBFC4FF7C;

typedef struct tagBF1DEVCFG3BITS {
union {
  struct {
    unsigned USERID:16;
    unsigned :8;
    unsigned FMIIEN:1;
    unsigned FETHIO:1;
    unsigned :1;
    unsigned PGL1WAY:1;
    unsigned PMDL1WAY:1;
    unsigned IOL1WAY:1;
    unsigned FUSBIDIO:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeBF1DEVCFG3BITS;
sfr volatile typeBF1DEVCFG3BITS BF1DEVCFG3bits absolute 0xBFC4FFC0;

typedef struct tagBF1DEVCFG2BITS {
union {
  struct {
    unsigned FPLLIDIV:3;
    unsigned :1;
    unsigned FPLLRNG:3;
    unsigned FPLLICLK:1;
    unsigned FPLLMULT:7;
    unsigned :1;
    unsigned FPLLODIV:3;
    unsigned :11;
    unsigned UPLLFSEL:1;
    unsigned UPLLEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeBF1DEVCFG2BITS;
sfr volatile typeBF1DEVCFG2BITS BF1DEVCFG2bits absolute 0xBFC4FFC4;

typedef struct tagBF1DEVCFG1BITS {
union {
  struct {
    unsigned FNOSC:3;
    unsigned DMTINTV:3;
    unsigned FSOSCEN:1;
    unsigned IESO:1;
    unsigned POSCMOD:2;
    unsigned OSCIOFNC:1;
    unsigned :3;
    unsigned FCKSM:2;
    unsigned WDTPS:5;
    unsigned WDTSPGM:1;
    unsigned WINDIS:1;
    unsigned FWDTEN:1;
    unsigned FWDTWINSZ:2;
    unsigned DMTCNT:5;
    unsigned FDMTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeBF1DEVCFG1BITS;
sfr volatile typeBF1DEVCFG1BITS BF1DEVCFG1bits absolute 0xBFC4FFC8;

typedef struct tagBF1DEVCFG0BITS {
union {
  struct {
    unsigned DEBUG:2;
    unsigned JTAGEN:1;
    unsigned ICESEL:2;
    unsigned TRCEN:1;
    unsigned BOOTISA:1;
    unsigned :1;
    unsigned FECCCON:2;
    unsigned FSLEEP:1;
    unsigned :1;
    unsigned DBGPER:3;
    unsigned :15;
    unsigned EJTAGBEN:1;
  };
  struct {
    unsigned FDEBUG:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeBF1DEVCFG0BITS;
sfr volatile typeBF1DEVCFG0BITS BF1DEVCFG0bits absolute 0xBFC4FFCC;
sfr volatile typeBF1DEVCFG0BITS BF1DEVCP3bits absolute 0xBFC4FFD0;
sfr volatile typeBF1DEVCFG0BITS BF1DEVCP2bits absolute 0xBFC4FFD4;
sfr volatile typeBF1DEVCFG0BITS BF1DEVCP1bits absolute 0xBFC4FFD8;

typedef struct tagBF1DEVCP0BITS {
union {
  struct {
    unsigned :28;
    unsigned CP:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeBF1DEVCP0BITS;
sfr volatile typeBF1DEVCP0BITS BF1DEVCP0bits absolute 0xBFC4FFDC;
sfr volatile typeBF1DEVCP0BITS BF1DEVSIGN3bits absolute 0xBFC4FFE0;
sfr volatile typeBF1DEVCP0BITS BF1DEVSIGN2bits absolute 0xBFC4FFE4;
sfr volatile typeBF1DEVCP0BITS BF1DEVSIGN1bits absolute 0xBFC4FFE8;
sfr volatile typeBF1DEVCP0BITS BF1DEVSIGN0bits absolute 0xBFC4FFEC;
sfr volatile typeBF1DEVCP0BITS BF1SEQ3bits absolute 0xBFC4FFF0;
sfr volatile typeBF1DEVCP0BITS BF1SEQ2bits absolute 0xBFC4FFF4;
sfr volatile typeBF1DEVCP0BITS BF1SEQ1bits absolute 0xBFC4FFF8;

typedef struct tagBF1SEQ0BITS {
union {
  struct {
    unsigned TSEQ:16;
    unsigned CSEQ:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeBF1SEQ0BITS;
sfr volatile typeBF1SEQ0BITS BF1SEQ0bits absolute 0xBFC4FFFC;

typedef struct tagABF2DEVCFG3BITS {
union {
  struct {
    unsigned USERID:16;
    unsigned :8;
    unsigned FMIIEN:1;
    unsigned FETHIO:1;
    unsigned :1;
    unsigned PGL1WAY:1;
    unsigned PMDL1WAY:1;
    unsigned IOL1WAY:1;
    unsigned FUSBIDIO:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeABF2DEVCFG3BITS;
sfr volatile typeABF2DEVCFG3BITS ABF2DEVCFG3bits absolute 0xBFC6FF40;

typedef struct tagABF2DEVCFG2BITS {
union {
  struct {
    unsigned FPLLIDIV:3;
    unsigned :1;
    unsigned FPLLRNG:3;
    unsigned FPLLICLK:1;
    unsigned FPLLMULT:7;
    unsigned :1;
    unsigned FPLLODIV:3;
    unsigned :11;
    unsigned UPLLFSEL:1;
    unsigned UPLLEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeABF2DEVCFG2BITS;
sfr volatile typeABF2DEVCFG2BITS ABF2DEVCFG2bits absolute 0xBFC6FF44;

typedef struct tagABF2DEVCFG1BITS {
union {
  struct {
    unsigned FNOSC:3;
    unsigned DMTINTV:3;
    unsigned FSOSCEN:1;
    unsigned IESO:1;
    unsigned POSCMOD:2;
    unsigned OSCIOFNC:1;
    unsigned :3;
    unsigned FCKSM:2;
    unsigned WDTPS:5;
    unsigned WDTSPGM:1;
    unsigned WINDIS:1;
    unsigned FWDTEN:1;
    unsigned FWDTWINSZ:2;
    unsigned DMTCNT:5;
    unsigned FDMTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeABF2DEVCFG1BITS;
sfr volatile typeABF2DEVCFG1BITS ABF2DEVCFG1bits absolute 0xBFC6FF48;

typedef struct tagABF2DEVCFG0BITS {
union {
  struct {
    unsigned DEBUG:2;
    unsigned JTAGEN:1;
    unsigned ICESEL:2;
    unsigned TRCEN:1;
    unsigned BOOTISA:1;
    unsigned :1;
    unsigned FECCCON:2;
    unsigned FSLEEP:1;
    unsigned :1;
    unsigned DBGPER:3;
    unsigned :15;
    unsigned EJTAGBEN:1;
  };
  struct {
    unsigned FDEBUG:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeABF2DEVCFG0BITS;
sfr volatile typeABF2DEVCFG0BITS ABF2DEVCFG0bits absolute 0xBFC6FF4C;
sfr volatile typeABF2DEVCFG0BITS ABF2DEVCP3bits absolute 0xBFC6FF50;
sfr volatile typeABF2DEVCFG0BITS ABF2DEVCP2bits absolute 0xBFC6FF54;
sfr volatile typeABF2DEVCFG0BITS ABF2DEVCP1bits absolute 0xBFC6FF58;

typedef struct tagABF2DEVCP0BITS {
union {
  struct {
    unsigned :28;
    unsigned CP:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeABF2DEVCP0BITS;
sfr volatile typeABF2DEVCP0BITS ABF2DEVCP0bits absolute 0xBFC6FF5C;
sfr volatile typeABF2DEVCP0BITS ABF2DEVSIGN3bits absolute 0xBFC6FF60;
sfr volatile typeABF2DEVCP0BITS ABF2DEVSIGN2bits absolute 0xBFC6FF64;
sfr volatile typeABF2DEVCP0BITS ABF2DEVSIGN1bits absolute 0xBFC6FF68;
sfr volatile typeABF2DEVCP0BITS ABF2DEVSIGN0bits absolute 0xBFC6FF6C;
sfr volatile typeABF2DEVCP0BITS ABF2SEQ3bits absolute 0xBFC6FF70;
sfr volatile typeABF2DEVCP0BITS ABF2SEQ2bits absolute 0xBFC6FF74;
sfr volatile typeABF2DEVCP0BITS ABF2SEQ1bits absolute 0xBFC6FF78;

typedef struct tagABF2SEQ0BITS {
union {
  struct {
    unsigned TSEQ:16;
    unsigned CSEQ:16;
  };
  struct {
    unsigned w:32;
  };
};
} typeABF2SEQ0BITS;
sfr volatile typeABF2SEQ0BITS ABF2SEQ0bits absolute 0xBFC6FF7C;

typedef struct tagBF2DEVCFG3BITS {
union {
  struct {
    unsigned USERID:16;
    unsigned :8;
    unsigned FMIIEN:1;
    unsigned FETHIO:1;
    unsigned :1;
    unsigned PGL1WAY:1;
    unsigned PMDL1WAY:1;
    unsigned IOL1WAY:1;
    unsigned FUSBIDIO:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeBF2DEVCFG3BITS;
sfr volatile typeBF2DEVCFG3BITS BF2DEVCFG3bits absolute 0xBFC6FFC0;

typedef struct tagBF2DEVCFG2BITS {
union {
  struct {
    unsigned FPLLIDIV:3;
    unsigned :1;
    unsigned FPLLRNG:3;
    unsigned FPLLICLK:1;
    unsigned FPLLMULT:7;
    unsigned :1;
    unsigned FPLLODIV:3;
    unsigned :11;
    unsigned UPLLFSEL:1;
    unsigned UPLLEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeBF2DEVCFG2BITS;
sfr volatile typeBF2DEVCFG2BITS BF2DEVCFG2bits absolute 0xBFC6FFC4;

typedef struct tagBF2DEVCFG1BITS {
union {
  struct {
    unsigned FNOSC:3;
    unsigned DMTINTV:3;
    unsigned FSOSCEN:1;
    unsigned IESO:1;
    unsigned POSCMOD:2;
    unsigned OSCIOFNC:1;
    unsigned :3;
    unsigned FCKSM:2;
    unsigned WDTPS:5;
    unsigned WDTSPGM:1;
    unsigned WINDIS:1;
    unsigned FWDTEN:1;
    unsigned FWDTWINSZ:2;
    unsigned DMTCNT:5;
    unsigned FDMTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeBF2DEVCFG1BITS;
sfr volatile typeBF2DEVCFG1BITS BF2DEVCFG1bits absolute 0xBFC6FFC8;

typedef struct tagBF2DEVCFG0BITS {
union {
  struct {
    unsigned DEBUG:2;
    unsigned JTAGEN:1;
    unsigned ICESEL:2;
    unsigned TRCEN:1;
    unsigned BOOTISA:1;
    unsigned :1;
    unsigned FECCCON:2;
    unsigned FSLEEP:1;
    unsigned :1;
    unsigned DBGPER:3;
    unsigned :15;
    unsigned EJTAGBEN:1;
  };
  struct {
    unsigned FDEBUG:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeBF2DEVCFG0BITS;
sfr volatile typeBF2DEVCFG0BITS BF2DEVCFG0bits absolute 0xBFC6FFCC;
sfr volatile typeBF2DEVCFG0BITS BF2DEVCP3bits absolute 0xBFC6FFD0;
sfr volatile typeBF2DEVCFG0BITS BF2DEVCP2bits absolute 0xBFC6FFD4;
sfr volatile typeBF2DEVCFG0BITS BF2DEVCP1bits absolute 0xBFC6FFD8;

typedef struct tagBF2DEVCP0BITS {
union {
  struct {
    unsigned :28;
    unsigned CP:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeBF2DEVCP0BITS;
sfr volatile typeBF2DEVCP0BITS BF2DEVCP0bits absolute 0xBFC6FFDC;
sfr volatile typeBF2DEVCP0BITS BF2DEVSIGN3bits absolute 0xBFC6FFE0;
sfr volatile typeBF2DEVCP0BITS BF2DEVSIGN2bits absolute 0xBFC6FFE4;
sfr volatile typeBF2DEVCP0BITS BF2DEVSIGN1bits absolute 0xBFC6FFE8;
sfr volatile typeBF2DEVCP0BITS BF2DEVSIGN0bits absolute 0xBFC6FFEC;
sfr volatile typeBF2DEVCP0BITS BF2SEQ3bits absolute 0xBFC6FFF0;
sfr volatile typeBF2DEVCP0BITS BF2SEQ2bits absolute 0xBFC6FFF4;
sfr volatile typeBF2DEVCP0BITS BF2SEQ1bits absolute 0xBFC6FFF8;
