/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_1_0z;
  wire [21:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[168] ? in_data[170] : in_data[124];
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[138] : in_data[140];
  assign celloutsig_1_8z = celloutsig_1_6z[4] ? celloutsig_1_6z[4] : in_data[156];
  assign celloutsig_1_9z = celloutsig_1_1z ? celloutsig_1_0z : celloutsig_1_3z;
  assign celloutsig_1_12z = celloutsig_1_4z ? celloutsig_1_10z[9] : celloutsig_1_9z;
  assign celloutsig_1_18z = celloutsig_1_3z ? celloutsig_1_1z : celloutsig_1_2z;
  assign celloutsig_1_3z = ~(celloutsig_1_1z & celloutsig_1_2z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[3] & celloutsig_0_0z[5]);
  assign celloutsig_1_4z = { in_data[179:174], celloutsig_1_2z, celloutsig_1_2z } || { in_data[143], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z } || { in_data[138:129], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_1z ? { in_data[159:157], celloutsig_1_0z, celloutsig_1_2z } : { celloutsig_1_5z, celloutsig_1_2z, 1'h0, celloutsig_1_4z, celloutsig_1_4z };
  assign { out_data[99:98], out_data[96] } = celloutsig_1_4z ? { in_data[189], celloutsig_1_5z, celloutsig_1_11z } : { celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_3z };
  assign celloutsig_1_10z = ~ in_data[186:165];
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_0z) | celloutsig_1_1z);
  assign celloutsig_1_11z = ~((celloutsig_1_8z & celloutsig_1_2z) | celloutsig_1_6z[4]);
  assign celloutsig_0_2z = ~((in_data[29] & celloutsig_0_0z[1]) | celloutsig_0_1z);
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_0z = in_data[13:8];
  assign { out_data[128], out_data[97], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_5z, celloutsig_0_1z, celloutsig_0_2z };
endmodule
