$comment
	File created using the following command:
		vcd file parte1.msim.vcd -direction
$end
$date
	Thu Apr 22 23:25:32 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module flipflopd_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # q $end
$var wire 1 $ reset $end
$var wire 1 % set $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_clk $end
$var wire 1 0 ww_set $end
$var wire 1 1 ww_reset $end
$var wire 1 2 ww_d $end
$var wire 1 3 ww_q $end
$var wire 1 4 \q~output_o\ $end
$var wire 1 5 \clk~input_o\ $end
$var wire 1 6 \set~input_o\ $end
$var wire 1 7 \d~input_o\ $end
$var wire 1 8 \reset~input_o\ $end
$var wire 1 9 \q~0_combout\ $end
$var wire 1 : \q~reg0_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
1%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
10
11
02
03
04
05
16
07
18
09
0:
$end
#40000
1!
1/
15
#80000
0!
0/
05
#100000
0$
0%
1"
01
00
12
17
06
08
19
#120000
1!
1/
15
1:
14
13
1#
#160000
0!
0/
05
#200000
1!
1/
15
#240000
0!
0/
05
#280000
1!
1/
15
#300000
1$
1%
11
10
16
18
09
#320000
0!
0/
05
#360000
1!
1/
15
0:
04
03
0#
#400000
0!
0$
0/
01
08
05
19
#440000
1!
1/
15
1:
14
13
1#
#480000
0!
0/
05
#500000
0%
00
06
#520000
1!
1/
15
#560000
0!
0/
05
#600000
1!
1/
15
#640000
0!
0/
05
#680000
1!
1/
15
#700000
0"
02
07
09
#720000
0!
0/
05
#760000
1!
1/
15
0:
04
03
0#
#800000
0!
1"
1$
0/
12
11
18
17
05
#840000
1!
1/
15
#880000
0!
0/
05
#900000
0"
1%
02
10
16
07
#920000
1!
1/
15
#960000
0!
0/
05
#1000000
